
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c244  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000854  0800c418  0800c418  0001c418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc6c  0800cc6c  000225c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc6c  0800cc6c  0001cc6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc74  0800cc74  000225c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc74  0800cc74  0001cc74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc78  0800cc78  0001cc78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000025c4  20000000  0800cc7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000df0  200025c4  0800f240  000225c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200033b4  0800f240  000233b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000225c4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000225f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bc7e  00000000  00000000  00022637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004165  00000000  00000000  0003e2b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018c0  00000000  00000000  00042420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000131b  00000000  00000000  00043ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028209  00000000  00000000  00044ffb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f0fa  00000000  00000000  0006d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e61c1  00000000  00000000  0008c2fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007864  00000000  00000000  001724c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00179d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200025c4 	.word	0x200025c4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c3fc 	.word	0x0800c3fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200025c8 	.word	0x200025c8
 800020c:	0800c3fc 	.word	0x0800c3fc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b970 	b.w	8000fc0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	460d      	mov	r5, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	460f      	mov	r7, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4694      	mov	ip, r2
 8000d0c:	d965      	bls.n	8000dda <__udivmoddi4+0xe2>
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	b143      	cbz	r3, 8000d26 <__udivmoddi4+0x2e>
 8000d14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d18:	f1c3 0220 	rsb	r2, r3, #32
 8000d1c:	409f      	lsls	r7, r3
 8000d1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d22:	4317      	orrs	r7, r2
 8000d24:	409c      	lsls	r4, r3
 8000d26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d2a:	fa1f f58c 	uxth.w	r5, ip
 8000d2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d32:	0c22      	lsrs	r2, r4, #16
 8000d34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d3c:	fb01 f005 	mul.w	r0, r1, r5
 8000d40:	4290      	cmp	r0, r2
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d44:	eb1c 0202 	adds.w	r2, ip, r2
 8000d48:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d4c:	f080 811c 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d50:	4290      	cmp	r0, r2
 8000d52:	f240 8119 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d56:	3902      	subs	r1, #2
 8000d58:	4462      	add	r2, ip
 8000d5a:	1a12      	subs	r2, r2, r0
 8000d5c:	b2a4      	uxth	r4, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6a:	fb00 f505 	mul.w	r5, r0, r5
 8000d6e:	42a5      	cmp	r5, r4
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x90>
 8000d72:	eb1c 0404 	adds.w	r4, ip, r4
 8000d76:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d7a:	f080 8107 	bcs.w	8000f8c <__udivmoddi4+0x294>
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	f240 8104 	bls.w	8000f8c <__udivmoddi4+0x294>
 8000d84:	4464      	add	r4, ip
 8000d86:	3802      	subs	r0, #2
 8000d88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8c:	1b64      	subs	r4, r4, r5
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11e      	cbz	r6, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40dc      	lsrs	r4, r3
 8000d94:	2300      	movs	r3, #0
 8000d96:	e9c6 4300 	strd	r4, r3, [r6]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0xbc>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80ed 	beq.w	8000f82 <__udivmoddi4+0x28a>
 8000da8:	2100      	movs	r1, #0
 8000daa:	e9c6 0500 	strd	r0, r5, [r6]
 8000dae:	4608      	mov	r0, r1
 8000db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db4:	fab3 f183 	clz	r1, r3
 8000db8:	2900      	cmp	r1, #0
 8000dba:	d149      	bne.n	8000e50 <__udivmoddi4+0x158>
 8000dbc:	42ab      	cmp	r3, r5
 8000dbe:	d302      	bcc.n	8000dc6 <__udivmoddi4+0xce>
 8000dc0:	4282      	cmp	r2, r0
 8000dc2:	f200 80f8 	bhi.w	8000fb6 <__udivmoddi4+0x2be>
 8000dc6:	1a84      	subs	r4, r0, r2
 8000dc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dcc:	2001      	movs	r0, #1
 8000dce:	4617      	mov	r7, r2
 8000dd0:	2e00      	cmp	r6, #0
 8000dd2:	d0e2      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000dd8:	e7df      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xe6>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f382 	clz	r3, r2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f040 8090 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000de8:	1a8a      	subs	r2, r1, r2
 8000dea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dee:	fa1f fe8c 	uxth.w	lr, ip
 8000df2:	2101      	movs	r1, #1
 8000df4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000df8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dfc:	0c22      	lsrs	r2, r4, #16
 8000dfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e02:	fb0e f005 	mul.w	r0, lr, r5
 8000e06:	4290      	cmp	r0, r2
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e0e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4290      	cmp	r0, r2
 8000e16:	f200 80cb 	bhi.w	8000fb0 <__udivmoddi4+0x2b8>
 8000e1a:	4645      	mov	r5, r8
 8000e1c:	1a12      	subs	r2, r2, r0
 8000e1e:	b2a4      	uxth	r4, r4
 8000e20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e24:	fb07 2210 	mls	r2, r7, r0, r2
 8000e28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e30:	45a6      	cmp	lr, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x14e>
 8000e34:	eb1c 0404 	adds.w	r4, ip, r4
 8000e38:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e3c:	d202      	bcs.n	8000e44 <__udivmoddi4+0x14c>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f200 80bb 	bhi.w	8000fba <__udivmoddi4+0x2c2>
 8000e44:	4610      	mov	r0, r2
 8000e46:	eba4 040e 	sub.w	r4, r4, lr
 8000e4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e4e:	e79f      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e50:	f1c1 0720 	rsb	r7, r1, #32
 8000e54:	408b      	lsls	r3, r1
 8000e56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e62:	fa20 f307 	lsr.w	r3, r0, r7
 8000e66:	40fd      	lsrs	r5, r7
 8000e68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e6c:	4323      	orrs	r3, r4
 8000e6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	fb09 5518 	mls	r5, r9, r8, r5
 8000e7a:	0c1c      	lsrs	r4, r3, #16
 8000e7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e80:	fb08 f50e 	mul.w	r5, r8, lr
 8000e84:	42a5      	cmp	r5, r4
 8000e86:	fa02 f201 	lsl.w	r2, r2, r1
 8000e8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e98:	f080 8088 	bcs.w	8000fac <__udivmoddi4+0x2b4>
 8000e9c:	42a5      	cmp	r5, r4
 8000e9e:	f240 8085 	bls.w	8000fac <__udivmoddi4+0x2b4>
 8000ea2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea6:	4464      	add	r4, ip
 8000ea8:	1b64      	subs	r4, r4, r5
 8000eaa:	b29d      	uxth	r5, r3
 8000eac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eb0:	fb09 4413 	mls	r4, r9, r3, r4
 8000eb4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000eb8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ebc:	45a6      	cmp	lr, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000ec8:	d26c      	bcs.n	8000fa4 <__udivmoddi4+0x2ac>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	d96a      	bls.n	8000fa4 <__udivmoddi4+0x2ac>
 8000ece:	3b02      	subs	r3, #2
 8000ed0:	4464      	add	r4, ip
 8000ed2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ed6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eda:	eba4 040e 	sub.w	r4, r4, lr
 8000ede:	42ac      	cmp	r4, r5
 8000ee0:	46c8      	mov	r8, r9
 8000ee2:	46ae      	mov	lr, r5
 8000ee4:	d356      	bcc.n	8000f94 <__udivmoddi4+0x29c>
 8000ee6:	d053      	beq.n	8000f90 <__udivmoddi4+0x298>
 8000ee8:	b156      	cbz	r6, 8000f00 <__udivmoddi4+0x208>
 8000eea:	ebb0 0208 	subs.w	r2, r0, r8
 8000eee:	eb64 040e 	sbc.w	r4, r4, lr
 8000ef2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ef6:	40ca      	lsrs	r2, r1
 8000ef8:	40cc      	lsrs	r4, r1
 8000efa:	4317      	orrs	r7, r2
 8000efc:	e9c6 7400 	strd	r7, r4, [r6]
 8000f00:	4618      	mov	r0, r3
 8000f02:	2100      	movs	r1, #0
 8000f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f08:	f1c3 0120 	rsb	r1, r3, #32
 8000f0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f10:	fa20 f201 	lsr.w	r2, r0, r1
 8000f14:	fa25 f101 	lsr.w	r1, r5, r1
 8000f18:	409d      	lsls	r5, r3
 8000f1a:	432a      	orrs	r2, r5
 8000f1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f20:	fa1f fe8c 	uxth.w	lr, ip
 8000f24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f28:	fb07 1510 	mls	r5, r7, r0, r1
 8000f2c:	0c11      	lsrs	r1, r2, #16
 8000f2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f32:	fb00 f50e 	mul.w	r5, r0, lr
 8000f36:	428d      	cmp	r5, r1
 8000f38:	fa04 f403 	lsl.w	r4, r4, r3
 8000f3c:	d908      	bls.n	8000f50 <__udivmoddi4+0x258>
 8000f3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f42:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f46:	d22f      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f48:	428d      	cmp	r5, r1
 8000f4a:	d92d      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	4461      	add	r1, ip
 8000f50:	1b49      	subs	r1, r1, r5
 8000f52:	b292      	uxth	r2, r2
 8000f54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f58:	fb07 1115 	mls	r1, r7, r5, r1
 8000f5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f60:	fb05 f10e 	mul.w	r1, r5, lr
 8000f64:	4291      	cmp	r1, r2
 8000f66:	d908      	bls.n	8000f7a <__udivmoddi4+0x282>
 8000f68:	eb1c 0202 	adds.w	r2, ip, r2
 8000f6c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f70:	d216      	bcs.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f72:	4291      	cmp	r1, r2
 8000f74:	d914      	bls.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f76:	3d02      	subs	r5, #2
 8000f78:	4462      	add	r2, ip
 8000f7a:	1a52      	subs	r2, r2, r1
 8000f7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f80:	e738      	b.n	8000df4 <__udivmoddi4+0xfc>
 8000f82:	4631      	mov	r1, r6
 8000f84:	4630      	mov	r0, r6
 8000f86:	e708      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000f88:	4639      	mov	r1, r7
 8000f8a:	e6e6      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	e6fb      	b.n	8000d88 <__udivmoddi4+0x90>
 8000f90:	4548      	cmp	r0, r9
 8000f92:	d2a9      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f94:	ebb9 0802 	subs.w	r8, r9, r2
 8000f98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	e7a3      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000fa0:	4645      	mov	r5, r8
 8000fa2:	e7ea      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fa4:	462b      	mov	r3, r5
 8000fa6:	e794      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa8:	4640      	mov	r0, r8
 8000faa:	e7d1      	b.n	8000f50 <__udivmoddi4+0x258>
 8000fac:	46d0      	mov	r8, sl
 8000fae:	e77b      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fb0:	3d02      	subs	r5, #2
 8000fb2:	4462      	add	r2, ip
 8000fb4:	e732      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e70a      	b.n	8000dd0 <__udivmoddi4+0xd8>
 8000fba:	4464      	add	r4, ip
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	e742      	b.n	8000e46 <__udivmoddi4+0x14e>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <FEB_BMS_AIR_Open>:
extern CAN_HandleTypeDef hcan1;
extern UART_HandleTypeDef huart2;

// ********************************** Functions **********************************

void FEB_BMS_AIR_Open(void) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2104      	movs	r1, #4
 8000fcc:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <FEB_BMS_AIR_Open+0x14>)
 8000fce:	f005 fc93 	bl	80068f8 <HAL_GPIO_WritePin>
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40020800 	.word	0x40020800

08000fdc <FEB_BMS_AIR_Close>:

void FEB_BMS_AIR_Close(void) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2104      	movs	r1, #4
 8000fe4:	4802      	ldr	r0, [pc, #8]	; (8000ff0 <FEB_BMS_AIR_Close+0x14>)
 8000fe6:	f005 fc87 	bl	80068f8 <HAL_GPIO_WritePin>
}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40020800 	.word	0x40020800

08000ff4 <FEB_BMS_Shutdown_Startup>:

uint8_t FEB_BMS_Shutdown_State = 0;		// 0 - not shutdown, 1 - shutdown

// ********************************** Functions **********************************

void FEB_BMS_Shutdown_Startup(void) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2102      	movs	r1, #2
 8000ffc:	4802      	ldr	r0, [pc, #8]	; (8001008 <FEB_BMS_Shutdown_Startup+0x14>)
 8000ffe:	f005 fc7b 	bl	80068f8 <HAL_GPIO_WritePin>
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	40020800 	.word	0x40020800

0800100c <FEB_BMS_Shutdown_Initiate>:

void FEB_BMS_Shutdown_Initiate(char shutdown_message[]) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b0a2      	sub	sp, #136	; 0x88
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	FEB_BMS_Shutdown_State = 1;
 8001014:	4b1d      	ldr	r3, [pc, #116]	; (800108c <FEB_BMS_Shutdown_Initiate+0x80>)
 8001016:	2201      	movs	r2, #1
 8001018:	701a      	strb	r2, [r3, #0]

	// Shutdown Circuit
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	2102      	movs	r1, #2
 800101e:	481c      	ldr	r0, [pc, #112]	; (8001090 <FEB_BMS_Shutdown_Initiate+0x84>)
 8001020:	f005 fc6a 	bl	80068f8 <HAL_GPIO_WritePin>

	// Open AIR Circuit
	FEB_BMS_AIR_Open();
 8001024:	f7ff ffce 	bl	8000fc4 <FEB_BMS_AIR_Open>

	// Broadcast Message
	char str[128];
	sprintf(str, "Shutdown: %s.", shutdown_message);
 8001028:	f107 0308 	add.w	r3, r7, #8
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	4919      	ldr	r1, [pc, #100]	; (8001094 <FEB_BMS_Shutdown_Initiate+0x88>)
 8001030:	4618      	mov	r0, r3
 8001032:	f009 f831 	bl	800a098 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff f938 	bl	80002b0 <strlen>
 8001040:	4603      	mov	r3, r0
 8001042:	b29a      	uxth	r2, r3
 8001044:	f107 0108 	add.w	r1, r7, #8
 8001048:	2364      	movs	r3, #100	; 0x64
 800104a:	4813      	ldr	r0, [pc, #76]	; (8001098 <FEB_BMS_Shutdown_Initiate+0x8c>)
 800104c:	f007 ff8d 	bl	8008f6a <HAL_UART_Transmit>
	if (FEB_CAN_CHARGER_STATE == 1) {
		FEB_CAN_Charger_Stop_Charge(&hcan1);
	}

	// Turn off fans
	FEB_Fan_All_Speed_Set(0);
 8001050:	2000      	movs	r0, #0
 8001052:	f000 fbf3 	bl	800183c <FEB_Fan_All_Speed_Set>
	
	// Do nothing
	sprintf(str, "shutting down: %s.\n", shutdown_message);
 8001056:	f107 0308 	add.w	r3, r7, #8
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	490f      	ldr	r1, [pc, #60]	; (800109c <FEB_BMS_Shutdown_Initiate+0x90>)
 800105e:	4618      	mov	r0, r3
 8001060:	f009 f81a 	bl	800a098 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 8001064:	f107 0308 	add.w	r3, r7, #8
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff f921 	bl	80002b0 <strlen>
 800106e:	4603      	mov	r3, r0
 8001070:	b29a      	uxth	r2, r3
 8001072:	f107 0108 	add.w	r1, r7, #8
 8001076:	2364      	movs	r3, #100	; 0x64
 8001078:	4807      	ldr	r0, [pc, #28]	; (8001098 <FEB_BMS_Shutdown_Initiate+0x8c>)
 800107a:	f007 ff76 	bl	8008f6a <HAL_UART_Transmit>
	HAL_Delay(100);
 800107e:	2064      	movs	r0, #100	; 0x64
 8001080:	f004 f80c 	bl	800509c <HAL_Delay>
}
 8001084:	bf00      	nop
 8001086:	3788      	adds	r7, #136	; 0x88
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	200025e0 	.word	0x200025e0
 8001090:	40020800 	.word	0x40020800
 8001094:	0800c418 	.word	0x0800c418
 8001098:	20003218 	.word	0x20003218
 800109c:	0800c428 	.word	0x0800c428

080010a0 <FEB_BMS_State_Validate>:

#include "FEB_BMS_State.h"

// ********************************** Functions **********************************

void FEB_BMS_State_Validate(void) {
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_STATE == 1 && FEB_LTC6811_BALANCE_STATE == 1) {
		FEB_BMS_Shutdown_Initiate("Charge state and balance state enabled");
	}
}
 80010a4:	bf00      	nop
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
	...

080010b0 <FEB_CAN_Init>:
uint8_t FEB_CAN_RxData[8];
uint32_t FEB_CAN_TxMailbox;

// ******************** CAN ********************

void FEB_CAN_Init() {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
	FEB_CAN_Filter_Config();
 80010b4:	f000 f818 	bl	80010e8 <FEB_CAN_Filter_Config>
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80010b8:	4808      	ldr	r0, [pc, #32]	; (80010dc <FEB_CAN_Init+0x2c>)
 80010ba:	f004 fdcb 	bl	8005c54 <HAL_CAN_Start>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d002      	beq.n	80010ca <FEB_CAN_Init+0x1a>
		FEB_BMS_Shutdown_Initiate("CAN peripheral startup error");
 80010c4:	4806      	ldr	r0, [pc, #24]	; (80010e0 <FEB_CAN_Init+0x30>)
 80010c6:	f7ff ffa1 	bl	800100c <FEB_BMS_Shutdown_Initiate>
	}
	HAL_CAN_ActivateNotification(&hcan1, FEB_CAN_FIFO_Interrupt);
 80010ca:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <FEB_CAN_Init+0x34>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4619      	mov	r1, r3
 80010d0:	4802      	ldr	r0, [pc, #8]	; (80010dc <FEB_CAN_Init+0x2c>)
 80010d2:	f004 ff15 	bl	8005f00 <HAL_CAN_ActivateNotification>
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20003098 	.word	0x20003098
 80010e0:	0800c43c 	.word	0x0800c43c
 80010e4:	20000000 	.word	0x20000000

080010e8 <FEB_CAN_Filter_Config>:

void FEB_CAN_Filter_Config() {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
	uint8_t bank = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_IVT_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 80010f2:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <FEB_CAN_Filter_Config+0x48>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	79fa      	ldrb	r2, [r7, #7]
 80010f8:	4619      	mov	r1, r3
 80010fa:	480e      	ldr	r0, [pc, #56]	; (8001134 <FEB_CAN_Filter_Config+0x4c>)
 80010fc:	f000 f8c0 	bl	8001280 <FEB_CAN_IVT_Filter_Config>
 8001100:	4603      	mov	r3, r0
 8001102:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_Charger_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 8001104:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <FEB_CAN_Filter_Config+0x48>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	79fa      	ldrb	r2, [r7, #7]
 800110a:	4619      	mov	r1, r3
 800110c:	4809      	ldr	r0, [pc, #36]	; (8001134 <FEB_CAN_Filter_Config+0x4c>)
 800110e:	f000 f841 	bl	8001194 <FEB_CAN_Charger_Filter_Config>
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_Inverter_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 8001116:	4b06      	ldr	r3, [pc, #24]	; (8001130 <FEB_CAN_Filter_Config+0x48>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	79fa      	ldrb	r2, [r7, #7]
 800111c:	4619      	mov	r1, r3
 800111e:	4805      	ldr	r0, [pc, #20]	; (8001134 <FEB_CAN_Filter_Config+0x4c>)
 8001120:	f000 fa4e 	bl	80015c0 <FEB_CAN_Inverter_Filter_Config>
 8001124:	4603      	mov	r3, r0
 8001126:	71fb      	strb	r3, [r7, #7]
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20002600 	.word	0x20002600
 8001134:	20003098 	.word	0x20003098

08001138 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, FEB_CAN_FIFO_Assignment, &FEB_CAN_RxHeader, FEB_CAN_RxData) == HAL_OK) {
 8001140:	4b0d      	ldr	r3, [pc, #52]	; (8001178 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	4619      	mov	r1, r3
 8001146:	4b0d      	ldr	r3, [pc, #52]	; (800117c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001148:	4a0d      	ldr	r2, [pc, #52]	; (8001180 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f004 fdc6 	bl	8005cdc <HAL_CAN_GetRxMessage>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d10b      	bne.n	800116e <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
		FEB_CAN_IVT_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 8001156:	4909      	ldr	r1, [pc, #36]	; (800117c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001158:	4809      	ldr	r0, [pc, #36]	; (8001180 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800115a:	f000 f8d9 	bl	8001310 <FEB_CAN_IVT_Store_Msg>
		FEB_CAN_Charger_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 800115e:	4907      	ldr	r1, [pc, #28]	; (800117c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001160:	4807      	ldr	r0, [pc, #28]	; (8001180 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001162:	f000 f84d 	bl	8001200 <FEB_CAN_Charger_Store_Msg>
		FEB_CAN_Inverter_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 8001166:	4905      	ldr	r1, [pc, #20]	; (800117c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001168:	4805      	ldr	r0, [pc, #20]	; (8001180 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800116a:	f000 fa71 	bl	8001650 <FEB_CAN_Inverter_Store_Msg>
	}
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20002600 	.word	0x20002600
 800117c:	20002604 	.word	0x20002604
 8001180:	200025e4 	.word	0x200025e4

08001184 <FEB_CAN_Charger_Init>:

// ********************************** Functions **********************************

// ******************** Startup ********************

void FEB_CAN_Charger_Init() {
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_STATE == 0) {
		return;
 8001188:	bf00      	nop
	}
	FEB_CAN_Charger_BMS_Message.max_voltage_dV = (uint16_t) (FEB_LTC6811_CELL_MAX_VOLTAGE * FEB_LTC6811_NUM_CELLS_PER_BANK * FEB_LTC6811_NUM_BANKS * 10);
	FEB_CAN_Charger_BMS_Message.max_current_dA = (uint16_t) (FEB_CAN_CHARGER_MAX_CHARGING_CURRENT * 10);
	FEB_CAN_Charger_BMS_Message.control = 0;
}
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
	...

08001194 <FEB_CAN_Charger_Filter_Config>:

// ******************** CAN ********************

uint8_t FEB_CAN_Charger_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b08c      	sub	sp, #48	; 0x30
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]
 80011a0:	4613      	mov	r3, r2
 80011a2:	70bb      	strb	r3, [r7, #2]
	CAN_FilterTypeDef my_can_filter_config;

	my_can_filter_config.FilterActivation = CAN_FILTER_ENABLE;
 80011a4:	2301      	movs	r3, #1
 80011a6:	62bb      	str	r3, [r7, #40]	; 0x28
	my_can_filter_config.FilterBank = bank;
 80011a8:	78bb      	ldrb	r3, [r7, #2]
 80011aa:	61fb      	str	r3, [r7, #28]
	my_can_filter_config.FilterFIFOAssignment = FIFO_Assignment;
 80011ac:	78fb      	ldrb	r3, [r7, #3]
 80011ae:	61bb      	str	r3, [r7, #24]
	my_can_filter_config.FilterIdHigh = FEB_CAN_CHARGER_CHARGER_ID >> 13; 			// First 16 bits
 80011b0:	f24c 73fa 	movw	r3, #51194	; 0xc7fa
 80011b4:	60bb      	str	r3, [r7, #8]
	my_can_filter_config.FilterIdLow = (FEB_CAN_CHARGER_CHARGER_ID & 0x1FFF) << 3;	// Last 13 bits
 80011b6:	f248 7328 	movw	r3, #34600	; 0x8728
 80011ba:	60fb      	str	r3, [r7, #12]
	my_can_filter_config.FilterMaskIdHigh = 0xFFFF; 								// Mask first 16 bits
 80011bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011c0:	613b      	str	r3, [r7, #16]
	my_can_filter_config.FilterMaskIdLow = 0xFFF8;									// Mask last 13 bits
 80011c2:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80011c6:	617b      	str	r3, [r7, #20]
	my_can_filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80011c8:	2300      	movs	r3, #0
 80011ca:	623b      	str	r3, [r7, #32]
	my_can_filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80011cc:	2301      	movs	r3, #1
 80011ce:	627b      	str	r3, [r7, #36]	; 0x24
	my_can_filter_config.SlaveStartFilterBank = 27;
 80011d0:	231b      	movs	r3, #27
 80011d2:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_CAN_ConfigFilter(hcan, &my_can_filter_config)) {
 80011d4:	f107 0308 	add.w	r3, r7, #8
 80011d8:	4619      	mov	r1, r3
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f004 fc5a 	bl	8005a94 <HAL_CAN_ConfigFilter>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d002      	beq.n	80011ec <FEB_CAN_Charger_Filter_Config+0x58>
		FEB_BMS_Shutdown_Initiate("Invalid charger CAN filter configuration");
 80011e6:	4805      	ldr	r0, [pc, #20]	; (80011fc <FEB_CAN_Charger_Filter_Config+0x68>)
 80011e8:	f7ff ff10 	bl	800100c <FEB_BMS_Shutdown_Initiate>
	}

	return ++bank;
 80011ec:	78bb      	ldrb	r3, [r7, #2]
 80011ee:	3301      	adds	r3, #1
 80011f0:	70bb      	strb	r3, [r7, #2]
 80011f2:	78bb      	ldrb	r3, [r7, #2]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3730      	adds	r7, #48	; 0x30
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	0800c45c 	.word	0x0800c45c

08001200 <FEB_CAN_Charger_Store_Msg>:
	if (HAL_CAN_AddTxMessage(hcan, &FEB_CAN_TxHeader, FEB_CAN_TxData, &FEB_CAN_TxMailbox) != HAL_OK) {
		FEB_BMS_Shutdown_Initiate("CAN charger transmission error");
	}
}

void FEB_CAN_Charger_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
	switch(pHeader->ExtId) {
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	4a15      	ldr	r2, [pc, #84]	; (8001264 <FEB_CAN_Charger_Store_Msg+0x64>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d121      	bne.n	8001258 <FEB_CAN_Charger_Store_Msg+0x58>
	    case FEB_CAN_CHARGER_CHARGER_ID:
	    	FEB_CAN_Charger_Charger_Message.operating_voltage_dV = (RxData[0] << 8) + RxData[1];
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	b29b      	uxth	r3, r3
 800121a:	021b      	lsls	r3, r3, #8
 800121c:	b29a      	uxth	r2, r3
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	3301      	adds	r3, #1
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b29b      	uxth	r3, r3
 8001226:	4413      	add	r3, r2
 8001228:	b29a      	uxth	r2, r3
 800122a:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <FEB_CAN_Charger_Store_Msg+0x68>)
 800122c:	801a      	strh	r2, [r3, #0]
	    	FEB_CAN_Charger_Charger_Message.operating_current_dA = (RxData[2] << 8) + RxData[3];
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	3302      	adds	r3, #2
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b29b      	uxth	r3, r3
 8001236:	021b      	lsls	r3, r3, #8
 8001238:	b29a      	uxth	r2, r3
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	3303      	adds	r3, #3
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	b29b      	uxth	r3, r3
 8001242:	4413      	add	r3, r2
 8001244:	b29a      	uxth	r2, r3
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <FEB_CAN_Charger_Store_Msg+0x68>)
 8001248:	805a      	strh	r2, [r3, #2]
	    	FEB_CAN_Charger_Charger_Message.status = RxData[4];
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	3304      	adds	r3, #4
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	b29a      	uxth	r2, r3
 8001252:	4b05      	ldr	r3, [pc, #20]	; (8001268 <FEB_CAN_Charger_Store_Msg+0x68>)
 8001254:	809a      	strh	r2, [r3, #4]
//			FEB_CAN_Charger_Validate_Status(RxData[4]);
			break;
 8001256:	bf00      	nop
	}
}
 8001258:	bf00      	nop
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	18ff50e5 	.word	0x18ff50e5
 8001268:	2000260c 	.word	0x2000260c

0800126c <FEB_CAN_Charger_Process>:
	if (communication_state_failure == 1) {
			FEB_BMS_Shutdown_Initiate("CAN charger communication_state_failure status error");
		}
}

void FEB_CAN_Charger_Process(CAN_HandleTypeDef* hcan) {
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	if (FEB_CAN_CHARGER_STATE == 0 || FEB_CAN_Charger_Stop_Charge_Bool == 1) {
		return;
 8001274:	bf00      	nop
	if (FEB_LTC6811_Cells_Charged() == 1) {
		FEB_CAN_Charger_Stop_Charge(hcan);
	} else {
		FEB_CAN_Charger_Transmit(hcan);
	}
}
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <FEB_CAN_IVT_Filter_Config>:

// ********************************** Functions **********************************

// ******************** CAN ********************

uint8_t FEB_CAN_IVT_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b08e      	sub	sp, #56	; 0x38
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	460b      	mov	r3, r1
 800128a:	70fb      	strb	r3, [r7, #3]
 800128c:	4613      	mov	r3, r2
 800128e:	70bb      	strb	r3, [r7, #2]
	const uint8_t num_filters = (uint8_t) FEB_MATH_ARRAY_LENGTH(FEB_CAN_IVT_Filter_ID_Arr);
 8001290:	2304      	movs	r3, #4
 8001292:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	for (int i = 0; i < num_filters; i++, bank++) {
 8001296:	2300      	movs	r3, #0
 8001298:	637b      	str	r3, [r7, #52]	; 0x34
 800129a:	e02a      	b.n	80012f2 <FEB_CAN_IVT_Filter_Config+0x72>
		CAN_FilterTypeDef filter_config;

		filter_config.FilterActivation = CAN_FILTER_ENABLE;
 800129c:	2301      	movs	r3, #1
 800129e:	62bb      	str	r3, [r7, #40]	; 0x28
		filter_config.FilterBank = bank;
 80012a0:	78bb      	ldrb	r3, [r7, #2]
 80012a2:	61fb      	str	r3, [r7, #28]
		filter_config.FilterFIFOAssignment = FIFO_Assignment;
 80012a4:	78fb      	ldrb	r3, [r7, #3]
 80012a6:	61bb      	str	r3, [r7, #24]
		filter_config.FilterIdHigh = FEB_CAN_IVT_Filter_ID_Arr[i] << 5;
 80012a8:	4a17      	ldr	r2, [pc, #92]	; (8001308 <FEB_CAN_IVT_Filter_Config+0x88>)
 80012aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012b0:	015b      	lsls	r3, r3, #5
 80012b2:	60bb      	str	r3, [r7, #8]
		filter_config.FilterIdLow = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
		filter_config.FilterMaskIdHigh = 0x7FF << 5;
 80012b8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80012bc:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdLow = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80012c2:	2300      	movs	r3, #0
 80012c4:	623b      	str	r3, [r7, #32]
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80012c6:	2301      	movs	r3, #1
 80012c8:	627b      	str	r3, [r7, #36]	; 0x24
		filter_config.SlaveStartFilterBank = 27;
 80012ca:	231b      	movs	r3, #27
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if(HAL_CAN_ConfigFilter(hcan, &filter_config)) {
 80012ce:	f107 0308 	add.w	r3, r7, #8
 80012d2:	4619      	mov	r1, r3
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f004 fbdd 	bl	8005a94 <HAL_CAN_ConfigFilter>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d002      	beq.n	80012e6 <FEB_CAN_IVT_Filter_Config+0x66>
			FEB_BMS_Shutdown_Initiate("Invalid IVT CAN filter configuration");
 80012e0:	480a      	ldr	r0, [pc, #40]	; (800130c <FEB_CAN_IVT_Filter_Config+0x8c>)
 80012e2:	f7ff fe93 	bl	800100c <FEB_BMS_Shutdown_Initiate>
	for (int i = 0; i < num_filters; i++, bank++) {
 80012e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012e8:	3301      	adds	r3, #1
 80012ea:	637b      	str	r3, [r7, #52]	; 0x34
 80012ec:	78bb      	ldrb	r3, [r7, #2]
 80012ee:	3301      	adds	r3, #1
 80012f0:	70bb      	strb	r3, [r7, #2]
 80012f2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80012f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012f8:	429a      	cmp	r2, r3
 80012fa:	dbcf      	blt.n	800129c <FEB_CAN_IVT_Filter_Config+0x1c>
		}
	}
	return bank;
 80012fc:	78bb      	ldrb	r3, [r7, #2]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3738      	adds	r7, #56	; 0x38
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	20000004 	.word	0x20000004
 800130c:	0800c59c 	.word	0x0800c59c

08001310 <FEB_CAN_IVT_Store_Msg>:

void FEB_CAN_IVT_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
	uint32_t value;
    switch(pHeader->StdId) {
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f2a3 5321 	subw	r3, r3, #1313	; 0x521
 8001322:	2b03      	cmp	r3, #3
 8001324:	d87e      	bhi.n	8001424 <FEB_CAN_IVT_Store_Msg+0x114>
 8001326:	a201      	add	r2, pc, #4	; (adr r2, 800132c <FEB_CAN_IVT_Store_Msg+0x1c>)
 8001328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800132c:	0800133d 	.word	0x0800133d
 8001330:	08001377 	.word	0x08001377
 8001334:	080013b1 	.word	0x080013b1
 8001338:	080013eb 	.word	0x080013eb
    	case FEB_CAN_IVT_CURRENT_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	3302      	adds	r3, #2
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	061a      	lsls	r2, r3, #24
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	3303      	adds	r3, #3
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	041b      	lsls	r3, r3, #16
 800134c:	441a      	add	r2, r3
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	3304      	adds	r3, #4
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	021b      	lsls	r3, r3, #8
 8001356:	4413      	add	r3, r2
 8001358:	683a      	ldr	r2, [r7, #0]
 800135a:	3205      	adds	r2, #5
 800135c:	7812      	ldrb	r2, [r2, #0]
 800135e:	4413      	add	r3, r2
 8001360:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.current_mA = FEB_Math_Uint32_To_Signed_Long(value);
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f001 fb14 	bl	8002990 <FEB_Math_Uint32_To_Signed_Long>
 8001368:	4603      	mov	r3, r0
 800136a:	4a30      	ldr	r2, [pc, #192]	; (800142c <FEB_CAN_IVT_Store_Msg+0x11c>)
 800136c:	6013      	str	r3, [r2, #0]
    	    FEB_CAN_IVT_FLAG.current = 1;
 800136e:	4b30      	ldr	r3, [pc, #192]	; (8001430 <FEB_CAN_IVT_Store_Msg+0x120>)
 8001370:	2201      	movs	r2, #1
 8001372:	701a      	strb	r2, [r3, #0]
    		break;
 8001374:	e056      	b.n	8001424 <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE_1_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	3302      	adds	r3, #2
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	061a      	lsls	r2, r3, #24
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	3303      	adds	r3, #3
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	041b      	lsls	r3, r3, #16
 8001386:	441a      	add	r2, r3
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	3304      	adds	r3, #4
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	021b      	lsls	r3, r3, #8
 8001390:	4413      	add	r3, r2
 8001392:	683a      	ldr	r2, [r7, #0]
 8001394:	3205      	adds	r2, #5
 8001396:	7812      	ldrb	r2, [r2, #0]
 8001398:	4413      	add	r3, r2
 800139a:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.voltage_1_mV = FEB_Math_Uint32_To_Signed_Long(value);
 800139c:	68f8      	ldr	r0, [r7, #12]
 800139e:	f001 faf7 	bl	8002990 <FEB_Math_Uint32_To_Signed_Long>
 80013a2:	4603      	mov	r3, r0
 80013a4:	4a21      	ldr	r2, [pc, #132]	; (800142c <FEB_CAN_IVT_Store_Msg+0x11c>)
 80013a6:	6053      	str	r3, [r2, #4]
    	    FEB_CAN_IVT_FLAG.voltage_1 = 1;
 80013a8:	4b21      	ldr	r3, [pc, #132]	; (8001430 <FEB_CAN_IVT_Store_Msg+0x120>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	705a      	strb	r2, [r3, #1]
    		break;
 80013ae:	e039      	b.n	8001424 <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE_2_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	3302      	adds	r3, #2
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	061a      	lsls	r2, r3, #24
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	3303      	adds	r3, #3
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	041b      	lsls	r3, r3, #16
 80013c0:	441a      	add	r2, r3
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	3304      	adds	r3, #4
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	4413      	add	r3, r2
 80013cc:	683a      	ldr	r2, [r7, #0]
 80013ce:	3205      	adds	r2, #5
 80013d0:	7812      	ldrb	r2, [r2, #0]
 80013d2:	4413      	add	r3, r2
 80013d4:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.voltage_2_mV = FEB_Math_Uint32_To_Signed_Long(value);
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f001 fada 	bl	8002990 <FEB_Math_Uint32_To_Signed_Long>
 80013dc:	4603      	mov	r3, r0
 80013de:	4a13      	ldr	r2, [pc, #76]	; (800142c <FEB_CAN_IVT_Store_Msg+0x11c>)
 80013e0:	6093      	str	r3, [r2, #8]
    	    FEB_CAN_IVT_FLAG.voltage_2 = 1;
 80013e2:	4b13      	ldr	r3, [pc, #76]	; (8001430 <FEB_CAN_IVT_Store_Msg+0x120>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	709a      	strb	r2, [r3, #2]
    		break;
 80013e8:	e01c      	b.n	8001424 <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE_3_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	3302      	adds	r3, #2
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	061a      	lsls	r2, r3, #24
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	3303      	adds	r3, #3
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	041b      	lsls	r3, r3, #16
 80013fa:	441a      	add	r2, r3
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	3304      	adds	r3, #4
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	021b      	lsls	r3, r3, #8
 8001404:	4413      	add	r3, r2
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	3205      	adds	r2, #5
 800140a:	7812      	ldrb	r2, [r2, #0]
 800140c:	4413      	add	r3, r2
 800140e:	60fb      	str	r3, [r7, #12]
    		FEB_CAN_IVT_MESSAGE.voltage_3_mV = FEB_Math_Uint32_To_Signed_Long(value);
 8001410:	68f8      	ldr	r0, [r7, #12]
 8001412:	f001 fabd 	bl	8002990 <FEB_Math_Uint32_To_Signed_Long>
 8001416:	4603      	mov	r3, r0
 8001418:	4a04      	ldr	r2, [pc, #16]	; (800142c <FEB_CAN_IVT_Store_Msg+0x11c>)
 800141a:	60d3      	str	r3, [r2, #12]
    		FEB_CAN_IVT_FLAG.voltage_3 = 1;
 800141c:	4b04      	ldr	r3, [pc, #16]	; (8001430 <FEB_CAN_IVT_Store_Msg+0x120>)
 800141e:	2201      	movs	r2, #1
 8001420:	70da      	strb	r2, [r3, #3]
    		break;
 8001422:	bf00      	nop
    }
}
 8001424:	bf00      	nop
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20002618 	.word	0x20002618
 8001430:	20002614 	.word	0x20002614
 8001434:	00000000 	.word	0x00000000

08001438 <FEB_CAN_IVT_Process>:

// ******************** Process Data  ********************

void FEB_CAN_IVT_Process(void) {
 8001438:	b5b0      	push	{r4, r5, r7, lr}
 800143a:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 800143e:	af04      	add	r7, sp, #16
	char UART_Str[1024];
	uint8_t uart_ivt_current_id = 0b1000;
 8001440:	2308      	movs	r3, #8
 8001442:	f887 340f 	strb.w	r3, [r7, #1039]	; 0x40f
	sprintf(UART_Str, "%d %d %d %d %f", uart_ivt_current_id, 0, 0, 0, (float) FEB_CAN_IVT_MESSAGE.current_mA * 0.001);
 8001446:	f897 440f 	ldrb.w	r4, [r7, #1039]	; 0x40f
 800144a:	4b57      	ldr	r3, [pc, #348]	; (80015a8 <FEB_CAN_IVT_Process+0x170>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	ee07 3a90 	vmov	s15, r3
 8001452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001456:	ee17 0a90 	vmov	r0, s15
 800145a:	f7ff f895 	bl	8000588 <__aeabi_f2d>
 800145e:	a34e      	add	r3, pc, #312	; (adr r3, 8001598 <FEB_CAN_IVT_Process+0x160>)
 8001460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001464:	f7ff f8e8 	bl	8000638 <__aeabi_dmul>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	1d38      	adds	r0, r7, #4
 800146e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001472:	2300      	movs	r3, #0
 8001474:	9301      	str	r3, [sp, #4]
 8001476:	2300      	movs	r3, #0
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	2300      	movs	r3, #0
 800147c:	4622      	mov	r2, r4
 800147e:	494b      	ldr	r1, [pc, #300]	; (80015ac <FEB_CAN_IVT_Process+0x174>)
 8001480:	f008 fe0a 	bl	800a098 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) UART_Str, strlen(UART_Str), 100);
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	4618      	mov	r0, r3
 8001488:	f7fe ff12 	bl	80002b0 <strlen>
 800148c:	4603      	mov	r3, r0
 800148e:	b29a      	uxth	r2, r3
 8001490:	1d39      	adds	r1, r7, #4
 8001492:	2364      	movs	r3, #100	; 0x64
 8001494:	4846      	ldr	r0, [pc, #280]	; (80015b0 <FEB_CAN_IVT_Process+0x178>)
 8001496:	f007 fd68 	bl	8008f6a <HAL_UART_Transmit>
	if (FEB_CAN_CHARGER_STATE == 1 || FEB_LTC6811_BALANCE_STATE == 1) {
		return;
	}


	if (FEB_CAN_IVT_FLAG.current == 1) {
 800149a:	4b46      	ldr	r3, [pc, #280]	; (80015b4 <FEB_CAN_IVT_Process+0x17c>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d129      	bne.n	80014f6 <FEB_CAN_IVT_Process+0xbe>
		FEB_CAN_IVT_FLAG.current = 0;
 80014a2:	4b44      	ldr	r3, [pc, #272]	; (80015b4 <FEB_CAN_IVT_Process+0x17c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]
		const float current = (float) FEB_CAN_IVT_MESSAGE.current_mA * 0.001;
 80014a8:	4b3f      	ldr	r3, [pc, #252]	; (80015a8 <FEB_CAN_IVT_Process+0x170>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	ee07 3a90 	vmov	s15, r3
 80014b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b4:	ee17 0a90 	vmov	r0, s15
 80014b8:	f7ff f866 	bl	8000588 <__aeabi_f2d>
 80014bc:	a336      	add	r3, pc, #216	; (adr r3, 8001598 <FEB_CAN_IVT_Process+0x160>)
 80014be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c2:	f7ff f8b9 	bl	8000638 <__aeabi_dmul>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	4610      	mov	r0, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	f7ff fbab 	bl	8000c28 <__aeabi_d2f>
 80014d2:	4603      	mov	r3, r0
 80014d4:	f507 6281 	add.w	r2, r7, #1032	; 0x408
 80014d8:	6013      	str	r3, [r2, #0]
		if (current > FEB_LTC6811_CELL_MAX_OPERATING_CURRENT) {
 80014da:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80015b8 <FEB_CAN_IVT_Process+0x180>
 80014e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ee:	dd02      	ble.n	80014f6 <FEB_CAN_IVT_Process+0xbe>
			FEB_BMS_Shutdown_Initiate("IVT over current");
 80014f0:	4832      	ldr	r0, [pc, #200]	; (80015bc <FEB_CAN_IVT_Process+0x184>)
 80014f2:	f7ff fd8b 	bl	800100c <FEB_BMS_Shutdown_Initiate>
		}
	}
	if (FEB_CAN_IVT_FLAG.voltage_1 == 1) {
 80014f6:	4b2f      	ldr	r3, [pc, #188]	; (80015b4 <FEB_CAN_IVT_Process+0x17c>)
 80014f8:	785b      	ldrb	r3, [r3, #1]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d139      	bne.n	8001572 <FEB_CAN_IVT_Process+0x13a>
		FEB_CAN_IVT_FLAG.voltage_1 = 0;
 80014fe:	4b2d      	ldr	r3, [pc, #180]	; (80015b4 <FEB_CAN_IVT_Process+0x17c>)
 8001500:	2200      	movs	r2, #0
 8001502:	705a      	strb	r2, [r3, #1]
		float voltage = (float) FEB_CAN_IVT_MESSAGE.voltage_1_mV * 0.001;
 8001504:	4b28      	ldr	r3, [pc, #160]	; (80015a8 <FEB_CAN_IVT_Process+0x170>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	ee07 3a90 	vmov	s15, r3
 800150c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001510:	ee17 0a90 	vmov	r0, s15
 8001514:	f7ff f838 	bl	8000588 <__aeabi_f2d>
 8001518:	a31f      	add	r3, pc, #124	; (adr r3, 8001598 <FEB_CAN_IVT_Process+0x160>)
 800151a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151e:	f7ff f88b 	bl	8000638 <__aeabi_dmul>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	4610      	mov	r0, r2
 8001528:	4619      	mov	r1, r3
 800152a:	f7ff fb7d 	bl	8000c28 <__aeabi_d2f>
 800152e:	4603      	mov	r3, r0
 8001530:	f207 4204 	addw	r2, r7, #1028	; 0x404
 8001534:	6013      	str	r3, [r2, #0]
		if (voltage > FEB_LTC6811_Total_Bank_Voltage() * 0.9) {
 8001536:	f207 4304 	addw	r3, r7, #1028	; 0x404
 800153a:	6818      	ldr	r0, [r3, #0]
 800153c:	f7ff f824 	bl	8000588 <__aeabi_f2d>
 8001540:	4604      	mov	r4, r0
 8001542:	460d      	mov	r5, r1
 8001544:	f000 fdae 	bl	80020a4 <FEB_LTC6811_Total_Bank_Voltage>
 8001548:	ee10 3a10 	vmov	r3, s0
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff f81b 	bl	8000588 <__aeabi_f2d>
 8001552:	a313      	add	r3, pc, #76	; (adr r3, 80015a0 <FEB_CAN_IVT_Process+0x168>)
 8001554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001558:	f7ff f86e 	bl	8000638 <__aeabi_dmul>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4620      	mov	r0, r4
 8001562:	4629      	mov	r1, r5
 8001564:	f7ff faf8 	bl	8000b58 <__aeabi_dcmpgt>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <FEB_CAN_IVT_Process+0x13a>
		  // comment this out when testing the battery
			FEB_BMS_AIR_Close();
 800156e:	f7ff fd35 	bl	8000fdc <FEB_BMS_AIR_Close>
		}
	}
	if (FEB_CAN_IVT_FLAG.voltage_2 == 1) {
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <FEB_CAN_IVT_Process+0x17c>)
 8001574:	789b      	ldrb	r3, [r3, #2]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d102      	bne.n	8001580 <FEB_CAN_IVT_Process+0x148>
		FEB_CAN_IVT_FLAG.voltage_2 = 0;
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <FEB_CAN_IVT_Process+0x17c>)
 800157c:	2200      	movs	r2, #0
 800157e:	709a      	strb	r2, [r3, #2]
		// Do Something
	}
	if (FEB_CAN_IVT_FLAG.voltage_3 == 1) {
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <FEB_CAN_IVT_Process+0x17c>)
 8001582:	78db      	ldrb	r3, [r3, #3]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d102      	bne.n	800158e <FEB_CAN_IVT_Process+0x156>
		FEB_CAN_IVT_FLAG.voltage_3 = 0;
 8001588:	4b0a      	ldr	r3, [pc, #40]	; (80015b4 <FEB_CAN_IVT_Process+0x17c>)
 800158a:	2200      	movs	r2, #0
 800158c:	70da      	strb	r2, [r3, #3]
		// Do something
	}
}
 800158e:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 8001592:	46bd      	mov	sp, r7
 8001594:	bdb0      	pop	{r4, r5, r7, pc}
 8001596:	bf00      	nop
 8001598:	d2f1a9fc 	.word	0xd2f1a9fc
 800159c:	3f50624d 	.word	0x3f50624d
 80015a0:	cccccccd 	.word	0xcccccccd
 80015a4:	3feccccc 	.word	0x3feccccc
 80015a8:	20002618 	.word	0x20002618
 80015ac:	0800c5c4 	.word	0x0800c5c4
 80015b0:	20003218 	.word	0x20003218
 80015b4:	20002614 	.word	0x20002614
 80015b8:	425c0000 	.word	0x425c0000
 80015bc:	0800c5d4 	.word	0x0800c5d4

080015c0 <FEB_CAN_Inverter_Filter_Config>:

// ********************************** Functions **********************************

// ******************** CAN ********************

uint8_t FEB_CAN_Inverter_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08e      	sub	sp, #56	; 0x38
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	460b      	mov	r3, r1
 80015ca:	70fb      	strb	r3, [r7, #3]
 80015cc:	4613      	mov	r3, r2
 80015ce:	70bb      	strb	r3, [r7, #2]
	uint8_t num_filters = FEB_MATH_ARRAY_LENGTH(FEB_CAN_Inverter_Filter_ID_Arr);
 80015d0:	2302      	movs	r3, #2
 80015d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	for (int i = 0; i < num_filters; i++, bank++) {
 80015d6:	2300      	movs	r3, #0
 80015d8:	637b      	str	r3, [r7, #52]	; 0x34
 80015da:	e02a      	b.n	8001632 <FEB_CAN_Inverter_Filter_Config+0x72>
		CAN_FilterTypeDef filter_config;

		filter_config.FilterActivation = CAN_FILTER_ENABLE;
 80015dc:	2301      	movs	r3, #1
 80015de:	62bb      	str	r3, [r7, #40]	; 0x28
		filter_config.FilterBank = bank;
 80015e0:	78bb      	ldrb	r3, [r7, #2]
 80015e2:	61fb      	str	r3, [r7, #28]
		filter_config.FilterFIFOAssignment = FIFO_Assignment;
 80015e4:	78fb      	ldrb	r3, [r7, #3]
 80015e6:	61bb      	str	r3, [r7, #24]
		filter_config.FilterIdHigh = FEB_CAN_Inverter_Filter_ID_Arr[i] << 5;
 80015e8:	4a17      	ldr	r2, [pc, #92]	; (8001648 <FEB_CAN_Inverter_Filter_Config+0x88>)
 80015ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015f0:	015b      	lsls	r3, r3, #5
 80015f2:	60bb      	str	r3, [r7, #8]
		filter_config.FilterIdLow = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	60fb      	str	r3, [r7, #12]
		filter_config.FilterMaskIdHigh = 0x7FF << 5;
 80015f8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80015fc:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdLow = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 8001602:	2300      	movs	r3, #0
 8001604:	623b      	str	r3, [r7, #32]
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8001606:	2301      	movs	r3, #1
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
		filter_config.SlaveStartFilterBank = 27;
 800160a:	231b      	movs	r3, #27
 800160c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if (HAL_CAN_ConfigFilter(hcan, &filter_config)) {
 800160e:	f107 0308 	add.w	r3, r7, #8
 8001612:	4619      	mov	r1, r3
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f004 fa3d 	bl	8005a94 <HAL_CAN_ConfigFilter>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d002      	beq.n	8001626 <FEB_CAN_Inverter_Filter_Config+0x66>
			FEB_BMS_Shutdown_Initiate("Invalid inverter CAN filter configuration");
 8001620:	480a      	ldr	r0, [pc, #40]	; (800164c <FEB_CAN_Inverter_Filter_Config+0x8c>)
 8001622:	f7ff fcf3 	bl	800100c <FEB_BMS_Shutdown_Initiate>
	for (int i = 0; i < num_filters; i++, bank++) {
 8001626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001628:	3301      	adds	r3, #1
 800162a:	637b      	str	r3, [r7, #52]	; 0x34
 800162c:	78bb      	ldrb	r3, [r7, #2]
 800162e:	3301      	adds	r3, #1
 8001630:	70bb      	strb	r3, [r7, #2]
 8001632:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001636:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001638:	429a      	cmp	r2, r3
 800163a:	dbcf      	blt.n	80015dc <FEB_CAN_Inverter_Filter_Config+0x1c>
		}
	}
	return bank;
 800163c:	78bb      	ldrb	r3, [r7, #2]
}
 800163e:	4618      	mov	r0, r3
 8001640:	3738      	adds	r7, #56	; 0x38
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	2000000c 	.word	0x2000000c
 800164c:	0800c5e8 	.word	0x0800c5e8

08001650 <FEB_CAN_Inverter_Store_Msg>:

void FEB_CAN_Inverter_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
	switch (pHeader->StdId) {
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2ba0      	cmp	r3, #160	; 0xa0
 8001660:	d002      	beq.n	8001668 <FEB_CAN_Inverter_Store_Msg+0x18>
 8001662:	2ba2      	cmp	r3, #162	; 0xa2
 8001664:	d04c      	beq.n	8001700 <FEB_CAN_Inverter_Store_Msg+0xb0>
			break;
		case FEB_CAN_INVERTER_TEMPERATURE_3_ID:
			FEB_CAN_Inverter_Temperature_3_Message.motor_dC = FEB_Math_Uint16_To_Int16((RxData[4] << 8) + RxData[5]);
			break;
	}
}
 8001666:	e05f      	b.n	8001728 <FEB_CAN_Inverter_Store_Msg+0xd8>
			FEB_CAN_Inverter_Temperature_1_Message.phase_a_dC = FEB_Math_Uint16_To_Int16((RxData[0] << 8) + RxData[1]);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b29b      	uxth	r3, r3
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	b29a      	uxth	r2, r3
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	3301      	adds	r3, #1
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	b29b      	uxth	r3, r3
 800167a:	4413      	add	r3, r2
 800167c:	b29b      	uxth	r3, r3
 800167e:	4618      	mov	r0, r3
 8001680:	f001 f995 	bl	80029ae <FEB_Math_Uint16_To_Int16>
 8001684:	4603      	mov	r3, r0
 8001686:	461a      	mov	r2, r3
 8001688:	4b29      	ldr	r3, [pc, #164]	; (8001730 <FEB_CAN_Inverter_Store_Msg+0xe0>)
 800168a:	801a      	strh	r2, [r3, #0]
			FEB_CAN_Inverter_Temperature_1_Message.phase_b_dC = FEB_Math_Uint16_To_Int16((RxData[2] << 8) + RxData[3]);
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	3302      	adds	r3, #2
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	b29b      	uxth	r3, r3
 8001694:	021b      	lsls	r3, r3, #8
 8001696:	b29a      	uxth	r2, r3
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	3303      	adds	r3, #3
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	b29b      	uxth	r3, r3
 80016a0:	4413      	add	r3, r2
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	4618      	mov	r0, r3
 80016a6:	f001 f982 	bl	80029ae <FEB_Math_Uint16_To_Int16>
 80016aa:	4603      	mov	r3, r0
 80016ac:	461a      	mov	r2, r3
 80016ae:	4b20      	ldr	r3, [pc, #128]	; (8001730 <FEB_CAN_Inverter_Store_Msg+0xe0>)
 80016b0:	805a      	strh	r2, [r3, #2]
			FEB_CAN_Inverter_Temperature_1_Message.phase_c_dC = FEB_Math_Uint16_To_Int16((RxData[4] << 8) + RxData[5]);
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	3304      	adds	r3, #4
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	021b      	lsls	r3, r3, #8
 80016bc:	b29a      	uxth	r2, r3
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	3305      	adds	r3, #5
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	4413      	add	r3, r2
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	4618      	mov	r0, r3
 80016cc:	f001 f96f 	bl	80029ae <FEB_Math_Uint16_To_Int16>
 80016d0:	4603      	mov	r3, r0
 80016d2:	461a      	mov	r2, r3
 80016d4:	4b16      	ldr	r3, [pc, #88]	; (8001730 <FEB_CAN_Inverter_Store_Msg+0xe0>)
 80016d6:	809a      	strh	r2, [r3, #4]
			FEB_CAN_Inverter_Temperature_1_Message.gate_driver_board_dC = FEB_Math_Uint16_To_Int16((RxData[6] << 8) + RxData[7]);
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	3306      	adds	r3, #6
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	021b      	lsls	r3, r3, #8
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	3307      	adds	r3, #7
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	4413      	add	r3, r2
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	4618      	mov	r0, r3
 80016f2:	f001 f95c 	bl	80029ae <FEB_Math_Uint16_To_Int16>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461a      	mov	r2, r3
 80016fa:	4b0d      	ldr	r3, [pc, #52]	; (8001730 <FEB_CAN_Inverter_Store_Msg+0xe0>)
 80016fc:	80da      	strh	r2, [r3, #6]
			break;
 80016fe:	e013      	b.n	8001728 <FEB_CAN_Inverter_Store_Msg+0xd8>
			FEB_CAN_Inverter_Temperature_3_Message.motor_dC = FEB_Math_Uint16_To_Int16((RxData[4] << 8) + RxData[5]);
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	3304      	adds	r3, #4
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	b29b      	uxth	r3, r3
 8001708:	021b      	lsls	r3, r3, #8
 800170a:	b29a      	uxth	r2, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	3305      	adds	r3, #5
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	b29b      	uxth	r3, r3
 8001714:	4413      	add	r3, r2
 8001716:	b29b      	uxth	r3, r3
 8001718:	4618      	mov	r0, r3
 800171a:	f001 f948 	bl	80029ae <FEB_Math_Uint16_To_Int16>
 800171e:	4603      	mov	r3, r0
 8001720:	461a      	mov	r2, r3
 8001722:	4b04      	ldr	r3, [pc, #16]	; (8001734 <FEB_CAN_Inverter_Store_Msg+0xe4>)
 8001724:	801a      	strh	r2, [r3, #0]
			break;
 8001726:	bf00      	nop
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20002628 	.word	0x20002628
 8001734:	20002630 	.word	0x20002630

08001738 <FEB_CAN_Inverter_Process>:

// ******************** Process Data ********************

void FEB_CAN_Inverter_Process(void) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
	uint8_t num_temperatures = FEB_MATH_ARRAY_LENGTH(FEB_CAN_Inverter_Temperatures_dC);
 800173e:	2305      	movs	r3, #5
 8001740:	71bb      	strb	r3, [r7, #6]
	for (uint8_t i = 0; i < num_temperatures; i++) {
 8001742:	2300      	movs	r3, #0
 8001744:	71fb      	strb	r3, [r7, #7]
 8001746:	e024      	b.n	8001792 <FEB_CAN_Inverter_Process+0x5a>
		float temperature = *FEB_CAN_Inverter_Temperatures_dC[i] * 0.1;
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	4a19      	ldr	r2, [pc, #100]	; (80017b0 <FEB_CAN_Inverter_Process+0x78>)
 800174c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001750:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe ff05 	bl	8000564 <__aeabi_i2d>
 800175a:	a313      	add	r3, pc, #76	; (adr r3, 80017a8 <FEB_CAN_Inverter_Process+0x70>)
 800175c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001760:	f7fe ff6a 	bl	8000638 <__aeabi_dmul>
 8001764:	4602      	mov	r2, r0
 8001766:	460b      	mov	r3, r1
 8001768:	4610      	mov	r0, r2
 800176a:	4619      	mov	r1, r3
 800176c:	f7ff fa5c 	bl	8000c28 <__aeabi_d2f>
 8001770:	4603      	mov	r3, r0
 8001772:	603b      	str	r3, [r7, #0]
		if (temperature > FEB_CAN_INVERTER_TEMPERATURE_MAX) {
 8001774:	edd7 7a00 	vldr	s15, [r7]
 8001778:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80017b4 <FEB_CAN_Inverter_Process+0x7c>
 800177c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001784:	dd02      	ble.n	800178c <FEB_CAN_Inverter_Process+0x54>
			FEB_BMS_Shutdown_Initiate("Inverter over temperature");
 8001786:	480c      	ldr	r0, [pc, #48]	; (80017b8 <FEB_CAN_Inverter_Process+0x80>)
 8001788:	f7ff fc40 	bl	800100c <FEB_BMS_Shutdown_Initiate>
	for (uint8_t i = 0; i < num_temperatures; i++) {
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	3301      	adds	r3, #1
 8001790:	71fb      	strb	r3, [r7, #7]
 8001792:	79fa      	ldrb	r2, [r7, #7]
 8001794:	79bb      	ldrb	r3, [r7, #6]
 8001796:	429a      	cmp	r2, r3
 8001798:	d3d6      	bcc.n	8001748 <FEB_CAN_Inverter_Process+0x10>
		} else if (temperature > FEB_CAN_INVERTER_TEMPERATURE_LIMIT_TORQUE) {
			// TODO: Limit torque
		}
	}
}
 800179a:	bf00      	nop
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	f3af 8000 	nop.w
 80017a8:	9999999a 	.word	0x9999999a
 80017ac:	3fb99999 	.word	0x3fb99999
 80017b0:	20000010 	.word	0x20000010
 80017b4:	426c0000 	.word	0x426c0000
 80017b8:	0800c614 	.word	0x0800c614

080017bc <FEB_Fan_Init>:
static uint8_t FEB_Fan_3_Speed = 0;		// [0, 255]
static uint8_t FEB_Fan_4_Speed = 0;		// [0, 255]

// ********************************** Initialize **********************************

void FEB_Fan_Init(void) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	FEB_Fan_PWM_Start();
 80017c0:	f000 f810 	bl	80017e4 <FEB_Fan_PWM_Start>
	FEB_Fan_Init_Speed_Set();
 80017c4:	f000 f826 	bl	8001814 <FEB_Fan_Init_Speed_Set>
	FEB_Fan_Reset_Shift_Register();
 80017c8:	f000 f8b2 	bl	8001930 <FEB_Fan_Reset_Shift_Register>
	HAL_ADC_Start(&hadc1);
 80017cc:	4803      	ldr	r0, [pc, #12]	; (80017dc <FEB_Fan_Init+0x20>)
 80017ce:	f003 fccd 	bl	800516c <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 80017d2:	4803      	ldr	r0, [pc, #12]	; (80017e0 <FEB_Fan_Init+0x24>)
 80017d4:	f003 fcca 	bl	800516c <HAL_ADC_Start>
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20003008 	.word	0x20003008
 80017e0:	20003050 	.word	0x20003050

080017e4 <FEB_Fan_PWM_Start>:

// ********************************** PWM **********************************

void FEB_Fan_PWM_Start(void) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017e8:	2100      	movs	r1, #0
 80017ea:	4808      	ldr	r0, [pc, #32]	; (800180c <FEB_Fan_PWM_Start+0x28>)
 80017ec:	f006 fd40 	bl	8008270 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80017f0:	2104      	movs	r1, #4
 80017f2:	4806      	ldr	r0, [pc, #24]	; (800180c <FEB_Fan_PWM_Start+0x28>)
 80017f4:	f006 fd3c 	bl	8008270 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80017f8:	2100      	movs	r1, #0
 80017fa:	4805      	ldr	r0, [pc, #20]	; (8001810 <FEB_Fan_PWM_Start+0x2c>)
 80017fc:	f006 fd38 	bl	8008270 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001800:	2104      	movs	r1, #4
 8001802:	4803      	ldr	r0, [pc, #12]	; (8001810 <FEB_Fan_PWM_Start+0x2c>)
 8001804:	f006 fd34 	bl	8008270 <HAL_TIM_PWM_Start>
}
 8001808:	bf00      	nop
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20003140 	.word	0x20003140
 8001810:	20003188 	.word	0x20003188

08001814 <FEB_Fan_Init_Speed_Set>:

void FEB_Fan_Init_Speed_Set(void) {\
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
	if (FEB_BMS_Shutdown_State == 1) {
 800181a:	4b07      	ldr	r3, [pc, #28]	; (8001838 <FEB_Fan_Init_Speed_Set+0x24>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d006      	beq.n	8001830 <FEB_Fan_Init_Speed_Set+0x1c>
		return;
	}
	uint8_t speed;
	if (FEB_CAN_CHARGER_STATE == 0) {
		speed = 255;
 8001822:	23ff      	movs	r3, #255	; 0xff
 8001824:	71fb      	strb	r3, [r7, #7]
	} else if (FEB_CAN_CHARGER_STATE == 1) {
		speed = 127;
	}
	FEB_Fan_All_Speed_Set(speed);
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	4618      	mov	r0, r3
 800182a:	f000 f807 	bl	800183c <FEB_Fan_All_Speed_Set>
 800182e:	e000      	b.n	8001832 <FEB_Fan_Init_Speed_Set+0x1e>
		return;
 8001830:	bf00      	nop
}
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200025e0 	.word	0x200025e0

0800183c <FEB_Fan_All_Speed_Set>:

void FEB_Fan_All_Speed_Set(uint8_t speed) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_1_Speed_Set(speed);
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	4618      	mov	r0, r3
 800184a:	f000 f811 	bl	8001870 <FEB_Fan_1_Speed_Set>
	FEB_Fan_2_Speed_Set(speed);
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	4618      	mov	r0, r3
 8001852:	f000 f825 	bl	80018a0 <FEB_Fan_2_Speed_Set>
	FEB_Fan_3_Speed_Set(speed);
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	4618      	mov	r0, r3
 800185a:	f000 f839 	bl	80018d0 <FEB_Fan_3_Speed_Set>
	FEB_Fan_4_Speed_Set(speed);
 800185e:	79fb      	ldrb	r3, [r7, #7]
 8001860:	4618      	mov	r0, r3
 8001862:	f000 f84d 	bl	8001900 <FEB_Fan_4_Speed_Set>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <FEB_Fan_1_Speed_Set>:

void FEB_Fan_1_Speed_Set(uint8_t speed) {
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_1_Speed = speed;
 800187a:	4a07      	ldr	r2, [pc, #28]	; (8001898 <FEB_Fan_1_Speed_Set+0x28>)
 800187c:	79fb      	ldrb	r3, [r7, #7]
 800187e:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, FEB_Fan_1_Speed);
 8001880:	4b05      	ldr	r3, [pc, #20]	; (8001898 <FEB_Fan_1_Speed_Set+0x28>)
 8001882:	781a      	ldrb	r2, [r3, #0]
 8001884:	4b05      	ldr	r3, [pc, #20]	; (800189c <FEB_Fan_1_Speed_Set+0x2c>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	635a      	str	r2, [r3, #52]	; 0x34
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	20002632 	.word	0x20002632
 800189c:	20003140 	.word	0x20003140

080018a0 <FEB_Fan_2_Speed_Set>:

void FEB_Fan_2_Speed_Set(uint8_t speed) {
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_2_Speed = speed;
 80018aa:	4a07      	ldr	r2, [pc, #28]	; (80018c8 <FEB_Fan_2_Speed_Set+0x28>)
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, FEB_Fan_2_Speed);
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <FEB_Fan_2_Speed_Set+0x28>)
 80018b2:	781a      	ldrb	r2, [r3, #0]
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <FEB_Fan_2_Speed_Set+0x2c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80018ba:	bf00      	nop
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	20002633 	.word	0x20002633
 80018cc:	20003140 	.word	0x20003140

080018d0 <FEB_Fan_3_Speed_Set>:

void FEB_Fan_3_Speed_Set(uint8_t speed) {
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_3_Speed = speed;
 80018da:	4a07      	ldr	r2, [pc, #28]	; (80018f8 <FEB_Fan_3_Speed_Set+0x28>)
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, FEB_Fan_3_Speed);
 80018e0:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <FEB_Fan_3_Speed_Set+0x28>)
 80018e2:	781a      	ldrb	r2, [r3, #0]
 80018e4:	4b05      	ldr	r3, [pc, #20]	; (80018fc <FEB_Fan_3_Speed_Set+0x2c>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	20002634 	.word	0x20002634
 80018fc:	20003188 	.word	0x20003188

08001900 <FEB_Fan_4_Speed_Set>:

void FEB_Fan_4_Speed_Set(uint8_t speed) {
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_4_Speed = speed;
 800190a:	4a07      	ldr	r2, [pc, #28]	; (8001928 <FEB_Fan_4_Speed_Set+0x28>)
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, FEB_Fan_4_Speed);
 8001910:	4b05      	ldr	r3, [pc, #20]	; (8001928 <FEB_Fan_4_Speed_Set+0x28>)
 8001912:	781a      	ldrb	r2, [r3, #0]
 8001914:	4b05      	ldr	r3, [pc, #20]	; (800192c <FEB_Fan_4_Speed_Set+0x2c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	635a      	str	r2, [r3, #52]	; 0x34
}
 800191a:	bf00      	nop
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	20002635 	.word	0x20002635
 800192c:	20003188 	.word	0x20003188

08001930 <FEB_Fan_Reset_Shift_Register>:

// ********************************** Shift Register Control **********************************

void FEB_Fan_Reset_Shift_Register(void) {
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001934:	2200      	movs	r2, #0
 8001936:	f44f 7100 	mov.w	r1, #512	; 0x200
 800193a:	4807      	ldr	r0, [pc, #28]	; (8001958 <FEB_Fan_Reset_Shift_Register+0x28>)
 800193c:	f004 ffdc 	bl	80068f8 <HAL_GPIO_WritePin>
	FEB_Timer_Delay_Micro(10);
 8001940:	200a      	movs	r0, #10
 8001942:	f001 f855 	bl	80029f0 <FEB_Timer_Delay_Micro>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001946:	2201      	movs	r2, #1
 8001948:	f44f 7100 	mov.w	r1, #512	; 0x200
 800194c:	4802      	ldr	r0, [pc, #8]	; (8001958 <FEB_Fan_Reset_Shift_Register+0x28>)
 800194e:	f004 ffd3 	bl	80068f8 <HAL_GPIO_WritePin>
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40020800 	.word	0x40020800

0800195c <FEB_Fan_Serial_High>:

void FEB_Fan_Serial_High(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001960:	2201      	movs	r2, #1
 8001962:	2104      	movs	r1, #4
 8001964:	4802      	ldr	r0, [pc, #8]	; (8001970 <FEB_Fan_Serial_High+0x14>)
 8001966:	f004 ffc7 	bl	80068f8 <HAL_GPIO_WritePin>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40020400 	.word	0x40020400

08001974 <FEB_Fan_Serial_Low>:

void FEB_Fan_Serial_Low(void) {
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001978:	2200      	movs	r2, #0
 800197a:	2104      	movs	r1, #4
 800197c:	4802      	ldr	r0, [pc, #8]	; (8001988 <FEB_Fan_Serial_Low+0x14>)
 800197e:	f004 ffbb 	bl	80068f8 <HAL_GPIO_WritePin>
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40020400 	.word	0x40020400

0800198c <FEB_Fan_Clock_High>:

void FEB_Fan_Clock_High(void) {
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001990:	2201      	movs	r2, #1
 8001992:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001996:	4802      	ldr	r0, [pc, #8]	; (80019a0 <FEB_Fan_Clock_High+0x14>)
 8001998:	f004 ffae 	bl	80068f8 <HAL_GPIO_WritePin>
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40020400 	.word	0x40020400

080019a4 <FEB_Fan_Clock_Low>:

void FEB_Fan_Clock_Low(void) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80019a8:	2200      	movs	r2, #0
 80019aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019ae:	4802      	ldr	r0, [pc, #8]	; (80019b8 <FEB_Fan_Clock_Low+0x14>)
 80019b0:	f004 ffa2 	bl	80068f8 <HAL_GPIO_WritePin>
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40020400 	.word	0x40020400

080019bc <FEB_Fan_Clock_Pulse>:

void FEB_Fan_Clock_Pulse(void) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
	FEB_Fan_Clock_High();
 80019c0:	f7ff ffe4 	bl	800198c <FEB_Fan_Clock_High>
	FEB_Timer_Delay_Micro(10);
 80019c4:	200a      	movs	r0, #10
 80019c6:	f001 f813 	bl	80029f0 <FEB_Timer_Delay_Micro>
	FEB_Fan_Clock_Low();
 80019ca:	f7ff ffeb 	bl	80019a4 <FEB_Fan_Clock_Low>
	FEB_Timer_Delay_Micro(10);
 80019ce:	200a      	movs	r0, #10
 80019d0:	f001 f80e 	bl	80029f0 <FEB_Timer_Delay_Micro>
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <FEB_Fan_Process>:

// ********************************** Tachometer **********************************

void FEB_Fan_Process(void) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
	for (uint8_t tach = 0; tach < 12; tach++) {
 80019de:	2300      	movs	r3, #0
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	e02a      	b.n	8001a3a <FEB_Fan_Process+0x62>
		uint8_t multiplex = tach < 6 ? 0 : 1;
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	2b05      	cmp	r3, #5
 80019e8:	bf8c      	ite	hi
 80019ea:	2301      	movhi	r3, #1
 80019ec:	2300      	movls	r3, #0
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	71bb      	strb	r3, [r7, #6]
		uint8_t tach_pin = tach < 6 ? tach : (tach - 6) << 3;
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	2b05      	cmp	r3, #5
 80019f6:	d905      	bls.n	8001a04 <FEB_Fan_Process+0x2c>
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	3b06      	subs	r3, #6
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	e000      	b.n	8001a06 <FEB_Fan_Process+0x2e>
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	717b      	strb	r3, [r7, #5]
		uint8_t fan_bank = (tach / 3) + 1;
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	4a10      	ldr	r2, [pc, #64]	; (8001a4c <FEB_Fan_Process+0x74>)
 8001a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a10:	085b      	lsrs	r3, r3, #1
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	3301      	adds	r3, #1
 8001a16:	713b      	strb	r3, [r7, #4]
		FEB_Fan_Set_Tachometer(tach_pin);
 8001a18:	797b      	ldrb	r3, [r7, #5]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f000 f818 	bl	8001a50 <FEB_Fan_Set_Tachometer>
		uint32_t adc_value = FEB_Fan_Read_Tachometer(multiplex);
 8001a20:	79bb      	ldrb	r3, [r7, #6]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 f836 	bl	8001a94 <FEB_Fan_Read_Tachometer>
 8001a28:	6038      	str	r0, [r7, #0]
		FEB_Fan_Validate_Speed(adc_value, fan_bank);
 8001a2a:	793b      	ldrb	r3, [r7, #4]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	6838      	ldr	r0, [r7, #0]
 8001a30:	f000 f850 	bl	8001ad4 <FEB_Fan_Validate_Speed>
	for (uint8_t tach = 0; tach < 12; tach++) {
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	3301      	adds	r3, #1
 8001a38:	71fb      	strb	r3, [r7, #7]
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	2b0b      	cmp	r3, #11
 8001a3e:	d9d1      	bls.n	80019e4 <FEB_Fan_Process+0xc>
	}
}
 8001a40:	bf00      	nop
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	aaaaaaab 	.word	0xaaaaaaab

08001a50 <FEB_Fan_Set_Tachometer>:

void FEB_Fan_Set_Tachometer(uint8_t value) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++) {
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	73fb      	strb	r3, [r7, #15]
 8001a5e:	e011      	b.n	8001a84 <FEB_Fan_Set_Tachometer+0x34>
		// Set multiplex
		if (((value << i) & 0b1) == 1) {
 8001a60:	79fa      	ldrb	r2, [r7, #7]
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d002      	beq.n	8001a76 <FEB_Fan_Set_Tachometer+0x26>
			FEB_Fan_Serial_High();
 8001a70:	f7ff ff74 	bl	800195c <FEB_Fan_Serial_High>
 8001a74:	e001      	b.n	8001a7a <FEB_Fan_Set_Tachometer+0x2a>
		} else {
			FEB_Fan_Serial_Low();
 8001a76:	f7ff ff7d 	bl	8001974 <FEB_Fan_Serial_Low>
		}
		FEB_Fan_Clock_Pulse();
 8001a7a:	f7ff ff9f 	bl	80019bc <FEB_Fan_Clock_Pulse>
	for (uint8_t i = 0; i < 8; i++) {
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
 8001a80:	3301      	adds	r3, #1
 8001a82:	73fb      	strb	r3, [r7, #15]
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
 8001a86:	2b07      	cmp	r3, #7
 8001a88:	d9ea      	bls.n	8001a60 <FEB_Fan_Set_Tachometer+0x10>
	}
}
 8001a8a:	bf00      	nop
 8001a8c:	bf00      	nop
 8001a8e:	3710      	adds	r7, #16
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <FEB_Fan_Read_Tachometer>:

uint32_t FEB_Fan_Read_Tachometer(uint8_t multiplex) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
	ADC_HandleTypeDef* hadc_pointer;
	if (multiplex == 0) {
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d102      	bne.n	8001aaa <FEB_Fan_Read_Tachometer+0x16>
		hadc_pointer = &hadc1;
 8001aa4:	4b09      	ldr	r3, [pc, #36]	; (8001acc <FEB_Fan_Read_Tachometer+0x38>)
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	e004      	b.n	8001ab4 <FEB_Fan_Read_Tachometer+0x20>
	} else if (multiplex == 1) {
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d101      	bne.n	8001ab4 <FEB_Fan_Read_Tachometer+0x20>
		hadc_pointer = &hadc2;
 8001ab0:	4b07      	ldr	r3, [pc, #28]	; (8001ad0 <FEB_Fan_Read_Tachometer+0x3c>)
 8001ab2:	60fb      	str	r3, [r7, #12]
	}
	HAL_ADC_PollForConversion(hadc_pointer, 10);
 8001ab4:	210a      	movs	r1, #10
 8001ab6:	68f8      	ldr	r0, [r7, #12]
 8001ab8:	f003 fc2a 	bl	8005310 <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(hadc_pointer);
 8001abc:	68f8      	ldr	r0, [r7, #12]
 8001abe:	f003 fcb2 	bl	8005426 <HAL_ADC_GetValue>
 8001ac2:	4603      	mov	r3, r0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20003008 	.word	0x20003008
 8001ad0:	20003050 	.word	0x20003050

08001ad4 <FEB_Fan_Validate_Speed>:

void FEB_Fan_Validate_Speed(uint32_t adc_value, uint8_t fan_bank) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	70fb      	strb	r3, [r7, #3]
	if (adc_value < FEB_FAN_ADC_VALUE_LIMIT) {
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b63      	cmp	r3, #99	; 0x63
 8001ae4:	d81e      	bhi.n	8001b24 <FEB_Fan_Validate_Speed+0x50>
		switch (fan_bank) {
 8001ae6:	78fb      	ldrb	r3, [r7, #3]
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	2b03      	cmp	r3, #3
 8001aec:	d81a      	bhi.n	8001b24 <FEB_Fan_Validate_Speed+0x50>
 8001aee:	a201      	add	r2, pc, #4	; (adr r2, 8001af4 <FEB_Fan_Validate_Speed+0x20>)
 8001af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af4:	08001b05 	.word	0x08001b05
 8001af8:	08001b0d 	.word	0x08001b0d
 8001afc:	08001b15 	.word	0x08001b15
 8001b00:	08001b1d 	.word	0x08001b1d
			case 1:
				FEB_Fan_1_Speed_Set(0);
 8001b04:	2000      	movs	r0, #0
 8001b06:	f7ff feb3 	bl	8001870 <FEB_Fan_1_Speed_Set>
				break;
 8001b0a:	e00b      	b.n	8001b24 <FEB_Fan_Validate_Speed+0x50>
			case 2:
				FEB_Fan_2_Speed_Set(0);
 8001b0c:	2000      	movs	r0, #0
 8001b0e:	f7ff fec7 	bl	80018a0 <FEB_Fan_2_Speed_Set>
				break;
 8001b12:	e007      	b.n	8001b24 <FEB_Fan_Validate_Speed+0x50>
			case 3:
				FEB_Fan_3_Speed_Set(0);
 8001b14:	2000      	movs	r0, #0
 8001b16:	f7ff fedb 	bl	80018d0 <FEB_Fan_3_Speed_Set>
				break;
 8001b1a:	e003      	b.n	8001b24 <FEB_Fan_Validate_Speed+0x50>
			case 4:
				FEB_Fan_4_Speed_Set(0);
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f7ff feef 	bl	8001900 <FEB_Fan_4_Speed_Set>
				break;
 8001b22:	bf00      	nop
		}
	}
}
 8001b24:	bf00      	nop
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <FEB_LTC6811_Init>:
// Set accumulator
static Accumulator accumulator;

// ********************************** Functions **********************************

void FEB_LTC6811_Init(void) {
 8001b2c:	b590      	push	{r4, r7, lr}
 8001b2e:	b089      	sub	sp, #36	; 0x24
 8001b30:	af06      	add	r7, sp, #24
	FEB_LTC6811_Config_Cell_Discharge();
 8001b32:	f000 f83f 	bl	8001bb4 <FEB_LTC6811_Config_Cell_Discharge>

	LTC6811_init_cfg(NUM_IC, accumulator.IC_config);
 8001b36:	4917      	ldr	r1, [pc, #92]	; (8001b94 <FEB_LTC6811_Init+0x68>)
 8001b38:	2008      	movs	r0, #8
 8001b3a:	f001 f837 	bl	8002bac <LTC6811_init_cfg>
	for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8001b3e:	2300      	movs	r3, #0
 8001b40:	71fb      	strb	r3, [r7, #7]
 8001b42:	e018      	b.n	8001b76 <FEB_LTC6811_Init+0x4a>
		LTC6811_set_cfgr(current_ic, accumulator.IC_config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 8001b44:	4b14      	ldr	r3, [pc, #80]	; (8001b98 <FEB_LTC6811_Init+0x6c>)
 8001b46:	7819      	ldrb	r1, [r3, #0]
 8001b48:	4b14      	ldr	r3, [pc, #80]	; (8001b9c <FEB_LTC6811_Init+0x70>)
 8001b4a:	781c      	ldrb	r4, [r3, #0]
 8001b4c:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <FEB_LTC6811_Init+0x74>)
 8001b4e:	881b      	ldrh	r3, [r3, #0]
 8001b50:	4a14      	ldr	r2, [pc, #80]	; (8001ba4 <FEB_LTC6811_Init+0x78>)
 8001b52:	8812      	ldrh	r2, [r2, #0]
 8001b54:	79f8      	ldrb	r0, [r7, #7]
 8001b56:	9204      	str	r2, [sp, #16]
 8001b58:	9303      	str	r3, [sp, #12]
 8001b5a:	4b13      	ldr	r3, [pc, #76]	; (8001ba8 <FEB_LTC6811_Init+0x7c>)
 8001b5c:	9302      	str	r3, [sp, #8]
 8001b5e:	4b13      	ldr	r3, [pc, #76]	; (8001bac <FEB_LTC6811_Init+0x80>)
 8001b60:	9301      	str	r3, [sp, #4]
 8001b62:	4b13      	ldr	r3, [pc, #76]	; (8001bb0 <FEB_LTC6811_Init+0x84>)
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	4623      	mov	r3, r4
 8001b68:	460a      	mov	r2, r1
 8001b6a:	490a      	ldr	r1, [pc, #40]	; (8001b94 <FEB_LTC6811_Init+0x68>)
 8001b6c:	f001 f82d 	bl	8002bca <LTC6811_set_cfgr>
	for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	3301      	adds	r3, #1
 8001b74:	71fb      	strb	r3, [r7, #7]
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	2b07      	cmp	r3, #7
 8001b7a:	d9e3      	bls.n	8001b44 <FEB_LTC6811_Init+0x18>
	}
	LTC6811_reset_crc_count(NUM_IC, accumulator.IC_config);
 8001b7c:	4905      	ldr	r1, [pc, #20]	; (8001b94 <FEB_LTC6811_Init+0x68>)
 8001b7e:	2008      	movs	r0, #8
 8001b80:	f001 f805 	bl	8002b8e <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(NUM_IC, accumulator.IC_config);
 8001b84:	4903      	ldr	r1, [pc, #12]	; (8001b94 <FEB_LTC6811_Init+0x68>)
 8001b86:	2008      	movs	r0, #8
 8001b88:	f000 ff4c 	bl	8002a24 <LTC6811_init_reg_limits>
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd90      	pop	{r4, r7, pc}
 8001b94:	200026a8 	.word	0x200026a8
 8001b98:	20000035 	.word	0x20000035
 8001b9c:	20002698 	.word	0x20002698
 8001ba0:	2000003e 	.word	0x2000003e
 8001ba4:	20000040 	.word	0x20000040
 8001ba8:	20000044 	.word	0x20000044
 8001bac:	2000269c 	.word	0x2000269c
 8001bb0:	20000038 	.word	0x20000038

08001bb4 <FEB_LTC6811_Config_Cell_Discharge>:

void FEB_LTC6811_Config_Cell_Discharge(void) {
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NUM_IC; i++) {
 8001bba:	2300      	movs	r3, #0
 8001bbc:	71fb      	strb	r3, [r7, #7]
 8001bbe:	e016      	b.n	8001bee <FEB_LTC6811_Config_Cell_Discharge+0x3a>
		for (uint8_t j = 0; j < FEB_LTC6811_NUM_CELLS_PER_DAUGHTER_BOARD; j++) {
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	71bb      	strb	r3, [r7, #6]
 8001bc4:	e00d      	b.n	8001be2 <FEB_LTC6811_Config_Cell_Discharge+0x2e>
			FEB_LTC6811_Cell_Discharge[i][j] = 0;
 8001bc6:	79fa      	ldrb	r2, [r7, #7]
 8001bc8:	79b9      	ldrb	r1, [r7, #6]
 8001bca:	480e      	ldr	r0, [pc, #56]	; (8001c04 <FEB_LTC6811_Config_Cell_Discharge+0x50>)
 8001bcc:	4613      	mov	r3, r2
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	4413      	add	r3, r2
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	4403      	add	r3, r0
 8001bd6:	440b      	add	r3, r1
 8001bd8:	2200      	movs	r2, #0
 8001bda:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < FEB_LTC6811_NUM_CELLS_PER_DAUGHTER_BOARD; j++) {
 8001bdc:	79bb      	ldrb	r3, [r7, #6]
 8001bde:	3301      	adds	r3, #1
 8001be0:	71bb      	strb	r3, [r7, #6]
 8001be2:	79bb      	ldrb	r3, [r7, #6]
 8001be4:	2b0b      	cmp	r3, #11
 8001be6:	d9ee      	bls.n	8001bc6 <FEB_LTC6811_Config_Cell_Discharge+0x12>
	for (uint8_t i = 0; i < NUM_IC; i++) {
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	3301      	adds	r3, #1
 8001bec:	71fb      	strb	r3, [r7, #7]
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	2b07      	cmp	r3, #7
 8001bf2:	d9e5      	bls.n	8001bc0 <FEB_LTC6811_Config_Cell_Discharge+0xc>
		}
	}
}
 8001bf4:	bf00      	nop
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	20002638 	.word	0x20002638

08001c08 <FEB_LTC6811_Poll_Voltage>:

// ******************** Read Voltage ********************

void FEB_LTC6811_Poll_Voltage(void) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
	FEB_LTC6811_Start_Cell_ADC_Measurement();
 8001c0c:	f000 f806 	bl	8001c1c <FEB_LTC6811_Start_Cell_ADC_Measurement>
	FEB_LTC6811_Read_Cell_Voltage_Registers();
 8001c10:	f000 f812 	bl	8001c38 <FEB_LTC6811_Read_Cell_Voltage_Registers>
	FEB_LTC6811_Store_Voltage();
 8001c14:	f000 f81e 	bl	8001c54 <FEB_LTC6811_Store_Voltage>
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <FEB_LTC6811_Start_Cell_ADC_Measurement>:

void FEB_LTC6811_Start_Cell_ADC_Measurement(void) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8001c20:	2008      	movs	r0, #8
 8001c22:	f001 f810 	bl	8002c46 <wakeup_sleep>
	LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2101      	movs	r1, #1
 8001c2a:	2002      	movs	r0, #2
 8001c2c:	f000 ff56 	bl	8002adc <LTC6811_adcv>
	LTC6811_pollAdc();
 8001c30:	f000 ffa6 	bl	8002b80 <LTC6811_pollAdc>
}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <FEB_LTC6811_Read_Cell_Voltage_Registers>:

void FEB_LTC6811_Read_Cell_Voltage_Registers(void) {
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8001c3c:	2008      	movs	r0, #8
 8001c3e:	f001 f802 	bl	8002c46 <wakeup_sleep>
	LTC6811_rdcv(SEL_ALL_REG, NUM_IC, accumulator.IC_config);
 8001c42:	4a03      	ldr	r2, [pc, #12]	; (8001c50 <FEB_LTC6811_Read_Cell_Voltage_Registers+0x18>)
 8001c44:	2108      	movs	r1, #8
 8001c46:	2000      	movs	r0, #0
 8001c48:	f000 ff6d 	bl	8002b26 <LTC6811_rdcv>
}
 8001c4c:	bf00      	nop
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	200026a8 	.word	0x200026a8

08001c54 <FEB_LTC6811_Store_Voltage>:

void FEB_LTC6811_Store_Voltage(void) {
 8001c54:	b5b0      	push	{r4, r5, r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
    for (uint16_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	80fb      	strh	r3, [r7, #6]
 8001c5e:	e037      	b.n	8001cd0 <FEB_LTC6811_Store_Voltage+0x7c>
    	for (uint8_t cell = 0; cell < FEB_LTC6811_NUM_CELLS_PER_BANK; cell++) {
 8001c60:	2300      	movs	r3, #0
 8001c62:	717b      	strb	r3, [r7, #5]
 8001c64:	e02e      	b.n	8001cc4 <FEB_LTC6811_Store_Voltage+0x70>
    		uint8_t ic = FEB_LTC6811_Get_IC(bank_idx, cell);
 8001c66:	88fb      	ldrh	r3, [r7, #6]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	797a      	ldrb	r2, [r7, #5]
 8001c6c:	4611      	mov	r1, r2
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f000 f864 	bl	8001d3c <FEB_LTC6811_Get_IC>
 8001c74:	4603      	mov	r3, r0
 8001c76:	713b      	strb	r3, [r7, #4]
    		uint8_t cell_idx = FEB_LTC6811_Cell_Idx(cell);
 8001c78:	797b      	ldrb	r3, [r7, #5]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f000 f878 	bl	8001d70 <FEB_LTC6811_Cell_Idx>
 8001c80:	4603      	mov	r3, r0
 8001c82:	70fb      	strb	r3, [r7, #3]
    		accumulator.banks[bank_idx].cells[cell].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[ic].cells.c_codes[cell_idx]);
 8001c84:	793a      	ldrb	r2, [r7, #4]
 8001c86:	78fb      	ldrb	r3, [r7, #3]
 8001c88:	4915      	ldr	r1, [pc, #84]	; (8001ce0 <FEB_LTC6811_Store_Voltage+0x8c>)
 8001c8a:	2074      	movs	r0, #116	; 0x74
 8001c8c:	fb00 f202 	mul.w	r2, r0, r2
 8001c90:	4413      	add	r3, r2
 8001c92:	330c      	adds	r3, #12
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	440b      	add	r3, r1
 8001c98:	88db      	ldrh	r3, [r3, #6]
 8001c9a:	88fc      	ldrh	r4, [r7, #6]
 8001c9c:	797d      	ldrb	r5, [r7, #5]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f000 f822 	bl	8001ce8 <FEB_LTC6811_Convert_Voltage>
 8001ca4:	eef0 7a40 	vmov.f32	s15, s0
 8001ca8:	4a0d      	ldr	r2, [pc, #52]	; (8001ce0 <FEB_LTC6811_Store_Voltage+0x8c>)
 8001caa:	4623      	mov	r3, r4
 8001cac:	011b      	lsls	r3, r3, #4
 8001cae:	4423      	add	r3, r4
 8001cb0:	442b      	add	r3, r5
 8001cb2:	33e8      	adds	r3, #232	; 0xe8
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	4413      	add	r3, r2
 8001cb8:	3304      	adds	r3, #4
 8001cba:	edc3 7a00 	vstr	s15, [r3]
    	for (uint8_t cell = 0; cell < FEB_LTC6811_NUM_CELLS_PER_BANK; cell++) {
 8001cbe:	797b      	ldrb	r3, [r7, #5]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	717b      	strb	r3, [r7, #5]
 8001cc4:	797b      	ldrb	r3, [r7, #5]
 8001cc6:	2b10      	cmp	r3, #16
 8001cc8:	d9cd      	bls.n	8001c66 <FEB_LTC6811_Store_Voltage+0x12>
    for (uint16_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8001cca:	88fb      	ldrh	r3, [r7, #6]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	80fb      	strh	r3, [r7, #6]
 8001cd0:	88fb      	ldrh	r3, [r7, #6]
 8001cd2:	2b03      	cmp	r3, #3
 8001cd4:	d9c4      	bls.n	8001c60 <FEB_LTC6811_Store_Voltage+0xc>
    	}
    }
}
 8001cd6:	bf00      	nop
 8001cd8:	bf00      	nop
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bdb0      	pop	{r4, r5, r7, pc}
 8001ce0:	200026a8 	.word	0x200026a8
 8001ce4:	00000000 	.word	0x00000000

08001ce8 <FEB_LTC6811_Convert_Voltage>:

/*
 * @param value := Voltage (100uV) from LTC6811
 */
float FEB_LTC6811_Convert_Voltage(uint16_t value) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	80fb      	strh	r3, [r7, #6]
	// Check for error: value = 2^16 - 1
	if (value == 65535) {
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
 8001cf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d101      	bne.n	8001d00 <FEB_LTC6811_Convert_Voltage+0x18>
		return -42;
 8001cfc:	4b0e      	ldr	r3, [pc, #56]	; (8001d38 <FEB_LTC6811_Convert_Voltage+0x50>)
 8001cfe:	e00f      	b.n	8001d20 <FEB_LTC6811_Convert_Voltage+0x38>
	}
	return value * 0.0001;
 8001d00:	88fb      	ldrh	r3, [r7, #6]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7fe fc2e 	bl	8000564 <__aeabi_i2d>
 8001d08:	a309      	add	r3, pc, #36	; (adr r3, 8001d30 <FEB_LTC6811_Convert_Voltage+0x48>)
 8001d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0e:	f7fe fc93 	bl	8000638 <__aeabi_dmul>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	4610      	mov	r0, r2
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f7fe ff85 	bl	8000c28 <__aeabi_d2f>
 8001d1e:	4603      	mov	r3, r0
}
 8001d20:	ee07 3a90 	vmov	s15, r3
 8001d24:	eeb0 0a67 	vmov.f32	s0, s15
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	eb1c432d 	.word	0xeb1c432d
 8001d34:	3f1a36e2 	.word	0x3f1a36e2
 8001d38:	c2280000 	.word	0xc2280000

08001d3c <FEB_LTC6811_Get_IC>:

// ******************** Voltage Cell Balance ********************

uint8_t FEB_LTC6811_Get_IC(uint8_t bank, uint8_t cell) {
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4603      	mov	r3, r0
 8001d44:	460a      	mov	r2, r1
 8001d46:	71fb      	strb	r3, [r7, #7]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	71bb      	strb	r3, [r7, #6]
	if (cell < 9) {
 8001d4c:	79bb      	ldrb	r3, [r7, #6]
 8001d4e:	2b08      	cmp	r3, #8
 8001d50:	d805      	bhi.n	8001d5e <FEB_LTC6811_Get_IC+0x22>
		return bank * 2 + 1;
 8001d52:	79fb      	ldrb	r3, [r7, #7]
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	3301      	adds	r3, #1
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	e002      	b.n	8001d64 <FEB_LTC6811_Get_IC+0x28>
	} else {
		return bank * 2;
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	b2db      	uxtb	r3, r3
	}
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <FEB_LTC6811_Cell_Idx>:

uint8_t FEB_LTC6811_Cell_Idx(uint8_t cell) {
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	71fb      	strb	r3, [r7, #7]
	return FEB_LTC6811_Cell_Idx_Map[cell];
 8001d7a:	79fb      	ldrb	r3, [r7, #7]
 8001d7c:	4a03      	ldr	r2, [pc, #12]	; (8001d8c <FEB_LTC6811_Cell_Idx+0x1c>)
 8001d7e:	5cd3      	ldrb	r3, [r2, r3]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	20000024 	.word	0x20000024

08001d90 <FEB_LTC6811_Balance_Cells>:
	FEB_LTC6811_UART_Transmit_Discharge_Lowest_V();
	FEB_LTC6811_UART_Transmit_Discharge_Lowest_Ind(low_bank, low_cell);

}

void FEB_LTC6811_Balance_Cells(void) {
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
	if (FEB_LTC6811_BALANCE_STATE == 0 || FEB_LTC6811_Cells_Balanced == 1 || FEB_BMS_Shutdown_State == 1) {
		return;
 8001d94:	bf00      	nop
	if (cells_balanced == 1) {
		FEB_LTC6811_Cells_Balanced = 1;
		FEB_LTC6811_Clear_Balance_Cells();
	}

}
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
	...

08001da0 <FEB_LTC6811_Configure_DCCBITS_A>:

void FEB_LTC6811_Clear_Balance_Cell(uint8_t bank, uint8_t cell) {
	FEB_LTC6811_Cell_Discharge[FEB_LTC6811_Get_IC(bank, cell)][FEB_LTC6811_Cell_Idx(cell)] = 0;
}

void FEB_LTC6811_Configure_DCCBITS_A(uint8_t ic) {
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < FEB_LTC6811_NUM_CELLS_PER_DAUGHTER_BOARD; i++) {
 8001daa:	2300      	movs	r3, #0
 8001dac:	73fb      	strb	r3, [r7, #15]
 8001dae:	e014      	b.n	8001dda <FEB_LTC6811_Configure_DCCBITS_A+0x3a>
		DCCBITS_A[i] = FEB_LTC6811_Cell_Discharge[ic][i];
 8001db0:	79fa      	ldrb	r2, [r7, #7]
 8001db2:	7bf9      	ldrb	r1, [r7, #15]
 8001db4:	480e      	ldr	r0, [pc, #56]	; (8001df0 <FEB_LTC6811_Configure_DCCBITS_A+0x50>)
 8001db6:	4613      	mov	r3, r2
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	4413      	add	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4403      	add	r3, r0
 8001dc0:	440b      	add	r3, r1
 8001dc2:	781a      	ldrb	r2, [r3, #0]
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
 8001dc6:	2a00      	cmp	r2, #0
 8001dc8:	bf14      	ite	ne
 8001dca:	2201      	movne	r2, #1
 8001dcc:	2200      	moveq	r2, #0
 8001dce:	b2d1      	uxtb	r1, r2
 8001dd0:	4a08      	ldr	r2, [pc, #32]	; (8001df4 <FEB_LTC6811_Configure_DCCBITS_A+0x54>)
 8001dd2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < FEB_LTC6811_NUM_CELLS_PER_DAUGHTER_BOARD; i++) {
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	73fb      	strb	r3, [r7, #15]
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	2b0b      	cmp	r3, #11
 8001dde:	d9e7      	bls.n	8001db0 <FEB_LTC6811_Configure_DCCBITS_A+0x10>
	}
}
 8001de0:	bf00      	nop
 8001de2:	bf00      	nop
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	20002638 	.word	0x20002638
 8001df4:	2000269c 	.word	0x2000269c

08001df8 <FEB_LTC6811_UART_Transmit_Discharge>:

void FEB_LTC6811_UART_Transmit_Discharge(void) {
 8001df8:	b590      	push	{r4, r7, lr}
 8001dfa:	f2ad 5d0c 	subw	sp, sp, #1292	; 0x50c
 8001dfe:	af00      	add	r7, sp, #0
	char UART_str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8001e00:	2300      	movs	r3, #0
 8001e02:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001e06:	e067      	b.n	8001ed8 <FEB_LTC6811_UART_Transmit_Discharge+0xe0>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_str, "%d", (bank_idx << FEB_LTC6811_UART_BITS_PER_MESSAGE) + FEB_LTC6811_UART_DISCHARGE_ID);
 8001e08:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	1c9a      	adds	r2, r3, #2
 8001e10:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001e14:	4935      	ldr	r1, [pc, #212]	; (8001eec <FEB_LTC6811_UART_Transmit_Discharge+0xf4>)
 8001e16:	4618      	mov	r0, r3
 8001e18:	f008 f93e 	bl	800a098 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001e22:	e033      	b.n	8001e8c <FEB_LTC6811_UART_Transmit_Discharge+0x94>
			uint8_t state = FEB_LTC6811_Cell_Discharge[FEB_LTC6811_Get_IC(bank_idx, cell_idx)][FEB_LTC6811_Cell_Idx(cell_idx)];
 8001e24:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001e2e:	4611      	mov	r1, r2
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff ff83 	bl	8001d3c <FEB_LTC6811_Get_IC>
 8001e36:	4603      	mov	r3, r0
 8001e38:	461c      	mov	r4, r3
 8001e3a:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff ff95 	bl	8001d70 <FEB_LTC6811_Cell_Idx>
 8001e46:	4603      	mov	r3, r0
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4a29      	ldr	r2, [pc, #164]	; (8001ef0 <FEB_LTC6811_UART_Transmit_Discharge+0xf8>)
 8001e4c:	4623      	mov	r3, r4
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4423      	add	r3, r4
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4413      	add	r3, r2
 8001e56:	440b      	add	r3, r1
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	f887 3503 	strb.w	r3, [r7, #1283]	; 0x503
			sprintf(temp_str, " %d", state);
 8001e5e:	f897 2503 	ldrb.w	r2, [r7, #1283]	; 0x503
 8001e62:	463b      	mov	r3, r7
 8001e64:	4923      	ldr	r1, [pc, #140]	; (8001ef4 <FEB_LTC6811_UART_Transmit_Discharge+0xfc>)
 8001e66:	4618      	mov	r0, r3
 8001e68:	f008 f916 	bl	800a098 <siprintf>
			strncat(UART_str, temp_str, strlen(temp_str));
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7fe fa1e 	bl	80002b0 <strlen>
 8001e74:	4602      	mov	r2, r0
 8001e76:	4639      	mov	r1, r7
 8001e78:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f008 f9db 	bl	800a238 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 8001e82:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001e86:	3301      	adds	r3, #1
 8001e88:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001e8c:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001e90:	2b10      	cmp	r3, #16
 8001e92:	d9c7      	bls.n	8001e24 <FEB_LTC6811_UART_Transmit_Discharge+0x2c>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8001e94:	463b      	mov	r3, r7
 8001e96:	4918      	ldr	r1, [pc, #96]	; (8001ef8 <FEB_LTC6811_UART_Transmit_Discharge+0x100>)
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f008 f8fd 	bl	800a098 <siprintf>
		strncat(UART_str, temp_str, strlen(temp_str));
 8001e9e:	463b      	mov	r3, r7
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7fe fa05 	bl	80002b0 <strlen>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	4639      	mov	r1, r7
 8001eaa:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f008 f9c2 	bl	800a238 <strncat>

		HAL_UART_Transmit(&huart2, (uint8_t*) UART_str, strlen(UART_str), 100);
 8001eb4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe f9f9 	bl	80002b0 <strlen>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8001ec6:	2364      	movs	r3, #100	; 0x64
 8001ec8:	480c      	ldr	r0, [pc, #48]	; (8001efc <FEB_LTC6811_UART_Transmit_Discharge+0x104>)
 8001eca:	f007 f84e 	bl	8008f6a <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8001ece:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001ed8:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001edc:	2b03      	cmp	r3, #3
 8001ede:	d993      	bls.n	8001e08 <FEB_LTC6811_UART_Transmit_Discharge+0x10>
	}
}
 8001ee0:	bf00      	nop
 8001ee2:	bf00      	nop
 8001ee4:	f207 570c 	addw	r7, r7, #1292	; 0x50c
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd90      	pop	{r4, r7, pc}
 8001eec:	0800c630 	.word	0x0800c630
 8001ef0:	20002638 	.word	0x20002638
 8001ef4:	0800c634 	.word	0x0800c634
 8001ef8:	0800c638 	.word	0x0800c638
 8001efc:	20003218 	.word	0x20003218

08001f00 <FEB_LTC6811_Validate_Voltage>:
	HAL_UART_Transmit(&huart2, (uint8_t*) UART_str, strlen(UART_str), 100);

}
// ******************** Voltage Interface ********************

void FEB_LTC6811_Validate_Voltage(void) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
	if (FEB_BMS_Shutdown_State == 1) {
 8001f06:	4b24      	ldr	r3, [pc, #144]	; (8001f98 <FEB_LTC6811_Validate_Voltage+0x98>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d03a      	beq.n	8001f84 <FEB_LTC6811_Validate_Voltage+0x84>
		return;
	}
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8001f0e:	2300      	movs	r3, #0
 8001f10:	71fb      	strb	r3, [r7, #7]
 8001f12:	e033      	b.n	8001f7c <FEB_LTC6811_Validate_Voltage+0x7c>
		for (uint8_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 8001f14:	2300      	movs	r3, #0
 8001f16:	71bb      	strb	r3, [r7, #6]
 8001f18:	e02a      	b.n	8001f70 <FEB_LTC6811_Validate_Voltage+0x70>
			float voltage = accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8001f1a:	79fa      	ldrb	r2, [r7, #7]
 8001f1c:	79b9      	ldrb	r1, [r7, #6]
 8001f1e:	481f      	ldr	r0, [pc, #124]	; (8001f9c <FEB_LTC6811_Validate_Voltage+0x9c>)
 8001f20:	4613      	mov	r3, r2
 8001f22:	011b      	lsls	r3, r3, #4
 8001f24:	4413      	add	r3, r2
 8001f26:	440b      	add	r3, r1
 8001f28:	33e8      	adds	r3, #232	; 0xe8
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	4403      	add	r3, r0
 8001f2e:	3304      	adds	r3, #4
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	603b      	str	r3, [r7, #0]
			if (voltage < FEB_LTC6811_CELL_MIN_VOLTAGE) {
 8001f34:	edd7 7a00 	vldr	s15, [r7]
 8001f38:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001f3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f44:	d503      	bpl.n	8001f4e <FEB_LTC6811_Validate_Voltage+0x4e>
				FEB_BMS_Shutdown_Initiate("Module under voltage");
 8001f46:	4816      	ldr	r0, [pc, #88]	; (8001fa0 <FEB_LTC6811_Validate_Voltage+0xa0>)
 8001f48:	f7ff f860 	bl	800100c <FEB_BMS_Shutdown_Initiate>
 8001f4c:	e00d      	b.n	8001f6a <FEB_LTC6811_Validate_Voltage+0x6a>
			} else if (voltage > FEB_LTC6811_CELL_MAX_VOLTAGE) {
 8001f4e:	6838      	ldr	r0, [r7, #0]
 8001f50:	f7fe fb1a 	bl	8000588 <__aeabi_f2d>
 8001f54:	a30e      	add	r3, pc, #56	; (adr r3, 8001f90 <FEB_LTC6811_Validate_Voltage+0x90>)
 8001f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f5a:	f7fe fdfd 	bl	8000b58 <__aeabi_dcmpgt>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d002      	beq.n	8001f6a <FEB_LTC6811_Validate_Voltage+0x6a>
				FEB_BMS_Shutdown_Initiate("Module over voltage");
 8001f64:	480f      	ldr	r0, [pc, #60]	; (8001fa4 <FEB_LTC6811_Validate_Voltage+0xa4>)
 8001f66:	f7ff f851 	bl	800100c <FEB_BMS_Shutdown_Initiate>
		for (uint8_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 8001f6a:	79bb      	ldrb	r3, [r7, #6]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	71bb      	strb	r3, [r7, #6]
 8001f70:	79bb      	ldrb	r3, [r7, #6]
 8001f72:	2b10      	cmp	r3, #16
 8001f74:	d9d1      	bls.n	8001f1a <FEB_LTC6811_Validate_Voltage+0x1a>
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	71fb      	strb	r3, [r7, #7]
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	2b03      	cmp	r3, #3
 8001f80:	d9c8      	bls.n	8001f14 <FEB_LTC6811_Validate_Voltage+0x14>
 8001f82:	e000      	b.n	8001f86 <FEB_LTC6811_Validate_Voltage+0x86>
		return;
 8001f84:	bf00      	nop
			}
		}
	}
}
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	f3af 8000 	nop.w
 8001f90:	5c28f5c3 	.word	0x5c28f5c3
 8001f94:	4010c28f 	.word	0x4010c28f
 8001f98:	200025e0 	.word	0x200025e0
 8001f9c:	200026a8 	.word	0x200026a8
 8001fa0:	0800c678 	.word	0x0800c678
 8001fa4:	0800c690 	.word	0x0800c690

08001fa8 <FEB_LTC6811_UART_Transmit_Voltage>:

void FEB_LTC6811_UART_Transmit_Voltage() {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	f5ad 6da2 	sub.w	sp, sp, #1296	; 0x510
 8001fae:	af00      	add	r7, sp, #0
	char UART_str[1024];
	char temp_str[256];

	uint8_t uart_volt_id = 0;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f887 350b 	strb.w	r3, [r7, #1291]	; 0x50b

	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	f887 350f 	strb.w	r3, [r7, #1295]	; 0x50f
 8001fbc:	e05e      	b.n	800207c <FEB_LTC6811_UART_Transmit_Voltage+0xd4>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_str, "%d %d", uart_volt_id, bank_idx);
 8001fbe:	f897 250b 	ldrb.w	r2, [r7, #1291]	; 0x50b
 8001fc2:	f897 350f 	ldrb.w	r3, [r7, #1295]	; 0x50f
 8001fc6:	f507 7082 	add.w	r0, r7, #260	; 0x104
 8001fca:	4931      	ldr	r1, [pc, #196]	; (8002090 <FEB_LTC6811_UART_Transmit_Voltage+0xe8>)
 8001fcc:	f008 f864 	bl	800a098 <siprintf>
//		sprintf(UART_str, "%d", (bank_idx << FEB_LTC6811_UART_BITS_PER_MESSAGE) + FEB_LTC6811_UART_VOLTAGE_ID);


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f8a7 350c 	strh.w	r3, [r7, #1292]	; 0x50c
 8001fd6:	e02b      	b.n	8002030 <FEB_LTC6811_UART_Transmit_Voltage+0x88>
			float voltage = accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8001fd8:	f897 250f 	ldrb.w	r2, [r7, #1295]	; 0x50f
 8001fdc:	f8b7 150c 	ldrh.w	r1, [r7, #1292]	; 0x50c
 8001fe0:	482c      	ldr	r0, [pc, #176]	; (8002094 <FEB_LTC6811_UART_Transmit_Voltage+0xec>)
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	011b      	lsls	r3, r3, #4
 8001fe6:	4413      	add	r3, r2
 8001fe8:	440b      	add	r3, r1
 8001fea:	33e8      	adds	r3, #232	; 0xe8
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	4403      	add	r3, r0
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f207 5204 	addw	r2, r7, #1284	; 0x504
 8001ff8:	6013      	str	r3, [r2, #0]

			sprintf(temp_str, " %f", voltage);
 8001ffa:	f207 5304 	addw	r3, r7, #1284	; 0x504
 8001ffe:	6818      	ldr	r0, [r3, #0]
 8002000:	f7fe fac2 	bl	8000588 <__aeabi_f2d>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	1d38      	adds	r0, r7, #4
 800200a:	4923      	ldr	r1, [pc, #140]	; (8002098 <FEB_LTC6811_UART_Transmit_Voltage+0xf0>)
 800200c:	f008 f844 	bl	800a098 <siprintf>
			strncat(UART_str, temp_str, strlen(temp_str));
 8002010:	1d3b      	adds	r3, r7, #4
 8002012:	4618      	mov	r0, r3
 8002014:	f7fe f94c 	bl	80002b0 <strlen>
 8002018:	4602      	mov	r2, r0
 800201a:	1d39      	adds	r1, r7, #4
 800201c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002020:	4618      	mov	r0, r3
 8002022:	f008 f909 	bl	800a238 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 8002026:	f8b7 350c 	ldrh.w	r3, [r7, #1292]	; 0x50c
 800202a:	3301      	adds	r3, #1
 800202c:	f8a7 350c 	strh.w	r3, [r7, #1292]	; 0x50c
 8002030:	f8b7 350c 	ldrh.w	r3, [r7, #1292]	; 0x50c
 8002034:	2b10      	cmp	r3, #16
 8002036:	d9cf      	bls.n	8001fd8 <FEB_LTC6811_UART_Transmit_Voltage+0x30>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8002038:	1d3b      	adds	r3, r7, #4
 800203a:	4918      	ldr	r1, [pc, #96]	; (800209c <FEB_LTC6811_UART_Transmit_Voltage+0xf4>)
 800203c:	4618      	mov	r0, r3
 800203e:	f008 f82b 	bl	800a098 <siprintf>
		strncat(UART_str, temp_str, strlen(temp_str));
 8002042:	1d3b      	adds	r3, r7, #4
 8002044:	4618      	mov	r0, r3
 8002046:	f7fe f933 	bl	80002b0 <strlen>
 800204a:	4602      	mov	r2, r0
 800204c:	1d39      	adds	r1, r7, #4
 800204e:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002052:	4618      	mov	r0, r3
 8002054:	f008 f8f0 	bl	800a238 <strncat>

		HAL_UART_Transmit(&huart2, (uint8_t*) UART_str, strlen(UART_str), 100);
 8002058:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800205c:	4618      	mov	r0, r3
 800205e:	f7fe f927 	bl	80002b0 <strlen>
 8002062:	4603      	mov	r3, r0
 8002064:	b29a      	uxth	r2, r3
 8002066:	f507 7182 	add.w	r1, r7, #260	; 0x104
 800206a:	2364      	movs	r3, #100	; 0x64
 800206c:	480c      	ldr	r0, [pc, #48]	; (80020a0 <FEB_LTC6811_UART_Transmit_Voltage+0xf8>)
 800206e:	f006 ff7c 	bl	8008f6a <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8002072:	f897 350f 	ldrb.w	r3, [r7, #1295]	; 0x50f
 8002076:	3301      	adds	r3, #1
 8002078:	f887 350f 	strb.w	r3, [r7, #1295]	; 0x50f
 800207c:	f897 350f 	ldrb.w	r3, [r7, #1295]	; 0x50f
 8002080:	2b03      	cmp	r3, #3
 8002082:	d99c      	bls.n	8001fbe <FEB_LTC6811_UART_Transmit_Voltage+0x16>
	}
}
 8002084:	bf00      	nop
 8002086:	bf00      	nop
 8002088:	f507 67a2 	add.w	r7, r7, #1296	; 0x510
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	0800c6a4 	.word	0x0800c6a4
 8002094:	200026a8 	.word	0x200026a8
 8002098:	0800c6ac 	.word	0x0800c6ac
 800209c:	0800c638 	.word	0x0800c638
 80020a0:	20003218 	.word	0x20003218

080020a4 <FEB_LTC6811_Total_Bank_Voltage>:

float FEB_LTC6811_Total_Bank_Voltage(void) {
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
	float total_voltage = 0;
 80020aa:	f04f 0300 	mov.w	r3, #0
 80020ae:	607b      	str	r3, [r7, #4]

	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 80020b0:	2300      	movs	r3, #0
 80020b2:	70fb      	strb	r3, [r7, #3]
 80020b4:	e01e      	b.n	80020f4 <FEB_LTC6811_Total_Bank_Voltage+0x50>
		for (uint8_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 80020b6:	2300      	movs	r3, #0
 80020b8:	70bb      	strb	r3, [r7, #2]
 80020ba:	e015      	b.n	80020e8 <FEB_LTC6811_Total_Bank_Voltage+0x44>
			total_voltage += accumulator.banks[bank_idx].cells[cell_idx].voltage;
 80020bc:	78fa      	ldrb	r2, [r7, #3]
 80020be:	78b9      	ldrb	r1, [r7, #2]
 80020c0:	4813      	ldr	r0, [pc, #76]	; (8002110 <FEB_LTC6811_Total_Bank_Voltage+0x6c>)
 80020c2:	4613      	mov	r3, r2
 80020c4:	011b      	lsls	r3, r3, #4
 80020c6:	4413      	add	r3, r2
 80020c8:	440b      	add	r3, r1
 80020ca:	33e8      	adds	r3, #232	; 0xe8
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	4403      	add	r3, r0
 80020d0:	3304      	adds	r3, #4
 80020d2:	edd3 7a00 	vldr	s15, [r3]
 80020d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80020da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020de:	edc7 7a01 	vstr	s15, [r7, #4]
		for (uint8_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 80020e2:	78bb      	ldrb	r3, [r7, #2]
 80020e4:	3301      	adds	r3, #1
 80020e6:	70bb      	strb	r3, [r7, #2]
 80020e8:	78bb      	ldrb	r3, [r7, #2]
 80020ea:	2b10      	cmp	r3, #16
 80020ec:	d9e6      	bls.n	80020bc <FEB_LTC6811_Total_Bank_Voltage+0x18>
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	3301      	adds	r3, #1
 80020f2:	70fb      	strb	r3, [r7, #3]
 80020f4:	78fb      	ldrb	r3, [r7, #3]
 80020f6:	2b03      	cmp	r3, #3
 80020f8:	d9dd      	bls.n	80020b6 <FEB_LTC6811_Total_Bank_Voltage+0x12>
		}
	}

	return total_voltage;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	ee07 3a90 	vmov	s15, r3
}
 8002100:	eeb0 0a67 	vmov.f32	s0, s15
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	200026a8 	.word	0x200026a8

08002114 <FEB_LTC6811_Poll_Temperature>:
	}
}

// ******************** Read Temperature ********************

void FEB_LTC6811_Poll_Temperature(void) {
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
	for (uint8_t channel = 0; channel <= 4; channel++) {
 800211a:	2300      	movs	r3, #0
 800211c:	71fb      	strb	r3, [r7, #7]
 800211e:	e00e      	b.n	800213e <FEB_LTC6811_Poll_Temperature+0x2a>
		FEB_LTC6811_Update_GPIO(channel);
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	4618      	mov	r0, r3
 8002124:	f000 f814 	bl	8002150 <FEB_LTC6811_Update_GPIO>
		FEB_LTC6811_Start_GPIO_ADC_Measurement();
 8002128:	f000 f880 	bl	800222c <FEB_LTC6811_Start_GPIO_ADC_Measurement>
		FEB_LTC6811_Read_Aux_Voltages();
 800212c:	f000 f88c 	bl	8002248 <FEB_LTC6811_Read_Aux_Voltages>
		FEB_LTC6811_Store_Temperature(channel);
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	4618      	mov	r0, r3
 8002134:	f000 f896 	bl	8002264 <FEB_LTC6811_Store_Temperature>
	for (uint8_t channel = 0; channel <= 4; channel++) {
 8002138:	79fb      	ldrb	r3, [r7, #7]
 800213a:	3301      	adds	r3, #1
 800213c:	71fb      	strb	r3, [r7, #7]
 800213e:	79fb      	ldrb	r3, [r7, #7]
 8002140:	2b04      	cmp	r3, #4
 8002142:	d9ed      	bls.n	8002120 <FEB_LTC6811_Poll_Temperature+0xc>
	}
}
 8002144:	bf00      	nop
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <FEB_LTC6811_Update_GPIO>:

void FEB_LTC6811_Update_GPIO(uint8_t channel) {
 8002150:	b590      	push	{r4, r7, lr}
 8002152:	b08b      	sub	sp, #44	; 0x2c
 8002154:	af06      	add	r7, sp, #24
 8002156:	4603      	mov	r3, r0
 8002158:	71fb      	strb	r3, [r7, #7]
	GPIOBITS_A[0] = 0b1;					// ADC
 800215a:	4b2c      	ldr	r3, [pc, #176]	; (800220c <FEB_LTC6811_Update_GPIO+0xbc>)
 800215c:	2201      	movs	r2, #1
 800215e:	701a      	strb	r2, [r3, #0]
	GPIOBITS_A[1] = 0b1;					// ADC
 8002160:	4b2a      	ldr	r3, [pc, #168]	; (800220c <FEB_LTC6811_Update_GPIO+0xbc>)
 8002162:	2201      	movs	r2, #1
 8002164:	705a      	strb	r2, [r3, #1]
	GPIOBITS_A[2] = (channel >> 0) & 0b1;	// MUX Select
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	bf14      	ite	ne
 8002170:	2301      	movne	r3, #1
 8002172:	2300      	moveq	r3, #0
 8002174:	b2da      	uxtb	r2, r3
 8002176:	4b25      	ldr	r3, [pc, #148]	; (800220c <FEB_LTC6811_Update_GPIO+0xbc>)
 8002178:	709a      	strb	r2, [r3, #2]
	GPIOBITS_A[3] = (channel >> 1) & 0b1;	// MUX Select
 800217a:	79fb      	ldrb	r3, [r7, #7]
 800217c:	085b      	lsrs	r3, r3, #1
 800217e:	b2db      	uxtb	r3, r3
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b00      	cmp	r3, #0
 8002186:	bf14      	ite	ne
 8002188:	2301      	movne	r3, #1
 800218a:	2300      	moveq	r3, #0
 800218c:	b2da      	uxtb	r2, r3
 800218e:	4b1f      	ldr	r3, [pc, #124]	; (800220c <FEB_LTC6811_Update_GPIO+0xbc>)
 8002190:	70da      	strb	r2, [r3, #3]
	GPIOBITS_A[4] = (channel >> 2) & 0b1;	// MUX Select
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	089b      	lsrs	r3, r3, #2
 8002196:	b2db      	uxtb	r3, r3
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	bf14      	ite	ne
 80021a0:	2301      	movne	r3, #1
 80021a2:	2300      	moveq	r3, #0
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	4b19      	ldr	r3, [pc, #100]	; (800220c <FEB_LTC6811_Update_GPIO+0xbc>)
 80021a8:	711a      	strb	r2, [r3, #4]

    wakeup_sleep(NUM_IC);
 80021aa:	2008      	movs	r0, #8
 80021ac:	f000 fd4b 	bl	8002c46 <wakeup_sleep>
    for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 80021b0:	2300      	movs	r3, #0
 80021b2:	73fb      	strb	r3, [r7, #15]
 80021b4:	e01c      	b.n	80021f0 <FEB_LTC6811_Update_GPIO+0xa0>
    	FEB_LTC6811_Configure_DCCBITS_A(current_ic);
 80021b6:	7bfb      	ldrb	r3, [r7, #15]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7ff fdf1 	bl	8001da0 <FEB_LTC6811_Configure_DCCBITS_A>
		LTC6811_set_cfgr(current_ic, accumulator.IC_config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 80021be:	4b14      	ldr	r3, [pc, #80]	; (8002210 <FEB_LTC6811_Update_GPIO+0xc0>)
 80021c0:	7819      	ldrb	r1, [r3, #0]
 80021c2:	4b14      	ldr	r3, [pc, #80]	; (8002214 <FEB_LTC6811_Update_GPIO+0xc4>)
 80021c4:	781c      	ldrb	r4, [r3, #0]
 80021c6:	4b14      	ldr	r3, [pc, #80]	; (8002218 <FEB_LTC6811_Update_GPIO+0xc8>)
 80021c8:	881b      	ldrh	r3, [r3, #0]
 80021ca:	4a14      	ldr	r2, [pc, #80]	; (800221c <FEB_LTC6811_Update_GPIO+0xcc>)
 80021cc:	8812      	ldrh	r2, [r2, #0]
 80021ce:	7bf8      	ldrb	r0, [r7, #15]
 80021d0:	9204      	str	r2, [sp, #16]
 80021d2:	9303      	str	r3, [sp, #12]
 80021d4:	4b12      	ldr	r3, [pc, #72]	; (8002220 <FEB_LTC6811_Update_GPIO+0xd0>)
 80021d6:	9302      	str	r3, [sp, #8]
 80021d8:	4b12      	ldr	r3, [pc, #72]	; (8002224 <FEB_LTC6811_Update_GPIO+0xd4>)
 80021da:	9301      	str	r3, [sp, #4]
 80021dc:	4b0b      	ldr	r3, [pc, #44]	; (800220c <FEB_LTC6811_Update_GPIO+0xbc>)
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	4623      	mov	r3, r4
 80021e2:	460a      	mov	r2, r1
 80021e4:	4910      	ldr	r1, [pc, #64]	; (8002228 <FEB_LTC6811_Update_GPIO+0xd8>)
 80021e6:	f000 fcf0 	bl	8002bca <LTC6811_set_cfgr>
    for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
 80021ec:	3301      	adds	r3, #1
 80021ee:	73fb      	strb	r3, [r7, #15]
 80021f0:	7bfb      	ldrb	r3, [r7, #15]
 80021f2:	2b07      	cmp	r3, #7
 80021f4:	d9df      	bls.n	80021b6 <FEB_LTC6811_Update_GPIO+0x66>
    }
    wakeup_idle(NUM_IC);
 80021f6:	2008      	movs	r0, #8
 80021f8:	f000 fd08 	bl	8002c0c <wakeup_idle>
    LTC6811_wrcfg(NUM_IC, accumulator.IC_config);
 80021fc:	490a      	ldr	r1, [pc, #40]	; (8002228 <FEB_LTC6811_Update_GPIO+0xd8>)
 80021fe:	2008      	movs	r0, #8
 8002200:	f000 fc5d 	bl	8002abe <LTC6811_wrcfg>
}
 8002204:	bf00      	nop
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	bd90      	pop	{r4, r7, pc}
 800220c:	20000038 	.word	0x20000038
 8002210:	20000035 	.word	0x20000035
 8002214:	20002698 	.word	0x20002698
 8002218:	2000003e 	.word	0x2000003e
 800221c:	20000040 	.word	0x20000040
 8002220:	20000044 	.word	0x20000044
 8002224:	2000269c 	.word	0x2000269c
 8002228:	200026a8 	.word	0x200026a8

0800222c <FEB_LTC6811_Start_GPIO_ADC_Measurement>:

void FEB_LTC6811_Start_GPIO_ADC_Measurement(void) {
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8002230:	2008      	movs	r0, #8
 8002232:	f000 fd08 	bl	8002c46 <wakeup_sleep>
	LTC6811_adax(ADC_CONVERSION_MODE, AUX_CH_TO_CONVERT);
 8002236:	2100      	movs	r1, #0
 8002238:	2002      	movs	r0, #2
 800223a:	f000 fc62 	bl	8002b02 <LTC6811_adax>
	LTC6811_pollAdc();
 800223e:	f000 fc9f 	bl	8002b80 <LTC6811_pollAdc>
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
	...

08002248 <FEB_LTC6811_Read_Aux_Voltages>:

void FEB_LTC6811_Read_Aux_Voltages(void) {
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 800224c:	2008      	movs	r0, #8
 800224e:	f000 fcfa 	bl	8002c46 <wakeup_sleep>
	LTC6811_rdaux(SEL_ALL_REG, NUM_IC, accumulator.IC_config);
 8002252:	4a03      	ldr	r2, [pc, #12]	; (8002260 <FEB_LTC6811_Read_Aux_Voltages+0x18>)
 8002254:	2108      	movs	r1, #8
 8002256:	2000      	movs	r0, #0
 8002258:	f000 fc7c 	bl	8002b54 <LTC6811_rdaux>
}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	200026a8 	.word	0x200026a8

08002264 <FEB_LTC6811_Store_Temperature>:

void FEB_LTC6811_Store_Temperature(uint8_t channel) {
 8002264:	b590      	push	{r4, r7, lr}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	71fb      	strb	r3, [r7, #7]
    for (uint16_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 800226e:	2300      	movs	r3, #0
 8002270:	81fb      	strh	r3, [r7, #14]
 8002272:	e1cd      	b.n	8002610 <FEB_LTC6811_Store_Temperature+0x3ac>
    	switch (channel) {
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	2b04      	cmp	r3, #4
 8002278:	f200 81c7 	bhi.w	800260a <FEB_LTC6811_Store_Temperature+0x3a6>
 800227c:	a201      	add	r2, pc, #4	; (adr r2, 8002284 <FEB_LTC6811_Store_Temperature+0x20>)
 800227e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002282:	bf00      	nop
 8002284:	08002299 	.word	0x08002299
 8002288:	08002367 	.word	0x08002367
 800228c:	08002435 	.word	0x08002435
 8002290:	08002503 	.word	0x08002503
 8002294:	080025d5 	.word	0x080025d5
    		case 0:
    			accumulator.banks[bank_idx].cells[12].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 8002298:	89fb      	ldrh	r3, [r7, #14]
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	4acc      	ldr	r2, [pc, #816]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 800229e:	21e8      	movs	r1, #232	; 0xe8
 80022a0:	fb01 f303 	mul.w	r3, r1, r3
 80022a4:	4413      	add	r3, r2
 80022a6:	3348      	adds	r3, #72	; 0x48
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	89fc      	ldrh	r4, [r7, #14]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 f9bb 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 80022b2:	eef0 7a40 	vmov.f32	s15, s0
 80022b6:	4ac6      	ldr	r2, [pc, #792]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022b8:	4623      	mov	r3, r4
 80022ba:	011b      	lsls	r3, r3, #4
 80022bc:	4423      	add	r3, r4
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	4413      	add	r3, r2
 80022c2:	f503 63f4 	add.w	r3, r3, #1952	; 0x7a0
 80022c6:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[16].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 80022ca:	89fb      	ldrh	r3, [r7, #14]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	4ac0      	ldr	r2, [pc, #768]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022d0:	21e8      	movs	r1, #232	; 0xe8
 80022d2:	fb01 f303 	mul.w	r3, r1, r3
 80022d6:	4413      	add	r3, r2
 80022d8:	334a      	adds	r3, #74	; 0x4a
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	89fc      	ldrh	r4, [r7, #14]
 80022de:	4618      	mov	r0, r3
 80022e0:	f000 f9a2 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 80022e4:	eef0 7a40 	vmov.f32	s15, s0
 80022e8:	4ab9      	ldr	r2, [pc, #740]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022ea:	4623      	mov	r3, r4
 80022ec:	011b      	lsls	r3, r3, #4
 80022ee:	4423      	add	r3, r4
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	4413      	add	r3, r2
 80022f4:	f503 63f8 	add.w	r3, r3, #1984	; 0x7c0
 80022f8:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[4].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 80022fc:	89fb      	ldrh	r3, [r7, #14]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	3301      	adds	r3, #1
 8002302:	4ab3      	ldr	r2, [pc, #716]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002304:	21e8      	movs	r1, #232	; 0xe8
 8002306:	fb01 f303 	mul.w	r3, r1, r3
 800230a:	4413      	add	r3, r2
 800230c:	3348      	adds	r3, #72	; 0x48
 800230e:	881b      	ldrh	r3, [r3, #0]
 8002310:	89fc      	ldrh	r4, [r7, #14]
 8002312:	4618      	mov	r0, r3
 8002314:	f000 f988 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 8002318:	eef0 7a40 	vmov.f32	s15, s0
 800231c:	4aac      	ldr	r2, [pc, #688]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 800231e:	4623      	mov	r3, r4
 8002320:	011b      	lsls	r3, r3, #4
 8002322:	4423      	add	r3, r4
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	4413      	add	r3, r2
 8002328:	f503 63ec 	add.w	r3, r3, #1888	; 0x760
 800232c:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[8].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 8002330:	89fb      	ldrh	r3, [r7, #14]
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	3301      	adds	r3, #1
 8002336:	4aa6      	ldr	r2, [pc, #664]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002338:	21e8      	movs	r1, #232	; 0xe8
 800233a:	fb01 f303 	mul.w	r3, r1, r3
 800233e:	4413      	add	r3, r2
 8002340:	334a      	adds	r3, #74	; 0x4a
 8002342:	881b      	ldrh	r3, [r3, #0]
 8002344:	89fc      	ldrh	r4, [r7, #14]
 8002346:	4618      	mov	r0, r3
 8002348:	f000 f96e 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 800234c:	eef0 7a40 	vmov.f32	s15, s0
 8002350:	4a9f      	ldr	r2, [pc, #636]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002352:	4623      	mov	r3, r4
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	4423      	add	r3, r4
 8002358:	00db      	lsls	r3, r3, #3
 800235a:	4413      	add	r3, r2
 800235c:	f503 63f0 	add.w	r3, r3, #1920	; 0x780
 8002360:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002364:	e151      	b.n	800260a <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 1:
    			accumulator.banks[bank_idx].cells[11].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 8002366:	89fb      	ldrh	r3, [r7, #14]
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	4a99      	ldr	r2, [pc, #612]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 800236c:	21e8      	movs	r1, #232	; 0xe8
 800236e:	fb01 f303 	mul.w	r3, r1, r3
 8002372:	4413      	add	r3, r2
 8002374:	3348      	adds	r3, #72	; 0x48
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	89fc      	ldrh	r4, [r7, #14]
 800237a:	4618      	mov	r0, r3
 800237c:	f000 f954 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 8002380:	eef0 7a40 	vmov.f32	s15, s0
 8002384:	4a92      	ldr	r2, [pc, #584]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002386:	4623      	mov	r3, r4
 8002388:	011b      	lsls	r3, r3, #4
 800238a:	4423      	add	r3, r4
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	4413      	add	r3, r2
 8002390:	f503 63f3 	add.w	r3, r3, #1944	; 0x798
 8002394:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[15].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 8002398:	89fb      	ldrh	r3, [r7, #14]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	4a8c      	ldr	r2, [pc, #560]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 800239e:	21e8      	movs	r1, #232	; 0xe8
 80023a0:	fb01 f303 	mul.w	r3, r1, r3
 80023a4:	4413      	add	r3, r2
 80023a6:	334a      	adds	r3, #74	; 0x4a
 80023a8:	881b      	ldrh	r3, [r3, #0]
 80023aa:	89fc      	ldrh	r4, [r7, #14]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f000 f93b 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 80023b2:	eef0 7a40 	vmov.f32	s15, s0
 80023b6:	4a86      	ldr	r2, [pc, #536]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023b8:	4623      	mov	r3, r4
 80023ba:	011b      	lsls	r3, r3, #4
 80023bc:	4423      	add	r3, r4
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	4413      	add	r3, r2
 80023c2:	f503 63f7 	add.w	r3, r3, #1976	; 0x7b8
 80023c6:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[3].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 80023ca:	89fb      	ldrh	r3, [r7, #14]
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	3301      	adds	r3, #1
 80023d0:	4a7f      	ldr	r2, [pc, #508]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023d2:	21e8      	movs	r1, #232	; 0xe8
 80023d4:	fb01 f303 	mul.w	r3, r1, r3
 80023d8:	4413      	add	r3, r2
 80023da:	3348      	adds	r3, #72	; 0x48
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	89fc      	ldrh	r4, [r7, #14]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f000 f921 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 80023e6:	eef0 7a40 	vmov.f32	s15, s0
 80023ea:	4a79      	ldr	r2, [pc, #484]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023ec:	4623      	mov	r3, r4
 80023ee:	011b      	lsls	r3, r3, #4
 80023f0:	4423      	add	r3, r4
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	4413      	add	r3, r2
 80023f6:	f503 63eb 	add.w	r3, r3, #1880	; 0x758
 80023fa:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[7].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 80023fe:	89fb      	ldrh	r3, [r7, #14]
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	3301      	adds	r3, #1
 8002404:	4a72      	ldr	r2, [pc, #456]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002406:	21e8      	movs	r1, #232	; 0xe8
 8002408:	fb01 f303 	mul.w	r3, r1, r3
 800240c:	4413      	add	r3, r2
 800240e:	334a      	adds	r3, #74	; 0x4a
 8002410:	881b      	ldrh	r3, [r3, #0]
 8002412:	89fc      	ldrh	r4, [r7, #14]
 8002414:	4618      	mov	r0, r3
 8002416:	f000 f907 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 800241a:	eef0 7a40 	vmov.f32	s15, s0
 800241e:	4a6c      	ldr	r2, [pc, #432]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002420:	4623      	mov	r3, r4
 8002422:	011b      	lsls	r3, r3, #4
 8002424:	4423      	add	r3, r4
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	4413      	add	r3, r2
 800242a:	f503 63ef 	add.w	r3, r3, #1912	; 0x778
 800242e:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002432:	e0ea      	b.n	800260a <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 2:
    			accumulator.banks[bank_idx].cells[10].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 8002434:	89fb      	ldrh	r3, [r7, #14]
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	4a65      	ldr	r2, [pc, #404]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 800243a:	21e8      	movs	r1, #232	; 0xe8
 800243c:	fb01 f303 	mul.w	r3, r1, r3
 8002440:	4413      	add	r3, r2
 8002442:	3348      	adds	r3, #72	; 0x48
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	89fc      	ldrh	r4, [r7, #14]
 8002448:	4618      	mov	r0, r3
 800244a:	f000 f8ed 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 800244e:	eef0 7a40 	vmov.f32	s15, s0
 8002452:	4a5f      	ldr	r2, [pc, #380]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002454:	4623      	mov	r3, r4
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	4423      	add	r3, r4
 800245a:	00db      	lsls	r3, r3, #3
 800245c:	4413      	add	r3, r2
 800245e:	f503 63f2 	add.w	r3, r3, #1936	; 0x790
 8002462:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[14].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 8002466:	89fb      	ldrh	r3, [r7, #14]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	4a59      	ldr	r2, [pc, #356]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 800246c:	21e8      	movs	r1, #232	; 0xe8
 800246e:	fb01 f303 	mul.w	r3, r1, r3
 8002472:	4413      	add	r3, r2
 8002474:	334a      	adds	r3, #74	; 0x4a
 8002476:	881b      	ldrh	r3, [r3, #0]
 8002478:	89fc      	ldrh	r4, [r7, #14]
 800247a:	4618      	mov	r0, r3
 800247c:	f000 f8d4 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 8002480:	eef0 7a40 	vmov.f32	s15, s0
 8002484:	4a52      	ldr	r2, [pc, #328]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002486:	4623      	mov	r3, r4
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	4423      	add	r3, r4
 800248c:	00db      	lsls	r3, r3, #3
 800248e:	4413      	add	r3, r2
 8002490:	f503 63f6 	add.w	r3, r3, #1968	; 0x7b0
 8002494:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[2].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002498:	89fb      	ldrh	r3, [r7, #14]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	3301      	adds	r3, #1
 800249e:	4a4c      	ldr	r2, [pc, #304]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024a0:	21e8      	movs	r1, #232	; 0xe8
 80024a2:	fb01 f303 	mul.w	r3, r1, r3
 80024a6:	4413      	add	r3, r2
 80024a8:	3348      	adds	r3, #72	; 0x48
 80024aa:	881b      	ldrh	r3, [r3, #0]
 80024ac:	89fc      	ldrh	r4, [r7, #14]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 f8ba 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 80024b4:	eef0 7a40 	vmov.f32	s15, s0
 80024b8:	4a45      	ldr	r2, [pc, #276]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024ba:	4623      	mov	r3, r4
 80024bc:	011b      	lsls	r3, r3, #4
 80024be:	4423      	add	r3, r4
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	4413      	add	r3, r2
 80024c4:	f503 63ea 	add.w	r3, r3, #1872	; 0x750
 80024c8:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[6].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 80024cc:	89fb      	ldrh	r3, [r7, #14]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	3301      	adds	r3, #1
 80024d2:	4a3f      	ldr	r2, [pc, #252]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024d4:	21e8      	movs	r1, #232	; 0xe8
 80024d6:	fb01 f303 	mul.w	r3, r1, r3
 80024da:	4413      	add	r3, r2
 80024dc:	334a      	adds	r3, #74	; 0x4a
 80024de:	881b      	ldrh	r3, [r3, #0]
 80024e0:	89fc      	ldrh	r4, [r7, #14]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 f8a0 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 80024e8:	eef0 7a40 	vmov.f32	s15, s0
 80024ec:	4a38      	ldr	r2, [pc, #224]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024ee:	4623      	mov	r3, r4
 80024f0:	011b      	lsls	r3, r3, #4
 80024f2:	4423      	add	r3, r4
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	4413      	add	r3, r2
 80024f8:	f503 63ee 	add.w	r3, r3, #1904	; 0x770
 80024fc:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002500:	e083      	b.n	800260a <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 3:
    			accumulator.banks[bank_idx].cells[9].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 8002502:	89fb      	ldrh	r3, [r7, #14]
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	4a32      	ldr	r2, [pc, #200]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002508:	21e8      	movs	r1, #232	; 0xe8
 800250a:	fb01 f303 	mul.w	r3, r1, r3
 800250e:	4413      	add	r3, r2
 8002510:	3348      	adds	r3, #72	; 0x48
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	89fc      	ldrh	r4, [r7, #14]
 8002516:	4618      	mov	r0, r3
 8002518:	f000 f886 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 800251c:	eef0 7a40 	vmov.f32	s15, s0
 8002520:	4a2b      	ldr	r2, [pc, #172]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002522:	4623      	mov	r3, r4
 8002524:	011b      	lsls	r3, r3, #4
 8002526:	4423      	add	r3, r4
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	4413      	add	r3, r2
 800252c:	f503 63f1 	add.w	r3, r3, #1928	; 0x788
 8002530:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[13].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 8002534:	89fb      	ldrh	r3, [r7, #14]
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	4a25      	ldr	r2, [pc, #148]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 800253a:	21e8      	movs	r1, #232	; 0xe8
 800253c:	fb01 f303 	mul.w	r3, r1, r3
 8002540:	4413      	add	r3, r2
 8002542:	334a      	adds	r3, #74	; 0x4a
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	89fc      	ldrh	r4, [r7, #14]
 8002548:	4618      	mov	r0, r3
 800254a:	f000 f86d 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 800254e:	eef0 7a40 	vmov.f32	s15, s0
 8002552:	4a1f      	ldr	r2, [pc, #124]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002554:	4623      	mov	r3, r4
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	4423      	add	r3, r4
 800255a:	00db      	lsls	r3, r3, #3
 800255c:	4413      	add	r3, r2
 800255e:	f503 63f5 	add.w	r3, r3, #1960	; 0x7a8
 8002562:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[1].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002566:	89fb      	ldrh	r3, [r7, #14]
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	3301      	adds	r3, #1
 800256c:	4a18      	ldr	r2, [pc, #96]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 800256e:	21e8      	movs	r1, #232	; 0xe8
 8002570:	fb01 f303 	mul.w	r3, r1, r3
 8002574:	4413      	add	r3, r2
 8002576:	3348      	adds	r3, #72	; 0x48
 8002578:	881b      	ldrh	r3, [r3, #0]
 800257a:	89fc      	ldrh	r4, [r7, #14]
 800257c:	4618      	mov	r0, r3
 800257e:	f000 f853 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 8002582:	eef0 7a40 	vmov.f32	s15, s0
 8002586:	4a12      	ldr	r2, [pc, #72]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002588:	4623      	mov	r3, r4
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	4423      	add	r3, r4
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	4413      	add	r3, r2
 8002592:	f503 63e9 	add.w	r3, r3, #1864	; 0x748
 8002596:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[5].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 800259a:	89fb      	ldrh	r3, [r7, #14]
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	3301      	adds	r3, #1
 80025a0:	4a0b      	ldr	r2, [pc, #44]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80025a2:	21e8      	movs	r1, #232	; 0xe8
 80025a4:	fb01 f303 	mul.w	r3, r1, r3
 80025a8:	4413      	add	r3, r2
 80025aa:	334a      	adds	r3, #74	; 0x4a
 80025ac:	881b      	ldrh	r3, [r3, #0]
 80025ae:	89fc      	ldrh	r4, [r7, #14]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f000 f839 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 80025b6:	eef0 7a40 	vmov.f32	s15, s0
 80025ba:	4a05      	ldr	r2, [pc, #20]	; (80025d0 <FEB_LTC6811_Store_Temperature+0x36c>)
 80025bc:	4623      	mov	r3, r4
 80025be:	011b      	lsls	r3, r3, #4
 80025c0:	4423      	add	r3, r4
 80025c2:	00db      	lsls	r3, r3, #3
 80025c4:	4413      	add	r3, r2
 80025c6:	f503 63ed 	add.w	r3, r3, #1896	; 0x768
 80025ca:	edc3 7a00 	vstr	s15, [r3]
    			break;
 80025ce:	e01c      	b.n	800260a <FEB_LTC6811_Store_Temperature+0x3a6>
 80025d0:	200026a8 	.word	0x200026a8
    		case 4:
    			accumulator.banks[bank_idx].cells[0].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 80025d4:	89fb      	ldrh	r3, [r7, #14]
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	3301      	adds	r3, #1
 80025da:	4a12      	ldr	r2, [pc, #72]	; (8002624 <FEB_LTC6811_Store_Temperature+0x3c0>)
 80025dc:	21e8      	movs	r1, #232	; 0xe8
 80025de:	fb01 f303 	mul.w	r3, r1, r3
 80025e2:	4413      	add	r3, r2
 80025e4:	3348      	adds	r3, #72	; 0x48
 80025e6:	881b      	ldrh	r3, [r3, #0]
 80025e8:	89fc      	ldrh	r4, [r7, #14]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f000 f81c 	bl	8002628 <FEB_LTC6811_Convert_Temperature>
 80025f0:	eef0 7a40 	vmov.f32	s15, s0
 80025f4:	4a0b      	ldr	r2, [pc, #44]	; (8002624 <FEB_LTC6811_Store_Temperature+0x3c0>)
 80025f6:	4623      	mov	r3, r4
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	4423      	add	r3, r4
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	4413      	add	r3, r2
 8002600:	f503 63e8 	add.w	r3, r3, #1856	; 0x740
 8002604:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002608:	bf00      	nop
    for (uint16_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 800260a:	89fb      	ldrh	r3, [r7, #14]
 800260c:	3301      	adds	r3, #1
 800260e:	81fb      	strh	r3, [r7, #14]
 8002610:	89fb      	ldrh	r3, [r7, #14]
 8002612:	2b03      	cmp	r3, #3
 8002614:	f67f ae2e 	bls.w	8002274 <FEB_LTC6811_Store_Temperature+0x10>
    	}
    }
}
 8002618:	bf00      	nop
 800261a:	bf00      	nop
 800261c:	3714      	adds	r7, #20
 800261e:	46bd      	mov	sp, r7
 8002620:	bd90      	pop	{r4, r7, pc}
 8002622:	bf00      	nop
 8002624:	200026a8 	.word	0x200026a8

08002628 <FEB_LTC6811_Convert_Temperature>:

/*
 * @param value := Voltage (100uV) from LTC6811
 */
float FEB_LTC6811_Convert_Temperature(uint16_t value) {
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	80fb      	strh	r3, [r7, #6]
	// Check for error: value = 2^16 - 1
	if (value == 65535) {
 8002632:	88fb      	ldrh	r3, [r7, #6]
 8002634:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002638:	4293      	cmp	r3, r2
 800263a:	d102      	bne.n	8002642 <FEB_LTC6811_Convert_Temperature+0x1a>
		return -42;
 800263c:	eddf 7a10 	vldr	s15, [pc, #64]	; 8002680 <FEB_LTC6811_Convert_Temperature+0x58>
 8002640:	e015      	b.n	800266e <FEB_LTC6811_Convert_Temperature+0x46>
	}
	//return value * 0.0001;
	return FEB_LTC6811_Temp_LUT_Get_Temperature(value * 0.0001);
 8002642:	88fb      	ldrh	r3, [r7, #6]
 8002644:	4618      	mov	r0, r3
 8002646:	f7fd ff8d 	bl	8000564 <__aeabi_i2d>
 800264a:	a30b      	add	r3, pc, #44	; (adr r3, 8002678 <FEB_LTC6811_Convert_Temperature+0x50>)
 800264c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002650:	f7fd fff2 	bl	8000638 <__aeabi_dmul>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	4610      	mov	r0, r2
 800265a:	4619      	mov	r1, r3
 800265c:	f7fe fae4 	bl	8000c28 <__aeabi_d2f>
 8002660:	4603      	mov	r3, r0
 8002662:	ee00 3a10 	vmov	s0, r3
 8002666:	f000 f933 	bl	80028d0 <FEB_LTC6811_Temp_LUT_Get_Temperature>
 800266a:	eef0 7a40 	vmov.f32	s15, s0
}
 800266e:	eeb0 0a67 	vmov.f32	s0, s15
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	eb1c432d 	.word	0xeb1c432d
 800267c:	3f1a36e2 	.word	0x3f1a36e2
 8002680:	c2280000 	.word	0xc2280000

08002684 <FEB_LTC6811_Validate_Temperature>:

// ******************** Temperature Interface ********************

void FEB_LTC6811_Validate_Temperature(void) {
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
	if (FEB_BMS_Shutdown_State == 1) {
 800268a:	4b32      	ldr	r3, [pc, #200]	; (8002754 <FEB_LTC6811_Validate_Temperature+0xd0>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d05b      	beq.n	800274a <FEB_LTC6811_Validate_Temperature+0xc6>
		return;
	}
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8002692:	2300      	movs	r3, #0
 8002694:	73fb      	strb	r3, [r7, #15]
 8002696:	e054      	b.n	8002742 <FEB_LTC6811_Validate_Temperature+0xbe>
		for (uint8_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 8002698:	2300      	movs	r3, #0
 800269a:	73bb      	strb	r3, [r7, #14]
 800269c:	e04b      	b.n	8002736 <FEB_LTC6811_Validate_Temperature+0xb2>
			float temperature = accumulator.banks[bank_idx].cells[cell_idx].temperature;
 800269e:	7bfa      	ldrb	r2, [r7, #15]
 80026a0:	7bb9      	ldrb	r1, [r7, #14]
 80026a2:	482d      	ldr	r0, [pc, #180]	; (8002758 <FEB_LTC6811_Validate_Temperature+0xd4>)
 80026a4:	4613      	mov	r3, r2
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	4413      	add	r3, r2
 80026aa:	440b      	add	r3, r1
 80026ac:	33e8      	adds	r3, #232	; 0xe8
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	4403      	add	r3, r0
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	60bb      	str	r3, [r7, #8]
			if (fabs(temperature - -42.0f) < 0.1f || fabs(temperature  - -41.0f) < 0.1f) {
 80026b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80026ba:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800275c <FEB_LTC6811_Validate_Temperature+0xd8>
 80026be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026c2:	eef0 7ae7 	vabs.f32	s15, s15
 80026c6:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002760 <FEB_LTC6811_Validate_Temperature+0xdc>
 80026ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d2:	d42c      	bmi.n	800272e <FEB_LTC6811_Validate_Temperature+0xaa>
 80026d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80026d8:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002764 <FEB_LTC6811_Validate_Temperature+0xe0>
 80026dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026e0:	eef0 7ae7 	vabs.f32	s15, s15
 80026e4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002760 <FEB_LTC6811_Validate_Temperature+0xdc>
 80026e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f0:	d41d      	bmi.n	800272e <FEB_LTC6811_Validate_Temperature+0xaa>
			  // TK: override error code, might want to disable this after fixing the segments
			  continue;
			}
			float min_temperature = FEB_LTC6811_CELL_MIN_OPERATION_TEMPERATURE;
 80026f2:	4b1d      	ldr	r3, [pc, #116]	; (8002768 <FEB_LTC6811_Validate_Temperature+0xe4>)
 80026f4:	607b      	str	r3, [r7, #4]
			float max_temperature = FEB_LTC6811_CELL_MAX_OPERATION_TEMPERATURE;
 80026f6:	4b1d      	ldr	r3, [pc, #116]	; (800276c <FEB_LTC6811_Validate_Temperature+0xe8>)
 80026f8:	603b      	str	r3, [r7, #0]
			if (FEB_CAN_CHARGER_STATE == 1) {
				min_temperature = FEB_LTC6811_CELL_MIN_CHARGING_TEMPERATURE;
				max_temperature = FEB_LTC6811_CELL_MAX_CHARGING_TEMPERATURE;
			}
			if (temperature < min_temperature) {
 80026fa:	ed97 7a02 	vldr	s14, [r7, #8]
 80026fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8002702:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800270a:	d503      	bpl.n	8002714 <FEB_LTC6811_Validate_Temperature+0x90>
				FEB_BMS_Shutdown_Initiate("Module under temperature");
 800270c:	4818      	ldr	r0, [pc, #96]	; (8002770 <FEB_LTC6811_Validate_Temperature+0xec>)
 800270e:	f7fe fc7d 	bl	800100c <FEB_BMS_Shutdown_Initiate>
 8002712:	e00d      	b.n	8002730 <FEB_LTC6811_Validate_Temperature+0xac>
			} else if (temperature > max_temperature) {
 8002714:	ed97 7a02 	vldr	s14, [r7, #8]
 8002718:	edd7 7a00 	vldr	s15, [r7]
 800271c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002724:	dd04      	ble.n	8002730 <FEB_LTC6811_Validate_Temperature+0xac>
				FEB_BMS_Shutdown_Initiate("Module over temperature");
 8002726:	4813      	ldr	r0, [pc, #76]	; (8002774 <FEB_LTC6811_Validate_Temperature+0xf0>)
 8002728:	f7fe fc70 	bl	800100c <FEB_BMS_Shutdown_Initiate>
 800272c:	e000      	b.n	8002730 <FEB_LTC6811_Validate_Temperature+0xac>
			  continue;
 800272e:	bf00      	nop
		for (uint8_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 8002730:	7bbb      	ldrb	r3, [r7, #14]
 8002732:	3301      	adds	r3, #1
 8002734:	73bb      	strb	r3, [r7, #14]
 8002736:	7bbb      	ldrb	r3, [r7, #14]
 8002738:	2b10      	cmp	r3, #16
 800273a:	d9b0      	bls.n	800269e <FEB_LTC6811_Validate_Temperature+0x1a>
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 800273c:	7bfb      	ldrb	r3, [r7, #15]
 800273e:	3301      	adds	r3, #1
 8002740:	73fb      	strb	r3, [r7, #15]
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	2b03      	cmp	r3, #3
 8002746:	d9a7      	bls.n	8002698 <FEB_LTC6811_Validate_Temperature+0x14>
 8002748:	e000      	b.n	800274c <FEB_LTC6811_Validate_Temperature+0xc8>
		return;
 800274a:	bf00      	nop
			}
		}
	}
}
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	200025e0 	.word	0x200025e0
 8002758:	200026a8 	.word	0x200026a8
 800275c:	42280000 	.word	0x42280000
 8002760:	3dcccccd 	.word	0x3dcccccd
 8002764:	42240000 	.word	0x42240000
 8002768:	c1a00000 	.word	0xc1a00000
 800276c:	42700000 	.word	0x42700000
 8002770:	0800c6b0 	.word	0x0800c6b0
 8002774:	0800c6cc 	.word	0x0800c6cc

08002778 <FEB_LTC6811_UART_Transmit_Temperature>:

void FEB_LTC6811_UART_Transmit_Temperature() {
 8002778:	b580      	push	{r7, lr}
 800277a:	f5ad 6da2 	sub.w	sp, sp, #1296	; 0x510
 800277e:	af00      	add	r7, sp, #0
	char UART_Str[1024];
	char temp_str[256];

	uint8_t uart_temp_id = 1;
 8002780:	2301      	movs	r3, #1
 8002782:	f887 350b 	strb.w	r3, [r7, #1291]	; 0x50b

	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8002786:	2300      	movs	r3, #0
 8002788:	f887 350f 	strb.w	r3, [r7, #1295]	; 0x50f
 800278c:	e05d      	b.n	800284a <FEB_LTC6811_UART_Transmit_Temperature+0xd2>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_Str, "%d %d", uart_temp_id, bank_idx);
 800278e:	f897 250b 	ldrb.w	r2, [r7, #1291]	; 0x50b
 8002792:	f897 350f 	ldrb.w	r3, [r7, #1295]	; 0x50f
 8002796:	f507 7082 	add.w	r0, r7, #260	; 0x104
 800279a:	4931      	ldr	r1, [pc, #196]	; (8002860 <FEB_LTC6811_UART_Transmit_Temperature+0xe8>)
 800279c:	f007 fc7c 	bl	800a098 <siprintf>
//		sprintf(UART_Str, "%d", (bank_idx << FEB_LTC6811_UART_BITS_PER_MESSAGE) + FEB_LTC6811_UART_TEMPERATURE_ID);


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 80027a0:	2300      	movs	r3, #0
 80027a2:	f8a7 350c 	strh.w	r3, [r7, #1292]	; 0x50c
 80027a6:	e02a      	b.n	80027fe <FEB_LTC6811_UART_Transmit_Temperature+0x86>
			float temperature = accumulator.banks[bank_idx].cells[cell_idx].temperature;
 80027a8:	f897 250f 	ldrb.w	r2, [r7, #1295]	; 0x50f
 80027ac:	f8b7 150c 	ldrh.w	r1, [r7, #1292]	; 0x50c
 80027b0:	482c      	ldr	r0, [pc, #176]	; (8002864 <FEB_LTC6811_UART_Transmit_Temperature+0xec>)
 80027b2:	4613      	mov	r3, r2
 80027b4:	011b      	lsls	r3, r3, #4
 80027b6:	4413      	add	r3, r2
 80027b8:	440b      	add	r3, r1
 80027ba:	33e8      	adds	r3, #232	; 0xe8
 80027bc:	00db      	lsls	r3, r3, #3
 80027be:	4403      	add	r3, r0
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f207 5204 	addw	r2, r7, #1284	; 0x504
 80027c6:	6013      	str	r3, [r2, #0]

			sprintf(temp_str, " %f", temperature);
 80027c8:	f207 5304 	addw	r3, r7, #1284	; 0x504
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	f7fd fedb 	bl	8000588 <__aeabi_f2d>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	1d38      	adds	r0, r7, #4
 80027d8:	4923      	ldr	r1, [pc, #140]	; (8002868 <FEB_LTC6811_UART_Transmit_Temperature+0xf0>)
 80027da:	f007 fc5d 	bl	800a098 <siprintf>
			strncat(UART_Str, temp_str, strlen(temp_str));
 80027de:	1d3b      	adds	r3, r7, #4
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7fd fd65 	bl	80002b0 <strlen>
 80027e6:	4602      	mov	r2, r0
 80027e8:	1d39      	adds	r1, r7, #4
 80027ea:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80027ee:	4618      	mov	r0, r3
 80027f0:	f007 fd22 	bl	800a238 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 80027f4:	f8b7 350c 	ldrh.w	r3, [r7, #1292]	; 0x50c
 80027f8:	3301      	adds	r3, #1
 80027fa:	f8a7 350c 	strh.w	r3, [r7, #1292]	; 0x50c
 80027fe:	f8b7 350c 	ldrh.w	r3, [r7, #1292]	; 0x50c
 8002802:	2b10      	cmp	r3, #16
 8002804:	d9d0      	bls.n	80027a8 <FEB_LTC6811_UART_Transmit_Temperature+0x30>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8002806:	1d3b      	adds	r3, r7, #4
 8002808:	4918      	ldr	r1, [pc, #96]	; (800286c <FEB_LTC6811_UART_Transmit_Temperature+0xf4>)
 800280a:	4618      	mov	r0, r3
 800280c:	f007 fc44 	bl	800a098 <siprintf>
		strncat(UART_Str, temp_str, strlen(temp_str));
 8002810:	1d3b      	adds	r3, r7, #4
 8002812:	4618      	mov	r0, r3
 8002814:	f7fd fd4c 	bl	80002b0 <strlen>
 8002818:	4602      	mov	r2, r0
 800281a:	1d39      	adds	r1, r7, #4
 800281c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002820:	4618      	mov	r0, r3
 8002822:	f007 fd09 	bl	800a238 <strncat>
		HAL_UART_Transmit(&huart2, (uint8_t*) UART_Str, strlen(UART_Str), 100);
 8002826:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800282a:	4618      	mov	r0, r3
 800282c:	f7fd fd40 	bl	80002b0 <strlen>
 8002830:	4603      	mov	r3, r0
 8002832:	b29a      	uxth	r2, r3
 8002834:	f507 7182 	add.w	r1, r7, #260	; 0x104
 8002838:	2364      	movs	r3, #100	; 0x64
 800283a:	480d      	ldr	r0, [pc, #52]	; (8002870 <FEB_LTC6811_UART_Transmit_Temperature+0xf8>)
 800283c:	f006 fb95 	bl	8008f6a <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 8002840:	f897 350f 	ldrb.w	r3, [r7, #1295]	; 0x50f
 8002844:	3301      	adds	r3, #1
 8002846:	f887 350f 	strb.w	r3, [r7, #1295]	; 0x50f
 800284a:	f897 350f 	ldrb.w	r3, [r7, #1295]	; 0x50f
 800284e:	2b03      	cmp	r3, #3
 8002850:	d99d      	bls.n	800278e <FEB_LTC6811_UART_Transmit_Temperature+0x16>
	}
}
 8002852:	bf00      	nop
 8002854:	bf00      	nop
 8002856:	f507 67a2 	add.w	r7, r7, #1296	; 0x510
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	0800c6a4 	.word	0x0800c6a4
 8002864:	200026a8 	.word	0x200026a8
 8002868:	0800c6ac 	.word	0x0800c6ac
 800286c:	0800c638 	.word	0x0800c638
 8002870:	20003218 	.word	0x20003218

08002874 <FEB_LTC6811_Clear_Temperature>:

void FEB_LTC6811_Clear_Temperature(void) {
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 800287a:	2300      	movs	r3, #0
 800287c:	71fb      	strb	r3, [r7, #7]
 800287e:	e018      	b.n	80028b2 <FEB_LTC6811_Clear_Temperature+0x3e>
		for (uint8_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 8002880:	2300      	movs	r3, #0
 8002882:	71bb      	strb	r3, [r7, #6]
 8002884:	e00f      	b.n	80028a6 <FEB_LTC6811_Clear_Temperature+0x32>
			accumulator.banks[bank_idx].cells[cell_idx].temperature = 0;
 8002886:	79fa      	ldrb	r2, [r7, #7]
 8002888:	79b9      	ldrb	r1, [r7, #6]
 800288a:	480f      	ldr	r0, [pc, #60]	; (80028c8 <FEB_LTC6811_Clear_Temperature+0x54>)
 800288c:	4613      	mov	r3, r2
 800288e:	011b      	lsls	r3, r3, #4
 8002890:	4413      	add	r3, r2
 8002892:	440b      	add	r3, r1
 8002894:	33e8      	adds	r3, #232	; 0xe8
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	4403      	add	r3, r0
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
		for (uint8_t cell_idx = 0; cell_idx < FEB_LTC6811_NUM_CELLS_PER_BANK; cell_idx++) {
 80028a0:	79bb      	ldrb	r3, [r7, #6]
 80028a2:	3301      	adds	r3, #1
 80028a4:	71bb      	strb	r3, [r7, #6]
 80028a6:	79bb      	ldrb	r3, [r7, #6]
 80028a8:	2b10      	cmp	r3, #16
 80028aa:	d9ec      	bls.n	8002886 <FEB_LTC6811_Clear_Temperature+0x12>
	for (uint8_t bank_idx = 0; bank_idx < FEB_LTC6811_NUM_BANKS; bank_idx++) {
 80028ac:	79fb      	ldrb	r3, [r7, #7]
 80028ae:	3301      	adds	r3, #1
 80028b0:	71fb      	strb	r3, [r7, #7]
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	2b03      	cmp	r3, #3
 80028b6:	d9e3      	bls.n	8002880 <FEB_LTC6811_Clear_Temperature+0xc>
		}
	}
}
 80028b8:	bf00      	nop
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	200026a8 	.word	0x200026a8
 80028cc:	00000000 	.word	0x00000000

080028d0 <FEB_LTC6811_Temp_LUT_Get_Temperature>:

static float FEB_LTC6811_Temp_Map[][2] = {{1.3, 120.0}, {1.301, 119.5}, {1.302, 119.0}, {1.303, 118.5}, {1.304, 118.0}, {1.305, 117.5}, {1.306, 117.0}, {1.307, 116.5}, {1.308, 116.0}, {1.309, 115.5}, {1.31, 115.0}, {1.311, 114.5}, {1.312, 114.0}, {1.313, 113.5}, {1.314, 113.0}, {1.315, 112.5}, {1.316, 112.0}, {1.317, 111.5}, {1.318, 111.0}, {1.319, 110.5}, {1.32, 110.0}, {1.321, 109.5}, {1.322, 109.0}, {1.323, 108.5}, {1.324, 108.0}, {1.325, 107.5}, {1.326, 107.0}, {1.327, 106.5}, {1.328, 106.0}, {1.329, 105.5}, {1.33, 105.0}, {1.331, 104.5}, {1.332, 104.0}, {1.333, 103.5}, {1.334, 103.0}, {1.335, 102.5}, {1.336, 102.0}, {1.337, 101.5}, {1.338, 101.0}, {1.339, 100.5}, {1.34, 100.0}, {1.341, 99.5}, {1.342, 99.0}, {1.343, 98.5}, {1.344, 98.0}, {1.345, 97.5}, {1.346, 97.0}, {1.347, 96.5}, {1.348, 96.0}, {1.349, 95.5}, {1.35, 95.0}, {1.351, 94.75}, {1.352, 94.5}, {1.353, 94.25}, {1.354, 94.0}, {1.355, 93.75}, {1.356, 93.5}, {1.357, 93.25}, {1.358, 93.0}, {1.359, 92.75}, {1.36, 92.5}, {1.361, 92.25}, {1.362, 92.0}, {1.363, 91.75}, {1.364, 91.5}, {1.365, 91.25}, {1.366, 91.0}, {1.367, 90.75}, {1.368, 90.5}, {1.369, 90.25}, {1.37, 90.0}, {1.371, 89.5}, {1.372, 89.0}, {1.373, 88.5}, {1.374, 88.0}, {1.375, 87.5}, {1.376, 87.0}, {1.377, 86.5}, {1.378, 86.0}, {1.379, 85.5}, {1.38, 85.0}, {1.381, 84.75}, {1.382, 84.5}, {1.383, 84.25}, {1.384, 84.0}, {1.385, 83.75}, {1.386, 83.5}, {1.387, 83.25}, {1.388, 83.0}, {1.389, 82.75}, {1.39, 82.5}, {1.391, 82.25}, {1.392, 82.0}, {1.393, 81.75}, {1.394, 81.5}, {1.395, 81.25}, {1.396, 81.0}, {1.397, 80.75}, {1.398, 80.5}, {1.399, 80.25}, {1.4, 80.0}, {1.401, 79.8333}, {1.402, 79.6667}, {1.403, 79.5}, {1.404, 79.3333}, {1.405, 79.1667}, {1.406, 79.0}, {1.407, 78.8333}, {1.408, 78.6667}, {1.409, 78.5}, {1.41, 78.3333}, {1.411, 78.1667}, {1.412, 78.0}, {1.413, 77.8333}, {1.414, 77.6667}, {1.415, 77.5}, {1.416, 77.3333}, {1.417, 77.1667}, {1.418, 77.0}, {1.419, 76.8333}, {1.42, 76.6667}, {1.421, 76.5}, {1.422, 76.3333}, {1.423, 76.1667}, {1.424, 76.0}, {1.425, 75.8333}, {1.426, 75.6667}, {1.427, 75.5}, {1.428, 75.3333}, {1.429, 75.1667}, {1.43, 75.0}, {1.431, 74.75}, {1.432, 74.5}, {1.433, 74.25}, {1.434, 74.0}, {1.435, 73.75}, {1.436, 73.5}, {1.437, 73.25}, {1.438, 73.0}, {1.439, 72.75}, {1.44, 72.5}, {1.441, 72.25}, {1.442, 72.0}, {1.443, 71.75}, {1.444, 71.5}, {1.445, 71.25}, {1.446, 71.0}, {1.447, 70.75}, {1.448, 70.5}, {1.449, 70.25}, {1.45, 70.0}, {1.451, 69.8333}, {1.452, 69.6667}, {1.453, 69.5}, {1.454, 69.3333}, {1.455, 69.1667}, {1.456, 69.0}, {1.457, 68.8333}, {1.458, 68.6667}, {1.459, 68.5}, {1.46, 68.3333}, {1.461, 68.1667}, {1.462, 68.0}, {1.463, 67.8333}, {1.464, 67.6667}, {1.465, 67.5}, {1.466, 67.3333}, {1.467, 67.1667}, {1.468, 67.0}, {1.469, 66.8333}, {1.47, 66.6667}, {1.471, 66.5}, {1.472, 66.3333}, {1.473, 66.1667}, {1.474, 66.0}, {1.475, 65.8333}, {1.476, 65.6667}, {1.477, 65.5}, {1.478, 65.3333}, {1.479, 65.1667}, {1.48, 65.0}, {1.481, 64.8333}, {1.482, 64.6667}, {1.483, 64.5}, {1.484, 64.3333}, {1.485, 64.1667}, {1.486, 64.0}, {1.487, 63.8333}, {1.488, 63.6667}, {1.489, 63.5}, {1.49, 63.3333}, {1.491, 63.1667}, {1.492, 63.0}, {1.493, 62.8333}, {1.494, 62.6667}, {1.495, 62.5}, {1.496, 62.3333}, {1.497, 62.1667}, {1.498, 62.0}, {1.499, 61.8333}, {1.5, 61.6667}, {1.501, 61.5}, {1.502, 61.3333}, {1.503, 61.1667}, {1.504, 61.0}, {1.505, 60.8333}, {1.506, 60.6667}, {1.507, 60.5}, {1.508, 60.3333}, {1.509, 60.1667}, {1.51, 60.0}, {1.511, 59.875}, {1.512, 59.75}, {1.513, 59.625}, {1.514, 59.5}, {1.515, 59.375}, {1.516, 59.25}, {1.517, 59.125}, {1.518, 59.0}, {1.519, 58.875}, {1.52, 58.75}, {1.521, 58.625}, {1.522, 58.5}, {1.523, 58.375}, {1.524, 58.25}, {1.525, 58.125}, {1.526, 58.0}, {1.527, 57.875}, {1.528, 57.75}, {1.529, 57.625}, {1.53, 57.5}, {1.531, 57.375}, {1.532, 57.25}, {1.533, 57.125}, {1.534, 57.0}, {1.535, 56.875}, {1.536, 56.75}, {1.537, 56.625}, {1.538, 56.5}, {1.539, 56.375}, {1.54, 56.25}, {1.541, 56.125}, {1.542, 56.0}, {1.543, 55.875}, {1.544, 55.75}, {1.545, 55.625}, {1.546, 55.5}, {1.547, 55.375}, {1.548, 55.25}, {1.549, 55.125}, {1.55, 55.0}, {1.551, 54.875}, {1.552, 54.75}, {1.553, 54.625}, {1.554, 54.5}, {1.555, 54.375}, {1.556, 54.25}, {1.557, 54.125}, {1.558, 54.0}, {1.559, 53.875}, {1.56, 53.75}, {1.561, 53.625}, {1.562, 53.5}, {1.563, 53.375}, {1.564, 53.25}, {1.565, 53.125}, {1.566, 53.0}, {1.567, 52.875}, {1.568, 52.75}, {1.569, 52.625}, {1.57, 52.5}, {1.571, 52.375}, {1.572, 52.25}, {1.573, 52.125}, {1.574, 52.0}, {1.575, 51.875}, {1.576, 51.75}, {1.577, 51.625}, {1.578, 51.5}, {1.579, 51.375}, {1.58, 51.25}, {1.581, 51.125}, {1.582, 51.0}, {1.583, 50.875}, {1.584, 50.75}, {1.585, 50.625}, {1.586, 50.5}, {1.587, 50.375}, {1.588, 50.25}, {1.589, 50.125}, {1.59, 50.0}, {1.591, 49.875}, {1.592, 49.75}, {1.593, 49.625}, {1.594, 49.5}, {1.595, 49.375}, {1.596, 49.25}, {1.597, 49.125}, {1.598, 49.0}, {1.599, 48.875}, {1.6, 48.75}, {1.601, 48.625}, {1.602, 48.5}, {1.603, 48.375}, {1.604, 48.25}, {1.605, 48.125}, {1.606, 48.0}, {1.607, 47.875}, {1.608, 47.75}, {1.609, 47.625}, {1.61, 47.5}, {1.611, 47.375}, {1.612, 47.25}, {1.613, 47.125}, {1.614, 47.0}, {1.615, 46.875}, {1.616, 46.75}, {1.617, 46.625}, {1.618, 46.5}, {1.619, 46.375}, {1.62, 46.25}, {1.621, 46.125}, {1.622, 46.0}, {1.623, 45.875}, {1.624, 45.75}, {1.625, 45.625}, {1.626, 45.5}, {1.627, 45.375}, {1.628, 45.25}, {1.629, 45.125}, {1.63, 45.0}, {1.631, 44.9}, {1.632, 44.8}, {1.633, 44.7}, {1.634, 44.6}, {1.635, 44.5}, {1.636, 44.4}, {1.637, 44.3}, {1.638, 44.2}, {1.639, 44.1}, {1.64, 44.0}, {1.641, 43.9}, {1.642, 43.8}, {1.643, 43.7}, {1.644, 43.6}, {1.645, 43.5}, {1.646, 43.4}, {1.647, 43.3}, {1.648, 43.2}, {1.649, 43.1}, {1.65, 43.0}, {1.651, 42.9}, {1.652, 42.8}, {1.653, 42.7}, {1.654, 42.6}, {1.655, 42.5}, {1.656, 42.4}, {1.657, 42.3}, {1.658, 42.2}, {1.659, 42.1}, {1.66, 42.0}, {1.661, 41.9}, {1.662, 41.8}, {1.663, 41.7}, {1.664, 41.6}, {1.665, 41.5}, {1.666, 41.4}, {1.667, 41.3}, {1.668, 41.2}, {1.669, 41.1}, {1.67, 41.0}, {1.671, 40.9}, {1.672, 40.8}, {1.673, 40.7}, {1.674, 40.6}, {1.675, 40.5}, {1.676, 40.4}, {1.677, 40.3}, {1.678, 40.2}, {1.679, 40.1}, {1.68, 40.0}, {1.681, 39.9167}, {1.682, 39.8333}, {1.683, 39.75}, {1.684, 39.6667}, {1.685, 39.5833}, {1.686, 39.5}, {1.687, 39.4167}, {1.688, 39.3333}, {1.689, 39.25}, {1.69, 39.1667}, {1.691, 39.0833}, {1.692, 39.0}, {1.693, 38.9167}, {1.694, 38.8333}, {1.695, 38.75}, {1.696, 38.6667}, {1.697, 38.5833}, {1.698, 38.5}, {1.699, 38.4167}, {1.7, 38.3333}, {1.701, 38.25}, {1.702, 38.1667}, {1.703, 38.0833}, {1.704, 38.0}, {1.705, 37.9167}, {1.706, 37.8333}, {1.707, 37.75}, {1.708, 37.6667}, {1.709, 37.5833}, {1.71, 37.5}, {1.711, 37.4167}, {1.712, 37.3333}, {1.713, 37.25}, {1.714, 37.1667}, {1.715, 37.0833}, {1.716, 37.0}, {1.717, 36.9167}, {1.718, 36.8333}, {1.719, 36.75}, {1.72, 36.6667}, {1.721, 36.5833}, {1.722, 36.5}, {1.723, 36.4167}, {1.724, 36.3333}, {1.725, 36.25}, {1.726, 36.1667}, {1.727, 36.0833}, {1.728, 36.0}, {1.729, 35.9167}, {1.73, 35.8333}, {1.731, 35.75}, {1.732, 35.6667}, {1.733, 35.5833}, {1.734, 35.5}, {1.735, 35.4167}, {1.736, 35.3333}, {1.737, 35.25}, {1.738, 35.1667}, {1.739, 35.0833}, {1.74, 35.0}, {1.741, 34.9167}, {1.742, 34.8333}, {1.743, 34.75}, {1.744, 34.6667}, {1.745, 34.5833}, {1.746, 34.5}, {1.747, 34.4167}, {1.748, 34.3333}, {1.749, 34.25}, {1.75, 34.1667}, {1.751, 34.0833}, {1.752, 34.0}, {1.753, 33.9167}, {1.754, 33.8333}, {1.755, 33.75}, {1.756, 33.6667}, {1.757, 33.5833}, {1.758, 33.5}, {1.759, 33.4167}, {1.76, 33.3333}, {1.761, 33.25}, {1.762, 33.1667}, {1.763, 33.0833}, {1.764, 33.0}, {1.765, 32.9167}, {1.766, 32.8333}, {1.767, 32.75}, {1.768, 32.6667}, {1.769, 32.5833}, {1.77, 32.5}, {1.771, 32.4167}, {1.772, 32.3333}, {1.773, 32.25}, {1.774, 32.1667}, {1.775, 32.0833}, {1.776, 32.0}, {1.777, 31.9167}, {1.778, 31.8333}, {1.779, 31.75}, {1.78, 31.6667}, {1.781, 31.5833}, {1.782, 31.5}, {1.783, 31.4167}, {1.784, 31.3333}, {1.785, 31.25}, {1.786, 31.1667}, {1.787, 31.0833}, {1.788, 31.0}, {1.789, 30.9167}, {1.79, 30.8333}, {1.791, 30.75}, {1.792, 30.6667}, {1.793, 30.5833}, {1.794, 30.5}, {1.795, 30.4167}, {1.796, 30.3333}, {1.797, 30.25}, {1.798, 30.1667}, {1.799, 30.0833}, {1.8, 30.0}, {1.801, 29.9167}, {1.802, 29.8333}, {1.803, 29.75}, {1.804, 29.6667}, {1.805, 29.5833}, {1.806, 29.5}, {1.807, 29.4167}, {1.808, 29.3333}, {1.809, 29.25}, {1.81, 29.1667}, {1.811, 29.0833}, {1.812, 29.0}, {1.813, 28.9167}, {1.814, 28.8333}, {1.815, 28.75}, {1.816, 28.6667}, {1.817, 28.5833}, {1.818, 28.5}, {1.819, 28.4167}, {1.82, 28.3333}, {1.821, 28.25}, {1.822, 28.1667}, {1.823, 28.0833}, {1.824, 28.0}, {1.825, 27.9167}, {1.826, 27.8333}, {1.827, 27.75}, {1.828, 27.6667}, {1.829, 27.5833}, {1.83, 27.5}, {1.831, 27.4167}, {1.832, 27.3333}, {1.833, 27.25}, {1.834, 27.1667}, {1.835, 27.0833}, {1.836, 27.0}, {1.837, 26.9167}, {1.838, 26.8333}, {1.839, 26.75}, {1.84, 26.6667}, {1.841, 26.5833}, {1.842, 26.5}, {1.843, 26.4167}, {1.844, 26.3333}, {1.845, 26.25}, {1.846, 26.1667}, {1.847, 26.0833}, {1.848, 26.0}, {1.849, 25.9167}, {1.85, 25.8333}, {1.851, 25.75}, {1.852, 25.6667}, {1.853, 25.5833}, {1.854, 25.5}, {1.855, 25.4167}, {1.856, 25.3333}, {1.857, 25.25}, {1.858, 25.1667}, {1.859, 25.0833}, {1.86, 25.0}, {1.861, 24.9167}, {1.862, 24.8333}, {1.863, 24.75}, {1.864, 24.6667}, {1.865, 24.5833}, {1.866, 24.5}, {1.867, 24.4167}, {1.868, 24.3333}, {1.869, 24.25}, {1.87, 24.1667}, {1.871, 24.0833}, {1.872, 24.0}, {1.873, 23.9167}, {1.874, 23.8333}, {1.875, 23.75}, {1.876, 23.6667}, {1.877, 23.5833}, {1.878, 23.5}, {1.879, 23.4167}, {1.88, 23.3333}, {1.881, 23.25}, {1.882, 23.1667}, {1.883, 23.0833}, {1.884, 23.0}, {1.885, 22.9167}, {1.886, 22.8333}, {1.887, 22.75}, {1.888, 22.6667}, {1.889, 22.5833}, {1.89, 22.5}, {1.891, 22.4167}, {1.892, 22.3333}, {1.893, 22.25}, {1.894, 22.1667}, {1.895, 22.0833}, {1.896, 22.0}, {1.897, 21.9167}, {1.898, 21.8333}, {1.899, 21.75}, {1.9, 21.6667}, {1.901, 21.5833}, {1.902, 21.5}, {1.903, 21.4167}, {1.904, 21.3333}, {1.905, 21.25}, {1.906, 21.1667}, {1.907, 21.0833}, {1.908, 21.0}, {1.909, 20.9167}, {1.91, 20.8333}, {1.911, 20.75}, {1.912, 20.6667}, {1.913, 20.5833}, {1.914, 20.5}, {1.915, 20.4167}, {1.916, 20.3333}, {1.917, 20.25}, {1.918, 20.1667}, {1.919, 20.0833}, {1.92, 20.0}, {1.921, 19.9286}, {1.922, 19.8571}, {1.923, 19.7857}, {1.924, 19.7143}, {1.925, 19.6429}, {1.926, 19.5714}, {1.927, 19.5}, {1.928, 19.4286}, {1.929, 19.3571}, {1.93, 19.2857}, {1.931, 19.2143}, {1.932, 19.1429}, {1.933, 19.0714}, {1.934, 19.0}, {1.935, 18.9286}, {1.936, 18.8571}, {1.937, 18.7857}, {1.938, 18.7143}, {1.939, 18.6429}, {1.94, 18.5714}, {1.941, 18.5}, {1.942, 18.4286}, {1.943, 18.3571}, {1.944, 18.2857}, {1.945, 18.2143}, {1.946, 18.1429}, {1.947, 18.0714}, {1.948, 18.0}, {1.949, 17.9286}, {1.95, 17.8571}, {1.951, 17.7857}, {1.952, 17.7143}, {1.953, 17.6429}, {1.954, 17.5714}, {1.955, 17.5}, {1.956, 17.4286}, {1.957, 17.3571}, {1.958, 17.2857}, {1.959, 17.2143}, {1.96, 17.1429}, {1.961, 17.0714}, {1.962, 17.0}, {1.963, 16.9286}, {1.964, 16.8571}, {1.965, 16.7857}, {1.966, 16.7143}, {1.967, 16.6429}, {1.968, 16.5714}, {1.969, 16.5}, {1.97, 16.4286}, {1.971, 16.3571}, {1.972, 16.2857}, {1.973, 16.2143}, {1.974, 16.1429}, {1.975, 16.0714}, {1.976, 16.0}, {1.977, 15.9286}, {1.978, 15.8571}, {1.979, 15.7857}, {1.98, 15.7143}, {1.981, 15.6429}, {1.982, 15.5714}, {1.983, 15.5}, {1.984, 15.4286}, {1.985, 15.3571}, {1.986, 15.2857}, {1.987, 15.2143}, {1.988, 15.1429}, {1.989, 15.0714}, {1.99, 15.0}, {1.991, 14.9167}, {1.992, 14.8333}, {1.993, 14.75}, {1.994, 14.6667}, {1.995, 14.5833}, {1.996, 14.5}, {1.997, 14.4167}, {1.998, 14.3333}, {1.999, 14.25}, {2.0, 14.1667}, {2.001, 14.0833}, {2.002, 14.0}, {2.003, 13.9167}, {2.004, 13.8333}, {2.005, 13.75}, {2.006, 13.6667}, {2.007, 13.5833}, {2.008, 13.5}, {2.009, 13.4167}, {2.01, 13.3333}, {2.011, 13.25}, {2.012, 13.1667}, {2.013, 13.0833}, {2.014, 13.0}, {2.015, 12.9167}, {2.016, 12.8333}, {2.017, 12.75}, {2.018, 12.6667}, {2.019, 12.5833}, {2.02, 12.5}, {2.021, 12.4167}, {2.022, 12.3333}, {2.023, 12.25}, {2.024, 12.1667}, {2.025, 12.0833}, {2.026, 12.0}, {2.027, 11.9167}, {2.028, 11.8333}, {2.029, 11.75}, {2.03, 11.6667}, {2.031, 11.5833}, {2.032, 11.5}, {2.033, 11.4167}, {2.034, 11.3333}, {2.035, 11.25}, {2.036, 11.1667}, {2.037, 11.0833}, {2.038, 11.0}, {2.039, 10.9167}, {2.04, 10.8333}, {2.041, 10.75}, {2.042, 10.6667}, {2.043, 10.5833}, {2.044, 10.5}, {2.045, 10.4167}, {2.046, 10.3333}, {2.047, 10.25}, {2.048, 10.1667}, {2.049, 10.0833}, {2.05, 10.0}, {2.051, 9.9167}, {2.052, 9.8333}, {2.053, 9.75}, {2.054, 9.6667}, {2.055, 9.5833}, {2.056, 9.5}, {2.057, 9.4167}, {2.058, 9.3333}, {2.059, 9.25}, {2.06, 9.1667}, {2.061, 9.0833}, {2.062, 9.0}, {2.063, 8.9167}, {2.064, 8.8333}, {2.065, 8.75}, {2.066, 8.6667}, {2.067, 8.5833}, {2.068, 8.5}, {2.069, 8.4167}, {2.07, 8.3333}, {2.071, 8.25}, {2.072, 8.1667}, {2.073, 8.0833}, {2.074, 8.0}, {2.075, 7.9167}, {2.076, 7.8333}, {2.077, 7.75}, {2.078, 7.6667}, {2.079, 7.5833}, {2.08, 7.5}, {2.081, 7.4167}, {2.082, 7.3333}, {2.083, 7.25}, {2.084, 7.1667}, {2.085, 7.0833}, {2.086, 7.0}, {2.087, 6.9167}, {2.088, 6.8333}, {2.089, 6.75}, {2.09, 6.6667}, {2.091, 6.5833}, {2.092, 6.5}, {2.093, 6.4167}, {2.094, 6.3333}, {2.095, 6.25}, {2.096, 6.1667}, {2.097, 6.0833}, {2.098, 6.0}, {2.099, 5.9167}, {2.1, 5.8333}, {2.101, 5.75}, {2.102, 5.6667}, {2.103, 5.5833}, {2.104, 5.5}, {2.105, 5.4167}, {2.106, 5.3333}, {2.107, 5.25}, {2.108, 5.1667}, {2.109, 5.0833}, {2.11, 5.0}, {2.111, 4.9167}, {2.112, 4.8333}, {2.113, 4.75}, {2.114, 4.6667}, {2.115, 4.5833}, {2.116, 4.5}, {2.117, 4.4167}, {2.118, 4.3333}, {2.119, 4.25}, {2.12, 4.1667}, {2.121, 4.0833}, {2.122, 4.0}, {2.123, 3.9167}, {2.124, 3.8333}, {2.125, 3.75}, {2.126, 3.6667}, {2.127, 3.5833}, {2.128, 3.5}, {2.129, 3.4167}, {2.13, 3.3333}, {2.131, 3.25}, {2.132, 3.1667}, {2.133, 3.0833}, {2.134, 3.0}, {2.135, 2.9167}, {2.136, 2.8333}, {2.137, 2.75}, {2.138, 2.6667}, {2.139, 2.5833}, {2.14, 2.5}, {2.141, 2.4167}, {2.142, 2.3333}, {2.143, 2.25}, {2.144, 2.1667}, {2.145, 2.0833}, {2.146, 2.0}, {2.147, 1.9167}, {2.148, 1.8333}, {2.149, 1.75}, {2.15, 1.6667}, {2.151, 1.5833}, {2.152, 1.5}, {2.153, 1.4167}, {2.154, 1.3333}, {2.155, 1.25}, {2.156, 1.1667}, {2.157, 1.0833}, {2.158, 1.0}, {2.159, 0.9167}, {2.16, 0.8333}, {2.161, 0.75}, {2.162, 0.6667}, {2.163, 0.5833}, {2.164, 0.5}, {2.165, 0.4167}, {2.166, 0.3333}, {2.167, 0.25}, {2.168, 0.1667}, {2.169, 0.0833}, {2.17, 0.0}, {2.171, -0.0833}, {2.172, -0.1667}, {2.173, -0.25}, {2.174, -0.3333}, {2.175, -0.4167}, {2.176, -0.5}, {2.177, -0.5833}, {2.178, -0.6667}, {2.179, -0.75}, {2.18, -0.8333}, {2.181, -0.9167}, {2.182, -1.0}, {2.183, -1.0833}, {2.184, -1.1667}, {2.185, -1.25}, {2.186, -1.3333}, {2.187, -1.4167}, {2.188, -1.5}, {2.189, -1.5833}, {2.19, -1.6667}, {2.191, -1.75}, {2.192, -1.8333}, {2.193, -1.9167}, {2.194, -2.0}, {2.195, -2.0833}, {2.196, -2.1667}, {2.197, -2.25}, {2.198, -2.3333}, {2.199, -2.4167}, {2.2, -2.5}, {2.201, -2.5833}, {2.202, -2.6667}, {2.203, -2.75}, {2.204, -2.8333}, {2.205, -2.9167}, {2.206, -3.0}, {2.207, -3.0833}, {2.208, -3.1667}, {2.209, -3.25}, {2.21, -3.3333}, {2.211, -3.4167}, {2.212, -3.5}, {2.213, -3.5833}, {2.214, -3.6667}, {2.215, -3.75}, {2.216, -3.8333}, {2.217, -3.9167}, {2.218, -4.0}, {2.219, -4.0833}, {2.22, -4.1667}, {2.221, -4.25}, {2.222, -4.3333}, {2.223, -4.4167}, {2.224, -4.5}, {2.225, -4.5833}, {2.226, -4.6667}, {2.227, -4.75}, {2.228, -4.8333}, {2.229, -4.9167}, {2.23, -5.0}, {2.231, -5.125}, {2.232, -5.25}, {2.233, -5.375}, {2.234, -5.5}, {2.235, -5.625}, {2.236, -5.75}, {2.237, -5.875}, {2.238, -6.0}, {2.239, -6.125}, {2.24, -6.25}, {2.241, -6.375}, {2.242, -6.5}, {2.243, -6.625}, {2.244, -6.75}, {2.245, -6.875}, {2.246, -7.0}, {2.247, -7.125}, {2.248, -7.25}, {2.249, -7.375}, {2.25, -7.5}, {2.251, -7.625}, {2.252, -7.75}, {2.253, -7.875}, {2.254, -8.0}, {2.255, -8.125}, {2.256, -8.25}, {2.257, -8.375}, {2.258, -8.5}, {2.259, -8.625}, {2.26, -8.75}, {2.261, -8.875}, {2.262, -9.0}, {2.263, -9.125}, {2.264, -9.25}, {2.265, -9.375}, {2.266, -9.5}, {2.267, -9.625}, {2.268, -9.75}, {2.269, -9.875}, {2.27, -10.0}, {2.271, -10.1}, {2.272, -10.2}, {2.273, -10.3}, {2.274, -10.4}, {2.275, -10.5}, {2.276, -10.6}, {2.277, -10.7}, {2.278, -10.8}, {2.279, -10.9}, {2.28, -11.0}, {2.281, -11.1}, {2.282, -11.2}, {2.283, -11.3}, {2.284, -11.4}, {2.285, -11.5}, {2.286, -11.6}, {2.287, -11.7}, {2.288, -11.8}, {2.289, -11.9}, {2.29, -12.0}, {2.291, -12.1}, {2.292, -12.2}, {2.293, -12.3}, {2.294, -12.4}, {2.295, -12.5}, {2.296, -12.6}, {2.297, -12.7}, {2.298, -12.8}, {2.299, -12.9}, {2.3, -13.0}, {2.301, -13.1}, {2.302, -13.2}, {2.303, -13.3}, {2.304, -13.4}, {2.305, -13.5}, {2.306, -13.6}, {2.307, -13.7}, {2.308, -13.8}, {2.309, -13.9}, {2.31, -14.0}, {2.311, -14.1}, {2.312, -14.2}, {2.313, -14.3}, {2.314, -14.4}, {2.315, -14.5}, {2.316, -14.6}, {2.317, -14.7}, {2.318, -14.8}, {2.319, -14.9}, {2.32, -15.0}, {2.321, -15.1667}, {2.322, -15.3333}, {2.323, -15.5}, {2.324, -15.6667}, {2.325, -15.8333}, {2.326, -16.0}, {2.327, -16.1667}, {2.328, -16.3333}, {2.329, -16.5}, {2.33, -16.6667}, {2.331, -16.8333}, {2.332, -17.0}, {2.333, -17.1667}, {2.334, -17.3333}, {2.335, -17.5}, {2.336, -17.6667}, {2.337, -17.8333}, {2.338, -18.0}, {2.339, -18.1667}, {2.34, -18.3333}, {2.341, -18.5}, {2.342, -18.6667}, {2.343, -18.8333}, {2.344, -19.0}, {2.345, -19.1667}, {2.346, -19.3333}, {2.347, -19.5}, {2.348, -19.6667}, {2.349, -19.8333}, {2.35, -20.0}, {2.351, -20.1667}, {2.352, -20.3333}, {2.353, -20.5}, {2.354, -20.6667}, {2.355, -20.8333}, {2.356, -21.0}, {2.357, -21.1667}, {2.358, -21.3333}, {2.359, -21.5}, {2.36, -21.6667}, {2.361, -21.8333}, {2.362, -22.0}, {2.363, -22.1667}, {2.364, -22.3333}, {2.365, -22.5}, {2.366, -22.6667}, {2.367, -22.8333}, {2.368, -23.0}, {2.369, -23.1667}, {2.37, -23.3333}, {2.371, -23.5}, {2.372, -23.6667}, {2.373, -23.8333}, {2.374, -24.0}, {2.375, -24.1667}, {2.376, -24.3333}, {2.377, -24.5}, {2.378, -24.6667}, {2.379, -24.8333}, {2.38, -25.0}, {2.381, -25.25}, {2.382, -25.5}, {2.383, -25.75}, {2.384, -26.0}, {2.385, -26.25}, {2.386, -26.5}, {2.387, -26.75}, {2.388, -27.0}, {2.389, -27.25}, {2.39, -27.5}, {2.391, -27.75}, {2.392, -28.0}, {2.393, -28.25}, {2.394, -28.5}, {2.395, -28.75}, {2.396, -29.0}, {2.397, -29.25}, {2.398, -29.5}, {2.399, -29.75}, {2.4, -30.0}, {2.401, -30.25}, {2.402, -30.5}, {2.403, -30.75}, {2.404, -31.0}, {2.405, -31.25}, {2.406, -31.5}, {2.407, -31.75}, {2.408, -32.0}, {2.409, -32.25}, {2.41, -32.5}, {2.411, -32.75}, {2.412, -33.0}, {2.413, -33.25}, {2.414, -33.5}, {2.415, -33.75}, {2.416, -34.0}, {2.417, -34.25}, {2.418, -34.5}, {2.419, -34.75}, {2.42, -35.0}, {2.421, -35.25}, {2.422, -35.5}, {2.423, -35.75}, {2.424, -36.0}, {2.425, -36.25}, {2.426, -36.5}, {2.427, -36.75}, {2.428, -37.0}, {2.429, -37.25}, {2.43, -37.5}, {2.431, -37.75}, {2.432, -38.0}, {2.433, -38.25}, {2.434, -38.5}, {2.435, -38.75}, {2.436, -39.0}, {2.437, -39.25}, {2.438, -39.5}, {2.439, -39.75}, {2.44, -40.0}};

// ********************************** Functions **********************************

float FEB_LTC6811_Temp_LUT_Get_Temperature(float voltage) {
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage < FEB_LTC6811_TEMP_LUT_MIN_MAP_VOLT || voltage > FEB_LTC6811_TEMP_LUT_MAX_MAP_VOLT) {
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f7fd fe54 	bl	8000588 <__aeabi_f2d>
 80028e0:	a323      	add	r3, pc, #140	; (adr r3, 8002970 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa0>)
 80028e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e6:	f7fe f919 	bl	8000b1c <__aeabi_dcmplt>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d10a      	bne.n	8002906 <FEB_LTC6811_Temp_LUT_Get_Temperature+0x36>
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f7fd fe49 	bl	8000588 <__aeabi_f2d>
 80028f6:	a324      	add	r3, pc, #144	; (adr r3, 8002988 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb8>)
 80028f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fc:	f7fe f92c 	bl	8000b58 <__aeabi_dcmpgt>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <FEB_LTC6811_Temp_LUT_Get_Temperature+0x3a>
		return -41.0;
 8002906:	4b1e      	ldr	r3, [pc, #120]	; (8002980 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb0>)
 8002908:	e028      	b.n	800295c <FEB_LTC6811_Temp_LUT_Get_Temperature+0x8c>
	}
	uint16_t index = (uint16_t) round((voltage - FEB_LTC6811_TEMP_LUT_MIN_MAP_VOLT) / FEB_LTC6811_TEMP_LUT_RESOLUTION);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7fd fe3c 	bl	8000588 <__aeabi_f2d>
 8002910:	a317      	add	r3, pc, #92	; (adr r3, 8002970 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa0>)
 8002912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002916:	f7fd fcd7 	bl	80002c8 <__aeabi_dsub>
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	4610      	mov	r0, r2
 8002920:	4619      	mov	r1, r3
 8002922:	a315      	add	r3, pc, #84	; (adr r3, 8002978 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa8>)
 8002924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002928:	f7fd ffb0 	bl	800088c <__aeabi_ddiv>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	ec43 2b17 	vmov	d7, r2, r3
 8002934:	eeb0 0a47 	vmov.f32	s0, s14
 8002938:	eef0 0a67 	vmov.f32	s1, s15
 800293c:	f009 fd16 	bl	800c36c <round>
 8002940:	ec53 2b10 	vmov	r2, r3, d0
 8002944:	4610      	mov	r0, r2
 8002946:	4619      	mov	r1, r3
 8002948:	f7fe f94e 	bl	8000be8 <__aeabi_d2uiz>
 800294c:	4603      	mov	r3, r0
 800294e:	81fb      	strh	r3, [r7, #14]
	return FEB_LTC6811_Temp_Map[index][1];
 8002950:	89fb      	ldrh	r3, [r7, #14]
 8002952:	4a0c      	ldr	r2, [pc, #48]	; (8002984 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb4>)
 8002954:	00db      	lsls	r3, r3, #3
 8002956:	4413      	add	r3, r2
 8002958:	3304      	adds	r3, #4
 800295a:	681b      	ldr	r3, [r3, #0]
}
 800295c:	ee07 3a90 	vmov	s15, r3
 8002960:	eeb0 0a67 	vmov.f32	s0, s15
 8002964:	3710      	adds	r7, #16
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	f3af 8000 	nop.w
 8002970:	cccccccd 	.word	0xcccccccd
 8002974:	3ff4cccc 	.word	0x3ff4cccc
 8002978:	d2f1a9fc 	.word	0xd2f1a9fc
 800297c:	3f50624d 	.word	0x3f50624d
 8002980:	c2240000 	.word	0xc2240000
 8002984:	20000048 	.word	0x20000048
 8002988:	b851eb85 	.word	0xb851eb85
 800298c:	4003851e 	.word	0x4003851e

08002990 <FEB_Math_Uint32_To_Signed_Long>:

#include "FEB_Math.h"

// ********************************** Functions **********************************

long FEB_Math_Uint32_To_Signed_Long(uint32_t value) {
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
	return (value & 0x7FFFFFFF) - (value & (0b1 << 31));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800299e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <FEB_Math_Uint16_To_Int16>:

int16_t FEB_Math_Uint16_To_Int16(uint16_t value) {
 80029ae:	b480      	push	{r7}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	4603      	mov	r3, r0
 80029b6:	80fb      	strh	r3, [r7, #6]
	return (value & 0x7FFF) - (value & (0b1 << 15));
 80029b8:	88fb      	ldrh	r3, [r7, #6]
 80029ba:	f083 437f 	eor.w	r3, r3, #4278190080	; 0xff000000
 80029be:	f483 037f 	eor.w	r3, r3, #16711680	; 0xff0000
 80029c2:	f483 4300 	eor.w	r3, r3, #32768	; 0x8000
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	b21b      	sxth	r3, r3
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <FEB_Timer_Init>:

extern TIM_HandleTypeDef htim4;

// ********************************** Initialize **********************************

void FEB_Timer_Init(void) {
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim4);
 80029e0:	4802      	ldr	r0, [pc, #8]	; (80029ec <FEB_Timer_Init+0x10>)
 80029e2:	f005 fb83 	bl	80080ec <HAL_TIM_Base_Start>
}
 80029e6:	bf00      	nop
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	200031d0 	.word	0x200031d0

080029f0 <FEB_Timer_Delay_Micro>:

// ********************************** Functions **********************************

void FEB_Timer_Delay_Micro(uint16_t delay) {
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <FEB_Timer_Delay_Micro+0x30>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2200      	movs	r2, #0
 8002a00:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < delay);
 8002a02:	bf00      	nop
 8002a04:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <FEB_Timer_Delay_Micro+0x30>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a0a:	88fb      	ldrh	r3, [r7, #6]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d3f9      	bcc.n	8002a04 <FEB_Timer_Delay_Micro+0x14>
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	200031d0 	.word	0x200031d0

08002a24 <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
							cell_asic *ic  //A two dimensional array where data will be written
							)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	6039      	str	r1, [r7, #0]
 8002a2e:	71fb      	strb	r3, [r7, #7]
  for (uint8_t cic=0; cic<total_ic; cic++)
 8002a30:	2300      	movs	r3, #0
 8002a32:	73fb      	strb	r3, [r7, #15]
 8002a34:	e038      	b.n	8002aa8 <LTC6811_init_reg_limits+0x84>
  {
    ic[cic].ic_reg.cell_channels=12;
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	22e8      	movs	r2, #232	; 0xe8
 8002a3a:	fb02 f303 	mul.w	r3, r2, r3
 8002a3e:	683a      	ldr	r2, [r7, #0]
 8002a40:	4413      	add	r3, r2
 8002a42:	220c      	movs	r2, #12
 8002a44:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
    ic[cic].ic_reg.stat_channels=4;
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
 8002a4a:	22e8      	movs	r2, #232	; 0xe8
 8002a4c:	fb02 f303 	mul.w	r3, r2, r3
 8002a50:	683a      	ldr	r2, [r7, #0]
 8002a52:	4413      	add	r3, r2
 8002a54:	2204      	movs	r2, #4
 8002a56:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
    ic[cic].ic_reg.aux_channels=6;
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	22e8      	movs	r2, #232	; 0xe8
 8002a5e:	fb02 f303 	mul.w	r3, r2, r3
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	4413      	add	r3, r2
 8002a66:	2206      	movs	r2, #6
 8002a68:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
    ic[cic].ic_reg.num_cv_reg=4;
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	22e8      	movs	r2, #232	; 0xe8
 8002a70:	fb02 f303 	mul.w	r3, r2, r3
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	4413      	add	r3, r2
 8002a78:	2204      	movs	r2, #4
 8002a7a:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
    ic[cic].ic_reg.num_gpio_reg=2;
 8002a7e:	7bfb      	ldrb	r3, [r7, #15]
 8002a80:	22e8      	movs	r2, #232	; 0xe8
 8002a82:	fb02 f303 	mul.w	r3, r2, r3
 8002a86:	683a      	ldr	r2, [r7, #0]
 8002a88:	4413      	add	r3, r2
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    ic[cic].ic_reg.num_stat_reg=3;
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
 8002a92:	22e8      	movs	r2, #232	; 0xe8
 8002a94:	fb02 f303 	mul.w	r3, r2, r3
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	2203      	movs	r2, #3
 8002a9e:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
  for (uint8_t cic=0; cic<total_ic; cic++)
 8002aa2:	7bfb      	ldrb	r3, [r7, #15]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
 8002aa8:	7bfa      	ldrb	r2, [r7, #15]
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d3c2      	bcc.n	8002a36 <LTC6811_init_reg_limits+0x12>
  }
}
 8002ab0:	bf00      	nop
 8002ab2:	bf00      	nop
 8002ab4:	3714      	adds	r7, #20
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr

08002abe <LTC6811_wrcfg>:
order so the last device's configuration is written first.
*/
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
                   cell_asic *ic //A two dimensional array of the configuration data that will be written
                  )
{
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b082      	sub	sp, #8
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	6039      	str	r1, [r7, #0]
 8002ac8:	71fb      	strb	r3, [r7, #7]
  LTC681x_wrcfg(total_ic,ic);
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	6839      	ldr	r1, [r7, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 f9c4 	bl	8002e5c <LTC681x_wrcfg>
}
 8002ad4:	bf00      	nop
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <LTC6811_adcv>:
/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
				  uint8_t DCP, //Discharge Permit
				  uint8_t CH //Cell Channels to be measured
				  )
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	71fb      	strb	r3, [r7, #7]
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	71bb      	strb	r3, [r7, #6]
 8002aea:	4613      	mov	r3, r2
 8002aec:	717b      	strb	r3, [r7, #5]
  LTC681x_adcv(MD,DCP,CH);
 8002aee:	797a      	ldrb	r2, [r7, #5]
 8002af0:	79b9      	ldrb	r1, [r7, #6]
 8002af2:	79fb      	ldrb	r3, [r7, #7]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f000 fa30 	bl	8002f5a <LTC681x_adcv>
}
 8002afa:	bf00      	nop
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <LTC6811_adax>:

/* Start a GPIO and Vref2 Conversion */
void LTC6811_adax(uint8_t MD, //ADC Mode
				  uint8_t CHG //GPIO Channels to be measured
				  )
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b082      	sub	sp, #8
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	4603      	mov	r3, r0
 8002b0a:	460a      	mov	r2, r1
 8002b0c:	71fb      	strb	r3, [r7, #7]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	71bb      	strb	r3, [r7, #6]
  LTC681x_adax(MD,CHG);
 8002b12:	79ba      	ldrb	r2, [r7, #6]
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	4611      	mov	r1, r2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f000 fa49 	bl	8002fb0 <LTC681x_adax>
}
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <LTC6811_rdcv>:
*/
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
                     uint8_t total_ic, // The number of ICs in the system
                     cell_asic *ic // Array of the parsed cell codes
                    )
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b084      	sub	sp, #16
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	603a      	str	r2, [r7, #0]
 8002b30:	71fb      	strb	r3, [r7, #7]
 8002b32:	460b      	mov	r3, r1
 8002b34:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 8002b36:	2300      	movs	r3, #0
 8002b38:	73fb      	strb	r3, [r7, #15]
  pec_error = LTC681x_rdcv(reg,total_ic,ic);
 8002b3a:	79b9      	ldrb	r1, [r7, #6]
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f000 fa5a 	bl	8002ffa <LTC681x_rdcv>
 8002b46:	4603      	mov	r3, r0
 8002b48:	73fb      	strb	r3, [r7, #15]
  return(pec_error);
 8002b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <LTC6811_rdaux>:
*/
int8_t LTC6811_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
                     uint8_t total_ic,//The number of ICs in the system
                     cell_asic *ic//A two dimensional array of the gpio voltage codes.
                     )
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	603a      	str	r2, [r7, #0]
 8002b5e:	71fb      	strb	r3, [r7, #7]
 8002b60:	460b      	mov	r3, r1
 8002b62:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 8002b64:	2300      	movs	r3, #0
 8002b66:	73fb      	strb	r3, [r7, #15]
  LTC681x_rdaux(reg,total_ic,ic);
 8002b68:	79b9      	ldrb	r1, [r7, #6]
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f000 faf7 	bl	8003162 <LTC681x_rdaux>
  return (pec_error);
 8002b74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <LTC6811_pollAdc>:
  return(LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc()
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  return(LTC681x_pollAdc());
 8002b84:	f000 fcb8 	bl	80034f8 <LTC681x_pollAdc>
 8002b88:	4603      	mov	r3, r0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that will store the data
							 )
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	4603      	mov	r3, r0
 8002b96:	6039      	str	r1, [r7, #0]
 8002b98:	71fb      	strb	r3, [r7, #7]
  LTC681x_reset_crc_count(total_ic,ic);
 8002b9a:	79fb      	ldrb	r3, [r7, #7]
 8002b9c:	6839      	ldr	r1, [r7, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f000 fe92 	bl	80038c8 <LTC681x_reset_crc_count>
}
 8002ba4:	bf00      	nop
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that will store the data
					  )
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	6039      	str	r1, [r7, #0]
 8002bb6:	71fb      	strb	r3, [r7, #7]
  LTC681x_init_cfg(total_ic,ic);
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	6839      	ldr	r1, [r7, #0]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f000 fee9 	bl	8003994 <LTC681x_init_cfg>
}
 8002bc2:	bf00      	nop
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <LTC6811_set_cfgr>:
					  bool dcc[12],// The DCC bit
					  bool dcto[4],// The Dcto bit
					  uint16_t uv, // The UV bit
					  uint16_t  ov // The OV bit
					  )
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b088      	sub	sp, #32
 8002bce:	af06      	add	r7, sp, #24
 8002bd0:	6039      	str	r1, [r7, #0]
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	71fb      	strb	r3, [r7, #7]
 8002bda:	460b      	mov	r3, r1
 8002bdc:	71bb      	strb	r3, [r7, #6]
 8002bde:	4613      	mov	r3, r2
 8002be0:	717b      	strb	r3, [r7, #5]
  LTC681x_set_cfgr(nIC ,ic,refon,adcopt,gpio,dcc,dcto, uv, ov);
 8002be2:	7979      	ldrb	r1, [r7, #5]
 8002be4:	79ba      	ldrb	r2, [r7, #6]
 8002be6:	79f8      	ldrb	r0, [r7, #7]
 8002be8:	8c3b      	ldrh	r3, [r7, #32]
 8002bea:	9304      	str	r3, [sp, #16]
 8002bec:	8bbb      	ldrh	r3, [r7, #28]
 8002bee:	9303      	str	r3, [sp, #12]
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	9302      	str	r3, [sp, #8]
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	9301      	str	r3, [sp, #4]
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	6839      	ldr	r1, [r7, #0]
 8002c00:	f000 fef2 	bl	80039e8 <LTC681x_set_cfgr>
}
 8002c04:	bf00      	nop
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <wakeup_idle>:
                                0x585a, 0x8ba7, 0x4e3e, 0x450c, 0x8095
                               };

/* Wake isoSPI up from IDlE state and enters the READY state */
void wakeup_idle(uint8_t total_ic) //Number of ICs in the system
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<total_ic; i++)
 8002c16:	2300      	movs	r3, #0
 8002c18:	60fb      	str	r3, [r7, #12]
 8002c1a:	e00b      	b.n	8002c34 <wakeup_idle+0x28>
	{
	   cs_low(CS_PIN);
 8002c1c:	200a      	movs	r0, #10
 8002c1e:	f001 f949 	bl	8003eb4 <cs_low>
	   spi_read_byte(0xff);//Guarantees the isoSPI will be in ready mode
 8002c22:	20ff      	movs	r0, #255	; 0xff
 8002c24:	f001 f9b0 	bl	8003f88 <spi_read_byte>
	   cs_high(CS_PIN);
 8002c28:	200a      	movs	r0, #10
 8002c2a:	f001 f953 	bl	8003ed4 <cs_high>
	for (int i =0; i<total_ic; i++)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	3301      	adds	r3, #1
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	79fb      	ldrb	r3, [r7, #7]
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	dbef      	blt.n	8002c1c <wakeup_idle+0x10>
	}
}
 8002c3c:	bf00      	nop
 8002c3e:	bf00      	nop
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <wakeup_sleep>:

/* Generic wakeup command to wake the LTC681x from sleep state */
void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b084      	sub	sp, #16
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<total_ic; i++)
 8002c50:	2300      	movs	r3, #0
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	e00f      	b.n	8002c76 <wakeup_sleep+0x30>
	{
	   cs_low(CS_PIN);
 8002c56:	200a      	movs	r0, #10
 8002c58:	f001 f92c 	bl	8003eb4 <cs_low>
	   delay_u(300); // Guarantees the LTC681x will be in standby
 8002c5c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002c60:	f001 f91b 	bl	8003e9a <delay_u>
	   cs_high(CS_PIN);
 8002c64:	200a      	movs	r0, #10
 8002c66:	f001 f935 	bl	8003ed4 <cs_high>
	   delay_u(10);
 8002c6a:	200a      	movs	r0, #10
 8002c6c:	f001 f915 	bl	8003e9a <delay_u>
	for (int i =0; i<total_ic; i++)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	3301      	adds	r3, #1
 8002c74:	60fb      	str	r3, [r7, #12]
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	dbeb      	blt.n	8002c56 <wakeup_sleep+0x10>
	}
}
 8002c7e:	bf00      	nop
 8002c80:	bf00      	nop
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <cmd_68>:

/* Generic function to write 68xx commands. Function calculates PEC for tx_cmd data. */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	cmd[0] = tx_cmd[0];
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	723b      	strb	r3, [r7, #8]
	cmd[1] =  tx_cmd[1];
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	785b      	ldrb	r3, [r3, #1]
 8002c9a:	727b      	strb	r3, [r7, #9]
	cmd_pec = pec15_calc(2, cmd);
 8002c9c:	f107 0308 	add.w	r3, r7, #8
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	2002      	movs	r0, #2
 8002ca4:	f000 f8a6 	bl	8002df4 <pec15_calc>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	81fb      	strh	r3, [r7, #14]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002cac:	89fb      	ldrh	r3, [r7, #14]
 8002cae:	0a1b      	lsrs	r3, r3, #8
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 8002cb6:	89fb      	ldrh	r3, [r7, #14]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 8002cbc:	200a      	movs	r0, #10
 8002cbe:	f001 f8f9 	bl	8003eb4 <cs_low>
	spi_write_array(4,cmd);
 8002cc2:	f107 0308 	add.w	r3, r7, #8
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	2004      	movs	r0, #4
 8002cca:	f001 f913 	bl	8003ef4 <spi_write_array>
	cs_high(CS_PIN);
 8002cce:	200a      	movs	r0, #10
 8002cd0:	f001 f900 	bl	8003ed4 <cs_high>
}
 8002cd4:	bf00      	nop
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
			  uint8_t tx_cmd[2], //The command to be transmitted
			  uint8_t data[] // Payload Data
			  )
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b088      	sub	sp, #32
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	73fb      	strb	r3, [r7, #15]
	const uint8_t BYTES_IN_REG = 6;
 8002cea:	2306      	movs	r3, #6
 8002cec:	773b      	strb	r3, [r7, #28]
	const uint8_t CMD_LEN = 4+(8*total_ic);
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	76fb      	strb	r3, [r7, #27]
	uint8_t *cmd;
	uint16_t data_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index;

	cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 8002cf8:	7efb      	ldrb	r3, [r7, #27]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f006 ff80 	bl	8009c00 <malloc>
 8002d00:	4603      	mov	r3, r0
 8002d02:	617b      	str	r3, [r7, #20]
	cmd[0] = tx_cmd[0];
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	781a      	ldrb	r2, [r3, #0]
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	701a      	strb	r2, [r3, #0]
	cmd[1] = tx_cmd[1];
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	3301      	adds	r3, #1
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	7852      	ldrb	r2, [r2, #1]
 8002d14:	701a      	strb	r2, [r3, #0]
	cmd_pec = pec15_calc(2, cmd);
 8002d16:	6979      	ldr	r1, [r7, #20]
 8002d18:	2002      	movs	r0, #2
 8002d1a:	f000 f86b 	bl	8002df4 <pec15_calc>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002d22:	8a7b      	ldrh	r3, [r7, #18]
 8002d24:	0a1b      	lsrs	r3, r3, #8
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	3302      	adds	r3, #2
 8002d2c:	b2d2      	uxtb	r2, r2
 8002d2e:	701a      	strb	r2, [r3, #0]
	cmd[3] = (uint8_t)(cmd_pec);
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	3303      	adds	r3, #3
 8002d34:	8a7a      	ldrh	r2, [r7, #18]
 8002d36:	b2d2      	uxtb	r2, r2
 8002d38:	701a      	strb	r2, [r3, #0]

	cmd_index = 4;
 8002d3a:	2304      	movs	r3, #4
 8002d3c:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002d3e:	7bfb      	ldrb	r3, [r7, #15]
 8002d40:	77bb      	strb	r3, [r7, #30]
 8002d42:	e042      	b.n	8002dca <write_68+0xee>
    {	                                                                            //The first configuration written is received by the last IC in the daisy chain
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002d44:	2300      	movs	r3, #0
 8002d46:	777b      	strb	r3, [r7, #29]
 8002d48:	e016      	b.n	8002d78 <write_68+0x9c>
		{
			cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8002d4a:	7fbb      	ldrb	r3, [r7, #30]
 8002d4c:	1e5a      	subs	r2, r3, #1
 8002d4e:	4613      	mov	r3, r2
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	4413      	add	r3, r2
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	461a      	mov	r2, r3
 8002d58:	7f7b      	ldrb	r3, [r7, #29]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	441a      	add	r2, r3
 8002d62:	7ffb      	ldrb	r3, [r7, #31]
 8002d64:	6979      	ldr	r1, [r7, #20]
 8002d66:	440b      	add	r3, r1
 8002d68:	7812      	ldrb	r2, [r2, #0]
 8002d6a:	701a      	strb	r2, [r3, #0]
			cmd_index = cmd_index + 1;
 8002d6c:	7ffb      	ldrb	r3, [r7, #31]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	77fb      	strb	r3, [r7, #31]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002d72:	7f7b      	ldrb	r3, [r7, #29]
 8002d74:	3301      	adds	r3, #1
 8002d76:	777b      	strb	r3, [r7, #29]
 8002d78:	7f7a      	ldrb	r2, [r7, #29]
 8002d7a:	7f3b      	ldrb	r3, [r7, #28]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d3e4      	bcc.n	8002d4a <write_68+0x6e>
		}

		data_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &data[(current_ic-1)*6]);    // Calculating the PEC for each ICs configuration register data
 8002d80:	7fbb      	ldrb	r3, [r7, #30]
 8002d82:	1e5a      	subs	r2, r3, #1
 8002d84:	4613      	mov	r3, r2
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	4413      	add	r3, r2
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	441a      	add	r2, r3
 8002d92:	7f3b      	ldrb	r3, [r7, #28]
 8002d94:	4611      	mov	r1, r2
 8002d96:	4618      	mov	r0, r3
 8002d98:	f000 f82c 	bl	8002df4 <pec15_calc>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	823b      	strh	r3, [r7, #16]
		cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8002da0:	8a3b      	ldrh	r3, [r7, #16]
 8002da2:	0a1b      	lsrs	r3, r3, #8
 8002da4:	b299      	uxth	r1, r3
 8002da6:	7ffb      	ldrb	r3, [r7, #31]
 8002da8:	697a      	ldr	r2, [r7, #20]
 8002daa:	4413      	add	r3, r2
 8002dac:	b2ca      	uxtb	r2, r1
 8002dae:	701a      	strb	r2, [r3, #0]
		cmd[cmd_index + 1] = (uint8_t)data_pec;
 8002db0:	7ffb      	ldrb	r3, [r7, #31]
 8002db2:	3301      	adds	r3, #1
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	4413      	add	r3, r2
 8002db8:	8a3a      	ldrh	r2, [r7, #16]
 8002dba:	b2d2      	uxtb	r2, r2
 8002dbc:	701a      	strb	r2, [r3, #0]
		cmd_index = cmd_index + 2;
 8002dbe:	7ffb      	ldrb	r3, [r7, #31]
 8002dc0:	3302      	adds	r3, #2
 8002dc2:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002dc4:	7fbb      	ldrb	r3, [r7, #30]
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	77bb      	strb	r3, [r7, #30]
 8002dca:	7fbb      	ldrb	r3, [r7, #30]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1b9      	bne.n	8002d44 <write_68+0x68>
	}

	cs_low(CS_PIN);
 8002dd0:	200a      	movs	r0, #10
 8002dd2:	f001 f86f 	bl	8003eb4 <cs_low>
	spi_write_array(CMD_LEN, cmd);
 8002dd6:	7efb      	ldrb	r3, [r7, #27]
 8002dd8:	6979      	ldr	r1, [r7, #20]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f001 f88a 	bl	8003ef4 <spi_write_array>
	cs_high(CS_PIN);
 8002de0:	200a      	movs	r0, #10
 8002de2:	f001 f877 	bl	8003ed4 <cs_high>

	free(cmd);
 8002de6:	6978      	ldr	r0, [r7, #20]
 8002de8:	f006 ff12 	bl	8009c10 <free>
}
 8002dec:	bf00      	nop
 8002dee:	3720      	adds	r7, #32
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <pec15_calc>:

/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 8002df4:	b480      	push	{r7}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	6039      	str	r1, [r7, #0]
 8002dfe:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder,addr;
	remainder = 16;//initialize the PEC
 8002e00:	2310      	movs	r3, #16
 8002e02:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8002e04:	2300      	movs	r3, #0
 8002e06:	737b      	strb	r3, [r7, #13]
 8002e08:	e019      	b.n	8002e3e <pec15_calc+0x4a>
	{
		addr = ((remainder>>7)^data[i])&0xff;//calculate PEC table address
 8002e0a:	89fb      	ldrh	r3, [r7, #14]
 8002e0c:	09db      	lsrs	r3, r3, #7
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	7b7b      	ldrb	r3, [r7, #13]
 8002e12:	6839      	ldr	r1, [r7, #0]
 8002e14:	440b      	add	r3, r1
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	4053      	eors	r3, r2
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	817b      	strh	r3, [r7, #10]
		remainder = (remainder<<8)^crc15Table[addr];
 8002e22:	89fb      	ldrh	r3, [r7, #14]
 8002e24:	021b      	lsls	r3, r3, #8
 8002e26:	b21a      	sxth	r2, r3
 8002e28:	897b      	ldrh	r3, [r7, #10]
 8002e2a:	490b      	ldr	r1, [pc, #44]	; (8002e58 <pec15_calc+0x64>)
 8002e2c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002e30:	b21b      	sxth	r3, r3
 8002e32:	4053      	eors	r3, r2
 8002e34:	b21b      	sxth	r3, r3
 8002e36:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8002e38:	7b7b      	ldrb	r3, [r7, #13]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	737b      	strb	r3, [r7, #13]
 8002e3e:	7b7a      	ldrb	r2, [r7, #13]
 8002e40:	79fb      	ldrb	r3, [r7, #7]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d3e1      	bcc.n	8002e0a <pec15_calc+0x16>
	}

	return(remainder*2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8002e46:	89fb      	ldrh	r3, [r7, #14]
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	b29b      	uxth	r3, r3
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3714      	adds	r7, #20
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	0800c6e4 	.word	0x0800c6e4

08002e5c <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
                   cell_asic ic[]  // A two dimensional array of the configuration data that will be written
                  )
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b0c4      	sub	sp, #272	; 0x110
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	4602      	mov	r2, r0
 8002e64:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e68:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002e6c:	6019      	str	r1, [r3, #0]
 8002e6e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e72:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002e76:	701a      	strb	r2, [r3, #0]
	uint8_t cmd[2] = {0x00 , 0x01} ;
 8002e78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e7c:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint8_t write_buffer[256];
	uint8_t write_count = 0;
 8002e80:	2300      	movs	r3, #0
 8002e82:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	uint8_t c_ic = 0;
 8002e86:	2300      	movs	r3, #0
 8002e88:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8002e92:	e048      	b.n	8002f26 <LTC681x_wrcfg+0xca>
	{
		if (ic->isospi_reverse == false)
 8002e94:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e98:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8002ea2:	f083 0301 	eor.w	r3, r3, #1
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d004      	beq.n	8002eb6 <LTC681x_wrcfg+0x5a>
		{
			c_ic = current_ic;
 8002eac:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002eb0:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8002eb4:	e00b      	b.n	8002ece <LTC681x_wrcfg+0x72>
		}
		else
		{
			c_ic = total_ic - current_ic - 1;
 8002eb6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002eba:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002ebe:	781a      	ldrb	r2, [r3, #0]
 8002ec0:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
		}

		for (uint8_t data = 0; data<6; data++)
 8002ece:	2300      	movs	r3, #0
 8002ed0:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8002ed4:	e01e      	b.n	8002f14 <LTC681x_wrcfg+0xb8>
		{
			write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8002ed6:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8002eda:	22e8      	movs	r2, #232	; 0xe8
 8002edc:	fb02 f303 	mul.w	r3, r2, r3
 8002ee0:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002ee4:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	18d1      	adds	r1, r2, r3
 8002eec:	f897 210c 	ldrb.w	r2, [r7, #268]	; 0x10c
 8002ef0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002ef4:	5c89      	ldrb	r1, [r1, r2]
 8002ef6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002efa:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8002efe:	54d1      	strb	r1, [r2, r3]
			write_count++;
 8002f00:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002f04:	3301      	adds	r3, #1
 8002f06:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		for (uint8_t data = 0; data<6; data++)
 8002f0a:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8002f0e:	3301      	adds	r3, #1
 8002f10:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8002f14:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8002f18:	2b05      	cmp	r3, #5
 8002f1a:	d9dc      	bls.n	8002ed6 <LTC681x_wrcfg+0x7a>
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8002f1c:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002f20:	3301      	adds	r3, #1
 8002f22:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8002f26:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002f2a:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002f2e:	f897 210d 	ldrb.w	r2, [r7, #269]	; 0x10d
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d3ad      	bcc.n	8002e94 <LTC681x_wrcfg+0x38>
		}
	}
	write_68(total_ic, cmd, write_buffer);
 8002f38:	f107 0208 	add.w	r2, r7, #8
 8002f3c:	f507 7184 	add.w	r1, r7, #264	; 0x108
 8002f40:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002f44:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7ff fec6 	bl	8002cdc <write_68>
}
 8002f50:	bf00      	nop
 8002f52:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <LTC681x_adcv>:
/* Starts ADC conversion for cell voltage */
void LTC681x_adcv( uint8_t MD, //ADC Mode
				   uint8_t DCP, //Discharge Permit
				   uint8_t CH //Cell Channels to be measured
                 )
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b084      	sub	sp, #16
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	4603      	mov	r3, r0
 8002f62:	71fb      	strb	r3, [r7, #7]
 8002f64:	460b      	mov	r3, r1
 8002f66:	71bb      	strb	r3, [r7, #6]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[2];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8002f6c:	79fb      	ldrb	r3, [r7, #7]
 8002f6e:	105b      	asrs	r3, r3, #1
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 8002f78:	7bfb      	ldrb	r3, [r7, #15]
 8002f7a:	3302      	adds	r3, #2
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	733b      	strb	r3, [r7, #12]
	md_bits = (MD & 0x01) << 7;
 8002f80:	79fb      	ldrb	r3, [r7, #7]
 8002f82:	01db      	lsls	r3, r3, #7
 8002f84:	73fb      	strb	r3, [r7, #15]
	cmd[1] =  md_bits + 0x60 + (DCP<<4) + CH;
 8002f86:	79bb      	ldrb	r3, [r7, #6]
 8002f88:	011b      	lsls	r3, r3, #4
 8002f8a:	b2da      	uxtb	r2, r3
 8002f8c:	7bfb      	ldrb	r3, [r7, #15]
 8002f8e:	4413      	add	r3, r2
 8002f90:	b2da      	uxtb	r2, r3
 8002f92:	797b      	ldrb	r3, [r7, #5]
 8002f94:	4413      	add	r3, r2
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	3360      	adds	r3, #96	; 0x60
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	737b      	strb	r3, [r7, #13]

	cmd_68(cmd);
 8002f9e:	f107 030c 	add.w	r3, r7, #12
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff fe70 	bl	8002c88 <cmd_68>
}
 8002fa8:	bf00      	nop
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <LTC681x_adax>:

/* Start ADC Conversion for GPIO and Vref2  */
void LTC681x_adax(uint8_t MD, //ADC Mode
				  uint8_t CHG //GPIO Channels to be measured
				  )
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	460a      	mov	r2, r1
 8002fba:	71fb      	strb	r3, [r7, #7]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8002fc0:	79fb      	ldrb	r3, [r7, #7]
 8002fc2:	105b      	asrs	r3, r3, #1
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	3304      	adds	r3, #4
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8002fd4:	79fb      	ldrb	r3, [r7, #7]
 8002fd6:	01db      	lsls	r3, r3, #7
 8002fd8:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG ;
 8002fda:	7bfa      	ldrb	r2, [r7, #15]
 8002fdc:	79bb      	ldrb	r3, [r7, #6]
 8002fde:	4413      	add	r3, r2
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	3360      	adds	r3, #96	; 0x60
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	727b      	strb	r3, [r7, #9]

	cmd_68(cmd);
 8002fe8:	f107 0308 	add.w	r3, r7, #8
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff fe4b 	bl	8002c88 <cmd_68>
}
 8002ff2:	bf00      	nop
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <LTC681x_rdcv>:
*/
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
                     uint8_t total_ic, // The number of ICs in the system
                     cell_asic *ic // Array of the parsed cell codes
                    )
{
 8002ffa:	b5b0      	push	{r4, r5, r7, lr}
 8002ffc:	b088      	sub	sp, #32
 8002ffe:	af02      	add	r7, sp, #8
 8003000:	4603      	mov	r3, r0
 8003002:	603a      	str	r2, [r7, #0]
 8003004:	71fb      	strb	r3, [r7, #7]
 8003006:	460b      	mov	r3, r1
 8003008:	71bb      	strb	r3, [r7, #6]
	int8_t pec_error = 0;
 800300a:	2300      	movs	r3, #0
 800300c:	75fb      	strb	r3, [r7, #23]
	uint8_t *cell_data;
	uint8_t c_ic = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	75bb      	strb	r3, [r7, #22]
	cell_data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 8003012:	79bb      	ldrb	r3, [r7, #6]
 8003014:	00db      	lsls	r3, r3, #3
 8003016:	4618      	mov	r0, r3
 8003018:	f006 fdf2 	bl	8009c00 <malloc>
 800301c:	4603      	mov	r3, r0
 800301e:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 8003020:	79fb      	ldrb	r3, [r7, #7]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d14b      	bne.n	80030be <LTC681x_rdcv+0xc4>
	{
		for (uint8_t cell_reg = 1; cell_reg<ic[0].ic_reg.num_cv_reg+1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8003026:	2301      	movs	r3, #1
 8003028:	757b      	strb	r3, [r7, #21]
 800302a:	e041      	b.n	80030b0 <LTC681x_rdcv+0xb6>
		{
			LTC681x_rdcv_reg(cell_reg, total_ic,cell_data );
 800302c:	79b9      	ldrb	r1, [r7, #6]
 800302e:	7d7b      	ldrb	r3, [r7, #21]
 8003030:	68ba      	ldr	r2, [r7, #8]
 8003032:	4618      	mov	r0, r3
 8003034:	f000 f93d 	bl	80032b2 <LTC681x_rdcv_reg>
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8003038:	2300      	movs	r3, #0
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	e031      	b.n	80030a2 <LTC681x_rdcv+0xa8>
			{
			if (ic->isospi_reverse == false)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8003044:	f083 0301 	eor.w	r3, r3, #1
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <LTC681x_rdcv+0x5a>
			{
			  c_ic = current_ic;
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	75bb      	strb	r3, [r7, #22]
 8003052:	e006      	b.n	8003062 <LTC681x_rdcv+0x68>
			}
			else
			{
			  c_ic = total_ic - current_ic - 1;
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	b2db      	uxtb	r3, r3
 8003058:	79ba      	ldrb	r2, [r7, #6]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	b2db      	uxtb	r3, r3
 800305e:	3b01      	subs	r3, #1
 8003060:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	b2d8      	uxtb	r0, r3
												&ic[c_ic].cells.c_codes[0],
 8003066:	7dbb      	ldrb	r3, [r7, #22]
 8003068:	22e8      	movs	r2, #232	; 0xe8
 800306a:	fb02 f303 	mul.w	r3, r2, r3
 800306e:	683a      	ldr	r2, [r7, #0]
 8003070:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8003072:	f103 041e 	add.w	r4, r3, #30
												&ic[c_ic].cells.pec_match[0]);
 8003076:	7dbb      	ldrb	r3, [r7, #22]
 8003078:	22e8      	movs	r2, #232	; 0xe8
 800307a:	fb02 f303 	mul.w	r3, r2, r3
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8003082:	3342      	adds	r3, #66	; 0x42
 8003084:	7d79      	ldrb	r1, [r7, #21]
 8003086:	9300      	str	r3, [sp, #0]
 8003088:	4623      	mov	r3, r4
 800308a:	68ba      	ldr	r2, [r7, #8]
 800308c:	f000 f9c2 	bl	8003414 <parse_cells>
 8003090:	4603      	mov	r3, r0
 8003092:	b2da      	uxtb	r2, r3
 8003094:	7dfb      	ldrb	r3, [r7, #23]
 8003096:	4413      	add	r3, r2
 8003098:	b2db      	uxtb	r3, r3
 800309a:	75fb      	strb	r3, [r7, #23]
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	3301      	adds	r3, #1
 80030a0:	613b      	str	r3, [r7, #16]
 80030a2:	79bb      	ldrb	r3, [r7, #6]
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	dbc9      	blt.n	800303e <LTC681x_rdcv+0x44>
		for (uint8_t cell_reg = 1; cell_reg<ic[0].ic_reg.num_cv_reg+1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 80030aa:	7d7b      	ldrb	r3, [r7, #21]
 80030ac:	3301      	adds	r3, #1
 80030ae:	757b      	strb	r3, [r7, #21]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 80030b6:	7d7a      	ldrb	r2, [r7, #21]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d9b7      	bls.n	800302c <LTC681x_rdcv+0x32>
 80030bc:	e043      	b.n	8003146 <LTC681x_rdcv+0x14c>
		}
	}

	else
	{
		LTC681x_rdcv_reg(reg, total_ic,cell_data);
 80030be:	79b9      	ldrb	r1, [r7, #6]
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f000 f8f4 	bl	80032b2 <LTC681x_rdcv_reg>

		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 80030ca:	2300      	movs	r3, #0
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	e036      	b.n	800313e <LTC681x_rdcv+0x144>
		{
			if (ic->isospi_reverse == false)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 80030d6:	f083 0301 	eor.w	r3, r3, #1
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d002      	beq.n	80030e6 <LTC681x_rdcv+0xec>
			{
			c_ic = current_ic;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	75bb      	strb	r3, [r7, #22]
 80030e4:	e006      	b.n	80030f4 <LTC681x_rdcv+0xfa>
			}
			else
			{
			c_ic = total_ic - current_ic - 1;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	79ba      	ldrb	r2, [r7, #6]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	b2d8      	uxtb	r0, r3
 80030f8:	7dbb      	ldrb	r3, [r7, #22]
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	461a      	mov	r2, r3
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	189c      	adds	r4, r3, r2
											  &ic[c_ic].cells.c_codes[0],
 8003102:	7dbb      	ldrb	r3, [r7, #22]
 8003104:	22e8      	movs	r2, #232	; 0xe8
 8003106:	fb02 f303 	mul.w	r3, r2, r3
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 800310e:	f103 051e 	add.w	r5, r3, #30
											  &ic[c_ic].cells.pec_match[0]);
 8003112:	7dbb      	ldrb	r3, [r7, #22]
 8003114:	22e8      	movs	r2, #232	; 0xe8
 8003116:	fb02 f303 	mul.w	r3, r2, r3
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 800311e:	3342      	adds	r3, #66	; 0x42
 8003120:	79f9      	ldrb	r1, [r7, #7]
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	462b      	mov	r3, r5
 8003126:	4622      	mov	r2, r4
 8003128:	f000 f974 	bl	8003414 <parse_cells>
 800312c:	4603      	mov	r3, r0
 800312e:	b2da      	uxtb	r2, r3
 8003130:	7dfb      	ldrb	r3, [r7, #23]
 8003132:	4413      	add	r3, r2
 8003134:	b2db      	uxtb	r3, r3
 8003136:	75fb      	strb	r3, [r7, #23]
		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	3301      	adds	r3, #1
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	79bb      	ldrb	r3, [r7, #6]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	429a      	cmp	r2, r3
 8003144:	dbc4      	blt.n	80030d0 <LTC681x_rdcv+0xd6>
		}
	}
	LTC681x_check_pec(total_ic,CELL,ic);
 8003146:	79bb      	ldrb	r3, [r7, #6]
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	2101      	movs	r1, #1
 800314c:	4618      	mov	r0, r3
 800314e:	f000 fa17 	bl	8003580 <LTC681x_check_pec>
	free(cell_data);
 8003152:	68b8      	ldr	r0, [r7, #8]
 8003154:	f006 fd5c 	bl	8009c10 <free>

	return(pec_error);
 8003158:	7dfb      	ldrb	r3, [r7, #23]
}
 800315a:	4618      	mov	r0, r3
 800315c:	3718      	adds	r7, #24
 800315e:	46bd      	mov	sp, r7
 8003160:	bdb0      	pop	{r4, r5, r7, pc}

08003162 <LTC681x_rdaux>:
*/
int8_t LTC681x_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
                     uint8_t total_ic,//The number of ICs in the system
                     cell_asic *ic//A two dimensional array of the gpio voltage codes.
                    )
{
 8003162:	b590      	push	{r4, r7, lr}
 8003164:	b089      	sub	sp, #36	; 0x24
 8003166:	af02      	add	r7, sp, #8
 8003168:	4603      	mov	r3, r0
 800316a:	603a      	str	r2, [r7, #0]
 800316c:	71fb      	strb	r3, [r7, #7]
 800316e:	460b      	mov	r3, r1
 8003170:	71bb      	strb	r3, [r7, #6]
	uint8_t *data;
	int8_t pec_error = 0;
 8003172:	2300      	movs	r3, #0
 8003174:	75fb      	strb	r3, [r7, #23]
	uint8_t c_ic =0;
 8003176:	2300      	movs	r3, #0
 8003178:	75bb      	strb	r3, [r7, #22]
	data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 800317a:	79bb      	ldrb	r3, [r7, #6]
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	4618      	mov	r0, r3
 8003180:	f006 fd3e 	bl	8009c00 <malloc>
 8003184:	4603      	mov	r3, r0
 8003186:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 8003188:	79fb      	ldrb	r3, [r7, #7]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d147      	bne.n	800321e <LTC681x_rdaux+0xbc>
	{
		for (uint8_t gpio_reg = 1; gpio_reg<ic[0].ic_reg.num_gpio_reg+1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 800318e:	2301      	movs	r3, #1
 8003190:	757b      	strb	r3, [r7, #21]
 8003192:	e03d      	b.n	8003210 <LTC681x_rdaux+0xae>
		{
			LTC681x_rdaux_reg(gpio_reg, total_ic,data);                 //Reads the raw auxiliary register data into the data[] array
 8003194:	79b9      	ldrb	r1, [r7, #6]
 8003196:	7d7b      	ldrb	r3, [r7, #21]
 8003198:	68ba      	ldr	r2, [r7, #8]
 800319a:	4618      	mov	r0, r3
 800319c:	f000 f8e7 	bl	800336e <LTC681x_rdaux_reg>
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 80031a0:	2300      	movs	r3, #0
 80031a2:	613b      	str	r3, [r7, #16]
 80031a4:	e02d      	b.n	8003202 <LTC681x_rdaux+0xa0>
			{
				if (ic->isospi_reverse == false)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 80031ac:	f083 0301 	eor.w	r3, r3, #1
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d002      	beq.n	80031bc <LTC681x_rdaux+0x5a>
				{
				  c_ic = current_ic;
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	75bb      	strb	r3, [r7, #22]
 80031ba:	e006      	b.n	80031ca <LTC681x_rdaux+0x68>
				}
				else
				{
				  c_ic = total_ic - current_ic - 1;
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	79ba      	ldrb	r2, [r7, #6]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	3b01      	subs	r3, #1
 80031c8:	75bb      	strb	r3, [r7, #22]
				}
				pec_error = parse_cells(current_ic,gpio_reg, data,
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	b2d8      	uxtb	r0, r3
										&ic[c_ic].aux.a_codes[0],
 80031ce:	7dbb      	ldrb	r3, [r7, #22]
 80031d0:	22e8      	movs	r2, #232	; 0xe8
 80031d2:	fb02 f303 	mul.w	r3, r2, r3
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	4413      	add	r3, r2
				pec_error = parse_cells(current_ic,gpio_reg, data,
 80031da:	f103 0448 	add.w	r4, r3, #72	; 0x48
										&ic[c_ic].aux.pec_match[0]);
 80031de:	7dbb      	ldrb	r3, [r7, #22]
 80031e0:	22e8      	movs	r2, #232	; 0xe8
 80031e2:	fb02 f303 	mul.w	r3, r2, r3
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	4413      	add	r3, r2
				pec_error = parse_cells(current_ic,gpio_reg, data,
 80031ea:	335a      	adds	r3, #90	; 0x5a
 80031ec:	7d79      	ldrb	r1, [r7, #21]
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	4623      	mov	r3, r4
 80031f2:	68ba      	ldr	r2, [r7, #8]
 80031f4:	f000 f90e 	bl	8003414 <parse_cells>
 80031f8:	4603      	mov	r3, r0
 80031fa:	75fb      	strb	r3, [r7, #23]
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	3301      	adds	r3, #1
 8003200:	613b      	str	r3, [r7, #16]
 8003202:	79bb      	ldrb	r3, [r7, #6]
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	429a      	cmp	r2, r3
 8003208:	dbcd      	blt.n	80031a6 <LTC681x_rdaux+0x44>
		for (uint8_t gpio_reg = 1; gpio_reg<ic[0].ic_reg.num_gpio_reg+1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 800320a:	7d7b      	ldrb	r3, [r7, #21]
 800320c:	3301      	adds	r3, #1
 800320e:	757b      	strb	r3, [r7, #21]
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8003216:	7d7a      	ldrb	r2, [r7, #21]
 8003218:	429a      	cmp	r2, r3
 800321a:	d9bb      	bls.n	8003194 <LTC681x_rdaux+0x32>
 800321c:	e03a      	b.n	8003294 <LTC681x_rdaux+0x132>
			}
		}
	}
	else
	{
		LTC681x_rdaux_reg(reg, total_ic, data);
 800321e:	79b9      	ldrb	r1, [r7, #6]
 8003220:	79fb      	ldrb	r3, [r7, #7]
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	4618      	mov	r0, r3
 8003226:	f000 f8a2 	bl	800336e <LTC681x_rdaux_reg>

		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 800322a:	2300      	movs	r3, #0
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	e02d      	b.n	800328c <LTC681x_rdaux+0x12a>
		{
			if (ic->isospi_reverse == false)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8003236:	f083 0301 	eor.w	r3, r3, #1
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d002      	beq.n	8003246 <LTC681x_rdaux+0xe4>
			{
			c_ic = current_ic;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	75bb      	strb	r3, [r7, #22]
 8003244:	e006      	b.n	8003254 <LTC681x_rdaux+0xf2>
			}
			else
			{
			c_ic = total_ic - current_ic - 1;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	b2db      	uxtb	r3, r3
 800324a:	79ba      	ldrb	r2, [r7, #6]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	b2db      	uxtb	r3, r3
 8003250:	3b01      	subs	r3, #1
 8003252:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = parse_cells(current_ic,reg, data,
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	b2d8      	uxtb	r0, r3
								  &ic[c_ic].aux.a_codes[0],
 8003258:	7dbb      	ldrb	r3, [r7, #22]
 800325a:	22e8      	movs	r2, #232	; 0xe8
 800325c:	fb02 f303 	mul.w	r3, r2, r3
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	4413      	add	r3, r2
			pec_error = parse_cells(current_ic,reg, data,
 8003264:	f103 0448 	add.w	r4, r3, #72	; 0x48
								  &ic[c_ic].aux.pec_match[0]);
 8003268:	7dbb      	ldrb	r3, [r7, #22]
 800326a:	22e8      	movs	r2, #232	; 0xe8
 800326c:	fb02 f303 	mul.w	r3, r2, r3
 8003270:	683a      	ldr	r2, [r7, #0]
 8003272:	4413      	add	r3, r2
			pec_error = parse_cells(current_ic,reg, data,
 8003274:	335a      	adds	r3, #90	; 0x5a
 8003276:	79f9      	ldrb	r1, [r7, #7]
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	4623      	mov	r3, r4
 800327c:	68ba      	ldr	r2, [r7, #8]
 800327e:	f000 f8c9 	bl	8003414 <parse_cells>
 8003282:	4603      	mov	r3, r0
 8003284:	75fb      	strb	r3, [r7, #23]
		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	3301      	adds	r3, #1
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	79bb      	ldrb	r3, [r7, #6]
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	429a      	cmp	r2, r3
 8003292:	dbcd      	blt.n	8003230 <LTC681x_rdaux+0xce>
		}
	}
	LTC681x_check_pec(total_ic,AUX,ic);
 8003294:	79bb      	ldrb	r3, [r7, #6]
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	2102      	movs	r1, #2
 800329a:	4618      	mov	r0, r3
 800329c:	f000 f970 	bl	8003580 <LTC681x_check_pec>
	free(data);
 80032a0:	68b8      	ldr	r0, [r7, #8]
 80032a2:	f006 fcb5 	bl	8009c10 <free>

	return (pec_error);
 80032a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	371c      	adds	r7, #28
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd90      	pop	{r4, r7, pc}

080032b2 <LTC681x_rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
                      uint8_t total_ic, //the number of ICs in the
                      uint8_t *data //An array of the unparsed cell codes
                     )
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b084      	sub	sp, #16
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	4603      	mov	r3, r0
 80032ba:	603a      	str	r2, [r7, #0]
 80032bc:	71fb      	strb	r3, [r7, #7]
 80032be:	460b      	mov	r3, r1
 80032c0:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 80032c2:	2308      	movs	r3, #8
 80032c4:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //1: RDCVA
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d104      	bne.n	80032d6 <LTC681x_rdcv_reg+0x24>
	{
		cmd[1] = 0x04;
 80032cc:	2304      	movs	r3, #4
 80032ce:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032d0:	2300      	movs	r3, #0
 80032d2:	723b      	strb	r3, [r7, #8]
 80032d4:	e026      	b.n	8003324 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 2) //2: RDCVB
 80032d6:	79fb      	ldrb	r3, [r7, #7]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d104      	bne.n	80032e6 <LTC681x_rdcv_reg+0x34>
	{
		cmd[1] = 0x06;
 80032dc:	2306      	movs	r3, #6
 80032de:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032e0:	2300      	movs	r3, #0
 80032e2:	723b      	strb	r3, [r7, #8]
 80032e4:	e01e      	b.n	8003324 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 3) //3: RDCVC
 80032e6:	79fb      	ldrb	r3, [r7, #7]
 80032e8:	2b03      	cmp	r3, #3
 80032ea:	d104      	bne.n	80032f6 <LTC681x_rdcv_reg+0x44>
	{
		cmd[1] = 0x08;
 80032ec:	2308      	movs	r3, #8
 80032ee:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032f0:	2300      	movs	r3, #0
 80032f2:	723b      	strb	r3, [r7, #8]
 80032f4:	e016      	b.n	8003324 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 4) //4: RDCVD
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	2b04      	cmp	r3, #4
 80032fa:	d104      	bne.n	8003306 <LTC681x_rdcv_reg+0x54>
	{
		cmd[1] = 0x0A;
 80032fc:	230a      	movs	r3, #10
 80032fe:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003300:	2300      	movs	r3, #0
 8003302:	723b      	strb	r3, [r7, #8]
 8003304:	e00e      	b.n	8003324 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 5) //4: RDCVE
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	2b05      	cmp	r3, #5
 800330a:	d104      	bne.n	8003316 <LTC681x_rdcv_reg+0x64>
	{
		cmd[1] = 0x09;
 800330c:	2309      	movs	r3, #9
 800330e:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003310:	2300      	movs	r3, #0
 8003312:	723b      	strb	r3, [r7, #8]
 8003314:	e006      	b.n	8003324 <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 6) //4: RDCVF
 8003316:	79fb      	ldrb	r3, [r7, #7]
 8003318:	2b06      	cmp	r3, #6
 800331a:	d103      	bne.n	8003324 <LTC681x_rdcv_reg+0x72>
	{
		cmd[1] = 0x0B;
 800331c:	230b      	movs	r3, #11
 800331e:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003320:	2300      	movs	r3, #0
 8003322:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 8003324:	f107 0308 	add.w	r3, r7, #8
 8003328:	4619      	mov	r1, r3
 800332a:	2002      	movs	r0, #2
 800332c:	f7ff fd62 	bl	8002df4 <pec15_calc>
 8003330:	4603      	mov	r3, r0
 8003332:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8003334:	89bb      	ldrh	r3, [r7, #12]
 8003336:	0a1b      	lsrs	r3, r3, #8
 8003338:	b29b      	uxth	r3, r3
 800333a:	b2db      	uxtb	r3, r3
 800333c:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 800333e:	89bb      	ldrh	r3, [r7, #12]
 8003340:	b2db      	uxtb	r3, r3
 8003342:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 8003344:	200a      	movs	r0, #10
 8003346:	f000 fdb5 	bl	8003eb4 <cs_low>
	spi_write_read(cmd,4,data,(REG_LEN*total_ic));
 800334a:	7bfa      	ldrb	r2, [r7, #15]
 800334c:	79bb      	ldrb	r3, [r7, #6]
 800334e:	fb12 f303 	smulbb	r3, r2, r3
 8003352:	b2db      	uxtb	r3, r3
 8003354:	f107 0008 	add.w	r0, r7, #8
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	2104      	movs	r1, #4
 800335c:	f000 fdde 	bl	8003f1c <spi_write_read>
	cs_high(CS_PIN);
 8003360:	200a      	movs	r0, #10
 8003362:	f000 fdb7 	bl	8003ed4 <cs_high>
}
 8003366:	bf00      	nop
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <LTC681x_rdaux_reg>:
*/
void LTC681x_rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
                       uint8_t total_ic, //The number of ICs in the system
                       uint8_t *data //Array of the unparsed auxiliary codes
                      )
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b084      	sub	sp, #16
 8003372:	af00      	add	r7, sp, #0
 8003374:	4603      	mov	r3, r0
 8003376:	603a      	str	r2, [r7, #0]
 8003378:	71fb      	strb	r3, [r7, #7]
 800337a:	460b      	mov	r3, r1
 800337c:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; // Number of bytes in the register + 2 bytes for the PEC
 800337e:	2308      	movs	r3, #8
 8003380:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //Read back auxiliary group A
 8003382:	79fb      	ldrb	r3, [r7, #7]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d104      	bne.n	8003392 <LTC681x_rdaux_reg+0x24>
	{
		cmd[1] = 0x0C;
 8003388:	230c      	movs	r3, #12
 800338a:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800338c:	2300      	movs	r3, #0
 800338e:	723b      	strb	r3, [r7, #8]
 8003390:	e01b      	b.n	80033ca <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 2)  //Read back auxiliary group B
 8003392:	79fb      	ldrb	r3, [r7, #7]
 8003394:	2b02      	cmp	r3, #2
 8003396:	d104      	bne.n	80033a2 <LTC681x_rdaux_reg+0x34>
	{
		cmd[1] = 0x0E;
 8003398:	230e      	movs	r3, #14
 800339a:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 800339c:	2300      	movs	r3, #0
 800339e:	723b      	strb	r3, [r7, #8]
 80033a0:	e013      	b.n	80033ca <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 3)  //Read back auxiliary group C
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	2b03      	cmp	r3, #3
 80033a6:	d104      	bne.n	80033b2 <LTC681x_rdaux_reg+0x44>
	{
		cmd[1] = 0x0D;
 80033a8:	230d      	movs	r3, #13
 80033aa:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80033ac:	2300      	movs	r3, #0
 80033ae:	723b      	strb	r3, [r7, #8]
 80033b0:	e00b      	b.n	80033ca <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 4)  //Read back auxiliary group D
 80033b2:	79fb      	ldrb	r3, [r7, #7]
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d104      	bne.n	80033c2 <LTC681x_rdaux_reg+0x54>
	{
		cmd[1] = 0x0F;
 80033b8:	230f      	movs	r3, #15
 80033ba:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80033bc:	2300      	movs	r3, #0
 80033be:	723b      	strb	r3, [r7, #8]
 80033c0:	e003      	b.n	80033ca <LTC681x_rdaux_reg+0x5c>
	}
	else          //Read back auxiliary group A
	{
		cmd[1] = 0x0C;
 80033c2:	230c      	movs	r3, #12
 80033c4:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80033c6:	2300      	movs	r3, #0
 80033c8:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 80033ca:	f107 0308 	add.w	r3, r7, #8
 80033ce:	4619      	mov	r1, r3
 80033d0:	2002      	movs	r0, #2
 80033d2:	f7ff fd0f 	bl	8002df4 <pec15_calc>
 80033d6:	4603      	mov	r3, r0
 80033d8:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80033da:	89bb      	ldrh	r3, [r7, #12]
 80033dc:	0a1b      	lsrs	r3, r3, #8
 80033de:	b29b      	uxth	r3, r3
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 80033e4:	89bb      	ldrh	r3, [r7, #12]
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 80033ea:	200a      	movs	r0, #10
 80033ec:	f000 fd62 	bl	8003eb4 <cs_low>
	spi_write_read(cmd,4,data,(REG_LEN*total_ic));
 80033f0:	7bfa      	ldrb	r2, [r7, #15]
 80033f2:	79bb      	ldrb	r3, [r7, #6]
 80033f4:	fb12 f303 	smulbb	r3, r2, r3
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	f107 0008 	add.w	r0, r7, #8
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	2104      	movs	r1, #4
 8003402:	f000 fd8b 	bl	8003f1c <spi_write_read>
	cs_high(CS_PIN);
 8003406:	200a      	movs	r0, #10
 8003408:	f000 fd64 	bl	8003ed4 <cs_high>
}
 800340c:	bf00      	nop
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <parse_cells>:
					uint8_t cell_reg,  // Type of register
					uint8_t cell_data[], // Unparsed data
					uint16_t *cell_codes, // Parsed data
					uint8_t *ic_pec // PEC error
					)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af00      	add	r7, sp, #0
 800341a:	60ba      	str	r2, [r7, #8]
 800341c:	607b      	str	r3, [r7, #4]
 800341e:	4603      	mov	r3, r0
 8003420:	73fb      	strb	r3, [r7, #15]
 8003422:	460b      	mov	r3, r1
 8003424:	73bb      	strb	r3, [r7, #14]
	const uint8_t BYT_IN_REG = 6;
 8003426:	2306      	movs	r3, #6
 8003428:	773b      	strb	r3, [r7, #28]
	const uint8_t CELL_IN_REG = 3;
 800342a:	2303      	movs	r3, #3
 800342c:	76fb      	strb	r3, [r7, #27]
	int8_t pec_error = 0;
 800342e:	2300      	movs	r3, #0
 8003430:	77fb      	strb	r3, [r7, #31]
	uint16_t parsed_cell;
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = current_ic*NUM_RX_BYT; //data counter
 8003432:	7bfb      	ldrb	r3, [r7, #15]
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	77bb      	strb	r3, [r7, #30]


	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8003438:	2300      	movs	r3, #0
 800343a:	777b      	strb	r3, [r7, #29]
 800343c:	e020      	b.n	8003480 <parse_cells+0x6c>
	{																		// loops once for each of the 3 codes in the register

		parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);//Each code is received as two bytes and is combined to
 800343e:	7fbb      	ldrb	r3, [r7, #30]
 8003440:	68ba      	ldr	r2, [r7, #8]
 8003442:	4413      	add	r3, r2
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	b29a      	uxth	r2, r3
 8003448:	7fbb      	ldrb	r3, [r7, #30]
 800344a:	3301      	adds	r3, #1
 800344c:	68b9      	ldr	r1, [r7, #8]
 800344e:	440b      	add	r3, r1
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	b29b      	uxth	r3, r3
 8003454:	021b      	lsls	r3, r3, #8
 8003456:	b29b      	uxth	r3, r3
 8003458:	4413      	add	r3, r2
 800345a:	82bb      	strh	r3, [r7, #20]
																				   // create the parsed code
		cell_codes[current_cell  + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 800345c:	7f7a      	ldrb	r2, [r7, #29]
 800345e:	7bbb      	ldrb	r3, [r7, #14]
 8003460:	3b01      	subs	r3, #1
 8003462:	7ef9      	ldrb	r1, [r7, #27]
 8003464:	fb01 f303 	mul.w	r3, r1, r3
 8003468:	4413      	add	r3, r2
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	4413      	add	r3, r2
 8003470:	8aba      	ldrh	r2, [r7, #20]
 8003472:	801a      	strh	r2, [r3, #0]

		data_counter = data_counter + 2;                       //Because the codes are two bytes, the data counter
 8003474:	7fbb      	ldrb	r3, [r7, #30]
 8003476:	3302      	adds	r3, #2
 8003478:	77bb      	strb	r3, [r7, #30]
	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 800347a:	7f7b      	ldrb	r3, [r7, #29]
 800347c:	3301      	adds	r3, #1
 800347e:	777b      	strb	r3, [r7, #29]
 8003480:	7f7a      	ldrb	r2, [r7, #29]
 8003482:	7efb      	ldrb	r3, [r7, #27]
 8003484:	429a      	cmp	r2, r3
 8003486:	d3da      	bcc.n	800343e <parse_cells+0x2a>
															  //must increment by two for each parsed code
	}
	received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter+1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 8003488:	7fbb      	ldrb	r3, [r7, #30]
 800348a:	68ba      	ldr	r2, [r7, #8]
 800348c:	4413      	add	r3, r2
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	021b      	lsls	r3, r3, #8
 8003492:	b21a      	sxth	r2, r3
 8003494:	7fbb      	ldrb	r3, [r7, #30]
 8003496:	3301      	adds	r3, #1
 8003498:	68b9      	ldr	r1, [r7, #8]
 800349a:	440b      	add	r3, r1
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	b21b      	sxth	r3, r3
 80034a0:	4313      	orrs	r3, r2
 80034a2:	b21b      	sxth	r3, r3
 80034a4:	833b      	strh	r3, [r7, #24]
																			   //after the 6 cell voltage data bytes
	data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 80034a6:	7bfb      	ldrb	r3, [r7, #15]
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	461a      	mov	r2, r3
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	441a      	add	r2, r3
 80034b0:	7f3b      	ldrb	r3, [r7, #28]
 80034b2:	4611      	mov	r1, r2
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff fc9d 	bl	8002df4 <pec15_calc>
 80034ba:	4603      	mov	r3, r0
 80034bc:	82fb      	strh	r3, [r7, #22]

	if (received_pec != data_pec)
 80034be:	8b3a      	ldrh	r2, [r7, #24]
 80034c0:	8afb      	ldrh	r3, [r7, #22]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d008      	beq.n	80034d8 <parse_cells+0xc4>
	{
		pec_error = 1;                             //The pec_error variable is simply set negative if any PEC errors
 80034c6:	2301      	movs	r3, #1
 80034c8:	77fb      	strb	r3, [r7, #31]
		ic_pec[cell_reg-1]=1;
 80034ca:	7bbb      	ldrb	r3, [r7, #14]
 80034cc:	3b01      	subs	r3, #1
 80034ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034d0:	4413      	add	r3, r2
 80034d2:	2201      	movs	r2, #1
 80034d4:	701a      	strb	r2, [r3, #0]
 80034d6:	e005      	b.n	80034e4 <parse_cells+0xd0>
	}
	else
	{
		ic_pec[cell_reg-1]=0;
 80034d8:	7bbb      	ldrb	r3, [r7, #14]
 80034da:	3b01      	subs	r3, #1
 80034dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034de:	4413      	add	r3, r2
 80034e0:	2200      	movs	r2, #0
 80034e2:	701a      	strb	r2, [r3, #0]
	}
	data_counter=data_counter+2;
 80034e4:	7fbb      	ldrb	r3, [r7, #30]
 80034e6:	3302      	adds	r3, #2
 80034e8:	77bb      	strb	r3, [r7, #30]

	return(pec_error);
 80034ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3720      	adds	r7, #32
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
	...

080034f8 <LTC681x_pollAdc>:
	return(adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc()
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 80034fe:	2300      	movs	r3, #0
 8003500:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 8003502:	2300      	movs	r3, #0
 8003504:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 8003506:	2300      	movs	r3, #0
 8003508:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 800350a:	2307      	movs	r3, #7
 800350c:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 800350e:	2314      	movs	r3, #20
 8003510:	717b      	strb	r3, [r7, #5]
	cmd_pec = pec15_calc(2, cmd);
 8003512:	1d3b      	adds	r3, r7, #4
 8003514:	4619      	mov	r1, r3
 8003516:	2002      	movs	r0, #2
 8003518:	f7ff fc6c 	bl	8002df4 <pec15_calc>
 800351c:	4603      	mov	r3, r0
 800351e:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8003520:	893b      	ldrh	r3, [r7, #8]
 8003522:	0a1b      	lsrs	r3, r3, #8
 8003524:	b29b      	uxth	r3, r3
 8003526:	b2db      	uxtb	r3, r3
 8003528:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t)(cmd_pec);
 800352a:	893b      	ldrh	r3, [r7, #8]
 800352c:	b2db      	uxtb	r3, r3
 800352e:	71fb      	strb	r3, [r7, #7]

	cs_low(CS_PIN);
 8003530:	200a      	movs	r0, #10
 8003532:	f000 fcbf 	bl	8003eb4 <cs_low>
	spi_write_array(4,cmd);
 8003536:	1d3b      	adds	r3, r7, #4
 8003538:	4619      	mov	r1, r3
 800353a:	2004      	movs	r0, #4
 800353c:	f000 fcda 	bl	8003ef4 <spi_write_array>
	while ((counter<200000)&&(finished == 0))
 8003540:	e00d      	b.n	800355e <LTC681x_pollAdc+0x66>
	{
		current_time = spi_read_byte(0xff);
 8003542:	20ff      	movs	r0, #255	; 0xff
 8003544:	f000 fd20 	bl	8003f88 <spi_read_byte>
 8003548:	4603      	mov	r3, r0
 800354a:	72bb      	strb	r3, [r7, #10]
		if (current_time>0)
 800354c:	7abb      	ldrb	r3, [r7, #10]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d002      	beq.n	8003558 <LTC681x_pollAdc+0x60>
		{
			finished = 1;
 8003552:	2301      	movs	r3, #1
 8003554:	72fb      	strb	r3, [r7, #11]
 8003556:	e002      	b.n	800355e <LTC681x_pollAdc+0x66>
		}
		else
		{
			counter = counter + 10;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	330a      	adds	r3, #10
 800355c:	60fb      	str	r3, [r7, #12]
	while ((counter<200000)&&(finished == 0))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	4a06      	ldr	r2, [pc, #24]	; (800357c <LTC681x_pollAdc+0x84>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d802      	bhi.n	800356c <LTC681x_pollAdc+0x74>
 8003566:	7afb      	ldrb	r3, [r7, #11]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d0ea      	beq.n	8003542 <LTC681x_pollAdc+0x4a>
		}
	}
	cs_high(CS_PIN);
 800356c:	200a      	movs	r0, #10
 800356e:	f000 fcb1 	bl	8003ed4 <cs_high>

	return(counter);
 8003572:	68fb      	ldr	r3, [r7, #12]
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	00030d3f 	.word	0x00030d3f

08003580 <LTC681x_check_pec>:
/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
					   uint8_t reg, //Type of Register
					   cell_asic *ic //A two dimensional array that stores the data
					   )
{
 8003580:	b480      	push	{r7}
 8003582:	b08b      	sub	sp, #44	; 0x2c
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	603a      	str	r2, [r7, #0]
 800358a:	71fb      	strb	r3, [r7, #7]
 800358c:	460b      	mov	r3, r1
 800358e:	71bb      	strb	r3, [r7, #6]
	switch (reg)
 8003590:	79bb      	ldrb	r3, [r7, #6]
 8003592:	2b04      	cmp	r3, #4
 8003594:	f200 8191 	bhi.w	80038ba <LTC681x_check_pec+0x33a>
 8003598:	a201      	add	r2, pc, #4	; (adr r2, 80035a0 <LTC681x_check_pec+0x20>)
 800359a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359e:	bf00      	nop
 80035a0:	080035b5 	.word	0x080035b5
 80035a4:	080036b1 	.word	0x080036b1
 80035a8:	08003763 	.word	0x08003763
 80035ac:	0800380f 	.word	0x0800380f
 80035b0:	08003633 	.word	0x08003633
	{
		case LTC681x_CFGR:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80035b4:	2300      	movs	r3, #0
 80035b6:	627b      	str	r3, [r7, #36]	; 0x24
 80035b8:	e036      	b.n	8003628 <LTC681x_check_pec+0xa8>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].config.rx_pec_match;
 80035ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035bc:	22e8      	movs	r2, #232	; 0xe8
 80035be:	fb02 f303 	mul.w	r3, r2, r3
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	4413      	add	r3, r2
 80035c6:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 80035ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035cc:	22e8      	movs	r2, #232	; 0xe8
 80035ce:	fb02 f303 	mul.w	r3, r2, r3
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	4413      	add	r3, r2
 80035d6:	7b9b      	ldrb	r3, [r3, #14]
 80035d8:	b29a      	uxth	r2, r3
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	20e8      	movs	r0, #232	; 0xe8
 80035de:	fb00 f303 	mul.w	r3, r0, r3
 80035e2:	6838      	ldr	r0, [r7, #0]
 80035e4:	4403      	add	r3, r0
 80035e6:	440a      	add	r2, r1
 80035e8:	b292      	uxth	r2, r2
 80035ea:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].config.rx_pec_match;
 80035ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f0:	22e8      	movs	r2, #232	; 0xe8
 80035f2:	fb02 f303 	mul.w	r3, r2, r3
 80035f6:	683a      	ldr	r2, [r7, #0]
 80035f8:	4413      	add	r3, r2
 80035fa:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 80035fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003600:	22e8      	movs	r2, #232	; 0xe8
 8003602:	fb02 f303 	mul.w	r3, r2, r3
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	4413      	add	r3, r2
 800360a:	7b9b      	ldrb	r3, [r3, #14]
 800360c:	b29a      	uxth	r2, r3
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	20e8      	movs	r0, #232	; 0xe8
 8003612:	fb00 f303 	mul.w	r3, r0, r3
 8003616:	6838      	ldr	r0, [r7, #0]
 8003618:	4403      	add	r3, r0
 800361a:	440a      	add	r2, r1
 800361c:	b292      	uxth	r2, r2
 800361e:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003624:	3301      	adds	r3, #1
 8003626:	627b      	str	r3, [r7, #36]	; 0x24
 8003628:	79fb      	ldrb	r3, [r7, #7]
 800362a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800362c:	429a      	cmp	r2, r3
 800362e:	dbc4      	blt.n	80035ba <LTC681x_check_pec+0x3a>
		  }
		break;
 8003630:	e144      	b.n	80038bc <LTC681x_check_pec+0x33c>

		case CFGRB:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003632:	2300      	movs	r3, #0
 8003634:	623b      	str	r3, [r7, #32]
 8003636:	e036      	b.n	80036a6 <LTC681x_check_pec+0x126>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].configb.rx_pec_match;
 8003638:	6a3b      	ldr	r3, [r7, #32]
 800363a:	22e8      	movs	r2, #232	; 0xe8
 800363c:	fb02 f303 	mul.w	r3, r2, r3
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	4413      	add	r3, r2
 8003644:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8003648:	6a3b      	ldr	r3, [r7, #32]
 800364a:	22e8      	movs	r2, #232	; 0xe8
 800364c:	fb02 f303 	mul.w	r3, r2, r3
 8003650:	683a      	ldr	r2, [r7, #0]
 8003652:	4413      	add	r3, r2
 8003654:	7f5b      	ldrb	r3, [r3, #29]
 8003656:	b29a      	uxth	r2, r3
 8003658:	6a3b      	ldr	r3, [r7, #32]
 800365a:	20e8      	movs	r0, #232	; 0xe8
 800365c:	fb00 f303 	mul.w	r3, r0, r3
 8003660:	6838      	ldr	r0, [r7, #0]
 8003662:	4403      	add	r3, r0
 8003664:	440a      	add	r2, r1
 8003666:	b292      	uxth	r2, r2
 8003668:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].configb.rx_pec_match;
 800366c:	6a3b      	ldr	r3, [r7, #32]
 800366e:	22e8      	movs	r2, #232	; 0xe8
 8003670:	fb02 f303 	mul.w	r3, r2, r3
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	4413      	add	r3, r2
 8003678:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 800367c:	6a3b      	ldr	r3, [r7, #32]
 800367e:	22e8      	movs	r2, #232	; 0xe8
 8003680:	fb02 f303 	mul.w	r3, r2, r3
 8003684:	683a      	ldr	r2, [r7, #0]
 8003686:	4413      	add	r3, r2
 8003688:	7f5b      	ldrb	r3, [r3, #29]
 800368a:	b29a      	uxth	r2, r3
 800368c:	6a3b      	ldr	r3, [r7, #32]
 800368e:	20e8      	movs	r0, #232	; 0xe8
 8003690:	fb00 f303 	mul.w	r3, r0, r3
 8003694:	6838      	ldr	r0, [r7, #0]
 8003696:	4403      	add	r3, r0
 8003698:	440a      	add	r2, r1
 800369a:	b292      	uxth	r2, r2
 800369c:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80036a0:	6a3b      	ldr	r3, [r7, #32]
 80036a2:	3301      	adds	r3, #1
 80036a4:	623b      	str	r3, [r7, #32]
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	6a3a      	ldr	r2, [r7, #32]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	dbc4      	blt.n	8003638 <LTC681x_check_pec+0xb8>
		  }
		break;
 80036ae:	e105      	b.n	80038bc <LTC681x_check_pec+0x33c>
		case CELL:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80036b0:	2300      	movs	r3, #0
 80036b2:	61fb      	str	r3, [r7, #28]
 80036b4:	e050      	b.n	8003758 <LTC681x_check_pec+0x1d8>
		  {
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 80036b6:	2300      	movs	r3, #0
 80036b8:	61bb      	str	r3, [r7, #24]
 80036ba:	e043      	b.n	8003744 <LTC681x_check_pec+0x1c4>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].cells.pec_match[i];
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	22e8      	movs	r2, #232	; 0xe8
 80036c0:	fb02 f303 	mul.w	r3, r2, r3
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	4413      	add	r3, r2
 80036c8:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	22e8      	movs	r2, #232	; 0xe8
 80036d0:	fb02 f303 	mul.w	r3, r2, r3
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	441a      	add	r2, r3
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	4413      	add	r3, r2
 80036dc:	3342      	adds	r3, #66	; 0x42
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	20e8      	movs	r0, #232	; 0xe8
 80036e6:	fb00 f303 	mul.w	r3, r0, r3
 80036ea:	6838      	ldr	r0, [r7, #0]
 80036ec:	4403      	add	r3, r0
 80036ee:	440a      	add	r2, r1
 80036f0:	b292      	uxth	r2, r2
 80036f2:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.cell_pec[i] = ic[current_ic].crc_count.cell_pec[i] + ic[current_ic].cells.pec_match[i];
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	22e8      	movs	r2, #232	; 0xe8
 80036fa:	fb02 f303 	mul.w	r3, r2, r3
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	441a      	add	r2, r3
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	3360      	adds	r3, #96	; 0x60
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	4413      	add	r3, r2
 800370a:	8899      	ldrh	r1, [r3, #4]
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	22e8      	movs	r2, #232	; 0xe8
 8003710:	fb02 f303 	mul.w	r3, r2, r3
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	441a      	add	r2, r3
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	4413      	add	r3, r2
 800371c:	3342      	adds	r3, #66	; 0x42
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	b29b      	uxth	r3, r3
 8003722:	69fa      	ldr	r2, [r7, #28]
 8003724:	20e8      	movs	r0, #232	; 0xe8
 8003726:	fb00 f202 	mul.w	r2, r0, r2
 800372a:	6838      	ldr	r0, [r7, #0]
 800372c:	4402      	add	r2, r0
 800372e:	440b      	add	r3, r1
 8003730:	b299      	uxth	r1, r3
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	3360      	adds	r3, #96	; 0x60
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	4413      	add	r3, r2
 800373a:	460a      	mov	r2, r1
 800373c:	809a      	strh	r2, [r3, #4]
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	3301      	adds	r3, #1
 8003742:	61bb      	str	r3, [r7, #24]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 800374a:	461a      	mov	r2, r3
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	4293      	cmp	r3, r2
 8003750:	dbb4      	blt.n	80036bc <LTC681x_check_pec+0x13c>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	3301      	adds	r3, #1
 8003756:	61fb      	str	r3, [r7, #28]
 8003758:	79fb      	ldrb	r3, [r7, #7]
 800375a:	69fa      	ldr	r2, [r7, #28]
 800375c:	429a      	cmp	r2, r3
 800375e:	dbaa      	blt.n	80036b6 <LTC681x_check_pec+0x136>
			}
		  }
		break;
 8003760:	e0ac      	b.n	80038bc <LTC681x_check_pec+0x33c>
		case AUX:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003762:	2300      	movs	r3, #0
 8003764:	617b      	str	r3, [r7, #20]
 8003766:	e04d      	b.n	8003804 <LTC681x_check_pec+0x284>
		  {
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 8003768:	2300      	movs	r3, #0
 800376a:	613b      	str	r3, [r7, #16]
 800376c:	e040      	b.n	80037f0 <LTC681x_check_pec+0x270>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + (ic[current_ic].aux.pec_match[i]);
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	22e8      	movs	r2, #232	; 0xe8
 8003772:	fb02 f303 	mul.w	r3, r2, r3
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	4413      	add	r3, r2
 800377a:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	22e8      	movs	r2, #232	; 0xe8
 8003782:	fb02 f303 	mul.w	r3, r2, r3
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	441a      	add	r2, r3
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	4413      	add	r3, r2
 800378e:	335a      	adds	r3, #90	; 0x5a
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	b29a      	uxth	r2, r3
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	20e8      	movs	r0, #232	; 0xe8
 8003798:	fb00 f303 	mul.w	r3, r0, r3
 800379c:	6838      	ldr	r0, [r7, #0]
 800379e:	4403      	add	r3, r0
 80037a0:	440a      	add	r2, r1
 80037a2:	b292      	uxth	r2, r2
 80037a4:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.aux_pec[i] = ic[current_ic].crc_count.aux_pec[i] + (ic[current_ic].aux.pec_match[i]);
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	22e8      	movs	r2, #232	; 0xe8
 80037ac:	fb02 f303 	mul.w	r3, r2, r3
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	4413      	add	r3, r2
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	3268      	adds	r2, #104	; 0x68
 80037b8:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	22e8      	movs	r2, #232	; 0xe8
 80037c0:	fb02 f303 	mul.w	r3, r2, r3
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	441a      	add	r2, r3
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	4413      	add	r3, r2
 80037cc:	335a      	adds	r3, #90	; 0x5a
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	b29a      	uxth	r2, r3
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	20e8      	movs	r0, #232	; 0xe8
 80037d6:	fb00 f303 	mul.w	r3, r0, r3
 80037da:	6838      	ldr	r0, [r7, #0]
 80037dc:	4403      	add	r3, r0
 80037de:	440a      	add	r2, r1
 80037e0:	b291      	uxth	r1, r2
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	3268      	adds	r2, #104	; 0x68
 80037e6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	3301      	adds	r3, #1
 80037ee:	613b      	str	r3, [r7, #16]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80037f6:	461a      	mov	r2, r3
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	4293      	cmp	r3, r2
 80037fc:	dbb7      	blt.n	800376e <LTC681x_check_pec+0x1ee>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	3301      	adds	r3, #1
 8003802:	617b      	str	r3, [r7, #20]
 8003804:	79fb      	ldrb	r3, [r7, #7]
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	429a      	cmp	r2, r3
 800380a:	dbad      	blt.n	8003768 <LTC681x_check_pec+0x1e8>
			}
		  }

		break;
 800380c:	e056      	b.n	80038bc <LTC681x_check_pec+0x33c>
		case STAT:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800380e:	2300      	movs	r3, #0
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	e04d      	b.n	80038b0 <LTC681x_check_pec+0x330>
		  {

			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 8003814:	2300      	movs	r3, #0
 8003816:	60bb      	str	r3, [r7, #8]
 8003818:	e040      	b.n	800389c <LTC681x_check_pec+0x31c>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].stat.pec_match[i];
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	22e8      	movs	r2, #232	; 0xe8
 800381e:	fb02 f303 	mul.w	r3, r2, r3
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	4413      	add	r3, r2
 8003826:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	22e8      	movs	r2, #232	; 0xe8
 800382e:	fb02 f303 	mul.w	r3, r2, r3
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	441a      	add	r2, r3
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	4413      	add	r3, r2
 800383a:	336b      	adds	r3, #107	; 0x6b
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	b29a      	uxth	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	20e8      	movs	r0, #232	; 0xe8
 8003844:	fb00 f303 	mul.w	r3, r0, r3
 8003848:	6838      	ldr	r0, [r7, #0]
 800384a:	4403      	add	r3, r0
 800384c:	440a      	add	r2, r1
 800384e:	b292      	uxth	r2, r2
 8003850:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.stat_pec[i] = ic[current_ic].crc_count.stat_pec[i] + ic[current_ic].stat.pec_match[i];
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	22e8      	movs	r2, #232	; 0xe8
 8003858:	fb02 f303 	mul.w	r3, r2, r3
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	4413      	add	r3, r2
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	326c      	adds	r2, #108	; 0x6c
 8003864:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	22e8      	movs	r2, #232	; 0xe8
 800386c:	fb02 f303 	mul.w	r3, r2, r3
 8003870:	683a      	ldr	r2, [r7, #0]
 8003872:	441a      	add	r2, r3
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	4413      	add	r3, r2
 8003878:	336b      	adds	r3, #107	; 0x6b
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	b29a      	uxth	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	20e8      	movs	r0, #232	; 0xe8
 8003882:	fb00 f303 	mul.w	r3, r0, r3
 8003886:	6838      	ldr	r0, [r7, #0]
 8003888:	4403      	add	r3, r0
 800388a:	440a      	add	r2, r1
 800388c:	b291      	uxth	r1, r2
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	326c      	adds	r2, #108	; 0x6c
 8003892:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	3301      	adds	r3, #1
 800389a:	60bb      	str	r3, [r7, #8]
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80038a2:	3b01      	subs	r3, #1
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	429a      	cmp	r2, r3
 80038a8:	dbb7      	blt.n	800381a <LTC681x_check_pec+0x29a>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	3301      	adds	r3, #1
 80038ae:	60fb      	str	r3, [r7, #12]
 80038b0:	79fb      	ldrb	r3, [r7, #7]
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	dbad      	blt.n	8003814 <LTC681x_check_pec+0x294>
			}
		  }
		break;
 80038b8:	e000      	b.n	80038bc <LTC681x_check_pec+0x33c>
		default:
		break;
 80038ba:	bf00      	nop
	}
}
 80038bc:	bf00      	nop
 80038be:	372c      	adds	r7, #44	; 0x2c
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that stores the data
							 )
{
 80038c8:	b480      	push	{r7}
 80038ca:	b087      	sub	sp, #28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	4603      	mov	r3, r0
 80038d0:	6039      	str	r1, [r7, #0]
 80038d2:	71fb      	strb	r3, [r7, #7]
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	e051      	b.n	800397e <LTC681x_reset_crc_count+0xb6>
	{
		ic[current_ic].crc_count.pec_count = 0;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	22e8      	movs	r2, #232	; 0xe8
 80038de:	fb02 f303 	mul.w	r3, r2, r3
 80038e2:	683a      	ldr	r2, [r7, #0]
 80038e4:	4413      	add	r3, r2
 80038e6:	2200      	movs	r2, #0
 80038e8:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
		ic[current_ic].crc_count.cfgr_pec = 0;
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	22e8      	movs	r2, #232	; 0xe8
 80038f0:	fb02 f303 	mul.w	r3, r2, r3
 80038f4:	683a      	ldr	r2, [r7, #0]
 80038f6:	4413      	add	r3, r2
 80038f8:	2200      	movs	r2, #0
 80038fa:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		for (int i=0; i<6; i++)
 80038fe:	2300      	movs	r3, #0
 8003900:	613b      	str	r3, [r7, #16]
 8003902:	e00e      	b.n	8003922 <LTC681x_reset_crc_count+0x5a>
		{
			ic[current_ic].crc_count.cell_pec[i]=0;
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	22e8      	movs	r2, #232	; 0xe8
 8003908:	fb02 f303 	mul.w	r3, r2, r3
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	441a      	add	r2, r3
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	3360      	adds	r3, #96	; 0x60
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	4413      	add	r3, r2
 8003918:	2200      	movs	r2, #0
 800391a:	809a      	strh	r2, [r3, #4]
		for (int i=0; i<6; i++)
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	3301      	adds	r3, #1
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	2b05      	cmp	r3, #5
 8003926:	dded      	ble.n	8003904 <LTC681x_reset_crc_count+0x3c>

		}
		for (int i=0; i<4; i++)
 8003928:	2300      	movs	r3, #0
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	e00d      	b.n	800394a <LTC681x_reset_crc_count+0x82>
		{
			ic[current_ic].crc_count.aux_pec[i]=0;
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	22e8      	movs	r2, #232	; 0xe8
 8003932:	fb02 f303 	mul.w	r3, r2, r3
 8003936:	683a      	ldr	r2, [r7, #0]
 8003938:	4413      	add	r3, r2
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	3268      	adds	r2, #104	; 0x68
 800393e:	2100      	movs	r1, #0
 8003940:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (int i=0; i<4; i++)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	3301      	adds	r3, #1
 8003948:	60fb      	str	r3, [r7, #12]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2b03      	cmp	r3, #3
 800394e:	ddee      	ble.n	800392e <LTC681x_reset_crc_count+0x66>
		}
		for (int i=0; i<2; i++)
 8003950:	2300      	movs	r3, #0
 8003952:	60bb      	str	r3, [r7, #8]
 8003954:	e00d      	b.n	8003972 <LTC681x_reset_crc_count+0xaa>
		{
			ic[current_ic].crc_count.stat_pec[i]=0;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	22e8      	movs	r2, #232	; 0xe8
 800395a:	fb02 f303 	mul.w	r3, r2, r3
 800395e:	683a      	ldr	r2, [r7, #0]
 8003960:	4413      	add	r3, r2
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	326c      	adds	r2, #108	; 0x6c
 8003966:	2100      	movs	r1, #0
 8003968:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (int i=0; i<2; i++)
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	3301      	adds	r3, #1
 8003970:	60bb      	str	r3, [r7, #8]
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2b01      	cmp	r3, #1
 8003976:	ddee      	ble.n	8003956 <LTC681x_reset_crc_count+0x8e>
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	3301      	adds	r3, #1
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	79fb      	ldrb	r3, [r7, #7]
 8003980:	697a      	ldr	r2, [r7, #20]
 8003982:	429a      	cmp	r2, r3
 8003984:	dba9      	blt.n	80038da <LTC681x_reset_crc_count+0x12>
		}
	}
}
 8003986:	bf00      	nop
 8003988:	bf00      	nop
 800398a:	371c      	adds	r7, #28
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that stores the data
					  )
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	4603      	mov	r3, r0
 800399c:	6039      	str	r1, [r7, #0]
 800399e:	71fb      	strb	r3, [r7, #7]
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 80039a0:	2300      	movs	r3, #0
 80039a2:	73fb      	strb	r3, [r7, #15]
 80039a4:	e015      	b.n	80039d2 <LTC681x_init_cfg+0x3e>
	{
		for (int j =0; j<6; j++)
 80039a6:	2300      	movs	r3, #0
 80039a8:	60bb      	str	r3, [r7, #8]
 80039aa:	e00c      	b.n	80039c6 <LTC681x_init_cfg+0x32>
		{
		  ic[current_ic].config.tx_data[j] = 0;
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	22e8      	movs	r2, #232	; 0xe8
 80039b0:	fb02 f303 	mul.w	r3, r2, r3
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	441a      	add	r2, r3
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	4413      	add	r3, r2
 80039bc:	2200      	movs	r2, #0
 80039be:	701a      	strb	r2, [r3, #0]
		for (int j =0; j<6; j++)
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	3301      	adds	r3, #1
 80039c4:	60bb      	str	r3, [r7, #8]
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	2b05      	cmp	r3, #5
 80039ca:	ddef      	ble.n	80039ac <LTC681x_init_cfg+0x18>
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	3301      	adds	r3, #1
 80039d0:	73fb      	strb	r3, [r7, #15]
 80039d2:	7bfa      	ldrb	r2, [r7, #15]
 80039d4:	79fb      	ldrb	r3, [r7, #7]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d3e5      	bcc.n	80039a6 <LTC681x_init_cfg+0x12>
		}
	}
}
 80039da:	bf00      	nop
 80039dc:	bf00      	nop
 80039de:	3714      	adds	r7, #20
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr

080039e8 <LTC681x_set_cfgr>:
					 bool dcc[12], // The DCC bits
					 bool dcto[4], // The Dcto bits
					 uint16_t uv, // The UV value
					 uint16_t  ov // The OV value
					 )
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6039      	str	r1, [r7, #0]
 80039f0:	4611      	mov	r1, r2
 80039f2:	461a      	mov	r2, r3
 80039f4:	4603      	mov	r3, r0
 80039f6:	71fb      	strb	r3, [r7, #7]
 80039f8:	460b      	mov	r3, r1
 80039fa:	71bb      	strb	r3, [r7, #6]
 80039fc:	4613      	mov	r3, r2
 80039fe:	717b      	strb	r3, [r7, #5]
	LTC681x_set_cfgr_refon(nIC,ic,refon);
 8003a00:	79ba      	ldrb	r2, [r7, #6]
 8003a02:	79fb      	ldrb	r3, [r7, #7]
 8003a04:	6839      	ldr	r1, [r7, #0]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 f828 	bl	8003a5c <LTC681x_set_cfgr_refon>
	LTC681x_set_cfgr_adcopt(nIC,ic,adcopt);
 8003a0c:	797a      	ldrb	r2, [r7, #5]
 8003a0e:	79fb      	ldrb	r3, [r7, #7]
 8003a10:	6839      	ldr	r1, [r7, #0]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f000 f856 	bl	8003ac4 <LTC681x_set_cfgr_adcopt>
	LTC681x_set_cfgr_gpio(nIC,ic,gpio);
 8003a18:	79fb      	ldrb	r3, [r7, #7]
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	6839      	ldr	r1, [r7, #0]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 f884 	bl	8003b2c <LTC681x_set_cfgr_gpio>
	LTC681x_set_cfgr_dis(nIC,ic,dcc);
 8003a24:	79fb      	ldrb	r3, [r7, #7]
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	6839      	ldr	r1, [r7, #0]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 f8ce 	bl	8003bcc <LTC681x_set_cfgr_dis>
	LTC681x_set_cfgr_dcto(nIC,ic,dcto);
 8003a30:	79fb      	ldrb	r3, [r7, #7]
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	6839      	ldr	r1, [r7, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 f957 	bl	8003cea <LTC681x_set_cfgr_dcto>
	LTC681x_set_cfgr_uv(nIC, ic, uv);
 8003a3c:	8bba      	ldrh	r2, [r7, #28]
 8003a3e:	79fb      	ldrb	r3, [r7, #7]
 8003a40:	6839      	ldr	r1, [r7, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 f9a1 	bl	8003d8a <LTC681x_set_cfgr_uv>
	LTC681x_set_cfgr_ov(nIC, ic, ov);
 8003a48:	8c3a      	ldrh	r2, [r7, #32]
 8003a4a:	79fb      	ldrb	r3, [r7, #7]
 8003a4c:	6839      	ldr	r1, [r7, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f000 f9e1 	bl	8003e16 <LTC681x_set_cfgr_ov>
}
 8003a54:	bf00      	nop
 8003a56:	3708      	adds	r7, #8
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	6039      	str	r1, [r7, #0]
 8003a66:	71fb      	strb	r3, [r7, #7]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	71bb      	strb	r3, [r7, #6]
	if (refon) ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|0x04;
 8003a6c:	79bb      	ldrb	r3, [r7, #6]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d011      	beq.n	8003a96 <LTC681x_set_cfgr_refon+0x3a>
 8003a72:	79fb      	ldrb	r3, [r7, #7]
 8003a74:	22e8      	movs	r2, #232	; 0xe8
 8003a76:	fb02 f303 	mul.w	r3, r2, r3
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	4413      	add	r3, r2
 8003a7e:	781a      	ldrb	r2, [r3, #0]
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	21e8      	movs	r1, #232	; 0xe8
 8003a84:	fb01 f303 	mul.w	r3, r1, r3
 8003a88:	6839      	ldr	r1, [r7, #0]
 8003a8a:	440b      	add	r3, r1
 8003a8c:	f042 0204 	orr.w	r2, r2, #4
 8003a90:	b2d2      	uxtb	r2, r2
 8003a92:	701a      	strb	r2, [r3, #0]
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFB;
}
 8003a94:	e010      	b.n	8003ab8 <LTC681x_set_cfgr_refon+0x5c>
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFB;
 8003a96:	79fb      	ldrb	r3, [r7, #7]
 8003a98:	22e8      	movs	r2, #232	; 0xe8
 8003a9a:	fb02 f303 	mul.w	r3, r2, r3
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	781a      	ldrb	r2, [r3, #0]
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	21e8      	movs	r1, #232	; 0xe8
 8003aa8:	fb01 f303 	mul.w	r3, r1, r3
 8003aac:	6839      	ldr	r1, [r7, #0]
 8003aae:	440b      	add	r3, r1
 8003ab0:	f022 0204 	bic.w	r2, r2, #4
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	701a      	strb	r2, [r3, #0]
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	4603      	mov	r3, r0
 8003acc:	6039      	str	r1, [r7, #0]
 8003ace:	71fb      	strb	r3, [r7, #7]
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	71bb      	strb	r3, [r7, #6]
	if (adcopt) ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|0x01;
 8003ad4:	79bb      	ldrb	r3, [r7, #6]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d011      	beq.n	8003afe <LTC681x_set_cfgr_adcopt+0x3a>
 8003ada:	79fb      	ldrb	r3, [r7, #7]
 8003adc:	22e8      	movs	r2, #232	; 0xe8
 8003ade:	fb02 f303 	mul.w	r3, r2, r3
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	781a      	ldrb	r2, [r3, #0]
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	21e8      	movs	r1, #232	; 0xe8
 8003aec:	fb01 f303 	mul.w	r3, r1, r3
 8003af0:	6839      	ldr	r1, [r7, #0]
 8003af2:	440b      	add	r3, r1
 8003af4:	f042 0201 	orr.w	r2, r2, #1
 8003af8:	b2d2      	uxtb	r2, r2
 8003afa:	701a      	strb	r2, [r3, #0]
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFE;
}
 8003afc:	e010      	b.n	8003b20 <LTC681x_set_cfgr_adcopt+0x5c>
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFE;
 8003afe:	79fb      	ldrb	r3, [r7, #7]
 8003b00:	22e8      	movs	r2, #232	; 0xe8
 8003b02:	fb02 f303 	mul.w	r3, r2, r3
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	4413      	add	r3, r2
 8003b0a:	781a      	ldrb	r2, [r3, #0]
 8003b0c:	79fb      	ldrb	r3, [r7, #7]
 8003b0e:	21e8      	movs	r1, #232	; 0xe8
 8003b10:	fb01 f303 	mul.w	r3, r1, r3
 8003b14:	6839      	ldr	r1, [r7, #0]
 8003b16:	440b      	add	r3, r1
 8003b18:	f022 0201 	bic.w	r2, r2, #1
 8003b1c:	b2d2      	uxtb	r2, r2
 8003b1e:	701a      	strb	r2, [r3, #0]
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic,bool gpio[5])
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b087      	sub	sp, #28
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	4603      	mov	r3, r0
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
 8003b38:	73fb      	strb	r3, [r7, #15]
	for (int i =0; i<5; i++)
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	617b      	str	r3, [r7, #20]
 8003b3e:	e03b      	b.n	8003bb8 <LTC681x_set_cfgr_gpio+0x8c>
	{
		if (gpio[i])ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|(0x01<<(i+3));
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	4413      	add	r3, r2
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d018      	beq.n	8003b7e <LTC681x_set_cfgr_gpio+0x52>
 8003b4c:	7bfb      	ldrb	r3, [r7, #15]
 8003b4e:	22e8      	movs	r2, #232	; 0xe8
 8003b50:	fb02 f303 	mul.w	r3, r2, r3
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	4413      	add	r3, r2
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	b25a      	sxtb	r2, r3
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	3303      	adds	r3, #3
 8003b60:	2101      	movs	r1, #1
 8003b62:	fa01 f303 	lsl.w	r3, r1, r3
 8003b66:	b25b      	sxtb	r3, r3
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	b259      	sxtb	r1, r3
 8003b6c:	7bfb      	ldrb	r3, [r7, #15]
 8003b6e:	22e8      	movs	r2, #232	; 0xe8
 8003b70:	fb02 f303 	mul.w	r3, r2, r3
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	4413      	add	r3, r2
 8003b78:	b2ca      	uxtb	r2, r1
 8003b7a:	701a      	strb	r2, [r3, #0]
 8003b7c:	e019      	b.n	8003bb2 <LTC681x_set_cfgr_gpio+0x86>
		else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&(~(0x01<<(i+3)));
 8003b7e:	7bfb      	ldrb	r3, [r7, #15]
 8003b80:	22e8      	movs	r2, #232	; 0xe8
 8003b82:	fb02 f303 	mul.w	r3, r2, r3
 8003b86:	68ba      	ldr	r2, [r7, #8]
 8003b88:	4413      	add	r3, r2
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	b25a      	sxtb	r2, r3
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	3303      	adds	r3, #3
 8003b92:	2101      	movs	r1, #1
 8003b94:	fa01 f303 	lsl.w	r3, r1, r3
 8003b98:	b25b      	sxtb	r3, r3
 8003b9a:	43db      	mvns	r3, r3
 8003b9c:	b25b      	sxtb	r3, r3
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	b259      	sxtb	r1, r3
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
 8003ba4:	22e8      	movs	r2, #232	; 0xe8
 8003ba6:	fb02 f303 	mul.w	r3, r2, r3
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	4413      	add	r3, r2
 8003bae:	b2ca      	uxtb	r2, r1
 8003bb0:	701a      	strb	r2, [r3, #0]
	for (int i =0; i<5; i++)
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	617b      	str	r3, [r7, #20]
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	2b04      	cmp	r3, #4
 8003bbc:	ddc0      	ble.n	8003b40 <LTC681x_set_cfgr_gpio+0x14>
	}
}
 8003bbe:	bf00      	nop
 8003bc0:	bf00      	nop
 8003bc2:	371c      	adds	r7, #28
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic,bool dcc[12])
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b087      	sub	sp, #28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
 8003bd8:	73fb      	strb	r3, [r7, #15]
	for (int i =0; i<8; i++)
 8003bda:	2300      	movs	r3, #0
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	e039      	b.n	8003c54 <LTC681x_set_cfgr_dis+0x88>
	{
		if (dcc[i])ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]|(0x01<<i);
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	4413      	add	r3, r2
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d017      	beq.n	8003c1c <LTC681x_set_cfgr_dis+0x50>
 8003bec:	7bfb      	ldrb	r3, [r7, #15]
 8003bee:	22e8      	movs	r2, #232	; 0xe8
 8003bf0:	fb02 f303 	mul.w	r3, r2, r3
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	791b      	ldrb	r3, [r3, #4]
 8003bfa:	b25a      	sxtb	r2, r3
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	fa01 f303 	lsl.w	r3, r1, r3
 8003c04:	b25b      	sxtb	r3, r3
 8003c06:	4313      	orrs	r3, r2
 8003c08:	b259      	sxtb	r1, r3
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
 8003c0c:	22e8      	movs	r2, #232	; 0xe8
 8003c0e:	fb02 f303 	mul.w	r3, r2, r3
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	4413      	add	r3, r2
 8003c16:	b2ca      	uxtb	r2, r1
 8003c18:	711a      	strb	r2, [r3, #4]
 8003c1a:	e018      	b.n	8003c4e <LTC681x_set_cfgr_dis+0x82>
		else ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]& (~(0x01<<i));
 8003c1c:	7bfb      	ldrb	r3, [r7, #15]
 8003c1e:	22e8      	movs	r2, #232	; 0xe8
 8003c20:	fb02 f303 	mul.w	r3, r2, r3
 8003c24:	68ba      	ldr	r2, [r7, #8]
 8003c26:	4413      	add	r3, r2
 8003c28:	791b      	ldrb	r3, [r3, #4]
 8003c2a:	b25a      	sxtb	r2, r3
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	fa01 f303 	lsl.w	r3, r1, r3
 8003c34:	b25b      	sxtb	r3, r3
 8003c36:	43db      	mvns	r3, r3
 8003c38:	b25b      	sxtb	r3, r3
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	b259      	sxtb	r1, r3
 8003c3e:	7bfb      	ldrb	r3, [r7, #15]
 8003c40:	22e8      	movs	r2, #232	; 0xe8
 8003c42:	fb02 f303 	mul.w	r3, r2, r3
 8003c46:	68ba      	ldr	r2, [r7, #8]
 8003c48:	4413      	add	r3, r2
 8003c4a:	b2ca      	uxtb	r2, r1
 8003c4c:	711a      	strb	r2, [r3, #4]
	for (int i =0; i<8; i++)
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	3301      	adds	r3, #1
 8003c52:	617b      	str	r3, [r7, #20]
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	2b07      	cmp	r3, #7
 8003c58:	ddc2      	ble.n	8003be0 <LTC681x_set_cfgr_dis+0x14>
	}
	for (int i =0; i<4; i++)
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	613b      	str	r3, [r7, #16]
 8003c5e:	e03a      	b.n	8003cd6 <LTC681x_set_cfgr_dis+0x10a>
	{
		if (dcc[i+8])ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]|(0x01<<i);
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	3308      	adds	r3, #8
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	4413      	add	r3, r2
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d017      	beq.n	8003c9e <LTC681x_set_cfgr_dis+0xd2>
 8003c6e:	7bfb      	ldrb	r3, [r7, #15]
 8003c70:	22e8      	movs	r2, #232	; 0xe8
 8003c72:	fb02 f303 	mul.w	r3, r2, r3
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	4413      	add	r3, r2
 8003c7a:	795b      	ldrb	r3, [r3, #5]
 8003c7c:	b25a      	sxtb	r2, r3
 8003c7e:	2101      	movs	r1, #1
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	fa01 f303 	lsl.w	r3, r1, r3
 8003c86:	b25b      	sxtb	r3, r3
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	b259      	sxtb	r1, r3
 8003c8c:	7bfb      	ldrb	r3, [r7, #15]
 8003c8e:	22e8      	movs	r2, #232	; 0xe8
 8003c90:	fb02 f303 	mul.w	r3, r2, r3
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	4413      	add	r3, r2
 8003c98:	b2ca      	uxtb	r2, r1
 8003c9a:	715a      	strb	r2, [r3, #5]
 8003c9c:	e018      	b.n	8003cd0 <LTC681x_set_cfgr_dis+0x104>
		else ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]&(~(0x01<<i));
 8003c9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ca0:	22e8      	movs	r2, #232	; 0xe8
 8003ca2:	fb02 f303 	mul.w	r3, r2, r3
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	4413      	add	r3, r2
 8003caa:	795b      	ldrb	r3, [r3, #5]
 8003cac:	b25a      	sxtb	r2, r3
 8003cae:	2101      	movs	r1, #1
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003cb6:	b25b      	sxtb	r3, r3
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	b25b      	sxtb	r3, r3
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	b259      	sxtb	r1, r3
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
 8003cc2:	22e8      	movs	r2, #232	; 0xe8
 8003cc4:	fb02 f303 	mul.w	r3, r2, r3
 8003cc8:	68ba      	ldr	r2, [r7, #8]
 8003cca:	4413      	add	r3, r2
 8003ccc:	b2ca      	uxtb	r2, r1
 8003cce:	715a      	strb	r2, [r3, #5]
	for (int i =0; i<4; i++)
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	613b      	str	r3, [r7, #16]
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	2b03      	cmp	r3, #3
 8003cda:	ddc1      	ble.n	8003c60 <LTC681x_set_cfgr_dis+0x94>
	}
}
 8003cdc:	bf00      	nop
 8003cde:	bf00      	nop
 8003ce0:	371c      	adds	r7, #28
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic,bool dcto[4])
{
 8003cea:	b480      	push	{r7}
 8003cec:	b087      	sub	sp, #28
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	60b9      	str	r1, [r7, #8]
 8003cf4:	607a      	str	r2, [r7, #4]
 8003cf6:	73fb      	strb	r3, [r7, #15]
	for(int i =0;i<4;i++)
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	e03b      	b.n	8003d76 <LTC681x_set_cfgr_dcto+0x8c>
	{
		if(dcto[i])ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]|(0x01<<(i+4));
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	4413      	add	r3, r2
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d018      	beq.n	8003d3c <LTC681x_set_cfgr_dcto+0x52>
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	22e8      	movs	r2, #232	; 0xe8
 8003d0e:	fb02 f303 	mul.w	r3, r2, r3
 8003d12:	68ba      	ldr	r2, [r7, #8]
 8003d14:	4413      	add	r3, r2
 8003d16:	795b      	ldrb	r3, [r3, #5]
 8003d18:	b25a      	sxtb	r2, r3
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	3304      	adds	r3, #4
 8003d1e:	2101      	movs	r1, #1
 8003d20:	fa01 f303 	lsl.w	r3, r1, r3
 8003d24:	b25b      	sxtb	r3, r3
 8003d26:	4313      	orrs	r3, r2
 8003d28:	b259      	sxtb	r1, r3
 8003d2a:	7bfb      	ldrb	r3, [r7, #15]
 8003d2c:	22e8      	movs	r2, #232	; 0xe8
 8003d2e:	fb02 f303 	mul.w	r3, r2, r3
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	4413      	add	r3, r2
 8003d36:	b2ca      	uxtb	r2, r1
 8003d38:	715a      	strb	r2, [r3, #5]
 8003d3a:	e019      	b.n	8003d70 <LTC681x_set_cfgr_dcto+0x86>
		else ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]&(~(0x01<<(i+4)));
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
 8003d3e:	22e8      	movs	r2, #232	; 0xe8
 8003d40:	fb02 f303 	mul.w	r3, r2, r3
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	4413      	add	r3, r2
 8003d48:	795b      	ldrb	r3, [r3, #5]
 8003d4a:	b25a      	sxtb	r2, r3
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	3304      	adds	r3, #4
 8003d50:	2101      	movs	r1, #1
 8003d52:	fa01 f303 	lsl.w	r3, r1, r3
 8003d56:	b25b      	sxtb	r3, r3
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	b25b      	sxtb	r3, r3
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	b259      	sxtb	r1, r3
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	22e8      	movs	r2, #232	; 0xe8
 8003d64:	fb02 f303 	mul.w	r3, r2, r3
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	b2ca      	uxtb	r2, r1
 8003d6e:	715a      	strb	r2, [r3, #5]
	for(int i =0;i<4;i++)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	3301      	adds	r3, #1
 8003d74:	617b      	str	r3, [r7, #20]
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	2b03      	cmp	r3, #3
 8003d7a:	ddc0      	ble.n	8003cfe <LTC681x_set_cfgr_dcto+0x14>
	}
}
 8003d7c:	bf00      	nop
 8003d7e:	bf00      	nop
 8003d80:	371c      	adds	r7, #28
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr

08003d8a <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic,uint16_t uv)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b085      	sub	sp, #20
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	4603      	mov	r3, r0
 8003d92:	6039      	str	r1, [r7, #0]
 8003d94:	71fb      	strb	r3, [r7, #7]
 8003d96:	4613      	mov	r3, r2
 8003d98:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (uv/16)-1;
 8003d9a:	88bb      	ldrh	r3, [r7, #4]
 8003d9c:	091b      	lsrs	r3, r3, #4
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	81fb      	strh	r3, [r7, #14]
	ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8003da4:	79fb      	ldrb	r3, [r7, #7]
 8003da6:	22e8      	movs	r2, #232	; 0xe8
 8003da8:	fb02 f303 	mul.w	r3, r2, r3
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	4413      	add	r3, r2
 8003db0:	89fa      	ldrh	r2, [r7, #14]
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	705a      	strb	r2, [r3, #1]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]&0xF0;
 8003db6:	79fb      	ldrb	r3, [r7, #7]
 8003db8:	22e8      	movs	r2, #232	; 0xe8
 8003dba:	fb02 f303 	mul.w	r3, r2, r3
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	789a      	ldrb	r2, [r3, #2]
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	21e8      	movs	r1, #232	; 0xe8
 8003dc8:	fb01 f303 	mul.w	r3, r1, r3
 8003dcc:	6839      	ldr	r1, [r7, #0]
 8003dce:	440b      	add	r3, r1
 8003dd0:	f022 020f 	bic.w	r2, r2, #15
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	709a      	strb	r2, [r3, #2]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]|((0x0F00 & tmp)>>8);
 8003dd8:	79fb      	ldrb	r3, [r7, #7]
 8003dda:	22e8      	movs	r2, #232	; 0xe8
 8003ddc:	fb02 f303 	mul.w	r3, r2, r3
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	4413      	add	r3, r2
 8003de4:	789b      	ldrb	r3, [r3, #2]
 8003de6:	b25a      	sxtb	r2, r3
 8003de8:	89fb      	ldrh	r3, [r7, #14]
 8003dea:	0a1b      	lsrs	r3, r3, #8
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	b25b      	sxtb	r3, r3
 8003df0:	f003 030f 	and.w	r3, r3, #15
 8003df4:	b25b      	sxtb	r3, r3
 8003df6:	4313      	orrs	r3, r2
 8003df8:	b259      	sxtb	r1, r3
 8003dfa:	79fb      	ldrb	r3, [r7, #7]
 8003dfc:	22e8      	movs	r2, #232	; 0xe8
 8003dfe:	fb02 f303 	mul.w	r3, r2, r3
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	4413      	add	r3, r2
 8003e06:	b2ca      	uxtb	r2, r1
 8003e08:	709a      	strb	r2, [r3, #2]
}
 8003e0a:	bf00      	nop
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr

08003e16 <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic,uint16_t ov)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b085      	sub	sp, #20
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	6039      	str	r1, [r7, #0]
 8003e20:	71fb      	strb	r3, [r7, #7]
 8003e22:	4613      	mov	r3, r2
 8003e24:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (ov/16);
 8003e26:	88bb      	ldrh	r3, [r7, #4]
 8003e28:	091b      	lsrs	r3, r3, #4
 8003e2a:	81fb      	strh	r3, [r7, #14]
	ic[nIC].config.tx_data[3] = 0x00FF & (tmp>>4);
 8003e2c:	89fb      	ldrh	r3, [r7, #14]
 8003e2e:	091b      	lsrs	r3, r3, #4
 8003e30:	b299      	uxth	r1, r3
 8003e32:	79fb      	ldrb	r3, [r7, #7]
 8003e34:	22e8      	movs	r2, #232	; 0xe8
 8003e36:	fb02 f303 	mul.w	r3, r2, r3
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	b2ca      	uxtb	r2, r1
 8003e40:	70da      	strb	r2, [r3, #3]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]&0x0F;
 8003e42:	79fb      	ldrb	r3, [r7, #7]
 8003e44:	22e8      	movs	r2, #232	; 0xe8
 8003e46:	fb02 f303 	mul.w	r3, r2, r3
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	789a      	ldrb	r2, [r3, #2]
 8003e50:	79fb      	ldrb	r3, [r7, #7]
 8003e52:	21e8      	movs	r1, #232	; 0xe8
 8003e54:	fb01 f303 	mul.w	r3, r1, r3
 8003e58:	6839      	ldr	r1, [r7, #0]
 8003e5a:	440b      	add	r3, r1
 8003e5c:	f002 020f 	and.w	r2, r2, #15
 8003e60:	b2d2      	uxtb	r2, r2
 8003e62:	709a      	strb	r2, [r3, #2]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]|((0x000F & tmp)<<4);
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	22e8      	movs	r2, #232	; 0xe8
 8003e68:	fb02 f303 	mul.w	r3, r2, r3
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	4413      	add	r3, r2
 8003e70:	789b      	ldrb	r3, [r3, #2]
 8003e72:	b25a      	sxtb	r2, r3
 8003e74:	89fb      	ldrh	r3, [r7, #14]
 8003e76:	011b      	lsls	r3, r3, #4
 8003e78:	b25b      	sxtb	r3, r3
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	b259      	sxtb	r1, r3
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	22e8      	movs	r2, #232	; 0xe8
 8003e82:	fb02 f303 	mul.w	r3, r2, r3
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	4413      	add	r3, r2
 8003e8a:	b2ca      	uxtb	r2, r1
 8003e8c:	709a      	strb	r2, [r3, #2]
}
 8003e8e:	bf00      	nop
 8003e90:	3714      	adds	r7, #20
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <delay_u>:

// ********************************** Functions **********************************

// ******************** Delay ********************

void delay_u(uint16_t micro) {
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b082      	sub	sp, #8
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	80fb      	strh	r3, [r7, #6]
	FEB_Timer_Delay_Micro(micro);
 8003ea4:	88fb      	ldrh	r3, [r7, #6]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fe fda2 	bl	80029f0 <FEB_Timer_Delay_Micro>
}
 8003eac:	bf00      	nop
 8003eae:	3708      	adds	r7, #8
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <cs_low>:
	HAL_Delay(milli);
}

// ******************** SPI ********************

void cs_low(uint8_t pin) {
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	4603      	mov	r3, r0
 8003ebc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2108      	movs	r1, #8
 8003ec2:	4803      	ldr	r0, [pc, #12]	; (8003ed0 <cs_low+0x1c>)
 8003ec4:	f002 fd18 	bl	80068f8 <HAL_GPIO_WritePin>
}
 8003ec8:	bf00      	nop
 8003eca:	3708      	adds	r7, #8
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40020800 	.word	0x40020800

08003ed4 <cs_high>:

void cs_high(uint8_t pin) {
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	4603      	mov	r3, r0
 8003edc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003ede:	2201      	movs	r2, #1
 8003ee0:	2108      	movs	r1, #8
 8003ee2:	4803      	ldr	r0, [pc, #12]	; (8003ef0 <cs_high+0x1c>)
 8003ee4:	f002 fd08 	bl	80068f8 <HAL_GPIO_WritePin>
}
 8003ee8:	bf00      	nop
 8003eea:	3708      	adds	r7, #8
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	40020800 	.word	0x40020800

08003ef4 <spi_write_array>:

void spi_write_array(uint8_t len, uint8_t data[]) {
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	6039      	str	r1, [r7, #0]
 8003efe:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, data, len, 100);
 8003f00:	79fb      	ldrb	r3, [r7, #7]
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	2364      	movs	r3, #100	; 0x64
 8003f06:	6839      	ldr	r1, [r7, #0]
 8003f08:	4803      	ldr	r0, [pc, #12]	; (8003f18 <spi_write_array+0x24>)
 8003f0a:	f003 fb80 	bl	800760e <HAL_SPI_Transmit>
}
 8003f0e:	bf00      	nop
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	200030e8 	.word	0x200030e8

08003f1c <spi_write_read>:

void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len) {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	607a      	str	r2, [r7, #4]
 8003f26:	461a      	mov	r2, r3
 8003f28:	460b      	mov	r3, r1
 8003f2a:	72fb      	strb	r3, [r7, #11]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	72bb      	strb	r3, [r7, #10]
	for (uint8_t i = 0; i < tx_len; i++) {
 8003f30:	2300      	movs	r3, #0
 8003f32:	75fb      	strb	r3, [r7, #23]
 8003f34:	e00a      	b.n	8003f4c <spi_write_read+0x30>
		HAL_SPI_Transmit(&hspi1, &tx_Data[i], 1, 100);
 8003f36:	7dfb      	ldrb	r3, [r7, #23]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	18d1      	adds	r1, r2, r3
 8003f3c:	2364      	movs	r3, #100	; 0x64
 8003f3e:	2201      	movs	r2, #1
 8003f40:	4810      	ldr	r0, [pc, #64]	; (8003f84 <spi_write_read+0x68>)
 8003f42:	f003 fb64 	bl	800760e <HAL_SPI_Transmit>
	for (uint8_t i = 0; i < tx_len; i++) {
 8003f46:	7dfb      	ldrb	r3, [r7, #23]
 8003f48:	3301      	adds	r3, #1
 8003f4a:	75fb      	strb	r3, [r7, #23]
 8003f4c:	7dfa      	ldrb	r2, [r7, #23]
 8003f4e:	7afb      	ldrb	r3, [r7, #11]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d3f0      	bcc.n	8003f36 <spi_write_read+0x1a>
	}

	for (uint8_t i = 0; i < rx_len; i++) {
 8003f54:	2300      	movs	r3, #0
 8003f56:	75bb      	strb	r3, [r7, #22]
 8003f58:	e00a      	b.n	8003f70 <spi_write_read+0x54>
		HAL_SPI_Receive(&hspi1, &rx_data[i], 1, 100);
 8003f5a:	7dbb      	ldrb	r3, [r7, #22]
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	18d1      	adds	r1, r2, r3
 8003f60:	2364      	movs	r3, #100	; 0x64
 8003f62:	2201      	movs	r2, #1
 8003f64:	4807      	ldr	r0, [pc, #28]	; (8003f84 <spi_write_read+0x68>)
 8003f66:	f003 fc8e 	bl	8007886 <HAL_SPI_Receive>
	for (uint8_t i = 0; i < rx_len; i++) {
 8003f6a:	7dbb      	ldrb	r3, [r7, #22]
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	75bb      	strb	r3, [r7, #22]
 8003f70:	7dba      	ldrb	r2, [r7, #22]
 8003f72:	7abb      	ldrb	r3, [r7, #10]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d3f0      	bcc.n	8003f5a <spi_write_read+0x3e>
	}
}
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	3718      	adds	r7, #24
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	200030e8 	.word	0x200030e8

08003f88 <spi_read_byte>:

uint8_t spi_read_byte(uint8_t tx_dat) {
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	4603      	mov	r3, r0
 8003f90:	71fb      	strb	r3, [r7, #7]
  uint8_t data;
  HAL_SPI_Receive(&hspi1, &data, 1, 100);
 8003f92:	f107 010f 	add.w	r1, r7, #15
 8003f96:	2364      	movs	r3, #100	; 0x64
 8003f98:	2201      	movs	r2, #1
 8003f9a:	4804      	ldr	r0, [pc, #16]	; (8003fac <spi_read_byte+0x24>)
 8003f9c:	f003 fc73 	bl	8007886 <HAL_SPI_Receive>
  return data;
 8003fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	200030e8 	.word	0x200030e8

08003fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003fb4:	f001 f800 	bl	8004fb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003fb8:	f000 f84a 	bl	8004050 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003fbc:	f000 fba0 	bl	8004700 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003fc0:	f000 fb74 	bl	80046ac <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8003fc4:	f000 f956 	bl	8004274 <MX_CAN1_Init>
  MX_SPI1_Init();
 8003fc8:	f000 f9c0 	bl	800434c <MX_SPI1_Init>
  MX_CAN2_Init();
 8003fcc:	f000 f988 	bl	80042e0 <MX_CAN2_Init>
  MX_TIM1_Init();
 8003fd0:	f000 f9f2 	bl	80043b8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8003fd4:	f000 fa9c 	bl	8004510 <MX_TIM2_Init>
  MX_TIM4_Init();
 8003fd8:	f000 fb1a 	bl	8004610 <MX_TIM4_Init>
  MX_ADC1_Init();
 8003fdc:	f000 f8a6 	bl	800412c <MX_ADC1_Init>
  MX_ADC2_Init();
 8003fe0:	f000 f8f6 	bl	80041d0 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  FEB_BMS_AIR_Open();
 8003fe4:	f7fc ffee 	bl	8000fc4 <FEB_BMS_AIR_Open>
  FEB_BMS_Shutdown_Startup();
 8003fe8:	f7fd f804 	bl	8000ff4 <FEB_BMS_Shutdown_Startup>
  FEB_BMS_State_Validate();
 8003fec:	f7fd f858 	bl	80010a0 <FEB_BMS_State_Validate>

  FEB_LTC6811_Init();
 8003ff0:	f7fd fd9c 	bl	8001b2c <FEB_LTC6811_Init>
  FEB_CAN_Init();
 8003ff4:	f7fd f85c 	bl	80010b0 <FEB_CAN_Init>
  FEB_CAN_Charger_Init();
 8003ff8:	f7fd f8c4 	bl	8001184 <FEB_CAN_Charger_Init>
  FEB_Timer_Init();
 8003ffc:	f7fe fcee 	bl	80029dc <FEB_Timer_Init>
  FEB_Fan_Init();
 8004000:	f7fd fbdc 	bl	80017bc <FEB_Fan_Init>

  HAL_Delay(1000);
 8004004:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004008:	f001 f848 	bl	800509c <HAL_Delay>

    /* USER CODE BEGIN 3 */

    // *********************** Reset State ***********************
    //FEB_LTC6811_Clear_Voltage();
    FEB_LTC6811_Clear_Temperature();
 800400c:	f7fe fc32 	bl	8002874 <FEB_LTC6811_Clear_Temperature>

    // *********************** Cell Voltage ***********************
    FEB_LTC6811_Poll_Voltage();
 8004010:	f7fd fdfa 	bl	8001c08 <FEB_LTC6811_Poll_Voltage>
    FEB_LTC6811_Validate_Voltage();
 8004014:	f7fd ff74 	bl	8001f00 <FEB_LTC6811_Validate_Voltage>
    FEB_LTC6811_UART_Transmit_Voltage();
 8004018:	f7fd ffc6 	bl	8001fa8 <FEB_LTC6811_UART_Transmit_Voltage>

    // *********************** Cell Temperature ***********************
    FEB_LTC6811_Poll_Temperature();
 800401c:	f7fe f87a 	bl	8002114 <FEB_LTC6811_Poll_Temperature>
    FEB_LTC6811_Validate_Temperature();
 8004020:	f7fe fb30 	bl	8002684 <FEB_LTC6811_Validate_Temperature>
    FEB_LTC6811_UART_Transmit_Temperature();
 8004024:	f7fe fba8 	bl	8002778 <FEB_LTC6811_UART_Transmit_Temperature>

    // *********************** IVT ***********************
    FEB_CAN_IVT_Process();
 8004028:	f7fd fa06 	bl	8001438 <FEB_CAN_IVT_Process>

    // *********************** Cell Balance ***********************
    FEB_LTC6811_Balance_Cells();
 800402c:	f7fd feb0 	bl	8001d90 <FEB_LTC6811_Balance_Cells>
    FEB_LTC6811_UART_Transmit_Discharge();
 8004030:	f7fd fee2 	bl	8001df8 <FEB_LTC6811_UART_Transmit_Discharge>

    // *********************** Charger ***********************
    FEB_CAN_Charger_Process(&hcan1);
 8004034:	4805      	ldr	r0, [pc, #20]	; (800404c <main+0x9c>)
 8004036:	f7fd f919 	bl	800126c <FEB_CAN_Charger_Process>
//    FEB_BMS_AIR_Close(); // Enable this only for charging FIX LATER

    // *********************** Fan ***********************
    FEB_Fan_Process();
 800403a:	f7fd fccd 	bl	80019d8 <FEB_Fan_Process>

    // *********************** Inverter ***********************
    FEB_CAN_Inverter_Process();
 800403e:	f7fd fb7b 	bl	8001738 <FEB_CAN_Inverter_Process>

    if (FEB_CAN_CHARGER_STATE == 1) {
      HAL_Delay(1000);	// 1Hz
    } else {
      HAL_Delay(200);		// 5Hz
 8004042:	20c8      	movs	r0, #200	; 0xc8
 8004044:	f001 f82a 	bl	800509c <HAL_Delay>
    FEB_LTC6811_Clear_Temperature();
 8004048:	e7e0      	b.n	800400c <main+0x5c>
 800404a:	bf00      	nop
 800404c:	20003098 	.word	0x20003098

08004050 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b094      	sub	sp, #80	; 0x50
 8004054:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004056:	f107 031c 	add.w	r3, r7, #28
 800405a:	2234      	movs	r2, #52	; 0x34
 800405c:	2100      	movs	r1, #0
 800405e:	4618      	mov	r0, r3
 8004060:	f006 f8fd 	bl	800a25e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004064:	f107 0308 	add.w	r3, r7, #8
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	605a      	str	r2, [r3, #4]
 800406e:	609a      	str	r2, [r3, #8]
 8004070:	60da      	str	r2, [r3, #12]
 8004072:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004074:	2300      	movs	r3, #0
 8004076:	607b      	str	r3, [r7, #4]
 8004078:	4b2a      	ldr	r3, [pc, #168]	; (8004124 <SystemClock_Config+0xd4>)
 800407a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407c:	4a29      	ldr	r2, [pc, #164]	; (8004124 <SystemClock_Config+0xd4>)
 800407e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004082:	6413      	str	r3, [r2, #64]	; 0x40
 8004084:	4b27      	ldr	r3, [pc, #156]	; (8004124 <SystemClock_Config+0xd4>)
 8004086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800408c:	607b      	str	r3, [r7, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8004090:	2300      	movs	r3, #0
 8004092:	603b      	str	r3, [r7, #0]
 8004094:	4b24      	ldr	r3, [pc, #144]	; (8004128 <SystemClock_Config+0xd8>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800409c:	4a22      	ldr	r2, [pc, #136]	; (8004128 <SystemClock_Config+0xd8>)
 800409e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040a2:	6013      	str	r3, [r2, #0]
 80040a4:	4b20      	ldr	r3, [pc, #128]	; (8004128 <SystemClock_Config+0xd8>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80040ac:	603b      	str	r3, [r7, #0]
 80040ae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80040b0:	2302      	movs	r3, #2
 80040b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80040b4:	2301      	movs	r3, #1
 80040b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80040b8:	2310      	movs	r3, #16
 80040ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80040bc:	2302      	movs	r3, #2
 80040be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80040c0:	2300      	movs	r3, #0
 80040c2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80040c4:	2308      	movs	r3, #8
 80040c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 128;
 80040c8:	2380      	movs	r3, #128	; 0x80
 80040ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80040cc:	2302      	movs	r3, #2
 80040ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80040d0:	2302      	movs	r3, #2
 80040d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80040d4:	2302      	movs	r3, #2
 80040d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040d8:	f107 031c 	add.w	r3, r7, #28
 80040dc:	4618      	mov	r0, r3
 80040de:	f002 ff6f 	bl	8006fc0 <HAL_RCC_OscConfig>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80040e8:	f000 fb74 	bl	80047d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040ec:	230f      	movs	r3, #15
 80040ee:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80040f0:	2302      	movs	r3, #2
 80040f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040f4:	2300      	movs	r3, #0
 80040f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80040f8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80040fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80040fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004102:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004104:	f107 0308 	add.w	r3, r7, #8
 8004108:	2104      	movs	r1, #4
 800410a:	4618      	mov	r0, r3
 800410c:	f002 fc0e 	bl	800692c <HAL_RCC_ClockConfig>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8004116:	f000 fb5d 	bl	80047d4 <Error_Handler>
  }
}
 800411a:	bf00      	nop
 800411c:	3750      	adds	r7, #80	; 0x50
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	40023800 	.word	0x40023800
 8004128:	40007000 	.word	0x40007000

0800412c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004132:	463b      	mov	r3, r7
 8004134:	2200      	movs	r2, #0
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	605a      	str	r2, [r3, #4]
 800413a:	609a      	str	r2, [r3, #8]
 800413c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800413e:	4b21      	ldr	r3, [pc, #132]	; (80041c4 <MX_ADC1_Init+0x98>)
 8004140:	4a21      	ldr	r2, [pc, #132]	; (80041c8 <MX_ADC1_Init+0x9c>)
 8004142:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004144:	4b1f      	ldr	r3, [pc, #124]	; (80041c4 <MX_ADC1_Init+0x98>)
 8004146:	2200      	movs	r2, #0
 8004148:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800414a:	4b1e      	ldr	r3, [pc, #120]	; (80041c4 <MX_ADC1_Init+0x98>)
 800414c:	2200      	movs	r2, #0
 800414e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8004150:	4b1c      	ldr	r3, [pc, #112]	; (80041c4 <MX_ADC1_Init+0x98>)
 8004152:	2200      	movs	r2, #0
 8004154:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004156:	4b1b      	ldr	r3, [pc, #108]	; (80041c4 <MX_ADC1_Init+0x98>)
 8004158:	2200      	movs	r2, #0
 800415a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800415c:	4b19      	ldr	r3, [pc, #100]	; (80041c4 <MX_ADC1_Init+0x98>)
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004164:	4b17      	ldr	r3, [pc, #92]	; (80041c4 <MX_ADC1_Init+0x98>)
 8004166:	2200      	movs	r2, #0
 8004168:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800416a:	4b16      	ldr	r3, [pc, #88]	; (80041c4 <MX_ADC1_Init+0x98>)
 800416c:	4a17      	ldr	r2, [pc, #92]	; (80041cc <MX_ADC1_Init+0xa0>)
 800416e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004170:	4b14      	ldr	r3, [pc, #80]	; (80041c4 <MX_ADC1_Init+0x98>)
 8004172:	2200      	movs	r2, #0
 8004174:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8004176:	4b13      	ldr	r3, [pc, #76]	; (80041c4 <MX_ADC1_Init+0x98>)
 8004178:	2201      	movs	r2, #1
 800417a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800417c:	4b11      	ldr	r3, [pc, #68]	; (80041c4 <MX_ADC1_Init+0x98>)
 800417e:	2200      	movs	r2, #0
 8004180:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004184:	4b0f      	ldr	r3, [pc, #60]	; (80041c4 <MX_ADC1_Init+0x98>)
 8004186:	2201      	movs	r2, #1
 8004188:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800418a:	480e      	ldr	r0, [pc, #56]	; (80041c4 <MX_ADC1_Init+0x98>)
 800418c:	f000 ffaa 	bl	80050e4 <HAL_ADC_Init>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d001      	beq.n	800419a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8004196:	f000 fb1d 	bl	80047d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800419a:	2308      	movs	r3, #8
 800419c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800419e:	2301      	movs	r3, #1
 80041a0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80041a2:	2300      	movs	r3, #0
 80041a4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80041a6:	463b      	mov	r3, r7
 80041a8:	4619      	mov	r1, r3
 80041aa:	4806      	ldr	r0, [pc, #24]	; (80041c4 <MX_ADC1_Init+0x98>)
 80041ac:	f001 f948 	bl	8005440 <HAL_ADC_ConfigChannel>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80041b6:	f000 fb0d 	bl	80047d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80041ba:	bf00      	nop
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	20003008 	.word	0x20003008
 80041c8:	40012000 	.word	0x40012000
 80041cc:	0f000001 	.word	0x0f000001

080041d0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80041d6:	463b      	mov	r3, r7
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	605a      	str	r2, [r3, #4]
 80041de:	609a      	str	r2, [r3, #8]
 80041e0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80041e2:	4b21      	ldr	r3, [pc, #132]	; (8004268 <MX_ADC2_Init+0x98>)
 80041e4:	4a21      	ldr	r2, [pc, #132]	; (800426c <MX_ADC2_Init+0x9c>)
 80041e6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80041e8:	4b1f      	ldr	r3, [pc, #124]	; (8004268 <MX_ADC2_Init+0x98>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80041ee:	4b1e      	ldr	r3, [pc, #120]	; (8004268 <MX_ADC2_Init+0x98>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80041f4:	4b1c      	ldr	r3, [pc, #112]	; (8004268 <MX_ADC2_Init+0x98>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80041fa:	4b1b      	ldr	r3, [pc, #108]	; (8004268 <MX_ADC2_Init+0x98>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004200:	4b19      	ldr	r3, [pc, #100]	; (8004268 <MX_ADC2_Init+0x98>)
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004208:	4b17      	ldr	r3, [pc, #92]	; (8004268 <MX_ADC2_Init+0x98>)
 800420a:	2200      	movs	r2, #0
 800420c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800420e:	4b16      	ldr	r3, [pc, #88]	; (8004268 <MX_ADC2_Init+0x98>)
 8004210:	4a17      	ldr	r2, [pc, #92]	; (8004270 <MX_ADC2_Init+0xa0>)
 8004212:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004214:	4b14      	ldr	r3, [pc, #80]	; (8004268 <MX_ADC2_Init+0x98>)
 8004216:	2200      	movs	r2, #0
 8004218:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800421a:	4b13      	ldr	r3, [pc, #76]	; (8004268 <MX_ADC2_Init+0x98>)
 800421c:	2201      	movs	r2, #1
 800421e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8004220:	4b11      	ldr	r3, [pc, #68]	; (8004268 <MX_ADC2_Init+0x98>)
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004228:	4b0f      	ldr	r3, [pc, #60]	; (8004268 <MX_ADC2_Init+0x98>)
 800422a:	2201      	movs	r2, #1
 800422c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800422e:	480e      	ldr	r0, [pc, #56]	; (8004268 <MX_ADC2_Init+0x98>)
 8004230:	f000 ff58 	bl	80050e4 <HAL_ADC_Init>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d001      	beq.n	800423e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800423a:	f000 facb 	bl	80047d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800423e:	2309      	movs	r3, #9
 8004240:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004242:	2301      	movs	r3, #1
 8004244:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004246:	2300      	movs	r3, #0
 8004248:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800424a:	463b      	mov	r3, r7
 800424c:	4619      	mov	r1, r3
 800424e:	4806      	ldr	r0, [pc, #24]	; (8004268 <MX_ADC2_Init+0x98>)
 8004250:	f001 f8f6 	bl	8005440 <HAL_ADC_ConfigChannel>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800425a:	f000 fabb 	bl	80047d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800425e:	bf00      	nop
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	20003050 	.word	0x20003050
 800426c:	40012100 	.word	0x40012100
 8004270:	0f000001 	.word	0x0f000001

08004274 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8004278:	4b17      	ldr	r3, [pc, #92]	; (80042d8 <MX_CAN1_Init+0x64>)
 800427a:	4a18      	ldr	r2, [pc, #96]	; (80042dc <MX_CAN1_Init+0x68>)
 800427c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800427e:	4b16      	ldr	r3, [pc, #88]	; (80042d8 <MX_CAN1_Init+0x64>)
 8004280:	2210      	movs	r2, #16
 8004282:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004284:	4b14      	ldr	r3, [pc, #80]	; (80042d8 <MX_CAN1_Init+0x64>)
 8004286:	2200      	movs	r2, #0
 8004288:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800428a:	4b13      	ldr	r3, [pc, #76]	; (80042d8 <MX_CAN1_Init+0x64>)
 800428c:	2200      	movs	r2, #0
 800428e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8004290:	4b11      	ldr	r3, [pc, #68]	; (80042d8 <MX_CAN1_Init+0x64>)
 8004292:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004296:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8004298:	4b0f      	ldr	r3, [pc, #60]	; (80042d8 <MX_CAN1_Init+0x64>)
 800429a:	2200      	movs	r2, #0
 800429c:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800429e:	4b0e      	ldr	r3, [pc, #56]	; (80042d8 <MX_CAN1_Init+0x64>)
 80042a0:	2200      	movs	r2, #0
 80042a2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80042a4:	4b0c      	ldr	r3, [pc, #48]	; (80042d8 <MX_CAN1_Init+0x64>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80042aa:	4b0b      	ldr	r3, [pc, #44]	; (80042d8 <MX_CAN1_Init+0x64>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80042b0:	4b09      	ldr	r3, [pc, #36]	; (80042d8 <MX_CAN1_Init+0x64>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80042b6:	4b08      	ldr	r3, [pc, #32]	; (80042d8 <MX_CAN1_Init+0x64>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80042bc:	4b06      	ldr	r3, [pc, #24]	; (80042d8 <MX_CAN1_Init+0x64>)
 80042be:	2200      	movs	r2, #0
 80042c0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80042c2:	4805      	ldr	r0, [pc, #20]	; (80042d8 <MX_CAN1_Init+0x64>)
 80042c4:	f001 faea 	bl	800589c <HAL_CAN_Init>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d001      	beq.n	80042d2 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80042ce:	f000 fa81 	bl	80047d4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80042d2:	bf00      	nop
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	20003098 	.word	0x20003098
 80042dc:	40006400 	.word	0x40006400

080042e0 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80042e4:	4b17      	ldr	r3, [pc, #92]	; (8004344 <MX_CAN2_Init+0x64>)
 80042e6:	4a18      	ldr	r2, [pc, #96]	; (8004348 <MX_CAN2_Init+0x68>)
 80042e8:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 80042ea:	4b16      	ldr	r3, [pc, #88]	; (8004344 <MX_CAN2_Init+0x64>)
 80042ec:	2210      	movs	r2, #16
 80042ee:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80042f0:	4b14      	ldr	r3, [pc, #80]	; (8004344 <MX_CAN2_Init+0x64>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80042f6:	4b13      	ldr	r3, [pc, #76]	; (8004344 <MX_CAN2_Init+0x64>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 80042fc:	4b11      	ldr	r3, [pc, #68]	; (8004344 <MX_CAN2_Init+0x64>)
 80042fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004302:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8004304:	4b0f      	ldr	r3, [pc, #60]	; (8004344 <MX_CAN2_Init+0x64>)
 8004306:	2200      	movs	r2, #0
 8004308:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800430a:	4b0e      	ldr	r3, [pc, #56]	; (8004344 <MX_CAN2_Init+0x64>)
 800430c:	2200      	movs	r2, #0
 800430e:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8004310:	4b0c      	ldr	r3, [pc, #48]	; (8004344 <MX_CAN2_Init+0x64>)
 8004312:	2200      	movs	r2, #0
 8004314:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8004316:	4b0b      	ldr	r3, [pc, #44]	; (8004344 <MX_CAN2_Init+0x64>)
 8004318:	2200      	movs	r2, #0
 800431a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800431c:	4b09      	ldr	r3, [pc, #36]	; (8004344 <MX_CAN2_Init+0x64>)
 800431e:	2200      	movs	r2, #0
 8004320:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8004322:	4b08      	ldr	r3, [pc, #32]	; (8004344 <MX_CAN2_Init+0x64>)
 8004324:	2200      	movs	r2, #0
 8004326:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8004328:	4b06      	ldr	r3, [pc, #24]	; (8004344 <MX_CAN2_Init+0x64>)
 800432a:	2200      	movs	r2, #0
 800432c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800432e:	4805      	ldr	r0, [pc, #20]	; (8004344 <MX_CAN2_Init+0x64>)
 8004330:	f001 fab4 	bl	800589c <HAL_CAN_Init>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d001      	beq.n	800433e <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800433a:	f000 fa4b 	bl	80047d4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800433e:	bf00      	nop
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	200030c0 	.word	0x200030c0
 8004348:	40006800 	.word	0x40006800

0800434c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004350:	4b17      	ldr	r3, [pc, #92]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004352:	4a18      	ldr	r2, [pc, #96]	; (80043b4 <MX_SPI1_Init+0x68>)
 8004354:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004356:	4b16      	ldr	r3, [pc, #88]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004358:	f44f 7282 	mov.w	r2, #260	; 0x104
 800435c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800435e:	4b14      	ldr	r3, [pc, #80]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004360:	2200      	movs	r2, #0
 8004362:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004364:	4b12      	ldr	r3, [pc, #72]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004366:	2200      	movs	r2, #0
 8004368:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800436a:	4b11      	ldr	r3, [pc, #68]	; (80043b0 <MX_SPI1_Init+0x64>)
 800436c:	2200      	movs	r2, #0
 800436e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004370:	4b0f      	ldr	r3, [pc, #60]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004372:	2200      	movs	r2, #0
 8004374:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004376:	4b0e      	ldr	r3, [pc, #56]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004378:	f44f 7200 	mov.w	r2, #512	; 0x200
 800437c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800437e:	4b0c      	ldr	r3, [pc, #48]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004380:	2228      	movs	r2, #40	; 0x28
 8004382:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004384:	4b0a      	ldr	r3, [pc, #40]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004386:	2200      	movs	r2, #0
 8004388:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800438a:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <MX_SPI1_Init+0x64>)
 800438c:	2200      	movs	r2, #0
 800438e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004390:	4b07      	ldr	r3, [pc, #28]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004392:	2200      	movs	r2, #0
 8004394:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004396:	4b06      	ldr	r3, [pc, #24]	; (80043b0 <MX_SPI1_Init+0x64>)
 8004398:	220a      	movs	r2, #10
 800439a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800439c:	4804      	ldr	r0, [pc, #16]	; (80043b0 <MX_SPI1_Init+0x64>)
 800439e:	f003 f8ad 	bl	80074fc <HAL_SPI_Init>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d001      	beq.n	80043ac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80043a8:	f000 fa14 	bl	80047d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80043ac:	bf00      	nop
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	200030e8 	.word	0x200030e8
 80043b4:	40013000 	.word	0x40013000

080043b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b096      	sub	sp, #88	; 0x58
 80043bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80043c2:	2200      	movs	r2, #0
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	605a      	str	r2, [r3, #4]
 80043c8:	609a      	str	r2, [r3, #8]
 80043ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80043d0:	2200      	movs	r2, #0
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043da:	2200      	movs	r2, #0
 80043dc:	601a      	str	r2, [r3, #0]
 80043de:	605a      	str	r2, [r3, #4]
 80043e0:	609a      	str	r2, [r3, #8]
 80043e2:	60da      	str	r2, [r3, #12]
 80043e4:	611a      	str	r2, [r3, #16]
 80043e6:	615a      	str	r2, [r3, #20]
 80043e8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80043ea:	1d3b      	adds	r3, r7, #4
 80043ec:	2220      	movs	r2, #32
 80043ee:	2100      	movs	r1, #0
 80043f0:	4618      	mov	r0, r3
 80043f2:	f005 ff34 	bl	800a25e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80043f6:	4b44      	ldr	r3, [pc, #272]	; (8004508 <MX_TIM1_Init+0x150>)
 80043f8:	4a44      	ldr	r2, [pc, #272]	; (800450c <MX_TIM1_Init+0x154>)
 80043fa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80043fc:	4b42      	ldr	r3, [pc, #264]	; (8004508 <MX_TIM1_Init+0x150>)
 80043fe:	2200      	movs	r2, #0
 8004400:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004402:	4b41      	ldr	r3, [pc, #260]	; (8004508 <MX_TIM1_Init+0x150>)
 8004404:	2200      	movs	r2, #0
 8004406:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8004408:	4b3f      	ldr	r3, [pc, #252]	; (8004508 <MX_TIM1_Init+0x150>)
 800440a:	22ff      	movs	r2, #255	; 0xff
 800440c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800440e:	4b3e      	ldr	r3, [pc, #248]	; (8004508 <MX_TIM1_Init+0x150>)
 8004410:	2200      	movs	r2, #0
 8004412:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004414:	4b3c      	ldr	r3, [pc, #240]	; (8004508 <MX_TIM1_Init+0x150>)
 8004416:	2200      	movs	r2, #0
 8004418:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800441a:	4b3b      	ldr	r3, [pc, #236]	; (8004508 <MX_TIM1_Init+0x150>)
 800441c:	2200      	movs	r2, #0
 800441e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004420:	4839      	ldr	r0, [pc, #228]	; (8004508 <MX_TIM1_Init+0x150>)
 8004422:	f003 fe13 	bl	800804c <HAL_TIM_Base_Init>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800442c:	f000 f9d2 	bl	80047d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004430:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004434:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004436:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800443a:	4619      	mov	r1, r3
 800443c:	4832      	ldr	r0, [pc, #200]	; (8004508 <MX_TIM1_Init+0x150>)
 800443e:	f004 f8a1 	bl	8008584 <HAL_TIM_ConfigClockSource>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8004448:	f000 f9c4 	bl	80047d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800444c:	482e      	ldr	r0, [pc, #184]	; (8004508 <MX_TIM1_Init+0x150>)
 800444e:	f003 feb5 	bl	80081bc <HAL_TIM_PWM_Init>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8004458:	f000 f9bc 	bl	80047d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800445c:	2300      	movs	r3, #0
 800445e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004460:	2300      	movs	r3, #0
 8004462:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004464:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004468:	4619      	mov	r1, r3
 800446a:	4827      	ldr	r0, [pc, #156]	; (8004508 <MX_TIM1_Init+0x150>)
 800446c:	f004 fc62 	bl	8008d34 <HAL_TIMEx_MasterConfigSynchronization>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8004476:	f000 f9ad 	bl	80047d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800447a:	2360      	movs	r3, #96	; 0x60
 800447c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800447e:	2300      	movs	r3, #0
 8004480:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004482:	2300      	movs	r3, #0
 8004484:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004486:	2300      	movs	r3, #0
 8004488:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800448a:	2300      	movs	r3, #0
 800448c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800448e:	2300      	movs	r3, #0
 8004490:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004492:	2300      	movs	r3, #0
 8004494:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004496:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800449a:	2200      	movs	r2, #0
 800449c:	4619      	mov	r1, r3
 800449e:	481a      	ldr	r0, [pc, #104]	; (8004508 <MX_TIM1_Init+0x150>)
 80044a0:	f003 ffae 	bl	8008400 <HAL_TIM_PWM_ConfigChannel>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d001      	beq.n	80044ae <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80044aa:	f000 f993 	bl	80047d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80044ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044b2:	2204      	movs	r2, #4
 80044b4:	4619      	mov	r1, r3
 80044b6:	4814      	ldr	r0, [pc, #80]	; (8004508 <MX_TIM1_Init+0x150>)
 80044b8:	f003 ffa2 	bl	8008400 <HAL_TIM_PWM_ConfigChannel>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d001      	beq.n	80044c6 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80044c2:	f000 f987 	bl	80047d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80044c6:	2300      	movs	r3, #0
 80044c8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80044ca:	2300      	movs	r3, #0
 80044cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80044ce:	2300      	movs	r3, #0
 80044d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80044d2:	2300      	movs	r3, #0
 80044d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80044d6:	2300      	movs	r3, #0
 80044d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80044da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80044de:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80044e0:	2300      	movs	r3, #0
 80044e2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80044e4:	1d3b      	adds	r3, r7, #4
 80044e6:	4619      	mov	r1, r3
 80044e8:	4807      	ldr	r0, [pc, #28]	; (8004508 <MX_TIM1_Init+0x150>)
 80044ea:	f004 fc9f 	bl	8008e2c <HAL_TIMEx_ConfigBreakDeadTime>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d001      	beq.n	80044f8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80044f4:	f000 f96e 	bl	80047d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80044f8:	4803      	ldr	r0, [pc, #12]	; (8004508 <MX_TIM1_Init+0x150>)
 80044fa:	f000 fb63 	bl	8004bc4 <HAL_TIM_MspPostInit>

}
 80044fe:	bf00      	nop
 8004500:	3758      	adds	r7, #88	; 0x58
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	20003140 	.word	0x20003140
 800450c:	40010000 	.word	0x40010000

08004510 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b08e      	sub	sp, #56	; 0x38
 8004514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004516:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]
 800451e:	605a      	str	r2, [r3, #4]
 8004520:	609a      	str	r2, [r3, #8]
 8004522:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004524:	f107 0320 	add.w	r3, r7, #32
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]
 800452c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800452e:	1d3b      	adds	r3, r7, #4
 8004530:	2200      	movs	r2, #0
 8004532:	601a      	str	r2, [r3, #0]
 8004534:	605a      	str	r2, [r3, #4]
 8004536:	609a      	str	r2, [r3, #8]
 8004538:	60da      	str	r2, [r3, #12]
 800453a:	611a      	str	r2, [r3, #16]
 800453c:	615a      	str	r2, [r3, #20]
 800453e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004540:	4b32      	ldr	r3, [pc, #200]	; (800460c <MX_TIM2_Init+0xfc>)
 8004542:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004546:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004548:	4b30      	ldr	r3, [pc, #192]	; (800460c <MX_TIM2_Init+0xfc>)
 800454a:	2200      	movs	r2, #0
 800454c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800454e:	4b2f      	ldr	r3, [pc, #188]	; (800460c <MX_TIM2_Init+0xfc>)
 8004550:	2200      	movs	r2, #0
 8004552:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8004554:	4b2d      	ldr	r3, [pc, #180]	; (800460c <MX_TIM2_Init+0xfc>)
 8004556:	22ff      	movs	r2, #255	; 0xff
 8004558:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800455a:	4b2c      	ldr	r3, [pc, #176]	; (800460c <MX_TIM2_Init+0xfc>)
 800455c:	2200      	movs	r2, #0
 800455e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004560:	4b2a      	ldr	r3, [pc, #168]	; (800460c <MX_TIM2_Init+0xfc>)
 8004562:	2200      	movs	r2, #0
 8004564:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004566:	4829      	ldr	r0, [pc, #164]	; (800460c <MX_TIM2_Init+0xfc>)
 8004568:	f003 fd70 	bl	800804c <HAL_TIM_Base_Init>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8004572:	f000 f92f 	bl	80047d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004576:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800457a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800457c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004580:	4619      	mov	r1, r3
 8004582:	4822      	ldr	r0, [pc, #136]	; (800460c <MX_TIM2_Init+0xfc>)
 8004584:	f003 fffe 	bl	8008584 <HAL_TIM_ConfigClockSource>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800458e:	f000 f921 	bl	80047d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004592:	481e      	ldr	r0, [pc, #120]	; (800460c <MX_TIM2_Init+0xfc>)
 8004594:	f003 fe12 	bl	80081bc <HAL_TIM_PWM_Init>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800459e:	f000 f919 	bl	80047d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045a2:	2300      	movs	r3, #0
 80045a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045a6:	2300      	movs	r3, #0
 80045a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80045aa:	f107 0320 	add.w	r3, r7, #32
 80045ae:	4619      	mov	r1, r3
 80045b0:	4816      	ldr	r0, [pc, #88]	; (800460c <MX_TIM2_Init+0xfc>)
 80045b2:	f004 fbbf 	bl	8008d34 <HAL_TIMEx_MasterConfigSynchronization>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d001      	beq.n	80045c0 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80045bc:	f000 f90a 	bl	80047d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80045c0:	2360      	movs	r3, #96	; 0x60
 80045c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80045c4:	2300      	movs	r3, #0
 80045c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80045c8:	2300      	movs	r3, #0
 80045ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045cc:	2300      	movs	r3, #0
 80045ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045d0:	1d3b      	adds	r3, r7, #4
 80045d2:	2200      	movs	r2, #0
 80045d4:	4619      	mov	r1, r3
 80045d6:	480d      	ldr	r0, [pc, #52]	; (800460c <MX_TIM2_Init+0xfc>)
 80045d8:	f003 ff12 	bl	8008400 <HAL_TIM_PWM_ConfigChannel>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80045e2:	f000 f8f7 	bl	80047d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80045e6:	1d3b      	adds	r3, r7, #4
 80045e8:	2204      	movs	r2, #4
 80045ea:	4619      	mov	r1, r3
 80045ec:	4807      	ldr	r0, [pc, #28]	; (800460c <MX_TIM2_Init+0xfc>)
 80045ee:	f003 ff07 	bl	8008400 <HAL_TIM_PWM_ConfigChannel>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d001      	beq.n	80045fc <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 80045f8:	f000 f8ec 	bl	80047d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80045fc:	4803      	ldr	r0, [pc, #12]	; (800460c <MX_TIM2_Init+0xfc>)
 80045fe:	f000 fae1 	bl	8004bc4 <HAL_TIM_MspPostInit>

}
 8004602:	bf00      	nop
 8004604:	3738      	adds	r7, #56	; 0x38
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	20003188 	.word	0x20003188

08004610 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004616:	f107 0308 	add.w	r3, r7, #8
 800461a:	2200      	movs	r2, #0
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	605a      	str	r2, [r3, #4]
 8004620:	609a      	str	r2, [r3, #8]
 8004622:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004624:	463b      	mov	r3, r7
 8004626:	2200      	movs	r2, #0
 8004628:	601a      	str	r2, [r3, #0]
 800462a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800462c:	4b1d      	ldr	r3, [pc, #116]	; (80046a4 <MX_TIM4_Init+0x94>)
 800462e:	4a1e      	ldr	r2, [pc, #120]	; (80046a8 <MX_TIM4_Init+0x98>)
 8004630:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 8004632:	4b1c      	ldr	r3, [pc, #112]	; (80046a4 <MX_TIM4_Init+0x94>)
 8004634:	223f      	movs	r2, #63	; 0x3f
 8004636:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004638:	4b1a      	ldr	r3, [pc, #104]	; (80046a4 <MX_TIM4_Init+0x94>)
 800463a:	2200      	movs	r2, #0
 800463c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800463e:	4b19      	ldr	r3, [pc, #100]	; (80046a4 <MX_TIM4_Init+0x94>)
 8004640:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004644:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004646:	4b17      	ldr	r3, [pc, #92]	; (80046a4 <MX_TIM4_Init+0x94>)
 8004648:	2200      	movs	r2, #0
 800464a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800464c:	4b15      	ldr	r3, [pc, #84]	; (80046a4 <MX_TIM4_Init+0x94>)
 800464e:	2200      	movs	r2, #0
 8004650:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004652:	4814      	ldr	r0, [pc, #80]	; (80046a4 <MX_TIM4_Init+0x94>)
 8004654:	f003 fcfa 	bl	800804c <HAL_TIM_Base_Init>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d001      	beq.n	8004662 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800465e:	f000 f8b9 	bl	80047d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004662:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004666:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004668:	f107 0308 	add.w	r3, r7, #8
 800466c:	4619      	mov	r1, r3
 800466e:	480d      	ldr	r0, [pc, #52]	; (80046a4 <MX_TIM4_Init+0x94>)
 8004670:	f003 ff88 	bl	8008584 <HAL_TIM_ConfigClockSource>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800467a:	f000 f8ab 	bl	80047d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800467e:	2300      	movs	r3, #0
 8004680:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004682:	2300      	movs	r3, #0
 8004684:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004686:	463b      	mov	r3, r7
 8004688:	4619      	mov	r1, r3
 800468a:	4806      	ldr	r0, [pc, #24]	; (80046a4 <MX_TIM4_Init+0x94>)
 800468c:	f004 fb52 	bl	8008d34 <HAL_TIMEx_MasterConfigSynchronization>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d001      	beq.n	800469a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8004696:	f000 f89d 	bl	80047d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800469a:	bf00      	nop
 800469c:	3718      	adds	r7, #24
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	200031d0 	.word	0x200031d0
 80046a8:	40000800 	.word	0x40000800

080046ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80046b0:	4b11      	ldr	r3, [pc, #68]	; (80046f8 <MX_USART2_UART_Init+0x4c>)
 80046b2:	4a12      	ldr	r2, [pc, #72]	; (80046fc <MX_USART2_UART_Init+0x50>)
 80046b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80046b6:	4b10      	ldr	r3, [pc, #64]	; (80046f8 <MX_USART2_UART_Init+0x4c>)
 80046b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80046bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80046be:	4b0e      	ldr	r3, [pc, #56]	; (80046f8 <MX_USART2_UART_Init+0x4c>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80046c4:	4b0c      	ldr	r3, [pc, #48]	; (80046f8 <MX_USART2_UART_Init+0x4c>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80046ca:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <MX_USART2_UART_Init+0x4c>)
 80046cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046d0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 80046d2:	4b09      	ldr	r3, [pc, #36]	; (80046f8 <MX_USART2_UART_Init+0x4c>)
 80046d4:	2208      	movs	r2, #8
 80046d6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046d8:	4b07      	ldr	r3, [pc, #28]	; (80046f8 <MX_USART2_UART_Init+0x4c>)
 80046da:	2200      	movs	r2, #0
 80046dc:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80046de:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <MX_USART2_UART_Init+0x4c>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80046e4:	4804      	ldr	r0, [pc, #16]	; (80046f8 <MX_USART2_UART_Init+0x4c>)
 80046e6:	f004 fbf3 	bl	8008ed0 <HAL_UART_Init>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80046f0:	f000 f870 	bl	80047d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80046f4:	bf00      	nop
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	20003218 	.word	0x20003218
 80046fc:	40004400 	.word	0x40004400

08004700 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004706:	f107 030c 	add.w	r3, r7, #12
 800470a:	2200      	movs	r2, #0
 800470c:	601a      	str	r2, [r3, #0]
 800470e:	605a      	str	r2, [r3, #4]
 8004710:	609a      	str	r2, [r3, #8]
 8004712:	60da      	str	r2, [r3, #12]
 8004714:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004716:	2300      	movs	r3, #0
 8004718:	60bb      	str	r3, [r7, #8]
 800471a:	4b2b      	ldr	r3, [pc, #172]	; (80047c8 <MX_GPIO_Init+0xc8>)
 800471c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471e:	4a2a      	ldr	r2, [pc, #168]	; (80047c8 <MX_GPIO_Init+0xc8>)
 8004720:	f043 0304 	orr.w	r3, r3, #4
 8004724:	6313      	str	r3, [r2, #48]	; 0x30
 8004726:	4b28      	ldr	r3, [pc, #160]	; (80047c8 <MX_GPIO_Init+0xc8>)
 8004728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472a:	f003 0304 	and.w	r3, r3, #4
 800472e:	60bb      	str	r3, [r7, #8]
 8004730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004732:	2300      	movs	r3, #0
 8004734:	607b      	str	r3, [r7, #4]
 8004736:	4b24      	ldr	r3, [pc, #144]	; (80047c8 <MX_GPIO_Init+0xc8>)
 8004738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473a:	4a23      	ldr	r2, [pc, #140]	; (80047c8 <MX_GPIO_Init+0xc8>)
 800473c:	f043 0301 	orr.w	r3, r3, #1
 8004740:	6313      	str	r3, [r2, #48]	; 0x30
 8004742:	4b21      	ldr	r3, [pc, #132]	; (80047c8 <MX_GPIO_Init+0xc8>)
 8004744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	607b      	str	r3, [r7, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800474e:	2300      	movs	r3, #0
 8004750:	603b      	str	r3, [r7, #0]
 8004752:	4b1d      	ldr	r3, [pc, #116]	; (80047c8 <MX_GPIO_Init+0xc8>)
 8004754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004756:	4a1c      	ldr	r2, [pc, #112]	; (80047c8 <MX_GPIO_Init+0xc8>)
 8004758:	f043 0302 	orr.w	r3, r3, #2
 800475c:	6313      	str	r3, [r2, #48]	; 0x30
 800475e:	4b1a      	ldr	r3, [pc, #104]	; (80047c8 <MX_GPIO_Init+0xc8>)
 8004760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);
 800476a:	2200      	movs	r2, #0
 800476c:	f240 210e 	movw	r1, #526	; 0x20e
 8004770:	4816      	ldr	r0, [pc, #88]	; (80047cc <MX_GPIO_Init+0xcc>)
 8004772:	f002 f8c1 	bl	80068f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10, GPIO_PIN_RESET);
 8004776:	2200      	movs	r2, #0
 8004778:	f240 4104 	movw	r1, #1028	; 0x404
 800477c:	4814      	ldr	r0, [pc, #80]	; (80047d0 <MX_GPIO_Init+0xd0>)
 800477e:	f002 f8bb 	bl	80068f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC2 PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9;
 8004782:	f240 230e 	movw	r3, #526	; 0x20e
 8004786:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004788:	2301      	movs	r3, #1
 800478a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800478c:	2300      	movs	r3, #0
 800478e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004790:	2300      	movs	r3, #0
 8004792:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004794:	f107 030c 	add.w	r3, r7, #12
 8004798:	4619      	mov	r1, r3
 800479a:	480c      	ldr	r0, [pc, #48]	; (80047cc <MX_GPIO_Init+0xcc>)
 800479c:	f001 ff18 	bl	80065d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 80047a0:	f240 4304 	movw	r3, #1028	; 0x404
 80047a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80047a6:	2301      	movs	r3, #1
 80047a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047aa:	2300      	movs	r3, #0
 80047ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047ae:	2300      	movs	r3, #0
 80047b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047b2:	f107 030c 	add.w	r3, r7, #12
 80047b6:	4619      	mov	r1, r3
 80047b8:	4805      	ldr	r0, [pc, #20]	; (80047d0 <MX_GPIO_Init+0xd0>)
 80047ba:	f001 ff09 	bl	80065d0 <HAL_GPIO_Init>

}
 80047be:	bf00      	nop
 80047c0:	3720      	adds	r7, #32
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	40023800 	.word	0x40023800
 80047cc:	40020800 	.word	0x40020800
 80047d0:	40020400 	.word	0x40020400

080047d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047d4:	b480      	push	{r7}
 80047d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80047d8:	b672      	cpsid	i
}
 80047da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80047dc:	e7fe      	b.n	80047dc <Error_Handler+0x8>
	...

080047e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047e6:	2300      	movs	r3, #0
 80047e8:	607b      	str	r3, [r7, #4]
 80047ea:	4b10      	ldr	r3, [pc, #64]	; (800482c <HAL_MspInit+0x4c>)
 80047ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ee:	4a0f      	ldr	r2, [pc, #60]	; (800482c <HAL_MspInit+0x4c>)
 80047f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047f4:	6453      	str	r3, [r2, #68]	; 0x44
 80047f6:	4b0d      	ldr	r3, [pc, #52]	; (800482c <HAL_MspInit+0x4c>)
 80047f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047fe:	607b      	str	r3, [r7, #4]
 8004800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004802:	2300      	movs	r3, #0
 8004804:	603b      	str	r3, [r7, #0]
 8004806:	4b09      	ldr	r3, [pc, #36]	; (800482c <HAL_MspInit+0x4c>)
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	4a08      	ldr	r2, [pc, #32]	; (800482c <HAL_MspInit+0x4c>)
 800480c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004810:	6413      	str	r3, [r2, #64]	; 0x40
 8004812:	4b06      	ldr	r3, [pc, #24]	; (800482c <HAL_MspInit+0x4c>)
 8004814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800481a:	603b      	str	r3, [r7, #0]
 800481c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800481e:	2007      	movs	r0, #7
 8004820:	f001 fe94 	bl	800654c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004824:	bf00      	nop
 8004826:	3708      	adds	r7, #8
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	40023800 	.word	0x40023800

08004830 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b08c      	sub	sp, #48	; 0x30
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004838:	f107 031c 	add.w	r3, r7, #28
 800483c:	2200      	movs	r2, #0
 800483e:	601a      	str	r2, [r3, #0]
 8004840:	605a      	str	r2, [r3, #4]
 8004842:	609a      	str	r2, [r3, #8]
 8004844:	60da      	str	r2, [r3, #12]
 8004846:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a2e      	ldr	r2, [pc, #184]	; (8004908 <HAL_ADC_MspInit+0xd8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d128      	bne.n	80048a4 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004852:	2300      	movs	r3, #0
 8004854:	61bb      	str	r3, [r7, #24]
 8004856:	4b2d      	ldr	r3, [pc, #180]	; (800490c <HAL_ADC_MspInit+0xdc>)
 8004858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800485a:	4a2c      	ldr	r2, [pc, #176]	; (800490c <HAL_ADC_MspInit+0xdc>)
 800485c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004860:	6453      	str	r3, [r2, #68]	; 0x44
 8004862:	4b2a      	ldr	r3, [pc, #168]	; (800490c <HAL_ADC_MspInit+0xdc>)
 8004864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486a:	61bb      	str	r3, [r7, #24]
 800486c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]
 8004872:	4b26      	ldr	r3, [pc, #152]	; (800490c <HAL_ADC_MspInit+0xdc>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004876:	4a25      	ldr	r2, [pc, #148]	; (800490c <HAL_ADC_MspInit+0xdc>)
 8004878:	f043 0302 	orr.w	r3, r3, #2
 800487c:	6313      	str	r3, [r2, #48]	; 0x30
 800487e:	4b23      	ldr	r3, [pc, #140]	; (800490c <HAL_ADC_MspInit+0xdc>)
 8004880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	617b      	str	r3, [r7, #20]
 8004888:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800488a:	2301      	movs	r3, #1
 800488c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800488e:	2303      	movs	r3, #3
 8004890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004892:	2300      	movs	r3, #0
 8004894:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004896:	f107 031c 	add.w	r3, r7, #28
 800489a:	4619      	mov	r1, r3
 800489c:	481c      	ldr	r0, [pc, #112]	; (8004910 <HAL_ADC_MspInit+0xe0>)
 800489e:	f001 fe97 	bl	80065d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80048a2:	e02c      	b.n	80048fe <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a1a      	ldr	r2, [pc, #104]	; (8004914 <HAL_ADC_MspInit+0xe4>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d127      	bne.n	80048fe <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80048ae:	2300      	movs	r3, #0
 80048b0:	613b      	str	r3, [r7, #16]
 80048b2:	4b16      	ldr	r3, [pc, #88]	; (800490c <HAL_ADC_MspInit+0xdc>)
 80048b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b6:	4a15      	ldr	r2, [pc, #84]	; (800490c <HAL_ADC_MspInit+0xdc>)
 80048b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048bc:	6453      	str	r3, [r2, #68]	; 0x44
 80048be:	4b13      	ldr	r3, [pc, #76]	; (800490c <HAL_ADC_MspInit+0xdc>)
 80048c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048c6:	613b      	str	r3, [r7, #16]
 80048c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ca:	2300      	movs	r3, #0
 80048cc:	60fb      	str	r3, [r7, #12]
 80048ce:	4b0f      	ldr	r3, [pc, #60]	; (800490c <HAL_ADC_MspInit+0xdc>)
 80048d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d2:	4a0e      	ldr	r2, [pc, #56]	; (800490c <HAL_ADC_MspInit+0xdc>)
 80048d4:	f043 0302 	orr.w	r3, r3, #2
 80048d8:	6313      	str	r3, [r2, #48]	; 0x30
 80048da:	4b0c      	ldr	r3, [pc, #48]	; (800490c <HAL_ADC_MspInit+0xdc>)
 80048dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80048e6:	2302      	movs	r3, #2
 80048e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048ea:	2303      	movs	r3, #3
 80048ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ee:	2300      	movs	r3, #0
 80048f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048f2:	f107 031c 	add.w	r3, r7, #28
 80048f6:	4619      	mov	r1, r3
 80048f8:	4805      	ldr	r0, [pc, #20]	; (8004910 <HAL_ADC_MspInit+0xe0>)
 80048fa:	f001 fe69 	bl	80065d0 <HAL_GPIO_Init>
}
 80048fe:	bf00      	nop
 8004900:	3730      	adds	r7, #48	; 0x30
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	40012000 	.word	0x40012000
 800490c:	40023800 	.word	0x40023800
 8004910:	40020400 	.word	0x40020400
 8004914:	40012100 	.word	0x40012100

08004918 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b08c      	sub	sp, #48	; 0x30
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004920:	f107 031c 	add.w	r3, r7, #28
 8004924:	2200      	movs	r2, #0
 8004926:	601a      	str	r2, [r3, #0]
 8004928:	605a      	str	r2, [r3, #4]
 800492a:	609a      	str	r2, [r3, #8]
 800492c:	60da      	str	r2, [r3, #12]
 800492e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a53      	ldr	r2, [pc, #332]	; (8004a84 <HAL_CAN_MspInit+0x16c>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d146      	bne.n	80049c8 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800493a:	4b53      	ldr	r3, [pc, #332]	; (8004a88 <HAL_CAN_MspInit+0x170>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	3301      	adds	r3, #1
 8004940:	4a51      	ldr	r2, [pc, #324]	; (8004a88 <HAL_CAN_MspInit+0x170>)
 8004942:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004944:	4b50      	ldr	r3, [pc, #320]	; (8004a88 <HAL_CAN_MspInit+0x170>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2b01      	cmp	r3, #1
 800494a:	d10d      	bne.n	8004968 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800494c:	2300      	movs	r3, #0
 800494e:	61bb      	str	r3, [r7, #24]
 8004950:	4b4e      	ldr	r3, [pc, #312]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 8004952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004954:	4a4d      	ldr	r2, [pc, #308]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 8004956:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800495a:	6413      	str	r3, [r2, #64]	; 0x40
 800495c:	4b4b      	ldr	r3, [pc, #300]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 800495e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004964:	61bb      	str	r3, [r7, #24]
 8004966:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004968:	2300      	movs	r3, #0
 800496a:	617b      	str	r3, [r7, #20]
 800496c:	4b47      	ldr	r3, [pc, #284]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 800496e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004970:	4a46      	ldr	r2, [pc, #280]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 8004972:	f043 0301 	orr.w	r3, r3, #1
 8004976:	6313      	str	r3, [r2, #48]	; 0x30
 8004978:	4b44      	ldr	r3, [pc, #272]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 800497a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497c:	f003 0301 	and.w	r3, r3, #1
 8004980:	617b      	str	r3, [r7, #20]
 8004982:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004984:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800498a:	2302      	movs	r3, #2
 800498c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498e:	2300      	movs	r3, #0
 8004990:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004992:	2303      	movs	r3, #3
 8004994:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004996:	2309      	movs	r3, #9
 8004998:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800499a:	f107 031c 	add.w	r3, r7, #28
 800499e:	4619      	mov	r1, r3
 80049a0:	483b      	ldr	r0, [pc, #236]	; (8004a90 <HAL_CAN_MspInit+0x178>)
 80049a2:	f001 fe15 	bl	80065d0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80049a6:	2200      	movs	r2, #0
 80049a8:	2100      	movs	r1, #0
 80049aa:	2014      	movs	r0, #20
 80049ac:	f001 fdd9 	bl	8006562 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80049b0:	2014      	movs	r0, #20
 80049b2:	f001 fdf2 	bl	800659a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80049b6:	2200      	movs	r2, #0
 80049b8:	2100      	movs	r1, #0
 80049ba:	2015      	movs	r0, #21
 80049bc:	f001 fdd1 	bl	8006562 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80049c0:	2015      	movs	r0, #21
 80049c2:	f001 fdea 	bl	800659a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 80049c6:	e058      	b.n	8004a7a <HAL_CAN_MspInit+0x162>
  else if(hcan->Instance==CAN2)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a31      	ldr	r2, [pc, #196]	; (8004a94 <HAL_CAN_MspInit+0x17c>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d153      	bne.n	8004a7a <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80049d2:	2300      	movs	r3, #0
 80049d4:	613b      	str	r3, [r7, #16]
 80049d6:	4b2d      	ldr	r3, [pc, #180]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 80049d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049da:	4a2c      	ldr	r2, [pc, #176]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 80049dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049e0:	6413      	str	r3, [r2, #64]	; 0x40
 80049e2:	4b2a      	ldr	r3, [pc, #168]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049ea:	613b      	str	r3, [r7, #16]
 80049ec:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80049ee:	4b26      	ldr	r3, [pc, #152]	; (8004a88 <HAL_CAN_MspInit+0x170>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	3301      	adds	r3, #1
 80049f4:	4a24      	ldr	r2, [pc, #144]	; (8004a88 <HAL_CAN_MspInit+0x170>)
 80049f6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80049f8:	4b23      	ldr	r3, [pc, #140]	; (8004a88 <HAL_CAN_MspInit+0x170>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d10d      	bne.n	8004a1c <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004a00:	2300      	movs	r3, #0
 8004a02:	60fb      	str	r3, [r7, #12]
 8004a04:	4b21      	ldr	r3, [pc, #132]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 8004a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a08:	4a20      	ldr	r2, [pc, #128]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 8004a0a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a0e:	6413      	str	r3, [r2, #64]	; 0x40
 8004a10:	4b1e      	ldr	r3, [pc, #120]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 8004a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	60bb      	str	r3, [r7, #8]
 8004a20:	4b1a      	ldr	r3, [pc, #104]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 8004a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a24:	4a19      	ldr	r2, [pc, #100]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 8004a26:	f043 0302 	orr.w	r3, r3, #2
 8004a2a:	6313      	str	r3, [r2, #48]	; 0x30
 8004a2c:	4b17      	ldr	r3, [pc, #92]	; (8004a8c <HAL_CAN_MspInit+0x174>)
 8004a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	60bb      	str	r3, [r7, #8]
 8004a36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8004a38:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a3e:	2302      	movs	r3, #2
 8004a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a42:	2300      	movs	r3, #0
 8004a44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a46:	2303      	movs	r3, #3
 8004a48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8004a4a:	2309      	movs	r3, #9
 8004a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a4e:	f107 031c 	add.w	r3, r7, #28
 8004a52:	4619      	mov	r1, r3
 8004a54:	4810      	ldr	r0, [pc, #64]	; (8004a98 <HAL_CAN_MspInit+0x180>)
 8004a56:	f001 fdbb 	bl	80065d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	2040      	movs	r0, #64	; 0x40
 8004a60:	f001 fd7f 	bl	8006562 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004a64:	2040      	movs	r0, #64	; 0x40
 8004a66:	f001 fd98 	bl	800659a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	2041      	movs	r0, #65	; 0x41
 8004a70:	f001 fd77 	bl	8006562 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8004a74:	2041      	movs	r0, #65	; 0x41
 8004a76:	f001 fd90 	bl	800659a <HAL_NVIC_EnableIRQ>
}
 8004a7a:	bf00      	nop
 8004a7c:	3730      	adds	r7, #48	; 0x30
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	40006400 	.word	0x40006400
 8004a88:	2000325c 	.word	0x2000325c
 8004a8c:	40023800 	.word	0x40023800
 8004a90:	40020000 	.word	0x40020000
 8004a94:	40006800 	.word	0x40006800
 8004a98:	40020400 	.word	0x40020400

08004a9c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b08a      	sub	sp, #40	; 0x28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aa4:	f107 0314 	add.w	r3, r7, #20
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	605a      	str	r2, [r3, #4]
 8004aae:	609a      	str	r2, [r3, #8]
 8004ab0:	60da      	str	r2, [r3, #12]
 8004ab2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a19      	ldr	r2, [pc, #100]	; (8004b20 <HAL_SPI_MspInit+0x84>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d12b      	bne.n	8004b16 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004abe:	2300      	movs	r3, #0
 8004ac0:	613b      	str	r3, [r7, #16]
 8004ac2:	4b18      	ldr	r3, [pc, #96]	; (8004b24 <HAL_SPI_MspInit+0x88>)
 8004ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac6:	4a17      	ldr	r2, [pc, #92]	; (8004b24 <HAL_SPI_MspInit+0x88>)
 8004ac8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004acc:	6453      	str	r3, [r2, #68]	; 0x44
 8004ace:	4b15      	ldr	r3, [pc, #84]	; (8004b24 <HAL_SPI_MspInit+0x88>)
 8004ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ad2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ad6:	613b      	str	r3, [r7, #16]
 8004ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ada:	2300      	movs	r3, #0
 8004adc:	60fb      	str	r3, [r7, #12]
 8004ade:	4b11      	ldr	r3, [pc, #68]	; (8004b24 <HAL_SPI_MspInit+0x88>)
 8004ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae2:	4a10      	ldr	r2, [pc, #64]	; (8004b24 <HAL_SPI_MspInit+0x88>)
 8004ae4:	f043 0301 	orr.w	r3, r3, #1
 8004ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8004aea:	4b0e      	ldr	r3, [pc, #56]	; (8004b24 <HAL_SPI_MspInit+0x88>)
 8004aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	60fb      	str	r3, [r7, #12]
 8004af4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004af6:	23e0      	movs	r3, #224	; 0xe0
 8004af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004afa:	2302      	movs	r3, #2
 8004afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004afe:	2300      	movs	r3, #0
 8004b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b02:	2303      	movs	r3, #3
 8004b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004b06:	2305      	movs	r3, #5
 8004b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b0a:	f107 0314 	add.w	r3, r7, #20
 8004b0e:	4619      	mov	r1, r3
 8004b10:	4805      	ldr	r0, [pc, #20]	; (8004b28 <HAL_SPI_MspInit+0x8c>)
 8004b12:	f001 fd5d 	bl	80065d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004b16:	bf00      	nop
 8004b18:	3728      	adds	r7, #40	; 0x28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	40013000 	.word	0x40013000
 8004b24:	40023800 	.word	0x40023800
 8004b28:	40020000 	.word	0x40020000

08004b2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b087      	sub	sp, #28
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a1f      	ldr	r2, [pc, #124]	; (8004bb8 <HAL_TIM_Base_MspInit+0x8c>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d10e      	bne.n	8004b5c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]
 8004b42:	4b1e      	ldr	r3, [pc, #120]	; (8004bbc <HAL_TIM_Base_MspInit+0x90>)
 8004b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b46:	4a1d      	ldr	r2, [pc, #116]	; (8004bbc <HAL_TIM_Base_MspInit+0x90>)
 8004b48:	f043 0301 	orr.w	r3, r3, #1
 8004b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8004b4e:	4b1b      	ldr	r3, [pc, #108]	; (8004bbc <HAL_TIM_Base_MspInit+0x90>)
 8004b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	617b      	str	r3, [r7, #20]
 8004b58:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004b5a:	e026      	b.n	8004baa <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b64:	d10e      	bne.n	8004b84 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b66:	2300      	movs	r3, #0
 8004b68:	613b      	str	r3, [r7, #16]
 8004b6a:	4b14      	ldr	r3, [pc, #80]	; (8004bbc <HAL_TIM_Base_MspInit+0x90>)
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6e:	4a13      	ldr	r2, [pc, #76]	; (8004bbc <HAL_TIM_Base_MspInit+0x90>)
 8004b70:	f043 0301 	orr.w	r3, r3, #1
 8004b74:	6413      	str	r3, [r2, #64]	; 0x40
 8004b76:	4b11      	ldr	r3, [pc, #68]	; (8004bbc <HAL_TIM_Base_MspInit+0x90>)
 8004b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	613b      	str	r3, [r7, #16]
 8004b80:	693b      	ldr	r3, [r7, #16]
}
 8004b82:	e012      	b.n	8004baa <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM4)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a0d      	ldr	r2, [pc, #52]	; (8004bc0 <HAL_TIM_Base_MspInit+0x94>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d10d      	bne.n	8004baa <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004b8e:	2300      	movs	r3, #0
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	4b0a      	ldr	r3, [pc, #40]	; (8004bbc <HAL_TIM_Base_MspInit+0x90>)
 8004b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b96:	4a09      	ldr	r2, [pc, #36]	; (8004bbc <HAL_TIM_Base_MspInit+0x90>)
 8004b98:	f043 0304 	orr.w	r3, r3, #4
 8004b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8004b9e:	4b07      	ldr	r3, [pc, #28]	; (8004bbc <HAL_TIM_Base_MspInit+0x90>)
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba2:	f003 0304 	and.w	r3, r3, #4
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
}
 8004baa:	bf00      	nop
 8004bac:	371c      	adds	r7, #28
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	40010000 	.word	0x40010000
 8004bbc:	40023800 	.word	0x40023800
 8004bc0:	40000800 	.word	0x40000800

08004bc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08a      	sub	sp, #40	; 0x28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bcc:	f107 0314 	add.w	r3, r7, #20
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	601a      	str	r2, [r3, #0]
 8004bd4:	605a      	str	r2, [r3, #4]
 8004bd6:	609a      	str	r2, [r3, #8]
 8004bd8:	60da      	str	r2, [r3, #12]
 8004bda:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a24      	ldr	r2, [pc, #144]	; (8004c74 <HAL_TIM_MspPostInit+0xb0>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d11f      	bne.n	8004c26 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004be6:	2300      	movs	r3, #0
 8004be8:	613b      	str	r3, [r7, #16]
 8004bea:	4b23      	ldr	r3, [pc, #140]	; (8004c78 <HAL_TIM_MspPostInit+0xb4>)
 8004bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bee:	4a22      	ldr	r2, [pc, #136]	; (8004c78 <HAL_TIM_MspPostInit+0xb4>)
 8004bf0:	f043 0301 	orr.w	r3, r3, #1
 8004bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8004bf6:	4b20      	ldr	r3, [pc, #128]	; (8004c78 <HAL_TIM_MspPostInit+0xb4>)
 8004bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfa:	f003 0301 	and.w	r3, r3, #1
 8004bfe:	613b      	str	r3, [r7, #16]
 8004c00:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004c02:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c08:	2302      	movs	r3, #2
 8004c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c10:	2300      	movs	r3, #0
 8004c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004c14:	2301      	movs	r3, #1
 8004c16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c18:	f107 0314 	add.w	r3, r7, #20
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	4817      	ldr	r0, [pc, #92]	; (8004c7c <HAL_TIM_MspPostInit+0xb8>)
 8004c20:	f001 fcd6 	bl	80065d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004c24:	e022      	b.n	8004c6c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c2e:	d11d      	bne.n	8004c6c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c30:	2300      	movs	r3, #0
 8004c32:	60fb      	str	r3, [r7, #12]
 8004c34:	4b10      	ldr	r3, [pc, #64]	; (8004c78 <HAL_TIM_MspPostInit+0xb4>)
 8004c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c38:	4a0f      	ldr	r2, [pc, #60]	; (8004c78 <HAL_TIM_MspPostInit+0xb4>)
 8004c3a:	f043 0301 	orr.w	r3, r3, #1
 8004c3e:	6313      	str	r3, [r2, #48]	; 0x30
 8004c40:	4b0d      	ldr	r3, [pc, #52]	; (8004c78 <HAL_TIM_MspPostInit+0xb4>)
 8004c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c50:	2302      	movs	r3, #2
 8004c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c60:	f107 0314 	add.w	r3, r7, #20
 8004c64:	4619      	mov	r1, r3
 8004c66:	4805      	ldr	r0, [pc, #20]	; (8004c7c <HAL_TIM_MspPostInit+0xb8>)
 8004c68:	f001 fcb2 	bl	80065d0 <HAL_GPIO_Init>
}
 8004c6c:	bf00      	nop
 8004c6e:	3728      	adds	r7, #40	; 0x28
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}
 8004c74:	40010000 	.word	0x40010000
 8004c78:	40023800 	.word	0x40023800
 8004c7c:	40020000 	.word	0x40020000

08004c80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b08a      	sub	sp, #40	; 0x28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c88:	f107 0314 	add.w	r3, r7, #20
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	605a      	str	r2, [r3, #4]
 8004c92:	609a      	str	r2, [r3, #8]
 8004c94:	60da      	str	r2, [r3, #12]
 8004c96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a19      	ldr	r2, [pc, #100]	; (8004d04 <HAL_UART_MspInit+0x84>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d12b      	bne.n	8004cfa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	613b      	str	r3, [r7, #16]
 8004ca6:	4b18      	ldr	r3, [pc, #96]	; (8004d08 <HAL_UART_MspInit+0x88>)
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004caa:	4a17      	ldr	r2, [pc, #92]	; (8004d08 <HAL_UART_MspInit+0x88>)
 8004cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cb0:	6413      	str	r3, [r2, #64]	; 0x40
 8004cb2:	4b15      	ldr	r3, [pc, #84]	; (8004d08 <HAL_UART_MspInit+0x88>)
 8004cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cba:	613b      	str	r3, [r7, #16]
 8004cbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	60fb      	str	r3, [r7, #12]
 8004cc2:	4b11      	ldr	r3, [pc, #68]	; (8004d08 <HAL_UART_MspInit+0x88>)
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc6:	4a10      	ldr	r2, [pc, #64]	; (8004d08 <HAL_UART_MspInit+0x88>)
 8004cc8:	f043 0301 	orr.w	r3, r3, #1
 8004ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8004cce:	4b0e      	ldr	r3, [pc, #56]	; (8004d08 <HAL_UART_MspInit+0x88>)
 8004cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	60fb      	str	r3, [r7, #12]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004cda:	230c      	movs	r3, #12
 8004cdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cde:	2302      	movs	r3, #2
 8004ce0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004cea:	2307      	movs	r3, #7
 8004cec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cee:	f107 0314 	add.w	r3, r7, #20
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4805      	ldr	r0, [pc, #20]	; (8004d0c <HAL_UART_MspInit+0x8c>)
 8004cf6:	f001 fc6b 	bl	80065d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004cfa:	bf00      	nop
 8004cfc:	3728      	adds	r7, #40	; 0x28
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	40004400 	.word	0x40004400
 8004d08:	40023800 	.word	0x40023800
 8004d0c:	40020000 	.word	0x40020000

08004d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004d14:	e7fe      	b.n	8004d14 <NMI_Handler+0x4>

08004d16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d16:	b480      	push	{r7}
 8004d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d1a:	e7fe      	b.n	8004d1a <HardFault_Handler+0x4>

08004d1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d20:	e7fe      	b.n	8004d20 <MemManage_Handler+0x4>

08004d22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d22:	b480      	push	{r7}
 8004d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d26:	e7fe      	b.n	8004d26 <BusFault_Handler+0x4>

08004d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d2c:	e7fe      	b.n	8004d2c <UsageFault_Handler+0x4>

08004d2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d32:	bf00      	nop
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d40:	bf00      	nop
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr

08004d4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d4a:	b480      	push	{r7}
 8004d4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d4e:	bf00      	nop
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d5c:	f000 f97e 	bl	800505c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d60:	bf00      	nop
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d68:	4802      	ldr	r0, [pc, #8]	; (8004d74 <CAN1_RX0_IRQHandler+0x10>)
 8004d6a:	f001 f8ef 	bl	8005f4c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004d6e:	bf00      	nop
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	20003098 	.word	0x20003098

08004d78 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d7c:	4802      	ldr	r0, [pc, #8]	; (8004d88 <CAN1_RX1_IRQHandler+0x10>)
 8004d7e:	f001 f8e5 	bl	8005f4c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004d82:	bf00      	nop
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	20003098 	.word	0x20003098

08004d8c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004d90:	4802      	ldr	r0, [pc, #8]	; (8004d9c <CAN2_RX0_IRQHandler+0x10>)
 8004d92:	f001 f8db 	bl	8005f4c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004d96:	bf00      	nop
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	200030c0 	.word	0x200030c0

08004da0 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004da4:	4802      	ldr	r0, [pc, #8]	; (8004db0 <CAN2_RX1_IRQHandler+0x10>)
 8004da6:	f001 f8d1 	bl	8005f4c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8004daa:	bf00      	nop
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	200030c0 	.word	0x200030c0

08004db4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	af00      	add	r7, sp, #0
	return 1;
 8004db8:	2301      	movs	r3, #1
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <_kill>:

int _kill(int pid, int sig)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004dce:	f005 fa63 	bl	800a298 <__errno>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2216      	movs	r2, #22
 8004dd6:	601a      	str	r2, [r3, #0]
	return -1;
 8004dd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3708      	adds	r7, #8
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <_exit>:

void _exit (int status)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004dec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7ff ffe7 	bl	8004dc4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004df6:	e7fe      	b.n	8004df6 <_exit+0x12>

08004df8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e04:	2300      	movs	r3, #0
 8004e06:	617b      	str	r3, [r7, #20]
 8004e08:	e00a      	b.n	8004e20 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004e0a:	f3af 8000 	nop.w
 8004e0e:	4601      	mov	r1, r0
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	1c5a      	adds	r2, r3, #1
 8004e14:	60ba      	str	r2, [r7, #8]
 8004e16:	b2ca      	uxtb	r2, r1
 8004e18:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	617b      	str	r3, [r7, #20]
 8004e20:	697a      	ldr	r2, [r7, #20]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	dbf0      	blt.n	8004e0a <_read+0x12>
	}

return len;
 8004e28:	687b      	ldr	r3, [r7, #4]
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3718      	adds	r7, #24
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e32:	b580      	push	{r7, lr}
 8004e34:	b086      	sub	sp, #24
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	60f8      	str	r0, [r7, #12]
 8004e3a:	60b9      	str	r1, [r7, #8]
 8004e3c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e3e:	2300      	movs	r3, #0
 8004e40:	617b      	str	r3, [r7, #20]
 8004e42:	e009      	b.n	8004e58 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	1c5a      	adds	r2, r3, #1
 8004e48:	60ba      	str	r2, [r7, #8]
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	3301      	adds	r3, #1
 8004e56:	617b      	str	r3, [r7, #20]
 8004e58:	697a      	ldr	r2, [r7, #20]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	dbf1      	blt.n	8004e44 <_write+0x12>
	}
	return len;
 8004e60:	687b      	ldr	r3, [r7, #4]
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3718      	adds	r7, #24
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <_close>:

int _close(int file)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b083      	sub	sp, #12
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
	return -1;
 8004e72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr

08004e82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e82:	b480      	push	{r7}
 8004e84:	b083      	sub	sp, #12
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
 8004e8a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e92:	605a      	str	r2, [r3, #4]
	return 0;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	370c      	adds	r7, #12
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr

08004ea2 <_isatty>:

int _isatty(int file)
{
 8004ea2:	b480      	push	{r7}
 8004ea4:	b083      	sub	sp, #12
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	6078      	str	r0, [r7, #4]
	return 1;
 8004eaa:	2301      	movs	r3, #1
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
	return 0;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3714      	adds	r7, #20
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
	...

08004ed4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004edc:	4a14      	ldr	r2, [pc, #80]	; (8004f30 <_sbrk+0x5c>)
 8004ede:	4b15      	ldr	r3, [pc, #84]	; (8004f34 <_sbrk+0x60>)
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ee8:	4b13      	ldr	r3, [pc, #76]	; (8004f38 <_sbrk+0x64>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d102      	bne.n	8004ef6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ef0:	4b11      	ldr	r3, [pc, #68]	; (8004f38 <_sbrk+0x64>)
 8004ef2:	4a12      	ldr	r2, [pc, #72]	; (8004f3c <_sbrk+0x68>)
 8004ef4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ef6:	4b10      	ldr	r3, [pc, #64]	; (8004f38 <_sbrk+0x64>)
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4413      	add	r3, r2
 8004efe:	693a      	ldr	r2, [r7, #16]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d207      	bcs.n	8004f14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004f04:	f005 f9c8 	bl	800a298 <__errno>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	220c      	movs	r2, #12
 8004f0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004f0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f12:	e009      	b.n	8004f28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004f14:	4b08      	ldr	r3, [pc, #32]	; (8004f38 <_sbrk+0x64>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004f1a:	4b07      	ldr	r3, [pc, #28]	; (8004f38 <_sbrk+0x64>)
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4413      	add	r3, r2
 8004f22:	4a05      	ldr	r2, [pc, #20]	; (8004f38 <_sbrk+0x64>)
 8004f24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f26:	68fb      	ldr	r3, [r7, #12]
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3718      	adds	r7, #24
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	20020000 	.word	0x20020000
 8004f34:	00000400 	.word	0x00000400
 8004f38:	20003260 	.word	0x20003260
 8004f3c:	200033b8 	.word	0x200033b8

08004f40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004f40:	b480      	push	{r7}
 8004f42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004f44:	4b06      	ldr	r3, [pc, #24]	; (8004f60 <SystemInit+0x20>)
 8004f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f4a:	4a05      	ldr	r2, [pc, #20]	; (8004f60 <SystemInit+0x20>)
 8004f4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004f54:	bf00      	nop
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	e000ed00 	.word	0xe000ed00

08004f64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004f64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f9c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004f68:	480d      	ldr	r0, [pc, #52]	; (8004fa0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004f6a:	490e      	ldr	r1, [pc, #56]	; (8004fa4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004f6c:	4a0e      	ldr	r2, [pc, #56]	; (8004fa8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f70:	e002      	b.n	8004f78 <LoopCopyDataInit>

08004f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f76:	3304      	adds	r3, #4

08004f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f7c:	d3f9      	bcc.n	8004f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f7e:	4a0b      	ldr	r2, [pc, #44]	; (8004fac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004f80:	4c0b      	ldr	r4, [pc, #44]	; (8004fb0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f84:	e001      	b.n	8004f8a <LoopFillZerobss>

08004f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f88:	3204      	adds	r2, #4

08004f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f8c:	d3fb      	bcc.n	8004f86 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004f8e:	f7ff ffd7 	bl	8004f40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f92:	f005 f987 	bl	800a2a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f96:	f7ff f80b 	bl	8003fb0 <main>
  bx  lr    
 8004f9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004f9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004fa4:	200025c4 	.word	0x200025c4
  ldr r2, =_sidata
 8004fa8:	0800cc7c 	.word	0x0800cc7c
  ldr r2, =_sbss
 8004fac:	200025c4 	.word	0x200025c4
  ldr r4, =_ebss
 8004fb0:	200033b4 	.word	0x200033b4

08004fb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004fb4:	e7fe      	b.n	8004fb4 <ADC_IRQHandler>
	...

08004fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004fbc:	4b0e      	ldr	r3, [pc, #56]	; (8004ff8 <HAL_Init+0x40>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a0d      	ldr	r2, [pc, #52]	; (8004ff8 <HAL_Init+0x40>)
 8004fc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004fc8:	4b0b      	ldr	r3, [pc, #44]	; (8004ff8 <HAL_Init+0x40>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a0a      	ldr	r2, [pc, #40]	; (8004ff8 <HAL_Init+0x40>)
 8004fce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004fd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004fd4:	4b08      	ldr	r3, [pc, #32]	; (8004ff8 <HAL_Init+0x40>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a07      	ldr	r2, [pc, #28]	; (8004ff8 <HAL_Init+0x40>)
 8004fda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004fe0:	2003      	movs	r0, #3
 8004fe2:	f001 fab3 	bl	800654c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	f000 f808 	bl	8004ffc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004fec:	f7ff fbf8 	bl	80047e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	40023c00 	.word	0x40023c00

08004ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005004:	4b12      	ldr	r3, [pc, #72]	; (8005050 <HAL_InitTick+0x54>)
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	4b12      	ldr	r3, [pc, #72]	; (8005054 <HAL_InitTick+0x58>)
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	4619      	mov	r1, r3
 800500e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005012:	fbb3 f3f1 	udiv	r3, r3, r1
 8005016:	fbb2 f3f3 	udiv	r3, r2, r3
 800501a:	4618      	mov	r0, r3
 800501c:	f001 facb 	bl	80065b6 <HAL_SYSTICK_Config>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e00e      	b.n	8005048 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b0f      	cmp	r3, #15
 800502e:	d80a      	bhi.n	8005046 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005030:	2200      	movs	r2, #0
 8005032:	6879      	ldr	r1, [r7, #4]
 8005034:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005038:	f001 fa93 	bl	8006562 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800503c:	4a06      	ldr	r2, [pc, #24]	; (8005058 <HAL_InitTick+0x5c>)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005042:	2300      	movs	r3, #0
 8005044:	e000      	b.n	8005048 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
}
 8005048:	4618      	mov	r0, r3
 800504a:	3708      	adds	r7, #8
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	200023f0 	.word	0x200023f0
 8005054:	200023f8 	.word	0x200023f8
 8005058:	200023f4 	.word	0x200023f4

0800505c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005060:	4b06      	ldr	r3, [pc, #24]	; (800507c <HAL_IncTick+0x20>)
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	461a      	mov	r2, r3
 8005066:	4b06      	ldr	r3, [pc, #24]	; (8005080 <HAL_IncTick+0x24>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4413      	add	r3, r2
 800506c:	4a04      	ldr	r2, [pc, #16]	; (8005080 <HAL_IncTick+0x24>)
 800506e:	6013      	str	r3, [r2, #0]
}
 8005070:	bf00      	nop
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	200023f8 	.word	0x200023f8
 8005080:	20003264 	.word	0x20003264

08005084 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005084:	b480      	push	{r7}
 8005086:	af00      	add	r7, sp, #0
  return uwTick;
 8005088:	4b03      	ldr	r3, [pc, #12]	; (8005098 <HAL_GetTick+0x14>)
 800508a:	681b      	ldr	r3, [r3, #0]
}
 800508c:	4618      	mov	r0, r3
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	20003264 	.word	0x20003264

0800509c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80050a4:	f7ff ffee 	bl	8005084 <HAL_GetTick>
 80050a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050b4:	d005      	beq.n	80050c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80050b6:	4b0a      	ldr	r3, [pc, #40]	; (80050e0 <HAL_Delay+0x44>)
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	461a      	mov	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	4413      	add	r3, r2
 80050c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80050c2:	bf00      	nop
 80050c4:	f7ff ffde 	bl	8005084 <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d8f7      	bhi.n	80050c4 <HAL_Delay+0x28>
  {
  }
}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	200023f8 	.word	0x200023f8

080050e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050ec:	2300      	movs	r3, #0
 80050ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e033      	b.n	8005162 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d109      	bne.n	8005116 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7ff fb94 	bl	8004830 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511a:	f003 0310 	and.w	r3, r3, #16
 800511e:	2b00      	cmp	r3, #0
 8005120:	d118      	bne.n	8005154 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005126:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800512a:	f023 0302 	bic.w	r3, r3, #2
 800512e:	f043 0202 	orr.w	r2, r3, #2
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 fab4 	bl	80056a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005146:	f023 0303 	bic.w	r3, r3, #3
 800514a:	f043 0201 	orr.w	r2, r3, #1
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	641a      	str	r2, [r3, #64]	; 0x40
 8005152:	e001      	b.n	8005158 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005160:	7bfb      	ldrb	r3, [r7, #15]
}
 8005162:	4618      	mov	r0, r3
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
	...

0800516c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800516c:	b480      	push	{r7}
 800516e:	b085      	sub	sp, #20
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005174:	2300      	movs	r3, #0
 8005176:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800517e:	2b01      	cmp	r3, #1
 8005180:	d101      	bne.n	8005186 <HAL_ADC_Start+0x1a>
 8005182:	2302      	movs	r3, #2
 8005184:	e0b2      	b.n	80052ec <HAL_ADC_Start+0x180>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f003 0301 	and.w	r3, r3, #1
 8005198:	2b01      	cmp	r3, #1
 800519a:	d018      	beq.n	80051ce <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	689a      	ldr	r2, [r3, #8]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f042 0201 	orr.w	r2, r2, #1
 80051aa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80051ac:	4b52      	ldr	r3, [pc, #328]	; (80052f8 <HAL_ADC_Start+0x18c>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a52      	ldr	r2, [pc, #328]	; (80052fc <HAL_ADC_Start+0x190>)
 80051b2:	fba2 2303 	umull	r2, r3, r2, r3
 80051b6:	0c9a      	lsrs	r2, r3, #18
 80051b8:	4613      	mov	r3, r2
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	4413      	add	r3, r2
 80051be:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80051c0:	e002      	b.n	80051c8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	3b01      	subs	r3, #1
 80051c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1f9      	bne.n	80051c2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 0301 	and.w	r3, r3, #1
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d17a      	bne.n	80052d2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80051e4:	f023 0301 	bic.w	r3, r3, #1
 80051e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d007      	beq.n	800520e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005202:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005206:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005212:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005216:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800521a:	d106      	bne.n	800522a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005220:	f023 0206 	bic.w	r2, r3, #6
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	645a      	str	r2, [r3, #68]	; 0x44
 8005228:	e002      	b.n	8005230 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005238:	4b31      	ldr	r3, [pc, #196]	; (8005300 <HAL_ADC_Start+0x194>)
 800523a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005244:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f003 031f 	and.w	r3, r3, #31
 800524e:	2b00      	cmp	r3, #0
 8005250:	d12a      	bne.n	80052a8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a2b      	ldr	r2, [pc, #172]	; (8005304 <HAL_ADC_Start+0x198>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d015      	beq.n	8005288 <HAL_ADC_Start+0x11c>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a29      	ldr	r2, [pc, #164]	; (8005308 <HAL_ADC_Start+0x19c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d105      	bne.n	8005272 <HAL_ADC_Start+0x106>
 8005266:	4b26      	ldr	r3, [pc, #152]	; (8005300 <HAL_ADC_Start+0x194>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f003 031f 	and.w	r3, r3, #31
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00a      	beq.n	8005288 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a25      	ldr	r2, [pc, #148]	; (800530c <HAL_ADC_Start+0x1a0>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d136      	bne.n	80052ea <HAL_ADC_Start+0x17e>
 800527c:	4b20      	ldr	r3, [pc, #128]	; (8005300 <HAL_ADC_Start+0x194>)
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f003 0310 	and.w	r3, r3, #16
 8005284:	2b00      	cmp	r3, #0
 8005286:	d130      	bne.n	80052ea <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d129      	bne.n	80052ea <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689a      	ldr	r2, [r3, #8]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80052a4:	609a      	str	r2, [r3, #8]
 80052a6:	e020      	b.n	80052ea <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a15      	ldr	r2, [pc, #84]	; (8005304 <HAL_ADC_Start+0x198>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d11b      	bne.n	80052ea <HAL_ADC_Start+0x17e>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d114      	bne.n	80052ea <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80052ce:	609a      	str	r2, [r3, #8]
 80052d0:	e00b      	b.n	80052ea <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d6:	f043 0210 	orr.w	r2, r3, #16
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e2:	f043 0201 	orr.w	r2, r3, #1
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80052ea:	2300      	movs	r3, #0
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3714      	adds	r7, #20
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr
 80052f8:	200023f0 	.word	0x200023f0
 80052fc:	431bde83 	.word	0x431bde83
 8005300:	40012300 	.word	0x40012300
 8005304:	40012000 	.word	0x40012000
 8005308:	40012100 	.word	0x40012100
 800530c:	40012200 	.word	0x40012200

08005310 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800531a:	2300      	movs	r3, #0
 800531c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005328:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800532c:	d113      	bne.n	8005356 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005338:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800533c:	d10b      	bne.n	8005356 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005342:	f043 0220 	orr.w	r2, r3, #32
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e063      	b.n	800541e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005356:	f7ff fe95 	bl	8005084 <HAL_GetTick>
 800535a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800535c:	e021      	b.n	80053a2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005364:	d01d      	beq.n	80053a2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d007      	beq.n	800537c <HAL_ADC_PollForConversion+0x6c>
 800536c:	f7ff fe8a 	bl	8005084 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	683a      	ldr	r2, [r7, #0]
 8005378:	429a      	cmp	r2, r3
 800537a:	d212      	bcs.n	80053a2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0302 	and.w	r3, r3, #2
 8005386:	2b02      	cmp	r3, #2
 8005388:	d00b      	beq.n	80053a2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538e:	f043 0204 	orr.w	r2, r3, #4
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e03d      	b.n	800541e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b02      	cmp	r3, #2
 80053ae:	d1d6      	bne.n	800535e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f06f 0212 	mvn.w	r2, #18
 80053b8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053be:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d123      	bne.n	800541c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d11f      	bne.n	800541c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d006      	beq.n	80053f8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d111      	bne.n	800541c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005408:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d105      	bne.n	800541c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005414:	f043 0201 	orr.w	r2, r3, #1
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005426:	b480      	push	{r7}
 8005428:	b083      	sub	sp, #12
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005434:	4618      	mov	r0, r3
 8005436:	370c      	adds	r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800544a:	2300      	movs	r3, #0
 800544c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005454:	2b01      	cmp	r3, #1
 8005456:	d101      	bne.n	800545c <HAL_ADC_ConfigChannel+0x1c>
 8005458:	2302      	movs	r3, #2
 800545a:	e113      	b.n	8005684 <HAL_ADC_ConfigChannel+0x244>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2b09      	cmp	r3, #9
 800546a:	d925      	bls.n	80054b8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	68d9      	ldr	r1, [r3, #12]
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	b29b      	uxth	r3, r3
 8005478:	461a      	mov	r2, r3
 800547a:	4613      	mov	r3, r2
 800547c:	005b      	lsls	r3, r3, #1
 800547e:	4413      	add	r3, r2
 8005480:	3b1e      	subs	r3, #30
 8005482:	2207      	movs	r2, #7
 8005484:	fa02 f303 	lsl.w	r3, r2, r3
 8005488:	43da      	mvns	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	400a      	ands	r2, r1
 8005490:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68d9      	ldr	r1, [r3, #12]
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	689a      	ldr	r2, [r3, #8]
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	4618      	mov	r0, r3
 80054a4:	4603      	mov	r3, r0
 80054a6:	005b      	lsls	r3, r3, #1
 80054a8:	4403      	add	r3, r0
 80054aa:	3b1e      	subs	r3, #30
 80054ac:	409a      	lsls	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	60da      	str	r2, [r3, #12]
 80054b6:	e022      	b.n	80054fe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6919      	ldr	r1, [r3, #16]
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	461a      	mov	r2, r3
 80054c6:	4613      	mov	r3, r2
 80054c8:	005b      	lsls	r3, r3, #1
 80054ca:	4413      	add	r3, r2
 80054cc:	2207      	movs	r2, #7
 80054ce:	fa02 f303 	lsl.w	r3, r2, r3
 80054d2:	43da      	mvns	r2, r3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	400a      	ands	r2, r1
 80054da:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6919      	ldr	r1, [r3, #16]
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	689a      	ldr	r2, [r3, #8]
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	4618      	mov	r0, r3
 80054ee:	4603      	mov	r3, r0
 80054f0:	005b      	lsls	r3, r3, #1
 80054f2:	4403      	add	r3, r0
 80054f4:	409a      	lsls	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	430a      	orrs	r2, r1
 80054fc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	2b06      	cmp	r3, #6
 8005504:	d824      	bhi.n	8005550 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	4613      	mov	r3, r2
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	4413      	add	r3, r2
 8005516:	3b05      	subs	r3, #5
 8005518:	221f      	movs	r2, #31
 800551a:	fa02 f303 	lsl.w	r3, r2, r3
 800551e:	43da      	mvns	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	400a      	ands	r2, r1
 8005526:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	b29b      	uxth	r3, r3
 8005534:	4618      	mov	r0, r3
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	685a      	ldr	r2, [r3, #4]
 800553a:	4613      	mov	r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	4413      	add	r3, r2
 8005540:	3b05      	subs	r3, #5
 8005542:	fa00 f203 	lsl.w	r2, r0, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	635a      	str	r2, [r3, #52]	; 0x34
 800554e:	e04c      	b.n	80055ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	2b0c      	cmp	r3, #12
 8005556:	d824      	bhi.n	80055a2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	685a      	ldr	r2, [r3, #4]
 8005562:	4613      	mov	r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4413      	add	r3, r2
 8005568:	3b23      	subs	r3, #35	; 0x23
 800556a:	221f      	movs	r2, #31
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	43da      	mvns	r2, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	400a      	ands	r2, r1
 8005578:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	b29b      	uxth	r3, r3
 8005586:	4618      	mov	r0, r3
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	4613      	mov	r3, r2
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	4413      	add	r3, r2
 8005592:	3b23      	subs	r3, #35	; 0x23
 8005594:	fa00 f203 	lsl.w	r2, r0, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	430a      	orrs	r2, r1
 800559e:	631a      	str	r2, [r3, #48]	; 0x30
 80055a0:	e023      	b.n	80055ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	4613      	mov	r3, r2
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	4413      	add	r3, r2
 80055b2:	3b41      	subs	r3, #65	; 0x41
 80055b4:	221f      	movs	r2, #31
 80055b6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ba:	43da      	mvns	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	400a      	ands	r2, r1
 80055c2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	4618      	mov	r0, r3
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	4613      	mov	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	4413      	add	r3, r2
 80055dc:	3b41      	subs	r3, #65	; 0x41
 80055de:	fa00 f203 	lsl.w	r2, r0, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	430a      	orrs	r2, r1
 80055e8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80055ea:	4b29      	ldr	r3, [pc, #164]	; (8005690 <HAL_ADC_ConfigChannel+0x250>)
 80055ec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a28      	ldr	r2, [pc, #160]	; (8005694 <HAL_ADC_ConfigChannel+0x254>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d10f      	bne.n	8005618 <HAL_ADC_ConfigChannel+0x1d8>
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2b12      	cmp	r3, #18
 80055fe:	d10b      	bne.n	8005618 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a1d      	ldr	r2, [pc, #116]	; (8005694 <HAL_ADC_ConfigChannel+0x254>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d12b      	bne.n	800567a <HAL_ADC_ConfigChannel+0x23a>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a1c      	ldr	r2, [pc, #112]	; (8005698 <HAL_ADC_ConfigChannel+0x258>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d003      	beq.n	8005634 <HAL_ADC_ConfigChannel+0x1f4>
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b11      	cmp	r3, #17
 8005632:	d122      	bne.n	800567a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a11      	ldr	r2, [pc, #68]	; (8005698 <HAL_ADC_ConfigChannel+0x258>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d111      	bne.n	800567a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005656:	4b11      	ldr	r3, [pc, #68]	; (800569c <HAL_ADC_ConfigChannel+0x25c>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a11      	ldr	r2, [pc, #68]	; (80056a0 <HAL_ADC_ConfigChannel+0x260>)
 800565c:	fba2 2303 	umull	r2, r3, r2, r3
 8005660:	0c9a      	lsrs	r2, r3, #18
 8005662:	4613      	mov	r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	4413      	add	r3, r2
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800566c:	e002      	b.n	8005674 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	3b01      	subs	r3, #1
 8005672:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1f9      	bne.n	800566e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005682:	2300      	movs	r3, #0
}
 8005684:	4618      	mov	r0, r3
 8005686:	3714      	adds	r7, #20
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr
 8005690:	40012300 	.word	0x40012300
 8005694:	40012000 	.word	0x40012000
 8005698:	10000012 	.word	0x10000012
 800569c:	200023f0 	.word	0x200023f0
 80056a0:	431bde83 	.word	0x431bde83

080056a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b085      	sub	sp, #20
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056ac:	4b79      	ldr	r3, [pc, #484]	; (8005894 <ADC_Init+0x1f0>)
 80056ae:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	431a      	orrs	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	6859      	ldr	r1, [r3, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	021a      	lsls	r2, r3, #8
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80056fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6859      	ldr	r1, [r3, #4]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	430a      	orrs	r2, r1
 800570e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	689a      	ldr	r2, [r3, #8]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800571e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6899      	ldr	r1, [r3, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	68da      	ldr	r2, [r3, #12]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005736:	4a58      	ldr	r2, [pc, #352]	; (8005898 <ADC_Init+0x1f4>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d022      	beq.n	8005782 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	689a      	ldr	r2, [r3, #8]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800574a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6899      	ldr	r1, [r3, #8]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800576c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6899      	ldr	r1, [r3, #8]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	430a      	orrs	r2, r1
 800577e:	609a      	str	r2, [r3, #8]
 8005780:	e00f      	b.n	80057a2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	689a      	ldr	r2, [r3, #8]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005790:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80057a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0202 	bic.w	r2, r2, #2
 80057b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6899      	ldr	r1, [r3, #8]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	7e1b      	ldrb	r3, [r3, #24]
 80057bc:	005a      	lsls	r2, r3, #1
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	430a      	orrs	r2, r1
 80057c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d01b      	beq.n	8005808 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80057ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	6859      	ldr	r1, [r3, #4]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fa:	3b01      	subs	r3, #1
 80057fc:	035a      	lsls	r2, r3, #13
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	605a      	str	r2, [r3, #4]
 8005806:	e007      	b.n	8005818 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005816:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005826:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	3b01      	subs	r3, #1
 8005834:	051a      	lsls	r2, r3, #20
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	689a      	ldr	r2, [r3, #8]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800584c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	6899      	ldr	r1, [r3, #8]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800585a:	025a      	lsls	r2, r3, #9
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	430a      	orrs	r2, r1
 8005862:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689a      	ldr	r2, [r3, #8]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005872:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6899      	ldr	r1, [r3, #8]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	695b      	ldr	r3, [r3, #20]
 800587e:	029a      	lsls	r2, r3, #10
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	430a      	orrs	r2, r1
 8005886:	609a      	str	r2, [r3, #8]
}
 8005888:	bf00      	nop
 800588a:	3714      	adds	r7, #20
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr
 8005894:	40012300 	.word	0x40012300
 8005898:	0f000001 	.word	0x0f000001

0800589c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d101      	bne.n	80058ae <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e0ed      	b.n	8005a8a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d102      	bne.n	80058c0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f7ff f82c 	bl	8004918 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f042 0201 	orr.w	r2, r2, #1
 80058ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058d0:	f7ff fbd8 	bl	8005084 <HAL_GetTick>
 80058d4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80058d6:	e012      	b.n	80058fe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80058d8:	f7ff fbd4 	bl	8005084 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b0a      	cmp	r3, #10
 80058e4:	d90b      	bls.n	80058fe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2205      	movs	r2, #5
 80058f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e0c5      	b.n	8005a8a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	f003 0301 	and.w	r3, r3, #1
 8005908:	2b00      	cmp	r3, #0
 800590a:	d0e5      	beq.n	80058d8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f022 0202 	bic.w	r2, r2, #2
 800591a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800591c:	f7ff fbb2 	bl	8005084 <HAL_GetTick>
 8005920:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005922:	e012      	b.n	800594a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005924:	f7ff fbae 	bl	8005084 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	2b0a      	cmp	r3, #10
 8005930:	d90b      	bls.n	800594a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005936:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2205      	movs	r2, #5
 8005942:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e09f      	b.n	8005a8a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f003 0302 	and.w	r3, r3, #2
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1e5      	bne.n	8005924 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	7e1b      	ldrb	r3, [r3, #24]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d108      	bne.n	8005972 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800596e:	601a      	str	r2, [r3, #0]
 8005970:	e007      	b.n	8005982 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005980:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	7e5b      	ldrb	r3, [r3, #25]
 8005986:	2b01      	cmp	r3, #1
 8005988:	d108      	bne.n	800599c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005998:	601a      	str	r2, [r3, #0]
 800599a:	e007      	b.n	80059ac <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	7e9b      	ldrb	r3, [r3, #26]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d108      	bne.n	80059c6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f042 0220 	orr.w	r2, r2, #32
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	e007      	b.n	80059d6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0220 	bic.w	r2, r2, #32
 80059d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	7edb      	ldrb	r3, [r3, #27]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d108      	bne.n	80059f0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 0210 	bic.w	r2, r2, #16
 80059ec:	601a      	str	r2, [r3, #0]
 80059ee:	e007      	b.n	8005a00 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f042 0210 	orr.w	r2, r2, #16
 80059fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	7f1b      	ldrb	r3, [r3, #28]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d108      	bne.n	8005a1a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f042 0208 	orr.w	r2, r2, #8
 8005a16:	601a      	str	r2, [r3, #0]
 8005a18:	e007      	b.n	8005a2a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f022 0208 	bic.w	r2, r2, #8
 8005a28:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	7f5b      	ldrb	r3, [r3, #29]
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d108      	bne.n	8005a44 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f042 0204 	orr.w	r2, r2, #4
 8005a40:	601a      	str	r2, [r3, #0]
 8005a42:	e007      	b.n	8005a54 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0204 	bic.w	r2, r2, #4
 8005a52:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	689a      	ldr	r2, [r3, #8]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	431a      	orrs	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	431a      	orrs	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	ea42 0103 	orr.w	r1, r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	1e5a      	subs	r2, r3, #1
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
	...

08005a94 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b087      	sub	sp, #28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005aaa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005aac:	7cfb      	ldrb	r3, [r7, #19]
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d003      	beq.n	8005aba <HAL_CAN_ConfigFilter+0x26>
 8005ab2:	7cfb      	ldrb	r3, [r7, #19]
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	f040 80be 	bne.w	8005c36 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005aba:	4b65      	ldr	r3, [pc, #404]	; (8005c50 <HAL_CAN_ConfigFilter+0x1bc>)
 8005abc:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ac4:	f043 0201 	orr.w	r2, r3, #1
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005ad4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae8:	021b      	lsls	r3, r3, #8
 8005aea:	431a      	orrs	r2, r3
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	f003 031f 	and.w	r3, r3, #31
 8005afa:	2201      	movs	r2, #1
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	43db      	mvns	r3, r3
 8005b0c:	401a      	ands	r2, r3
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	69db      	ldr	r3, [r3, #28]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d123      	bne.n	8005b64 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	43db      	mvns	r3, r3
 8005b26:	401a      	ands	r2, r3
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b3a:	683a      	ldr	r2, [r7, #0]
 8005b3c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b3e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	3248      	adds	r2, #72	; 0x48
 8005b44:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b58:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b5a:	6979      	ldr	r1, [r7, #20]
 8005b5c:	3348      	adds	r3, #72	; 0x48
 8005b5e:	00db      	lsls	r3, r3, #3
 8005b60:	440b      	add	r3, r1
 8005b62:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	69db      	ldr	r3, [r3, #28]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d122      	bne.n	8005bb2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	431a      	orrs	r2, r3
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b88:	683a      	ldr	r2, [r7, #0]
 8005b8a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b8c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	3248      	adds	r2, #72	; 0x48
 8005b92:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005ba6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005ba8:	6979      	ldr	r1, [r7, #20]
 8005baa:	3348      	adds	r3, #72	; 0x48
 8005bac:	00db      	lsls	r3, r3, #3
 8005bae:	440b      	add	r3, r1
 8005bb0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d109      	bne.n	8005bce <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	43db      	mvns	r3, r3
 8005bc4:	401a      	ands	r2, r3
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005bcc:	e007      	b.n	8005bde <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	431a      	orrs	r2, r3
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d109      	bne.n	8005bfa <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	43db      	mvns	r3, r3
 8005bf0:	401a      	ands	r2, r3
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005bf8:	e007      	b.n	8005c0a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	431a      	orrs	r2, r3
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d107      	bne.n	8005c22 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c28:	f023 0201 	bic.w	r2, r3, #1
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005c32:	2300      	movs	r3, #0
 8005c34:	e006      	b.n	8005c44 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
  }
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	371c      	adds	r7, #28
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr
 8005c50:	40006400 	.word	0x40006400

08005c54 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d12e      	bne.n	8005cc6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0201 	bic.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c80:	f7ff fa00 	bl	8005084 <HAL_GetTick>
 8005c84:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005c86:	e012      	b.n	8005cae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005c88:	f7ff f9fc 	bl	8005084 <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	2b0a      	cmp	r3, #10
 8005c94:	d90b      	bls.n	8005cae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2205      	movs	r2, #5
 8005ca6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e012      	b.n	8005cd4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f003 0301 	and.w	r3, r3, #1
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1e5      	bne.n	8005c88 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	e006      	b.n	8005cd4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
  }
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b087      	sub	sp, #28
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cf0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005cf2:	7dfb      	ldrb	r3, [r7, #23]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d003      	beq.n	8005d00 <HAL_CAN_GetRxMessage+0x24>
 8005cf8:	7dfb      	ldrb	r3, [r7, #23]
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	f040 80f3 	bne.w	8005ee6 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10e      	bne.n	8005d24 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	f003 0303 	and.w	r3, r3, #3
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d116      	bne.n	8005d42 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d18:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e0e7      	b.n	8005ef4 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	691b      	ldr	r3, [r3, #16]
 8005d2a:	f003 0303 	and.w	r3, r3, #3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d107      	bne.n	8005d42 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e0d8      	b.n	8005ef4 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	331b      	adds	r3, #27
 8005d4a:	011b      	lsls	r3, r3, #4
 8005d4c:	4413      	add	r3, r2
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0204 	and.w	r2, r3, #4
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d10c      	bne.n	8005d7a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	331b      	adds	r3, #27
 8005d68:	011b      	lsls	r3, r3, #4
 8005d6a:	4413      	add	r3, r2
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	0d5b      	lsrs	r3, r3, #21
 8005d70:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	601a      	str	r2, [r3, #0]
 8005d78:	e00b      	b.n	8005d92 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	331b      	adds	r3, #27
 8005d82:	011b      	lsls	r3, r3, #4
 8005d84:	4413      	add	r3, r2
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	08db      	lsrs	r3, r3, #3
 8005d8a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	331b      	adds	r3, #27
 8005d9a:	011b      	lsls	r3, r3, #4
 8005d9c:	4413      	add	r3, r2
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 0202 	and.w	r2, r3, #2
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	331b      	adds	r3, #27
 8005db0:	011b      	lsls	r3, r3, #4
 8005db2:	4413      	add	r3, r2
 8005db4:	3304      	adds	r3, #4
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 020f 	and.w	r2, r3, #15
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	331b      	adds	r3, #27
 8005dc8:	011b      	lsls	r3, r3, #4
 8005dca:	4413      	add	r3, r2
 8005dcc:	3304      	adds	r3, #4
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	0a1b      	lsrs	r3, r3, #8
 8005dd2:	b2da      	uxtb	r2, r3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	331b      	adds	r3, #27
 8005de0:	011b      	lsls	r3, r3, #4
 8005de2:	4413      	add	r3, r2
 8005de4:	3304      	adds	r3, #4
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	0c1b      	lsrs	r3, r3, #16
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	011b      	lsls	r3, r3, #4
 8005df8:	4413      	add	r3, r2
 8005dfa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	b2da      	uxtb	r2, r3
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	011b      	lsls	r3, r3, #4
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	0a1a      	lsrs	r2, r3, #8
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	b2d2      	uxtb	r2, r2
 8005e1e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	011b      	lsls	r3, r3, #4
 8005e28:	4413      	add	r3, r2
 8005e2a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	0c1a      	lsrs	r2, r3, #16
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	3302      	adds	r3, #2
 8005e36:	b2d2      	uxtb	r2, r2
 8005e38:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	011b      	lsls	r3, r3, #4
 8005e42:	4413      	add	r3, r2
 8005e44:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	0e1a      	lsrs	r2, r3, #24
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	3303      	adds	r3, #3
 8005e50:	b2d2      	uxtb	r2, r2
 8005e52:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	011b      	lsls	r3, r3, #4
 8005e5c:	4413      	add	r3, r2
 8005e5e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	3304      	adds	r3, #4
 8005e68:	b2d2      	uxtb	r2, r2
 8005e6a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	011b      	lsls	r3, r3, #4
 8005e74:	4413      	add	r3, r2
 8005e76:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	0a1a      	lsrs	r2, r3, #8
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	3305      	adds	r3, #5
 8005e82:	b2d2      	uxtb	r2, r2
 8005e84:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	011b      	lsls	r3, r3, #4
 8005e8e:	4413      	add	r3, r2
 8005e90:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	0c1a      	lsrs	r2, r3, #16
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	3306      	adds	r3, #6
 8005e9c:	b2d2      	uxtb	r2, r2
 8005e9e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	011b      	lsls	r3, r3, #4
 8005ea8:	4413      	add	r3, r2
 8005eaa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	0e1a      	lsrs	r2, r3, #24
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	3307      	adds	r3, #7
 8005eb6:	b2d2      	uxtb	r2, r2
 8005eb8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d108      	bne.n	8005ed2 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	68da      	ldr	r2, [r3, #12]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f042 0220 	orr.w	r2, r2, #32
 8005ece:	60da      	str	r2, [r3, #12]
 8005ed0:	e007      	b.n	8005ee2 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	691a      	ldr	r2, [r3, #16]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f042 0220 	orr.w	r2, r2, #32
 8005ee0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	e006      	b.n	8005ef4 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eea:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
  }
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	371c      	adds	r7, #28
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b085      	sub	sp, #20
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f10:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005f12:	7bfb      	ldrb	r3, [r7, #15]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d002      	beq.n	8005f1e <HAL_CAN_ActivateNotification+0x1e>
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d109      	bne.n	8005f32 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	6959      	ldr	r1, [r3, #20]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	683a      	ldr	r2, [r7, #0]
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	e006      	b.n	8005f40 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f36:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
  }
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3714      	adds	r7, #20
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr

08005f4c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b08a      	sub	sp, #40	; 0x28
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005f54:	2300      	movs	r3, #0
 8005f56:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005f88:	6a3b      	ldr	r3, [r7, #32]
 8005f8a:	f003 0301 	and.w	r3, r3, #1
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d07c      	beq.n	800608c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d023      	beq.n	8005fe4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005fa4:	69bb      	ldr	r3, [r7, #24]
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d003      	beq.n	8005fb6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 f983 	bl	80062ba <HAL_CAN_TxMailbox0CompleteCallback>
 8005fb4:	e016      	b.n	8005fe4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	f003 0304 	and.w	r3, r3, #4
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d004      	beq.n	8005fca <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005fc6:	627b      	str	r3, [r7, #36]	; 0x24
 8005fc8:	e00c      	b.n	8005fe4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	f003 0308 	and.w	r3, r3, #8
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d004      	beq.n	8005fde <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005fda:	627b      	str	r3, [r7, #36]	; 0x24
 8005fdc:	e002      	b.n	8005fe4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f989 	bl	80062f6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d024      	beq.n	8006038 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ff6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d003      	beq.n	800600a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f963 	bl	80062ce <HAL_CAN_TxMailbox1CompleteCallback>
 8006008:	e016      	b.n	8006038 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006010:	2b00      	cmp	r3, #0
 8006012:	d004      	beq.n	800601e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006016:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800601a:	627b      	str	r3, [r7, #36]	; 0x24
 800601c:	e00c      	b.n	8006038 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006024:	2b00      	cmp	r3, #0
 8006026:	d004      	beq.n	8006032 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800602e:	627b      	str	r3, [r7, #36]	; 0x24
 8006030:	e002      	b.n	8006038 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 f969 	bl	800630a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800603e:	2b00      	cmp	r3, #0
 8006040:	d024      	beq.n	800608c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800604a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d003      	beq.n	800605e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 f943 	bl	80062e2 <HAL_CAN_TxMailbox2CompleteCallback>
 800605c:	e016      	b.n	800608c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006064:	2b00      	cmp	r3, #0
 8006066:	d004      	beq.n	8006072 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800606e:	627b      	str	r3, [r7, #36]	; 0x24
 8006070:	e00c      	b.n	800608c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006078:	2b00      	cmp	r3, #0
 800607a:	d004      	beq.n	8006086 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800607c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006082:	627b      	str	r3, [r7, #36]	; 0x24
 8006084:	e002      	b.n	800608c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f949 	bl	800631e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800608c:	6a3b      	ldr	r3, [r7, #32]
 800608e:	f003 0308 	and.w	r3, r3, #8
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00c      	beq.n	80060b0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f003 0310 	and.w	r3, r3, #16
 800609c:	2b00      	cmp	r3, #0
 800609e:	d007      	beq.n	80060b0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80060a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060a6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2210      	movs	r2, #16
 80060ae:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80060b0:	6a3b      	ldr	r3, [r7, #32]
 80060b2:	f003 0304 	and.w	r3, r3, #4
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00b      	beq.n	80060d2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f003 0308 	and.w	r3, r3, #8
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d006      	beq.n	80060d2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2208      	movs	r2, #8
 80060ca:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 f930 	bl	8006332 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80060d2:	6a3b      	ldr	r3, [r7, #32]
 80060d4:	f003 0302 	and.w	r3, r3, #2
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d009      	beq.n	80060f0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f003 0303 	and.w	r3, r3, #3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d002      	beq.n	80060f0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f7fb f824 	bl	8001138 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80060f0:	6a3b      	ldr	r3, [r7, #32]
 80060f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00c      	beq.n	8006114 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	f003 0310 	and.w	r3, r3, #16
 8006100:	2b00      	cmp	r3, #0
 8006102:	d007      	beq.n	8006114 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006106:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800610a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2210      	movs	r2, #16
 8006112:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006114:	6a3b      	ldr	r3, [r7, #32]
 8006116:	f003 0320 	and.w	r3, r3, #32
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00b      	beq.n	8006136 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	f003 0308 	and.w	r3, r3, #8
 8006124:	2b00      	cmp	r3, #0
 8006126:	d006      	beq.n	8006136 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2208      	movs	r2, #8
 800612e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 f912 	bl	800635a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006136:	6a3b      	ldr	r3, [r7, #32]
 8006138:	f003 0310 	and.w	r3, r3, #16
 800613c:	2b00      	cmp	r3, #0
 800613e:	d009      	beq.n	8006154 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f003 0303 	and.w	r3, r3, #3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d002      	beq.n	8006154 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f8f9 	bl	8006346 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006154:	6a3b      	ldr	r3, [r7, #32]
 8006156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00b      	beq.n	8006176 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	f003 0310 	and.w	r3, r3, #16
 8006164:	2b00      	cmp	r3, #0
 8006166:	d006      	beq.n	8006176 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2210      	movs	r2, #16
 800616e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 f8fc 	bl	800636e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006176:	6a3b      	ldr	r3, [r7, #32]
 8006178:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d00b      	beq.n	8006198 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	f003 0308 	and.w	r3, r3, #8
 8006186:	2b00      	cmp	r3, #0
 8006188:	d006      	beq.n	8006198 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2208      	movs	r2, #8
 8006190:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 f8f5 	bl	8006382 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006198:	6a3b      	ldr	r3, [r7, #32]
 800619a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d07b      	beq.n	800629a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	f003 0304 	and.w	r3, r3, #4
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d072      	beq.n	8006292 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80061ac:	6a3b      	ldr	r3, [r7, #32]
 80061ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d008      	beq.n	80061c8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d003      	beq.n	80061c8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80061c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c2:	f043 0301 	orr.w	r3, r3, #1
 80061c6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80061c8:	6a3b      	ldr	r3, [r7, #32]
 80061ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d008      	beq.n	80061e4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d003      	beq.n	80061e4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80061dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061de:	f043 0302 	orr.w	r3, r3, #2
 80061e2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061e4:	6a3b      	ldr	r3, [r7, #32]
 80061e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d008      	beq.n	8006200 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d003      	beq.n	8006200 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80061f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fa:	f043 0304 	orr.w	r3, r3, #4
 80061fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006200:	6a3b      	ldr	r3, [r7, #32]
 8006202:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006206:	2b00      	cmp	r3, #0
 8006208:	d043      	beq.n	8006292 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006210:	2b00      	cmp	r3, #0
 8006212:	d03e      	beq.n	8006292 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800621a:	2b60      	cmp	r3, #96	; 0x60
 800621c:	d02b      	beq.n	8006276 <HAL_CAN_IRQHandler+0x32a>
 800621e:	2b60      	cmp	r3, #96	; 0x60
 8006220:	d82e      	bhi.n	8006280 <HAL_CAN_IRQHandler+0x334>
 8006222:	2b50      	cmp	r3, #80	; 0x50
 8006224:	d022      	beq.n	800626c <HAL_CAN_IRQHandler+0x320>
 8006226:	2b50      	cmp	r3, #80	; 0x50
 8006228:	d82a      	bhi.n	8006280 <HAL_CAN_IRQHandler+0x334>
 800622a:	2b40      	cmp	r3, #64	; 0x40
 800622c:	d019      	beq.n	8006262 <HAL_CAN_IRQHandler+0x316>
 800622e:	2b40      	cmp	r3, #64	; 0x40
 8006230:	d826      	bhi.n	8006280 <HAL_CAN_IRQHandler+0x334>
 8006232:	2b30      	cmp	r3, #48	; 0x30
 8006234:	d010      	beq.n	8006258 <HAL_CAN_IRQHandler+0x30c>
 8006236:	2b30      	cmp	r3, #48	; 0x30
 8006238:	d822      	bhi.n	8006280 <HAL_CAN_IRQHandler+0x334>
 800623a:	2b10      	cmp	r3, #16
 800623c:	d002      	beq.n	8006244 <HAL_CAN_IRQHandler+0x2f8>
 800623e:	2b20      	cmp	r3, #32
 8006240:	d005      	beq.n	800624e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006242:	e01d      	b.n	8006280 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006246:	f043 0308 	orr.w	r3, r3, #8
 800624a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800624c:	e019      	b.n	8006282 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800624e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006250:	f043 0310 	orr.w	r3, r3, #16
 8006254:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006256:	e014      	b.n	8006282 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800625a:	f043 0320 	orr.w	r3, r3, #32
 800625e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006260:	e00f      	b.n	8006282 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006268:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800626a:	e00a      	b.n	8006282 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800626c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006272:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006274:	e005      	b.n	8006282 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800627c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800627e:	e000      	b.n	8006282 <HAL_CAN_IRQHandler+0x336>
            break;
 8006280:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	699a      	ldr	r2, [r3, #24]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006290:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2204      	movs	r2, #4
 8006298:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800629a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800629c:	2b00      	cmp	r3, #0
 800629e:	d008      	beq.n	80062b2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80062a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a6:	431a      	orrs	r2, r3
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 f872 	bl	8006396 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80062b2:	bf00      	nop
 80062b4:	3728      	adds	r7, #40	; 0x28
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b083      	sub	sp, #12
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80062c2:	bf00      	nop
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr

080062ce <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80062d6:	bf00      	nop
 80062d8:	370c      	adds	r7, #12
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr

080062e2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062e2:	b480      	push	{r7}
 80062e4:	b083      	sub	sp, #12
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80062ea:	bf00      	nop
 80062ec:	370c      	adds	r7, #12
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b083      	sub	sp, #12
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80062fe:	bf00      	nop
 8006300:	370c      	adds	r7, #12
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800630a:	b480      	push	{r7}
 800630c:	b083      	sub	sp, #12
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006312:	bf00      	nop
 8006314:	370c      	adds	r7, #12
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800631e:	b480      	push	{r7}
 8006320:	b083      	sub	sp, #12
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006326:	bf00      	nop
 8006328:	370c      	adds	r7, #12
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006332:	b480      	push	{r7}
 8006334:	b083      	sub	sp, #12
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800633a:	bf00      	nop
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr

08006346 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800636e:	b480      	push	{r7}
 8006370:	b083      	sub	sp, #12
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006376:	bf00      	nop
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800638a:	bf00      	nop
 800638c:	370c      	adds	r7, #12
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006396:	b480      	push	{r7}
 8006398:	b083      	sub	sp, #12
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
	...

080063ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f003 0307 	and.w	r3, r3, #7
 80063ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80063bc:	4b0c      	ldr	r3, [pc, #48]	; (80063f0 <__NVIC_SetPriorityGrouping+0x44>)
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80063c2:	68ba      	ldr	r2, [r7, #8]
 80063c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80063c8:	4013      	ands	r3, r2
 80063ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80063d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063de:	4a04      	ldr	r2, [pc, #16]	; (80063f0 <__NVIC_SetPriorityGrouping+0x44>)
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	60d3      	str	r3, [r2, #12]
}
 80063e4:	bf00      	nop
 80063e6:	3714      	adds	r7, #20
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr
 80063f0:	e000ed00 	.word	0xe000ed00

080063f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063f4:	b480      	push	{r7}
 80063f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063f8:	4b04      	ldr	r3, [pc, #16]	; (800640c <__NVIC_GetPriorityGrouping+0x18>)
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	0a1b      	lsrs	r3, r3, #8
 80063fe:	f003 0307 	and.w	r3, r3, #7
}
 8006402:	4618      	mov	r0, r3
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr
 800640c:	e000ed00 	.word	0xe000ed00

08006410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	4603      	mov	r3, r0
 8006418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800641a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800641e:	2b00      	cmp	r3, #0
 8006420:	db0b      	blt.n	800643a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006422:	79fb      	ldrb	r3, [r7, #7]
 8006424:	f003 021f 	and.w	r2, r3, #31
 8006428:	4907      	ldr	r1, [pc, #28]	; (8006448 <__NVIC_EnableIRQ+0x38>)
 800642a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800642e:	095b      	lsrs	r3, r3, #5
 8006430:	2001      	movs	r0, #1
 8006432:	fa00 f202 	lsl.w	r2, r0, r2
 8006436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800643a:	bf00      	nop
 800643c:	370c      	adds	r7, #12
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	e000e100 	.word	0xe000e100

0800644c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	4603      	mov	r3, r0
 8006454:	6039      	str	r1, [r7, #0]
 8006456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800645c:	2b00      	cmp	r3, #0
 800645e:	db0a      	blt.n	8006476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	b2da      	uxtb	r2, r3
 8006464:	490c      	ldr	r1, [pc, #48]	; (8006498 <__NVIC_SetPriority+0x4c>)
 8006466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800646a:	0112      	lsls	r2, r2, #4
 800646c:	b2d2      	uxtb	r2, r2
 800646e:	440b      	add	r3, r1
 8006470:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006474:	e00a      	b.n	800648c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	b2da      	uxtb	r2, r3
 800647a:	4908      	ldr	r1, [pc, #32]	; (800649c <__NVIC_SetPriority+0x50>)
 800647c:	79fb      	ldrb	r3, [r7, #7]
 800647e:	f003 030f 	and.w	r3, r3, #15
 8006482:	3b04      	subs	r3, #4
 8006484:	0112      	lsls	r2, r2, #4
 8006486:	b2d2      	uxtb	r2, r2
 8006488:	440b      	add	r3, r1
 800648a:	761a      	strb	r2, [r3, #24]
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	e000e100 	.word	0xe000e100
 800649c:	e000ed00 	.word	0xe000ed00

080064a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b089      	sub	sp, #36	; 0x24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f003 0307 	and.w	r3, r3, #7
 80064b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	f1c3 0307 	rsb	r3, r3, #7
 80064ba:	2b04      	cmp	r3, #4
 80064bc:	bf28      	it	cs
 80064be:	2304      	movcs	r3, #4
 80064c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	3304      	adds	r3, #4
 80064c6:	2b06      	cmp	r3, #6
 80064c8:	d902      	bls.n	80064d0 <NVIC_EncodePriority+0x30>
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	3b03      	subs	r3, #3
 80064ce:	e000      	b.n	80064d2 <NVIC_EncodePriority+0x32>
 80064d0:	2300      	movs	r3, #0
 80064d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	fa02 f303 	lsl.w	r3, r2, r3
 80064de:	43da      	mvns	r2, r3
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	401a      	ands	r2, r3
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	fa01 f303 	lsl.w	r3, r1, r3
 80064f2:	43d9      	mvns	r1, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064f8:	4313      	orrs	r3, r2
         );
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3724      	adds	r7, #36	; 0x24
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr
	...

08006508 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	3b01      	subs	r3, #1
 8006514:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006518:	d301      	bcc.n	800651e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800651a:	2301      	movs	r3, #1
 800651c:	e00f      	b.n	800653e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800651e:	4a0a      	ldr	r2, [pc, #40]	; (8006548 <SysTick_Config+0x40>)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	3b01      	subs	r3, #1
 8006524:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006526:	210f      	movs	r1, #15
 8006528:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800652c:	f7ff ff8e 	bl	800644c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006530:	4b05      	ldr	r3, [pc, #20]	; (8006548 <SysTick_Config+0x40>)
 8006532:	2200      	movs	r2, #0
 8006534:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006536:	4b04      	ldr	r3, [pc, #16]	; (8006548 <SysTick_Config+0x40>)
 8006538:	2207      	movs	r2, #7
 800653a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	3708      	adds	r7, #8
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	e000e010 	.word	0xe000e010

0800654c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b082      	sub	sp, #8
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f7ff ff29 	bl	80063ac <__NVIC_SetPriorityGrouping>
}
 800655a:	bf00      	nop
 800655c:	3708      	adds	r7, #8
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006562:	b580      	push	{r7, lr}
 8006564:	b086      	sub	sp, #24
 8006566:	af00      	add	r7, sp, #0
 8006568:	4603      	mov	r3, r0
 800656a:	60b9      	str	r1, [r7, #8]
 800656c:	607a      	str	r2, [r7, #4]
 800656e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006570:	2300      	movs	r3, #0
 8006572:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006574:	f7ff ff3e 	bl	80063f4 <__NVIC_GetPriorityGrouping>
 8006578:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	68b9      	ldr	r1, [r7, #8]
 800657e:	6978      	ldr	r0, [r7, #20]
 8006580:	f7ff ff8e 	bl	80064a0 <NVIC_EncodePriority>
 8006584:	4602      	mov	r2, r0
 8006586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800658a:	4611      	mov	r1, r2
 800658c:	4618      	mov	r0, r3
 800658e:	f7ff ff5d 	bl	800644c <__NVIC_SetPriority>
}
 8006592:	bf00      	nop
 8006594:	3718      	adds	r7, #24
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}

0800659a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b082      	sub	sp, #8
 800659e:	af00      	add	r7, sp, #0
 80065a0:	4603      	mov	r3, r0
 80065a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80065a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f7ff ff31 	bl	8006410 <__NVIC_EnableIRQ>
}
 80065ae:	bf00      	nop
 80065b0:	3708      	adds	r7, #8
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80065b6:	b580      	push	{r7, lr}
 80065b8:	b082      	sub	sp, #8
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f7ff ffa2 	bl	8006508 <SysTick_Config>
 80065c4:	4603      	mov	r3, r0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3708      	adds	r7, #8
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b089      	sub	sp, #36	; 0x24
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80065da:	2300      	movs	r3, #0
 80065dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80065de:	2300      	movs	r3, #0
 80065e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80065e2:	2300      	movs	r3, #0
 80065e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80065e6:	2300      	movs	r3, #0
 80065e8:	61fb      	str	r3, [r7, #28]
 80065ea:	e165      	b.n	80068b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80065ec:	2201      	movs	r2, #1
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	fa02 f303 	lsl.w	r3, r2, r3
 80065f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	4013      	ands	r3, r2
 80065fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	429a      	cmp	r2, r3
 8006606:	f040 8154 	bne.w	80068b2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f003 0303 	and.w	r3, r3, #3
 8006612:	2b01      	cmp	r3, #1
 8006614:	d005      	beq.n	8006622 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800661e:	2b02      	cmp	r3, #2
 8006620:	d130      	bne.n	8006684 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	005b      	lsls	r3, r3, #1
 800662c:	2203      	movs	r2, #3
 800662e:	fa02 f303 	lsl.w	r3, r2, r3
 8006632:	43db      	mvns	r3, r3
 8006634:	69ba      	ldr	r2, [r7, #24]
 8006636:	4013      	ands	r3, r2
 8006638:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	68da      	ldr	r2, [r3, #12]
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	005b      	lsls	r3, r3, #1
 8006642:	fa02 f303 	lsl.w	r3, r2, r3
 8006646:	69ba      	ldr	r2, [r7, #24]
 8006648:	4313      	orrs	r3, r2
 800664a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	69ba      	ldr	r2, [r7, #24]
 8006650:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006658:	2201      	movs	r2, #1
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	fa02 f303 	lsl.w	r3, r2, r3
 8006660:	43db      	mvns	r3, r3
 8006662:	69ba      	ldr	r2, [r7, #24]
 8006664:	4013      	ands	r3, r2
 8006666:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	091b      	lsrs	r3, r3, #4
 800666e:	f003 0201 	and.w	r2, r3, #1
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	fa02 f303 	lsl.w	r3, r2, r3
 8006678:	69ba      	ldr	r2, [r7, #24]
 800667a:	4313      	orrs	r3, r2
 800667c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	69ba      	ldr	r2, [r7, #24]
 8006682:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	f003 0303 	and.w	r3, r3, #3
 800668c:	2b03      	cmp	r3, #3
 800668e:	d017      	beq.n	80066c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	005b      	lsls	r3, r3, #1
 800669a:	2203      	movs	r2, #3
 800669c:	fa02 f303 	lsl.w	r3, r2, r3
 80066a0:	43db      	mvns	r3, r3
 80066a2:	69ba      	ldr	r2, [r7, #24]
 80066a4:	4013      	ands	r3, r2
 80066a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	689a      	ldr	r2, [r3, #8]
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	005b      	lsls	r3, r3, #1
 80066b0:	fa02 f303 	lsl.w	r3, r2, r3
 80066b4:	69ba      	ldr	r2, [r7, #24]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	69ba      	ldr	r2, [r7, #24]
 80066be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f003 0303 	and.w	r3, r3, #3
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d123      	bne.n	8006714 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	08da      	lsrs	r2, r3, #3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	3208      	adds	r2, #8
 80066d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	f003 0307 	and.w	r3, r3, #7
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	220f      	movs	r2, #15
 80066e4:	fa02 f303 	lsl.w	r3, r2, r3
 80066e8:	43db      	mvns	r3, r3
 80066ea:	69ba      	ldr	r2, [r7, #24]
 80066ec:	4013      	ands	r3, r2
 80066ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	691a      	ldr	r2, [r3, #16]
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	f003 0307 	and.w	r3, r3, #7
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006700:	69ba      	ldr	r2, [r7, #24]
 8006702:	4313      	orrs	r3, r2
 8006704:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	08da      	lsrs	r2, r3, #3
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	3208      	adds	r2, #8
 800670e:	69b9      	ldr	r1, [r7, #24]
 8006710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800671a:	69fb      	ldr	r3, [r7, #28]
 800671c:	005b      	lsls	r3, r3, #1
 800671e:	2203      	movs	r2, #3
 8006720:	fa02 f303 	lsl.w	r3, r2, r3
 8006724:	43db      	mvns	r3, r3
 8006726:	69ba      	ldr	r2, [r7, #24]
 8006728:	4013      	ands	r3, r2
 800672a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	f003 0203 	and.w	r2, r3, #3
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	005b      	lsls	r3, r3, #1
 8006738:	fa02 f303 	lsl.w	r3, r2, r3
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	4313      	orrs	r3, r2
 8006740:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	69ba      	ldr	r2, [r7, #24]
 8006746:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006750:	2b00      	cmp	r3, #0
 8006752:	f000 80ae 	beq.w	80068b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006756:	2300      	movs	r3, #0
 8006758:	60fb      	str	r3, [r7, #12]
 800675a:	4b5d      	ldr	r3, [pc, #372]	; (80068d0 <HAL_GPIO_Init+0x300>)
 800675c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800675e:	4a5c      	ldr	r2, [pc, #368]	; (80068d0 <HAL_GPIO_Init+0x300>)
 8006760:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006764:	6453      	str	r3, [r2, #68]	; 0x44
 8006766:	4b5a      	ldr	r3, [pc, #360]	; (80068d0 <HAL_GPIO_Init+0x300>)
 8006768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800676a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800676e:	60fb      	str	r3, [r7, #12]
 8006770:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006772:	4a58      	ldr	r2, [pc, #352]	; (80068d4 <HAL_GPIO_Init+0x304>)
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	089b      	lsrs	r3, r3, #2
 8006778:	3302      	adds	r3, #2
 800677a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800677e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	f003 0303 	and.w	r3, r3, #3
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	220f      	movs	r2, #15
 800678a:	fa02 f303 	lsl.w	r3, r2, r3
 800678e:	43db      	mvns	r3, r3
 8006790:	69ba      	ldr	r2, [r7, #24]
 8006792:	4013      	ands	r3, r2
 8006794:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a4f      	ldr	r2, [pc, #316]	; (80068d8 <HAL_GPIO_Init+0x308>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d025      	beq.n	80067ea <HAL_GPIO_Init+0x21a>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a4e      	ldr	r2, [pc, #312]	; (80068dc <HAL_GPIO_Init+0x30c>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d01f      	beq.n	80067e6 <HAL_GPIO_Init+0x216>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a4d      	ldr	r2, [pc, #308]	; (80068e0 <HAL_GPIO_Init+0x310>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d019      	beq.n	80067e2 <HAL_GPIO_Init+0x212>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a4c      	ldr	r2, [pc, #304]	; (80068e4 <HAL_GPIO_Init+0x314>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d013      	beq.n	80067de <HAL_GPIO_Init+0x20e>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a4b      	ldr	r2, [pc, #300]	; (80068e8 <HAL_GPIO_Init+0x318>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d00d      	beq.n	80067da <HAL_GPIO_Init+0x20a>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a4a      	ldr	r2, [pc, #296]	; (80068ec <HAL_GPIO_Init+0x31c>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d007      	beq.n	80067d6 <HAL_GPIO_Init+0x206>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a49      	ldr	r2, [pc, #292]	; (80068f0 <HAL_GPIO_Init+0x320>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d101      	bne.n	80067d2 <HAL_GPIO_Init+0x202>
 80067ce:	2306      	movs	r3, #6
 80067d0:	e00c      	b.n	80067ec <HAL_GPIO_Init+0x21c>
 80067d2:	2307      	movs	r3, #7
 80067d4:	e00a      	b.n	80067ec <HAL_GPIO_Init+0x21c>
 80067d6:	2305      	movs	r3, #5
 80067d8:	e008      	b.n	80067ec <HAL_GPIO_Init+0x21c>
 80067da:	2304      	movs	r3, #4
 80067dc:	e006      	b.n	80067ec <HAL_GPIO_Init+0x21c>
 80067de:	2303      	movs	r3, #3
 80067e0:	e004      	b.n	80067ec <HAL_GPIO_Init+0x21c>
 80067e2:	2302      	movs	r3, #2
 80067e4:	e002      	b.n	80067ec <HAL_GPIO_Init+0x21c>
 80067e6:	2301      	movs	r3, #1
 80067e8:	e000      	b.n	80067ec <HAL_GPIO_Init+0x21c>
 80067ea:	2300      	movs	r3, #0
 80067ec:	69fa      	ldr	r2, [r7, #28]
 80067ee:	f002 0203 	and.w	r2, r2, #3
 80067f2:	0092      	lsls	r2, r2, #2
 80067f4:	4093      	lsls	r3, r2
 80067f6:	69ba      	ldr	r2, [r7, #24]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80067fc:	4935      	ldr	r1, [pc, #212]	; (80068d4 <HAL_GPIO_Init+0x304>)
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	089b      	lsrs	r3, r3, #2
 8006802:	3302      	adds	r3, #2
 8006804:	69ba      	ldr	r2, [r7, #24]
 8006806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800680a:	4b3a      	ldr	r3, [pc, #232]	; (80068f4 <HAL_GPIO_Init+0x324>)
 800680c:	689b      	ldr	r3, [r3, #8]
 800680e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	43db      	mvns	r3, r3
 8006814:	69ba      	ldr	r2, [r7, #24]
 8006816:	4013      	ands	r3, r2
 8006818:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006822:	2b00      	cmp	r3, #0
 8006824:	d003      	beq.n	800682e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006826:	69ba      	ldr	r2, [r7, #24]
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	4313      	orrs	r3, r2
 800682c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800682e:	4a31      	ldr	r2, [pc, #196]	; (80068f4 <HAL_GPIO_Init+0x324>)
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006834:	4b2f      	ldr	r3, [pc, #188]	; (80068f4 <HAL_GPIO_Init+0x324>)
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	43db      	mvns	r3, r3
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	4013      	ands	r3, r2
 8006842:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800684c:	2b00      	cmp	r3, #0
 800684e:	d003      	beq.n	8006858 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006850:	69ba      	ldr	r2, [r7, #24]
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	4313      	orrs	r3, r2
 8006856:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006858:	4a26      	ldr	r2, [pc, #152]	; (80068f4 <HAL_GPIO_Init+0x324>)
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800685e:	4b25      	ldr	r3, [pc, #148]	; (80068f4 <HAL_GPIO_Init+0x324>)
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	43db      	mvns	r3, r3
 8006868:	69ba      	ldr	r2, [r7, #24]
 800686a:	4013      	ands	r3, r2
 800686c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d003      	beq.n	8006882 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800687a:	69ba      	ldr	r2, [r7, #24]
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	4313      	orrs	r3, r2
 8006880:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006882:	4a1c      	ldr	r2, [pc, #112]	; (80068f4 <HAL_GPIO_Init+0x324>)
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006888:	4b1a      	ldr	r3, [pc, #104]	; (80068f4 <HAL_GPIO_Init+0x324>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	43db      	mvns	r3, r3
 8006892:	69ba      	ldr	r2, [r7, #24]
 8006894:	4013      	ands	r3, r2
 8006896:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d003      	beq.n	80068ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80068a4:	69ba      	ldr	r2, [r7, #24]
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80068ac:	4a11      	ldr	r2, [pc, #68]	; (80068f4 <HAL_GPIO_Init+0x324>)
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	3301      	adds	r3, #1
 80068b6:	61fb      	str	r3, [r7, #28]
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	2b0f      	cmp	r3, #15
 80068bc:	f67f ae96 	bls.w	80065ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80068c0:	bf00      	nop
 80068c2:	bf00      	nop
 80068c4:	3724      	adds	r7, #36	; 0x24
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	40023800 	.word	0x40023800
 80068d4:	40013800 	.word	0x40013800
 80068d8:	40020000 	.word	0x40020000
 80068dc:	40020400 	.word	0x40020400
 80068e0:	40020800 	.word	0x40020800
 80068e4:	40020c00 	.word	0x40020c00
 80068e8:	40021000 	.word	0x40021000
 80068ec:	40021400 	.word	0x40021400
 80068f0:	40021800 	.word	0x40021800
 80068f4:	40013c00 	.word	0x40013c00

080068f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b083      	sub	sp, #12
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	460b      	mov	r3, r1
 8006902:	807b      	strh	r3, [r7, #2]
 8006904:	4613      	mov	r3, r2
 8006906:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006908:	787b      	ldrb	r3, [r7, #1]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d003      	beq.n	8006916 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800690e:	887a      	ldrh	r2, [r7, #2]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006914:	e003      	b.n	800691e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006916:	887b      	ldrh	r3, [r7, #2]
 8006918:	041a      	lsls	r2, r3, #16
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	619a      	str	r2, [r3, #24]
}
 800691e:	bf00      	nop
 8006920:	370c      	adds	r7, #12
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
	...

0800692c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d101      	bne.n	8006940 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	e0cc      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006940:	4b68      	ldr	r3, [pc, #416]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 030f 	and.w	r3, r3, #15
 8006948:	683a      	ldr	r2, [r7, #0]
 800694a:	429a      	cmp	r2, r3
 800694c:	d90c      	bls.n	8006968 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800694e:	4b65      	ldr	r3, [pc, #404]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006950:	683a      	ldr	r2, [r7, #0]
 8006952:	b2d2      	uxtb	r2, r2
 8006954:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006956:	4b63      	ldr	r3, [pc, #396]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 030f 	and.w	r3, r3, #15
 800695e:	683a      	ldr	r2, [r7, #0]
 8006960:	429a      	cmp	r2, r3
 8006962:	d001      	beq.n	8006968 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e0b8      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b00      	cmp	r3, #0
 8006972:	d020      	beq.n	80069b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0304 	and.w	r3, r3, #4
 800697c:	2b00      	cmp	r3, #0
 800697e:	d005      	beq.n	800698c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006980:	4b59      	ldr	r3, [pc, #356]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	4a58      	ldr	r2, [pc, #352]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006986:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800698a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0308 	and.w	r3, r3, #8
 8006994:	2b00      	cmp	r3, #0
 8006996:	d005      	beq.n	80069a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006998:	4b53      	ldr	r3, [pc, #332]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	4a52      	ldr	r2, [pc, #328]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800699e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069a4:	4b50      	ldr	r3, [pc, #320]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	494d      	ldr	r1, [pc, #308]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d044      	beq.n	8006a4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d107      	bne.n	80069da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069ca:	4b47      	ldr	r3, [pc, #284]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d119      	bne.n	8006a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e07f      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d003      	beq.n	80069ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80069e6:	2b03      	cmp	r3, #3
 80069e8:	d107      	bne.n	80069fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069ea:	4b3f      	ldr	r3, [pc, #252]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d109      	bne.n	8006a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e06f      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069fa:	4b3b      	ldr	r3, [pc, #236]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0302 	and.w	r3, r3, #2
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d101      	bne.n	8006a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e067      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a0a:	4b37      	ldr	r3, [pc, #220]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f023 0203 	bic.w	r2, r3, #3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	4934      	ldr	r1, [pc, #208]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a1c:	f7fe fb32 	bl	8005084 <HAL_GetTick>
 8006a20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a22:	e00a      	b.n	8006a3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a24:	f7fe fb2e 	bl	8005084 <HAL_GetTick>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d901      	bls.n	8006a3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e04f      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a3a:	4b2b      	ldr	r3, [pc, #172]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	f003 020c 	and.w	r2, r3, #12
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d1eb      	bne.n	8006a24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a4c:	4b25      	ldr	r3, [pc, #148]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 030f 	and.w	r3, r3, #15
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d20c      	bcs.n	8006a74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a5a:	4b22      	ldr	r3, [pc, #136]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a5c:	683a      	ldr	r2, [r7, #0]
 8006a5e:	b2d2      	uxtb	r2, r2
 8006a60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a62:	4b20      	ldr	r3, [pc, #128]	; (8006ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 030f 	and.w	r3, r3, #15
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d001      	beq.n	8006a74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e032      	b.n	8006ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 0304 	and.w	r3, r3, #4
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d008      	beq.n	8006a92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a80:	4b19      	ldr	r3, [pc, #100]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	4916      	ldr	r1, [pc, #88]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d009      	beq.n	8006ab2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a9e:	4b12      	ldr	r3, [pc, #72]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	00db      	lsls	r3, r3, #3
 8006aac:	490e      	ldr	r1, [pc, #56]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ab2:	f000 f855 	bl	8006b60 <HAL_RCC_GetSysClockFreq>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	4b0b      	ldr	r3, [pc, #44]	; (8006ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	091b      	lsrs	r3, r3, #4
 8006abe:	f003 030f 	and.w	r3, r3, #15
 8006ac2:	490a      	ldr	r1, [pc, #40]	; (8006aec <HAL_RCC_ClockConfig+0x1c0>)
 8006ac4:	5ccb      	ldrb	r3, [r1, r3]
 8006ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8006aca:	4a09      	ldr	r2, [pc, #36]	; (8006af0 <HAL_RCC_ClockConfig+0x1c4>)
 8006acc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006ace:	4b09      	ldr	r3, [pc, #36]	; (8006af4 <HAL_RCC_ClockConfig+0x1c8>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7fe fa92 	bl	8004ffc <HAL_InitTick>

  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	40023c00 	.word	0x40023c00
 8006ae8:	40023800 	.word	0x40023800
 8006aec:	0800c8e4 	.word	0x0800c8e4
 8006af0:	200023f0 	.word	0x200023f0
 8006af4:	200023f4 	.word	0x200023f4

08006af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006af8:	b480      	push	{r7}
 8006afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006afc:	4b03      	ldr	r3, [pc, #12]	; (8006b0c <HAL_RCC_GetHCLKFreq+0x14>)
 8006afe:	681b      	ldr	r3, [r3, #0]
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	200023f0 	.word	0x200023f0

08006b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006b14:	f7ff fff0 	bl	8006af8 <HAL_RCC_GetHCLKFreq>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	4b05      	ldr	r3, [pc, #20]	; (8006b30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	0a9b      	lsrs	r3, r3, #10
 8006b20:	f003 0307 	and.w	r3, r3, #7
 8006b24:	4903      	ldr	r1, [pc, #12]	; (8006b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b26:	5ccb      	ldrb	r3, [r1, r3]
 8006b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	40023800 	.word	0x40023800
 8006b34:	0800c8f4 	.word	0x0800c8f4

08006b38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006b3c:	f7ff ffdc 	bl	8006af8 <HAL_RCC_GetHCLKFreq>
 8006b40:	4602      	mov	r2, r0
 8006b42:	4b05      	ldr	r3, [pc, #20]	; (8006b58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	0b5b      	lsrs	r3, r3, #13
 8006b48:	f003 0307 	and.w	r3, r3, #7
 8006b4c:	4903      	ldr	r1, [pc, #12]	; (8006b5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b4e:	5ccb      	ldrb	r3, [r1, r3]
 8006b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	40023800 	.word	0x40023800
 8006b5c:	0800c8f4 	.word	0x0800c8f4

08006b60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b64:	b0ae      	sub	sp, #184	; 0xb8
 8006b66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8006b74:	2300      	movs	r3, #0
 8006b76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8006b80:	2300      	movs	r3, #0
 8006b82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b86:	4bcb      	ldr	r3, [pc, #812]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	f003 030c 	and.w	r3, r3, #12
 8006b8e:	2b0c      	cmp	r3, #12
 8006b90:	f200 8206 	bhi.w	8006fa0 <HAL_RCC_GetSysClockFreq+0x440>
 8006b94:	a201      	add	r2, pc, #4	; (adr r2, 8006b9c <HAL_RCC_GetSysClockFreq+0x3c>)
 8006b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b9a:	bf00      	nop
 8006b9c:	08006bd1 	.word	0x08006bd1
 8006ba0:	08006fa1 	.word	0x08006fa1
 8006ba4:	08006fa1 	.word	0x08006fa1
 8006ba8:	08006fa1 	.word	0x08006fa1
 8006bac:	08006bd9 	.word	0x08006bd9
 8006bb0:	08006fa1 	.word	0x08006fa1
 8006bb4:	08006fa1 	.word	0x08006fa1
 8006bb8:	08006fa1 	.word	0x08006fa1
 8006bbc:	08006be1 	.word	0x08006be1
 8006bc0:	08006fa1 	.word	0x08006fa1
 8006bc4:	08006fa1 	.word	0x08006fa1
 8006bc8:	08006fa1 	.word	0x08006fa1
 8006bcc:	08006dd1 	.word	0x08006dd1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bd0:	4bb9      	ldr	r3, [pc, #740]	; (8006eb8 <HAL_RCC_GetSysClockFreq+0x358>)
 8006bd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8006bd6:	e1e7      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bd8:	4bb8      	ldr	r3, [pc, #736]	; (8006ebc <HAL_RCC_GetSysClockFreq+0x35c>)
 8006bda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006bde:	e1e3      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006be0:	4bb4      	ldr	r3, [pc, #720]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006be8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bec:	4bb1      	ldr	r3, [pc, #708]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d071      	beq.n	8006cdc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bf8:	4bae      	ldr	r3, [pc, #696]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	099b      	lsrs	r3, r3, #6
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006c04:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006c08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006c0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c10:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c14:	2300      	movs	r3, #0
 8006c16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006c1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006c1e:	4622      	mov	r2, r4
 8006c20:	462b      	mov	r3, r5
 8006c22:	f04f 0000 	mov.w	r0, #0
 8006c26:	f04f 0100 	mov.w	r1, #0
 8006c2a:	0159      	lsls	r1, r3, #5
 8006c2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c30:	0150      	lsls	r0, r2, #5
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	4621      	mov	r1, r4
 8006c38:	1a51      	subs	r1, r2, r1
 8006c3a:	6439      	str	r1, [r7, #64]	; 0x40
 8006c3c:	4629      	mov	r1, r5
 8006c3e:	eb63 0301 	sbc.w	r3, r3, r1
 8006c42:	647b      	str	r3, [r7, #68]	; 0x44
 8006c44:	f04f 0200 	mov.w	r2, #0
 8006c48:	f04f 0300 	mov.w	r3, #0
 8006c4c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8006c50:	4649      	mov	r1, r9
 8006c52:	018b      	lsls	r3, r1, #6
 8006c54:	4641      	mov	r1, r8
 8006c56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c5a:	4641      	mov	r1, r8
 8006c5c:	018a      	lsls	r2, r1, #6
 8006c5e:	4641      	mov	r1, r8
 8006c60:	1a51      	subs	r1, r2, r1
 8006c62:	63b9      	str	r1, [r7, #56]	; 0x38
 8006c64:	4649      	mov	r1, r9
 8006c66:	eb63 0301 	sbc.w	r3, r3, r1
 8006c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c6c:	f04f 0200 	mov.w	r2, #0
 8006c70:	f04f 0300 	mov.w	r3, #0
 8006c74:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8006c78:	4649      	mov	r1, r9
 8006c7a:	00cb      	lsls	r3, r1, #3
 8006c7c:	4641      	mov	r1, r8
 8006c7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c82:	4641      	mov	r1, r8
 8006c84:	00ca      	lsls	r2, r1, #3
 8006c86:	4610      	mov	r0, r2
 8006c88:	4619      	mov	r1, r3
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	4622      	mov	r2, r4
 8006c8e:	189b      	adds	r3, r3, r2
 8006c90:	633b      	str	r3, [r7, #48]	; 0x30
 8006c92:	462b      	mov	r3, r5
 8006c94:	460a      	mov	r2, r1
 8006c96:	eb42 0303 	adc.w	r3, r2, r3
 8006c9a:	637b      	str	r3, [r7, #52]	; 0x34
 8006c9c:	f04f 0200 	mov.w	r2, #0
 8006ca0:	f04f 0300 	mov.w	r3, #0
 8006ca4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006ca8:	4629      	mov	r1, r5
 8006caa:	024b      	lsls	r3, r1, #9
 8006cac:	4621      	mov	r1, r4
 8006cae:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	024a      	lsls	r2, r1, #9
 8006cb6:	4610      	mov	r0, r2
 8006cb8:	4619      	mov	r1, r3
 8006cba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006cc4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006cc8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006ccc:	f7f9 fffc 	bl	8000cc8 <__aeabi_uldivmod>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	460b      	mov	r3, r1
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006cda:	e067      	b.n	8006dac <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cdc:	4b75      	ldr	r3, [pc, #468]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	099b      	lsrs	r3, r3, #6
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006ce8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006cec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cf4:	67bb      	str	r3, [r7, #120]	; 0x78
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006cfa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8006cfe:	4622      	mov	r2, r4
 8006d00:	462b      	mov	r3, r5
 8006d02:	f04f 0000 	mov.w	r0, #0
 8006d06:	f04f 0100 	mov.w	r1, #0
 8006d0a:	0159      	lsls	r1, r3, #5
 8006d0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d10:	0150      	lsls	r0, r2, #5
 8006d12:	4602      	mov	r2, r0
 8006d14:	460b      	mov	r3, r1
 8006d16:	4621      	mov	r1, r4
 8006d18:	1a51      	subs	r1, r2, r1
 8006d1a:	62b9      	str	r1, [r7, #40]	; 0x28
 8006d1c:	4629      	mov	r1, r5
 8006d1e:	eb63 0301 	sbc.w	r3, r3, r1
 8006d22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d24:	f04f 0200 	mov.w	r2, #0
 8006d28:	f04f 0300 	mov.w	r3, #0
 8006d2c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8006d30:	4649      	mov	r1, r9
 8006d32:	018b      	lsls	r3, r1, #6
 8006d34:	4641      	mov	r1, r8
 8006d36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d3a:	4641      	mov	r1, r8
 8006d3c:	018a      	lsls	r2, r1, #6
 8006d3e:	4641      	mov	r1, r8
 8006d40:	ebb2 0a01 	subs.w	sl, r2, r1
 8006d44:	4649      	mov	r1, r9
 8006d46:	eb63 0b01 	sbc.w	fp, r3, r1
 8006d4a:	f04f 0200 	mov.w	r2, #0
 8006d4e:	f04f 0300 	mov.w	r3, #0
 8006d52:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d56:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d5e:	4692      	mov	sl, r2
 8006d60:	469b      	mov	fp, r3
 8006d62:	4623      	mov	r3, r4
 8006d64:	eb1a 0303 	adds.w	r3, sl, r3
 8006d68:	623b      	str	r3, [r7, #32]
 8006d6a:	462b      	mov	r3, r5
 8006d6c:	eb4b 0303 	adc.w	r3, fp, r3
 8006d70:	627b      	str	r3, [r7, #36]	; 0x24
 8006d72:	f04f 0200 	mov.w	r2, #0
 8006d76:	f04f 0300 	mov.w	r3, #0
 8006d7a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006d7e:	4629      	mov	r1, r5
 8006d80:	028b      	lsls	r3, r1, #10
 8006d82:	4621      	mov	r1, r4
 8006d84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006d88:	4621      	mov	r1, r4
 8006d8a:	028a      	lsls	r2, r1, #10
 8006d8c:	4610      	mov	r0, r2
 8006d8e:	4619      	mov	r1, r3
 8006d90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006d94:	2200      	movs	r2, #0
 8006d96:	673b      	str	r3, [r7, #112]	; 0x70
 8006d98:	677a      	str	r2, [r7, #116]	; 0x74
 8006d9a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006d9e:	f7f9 ff93 	bl	8000cc8 <__aeabi_uldivmod>
 8006da2:	4602      	mov	r2, r0
 8006da4:	460b      	mov	r3, r1
 8006da6:	4613      	mov	r3, r2
 8006da8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006dac:	4b41      	ldr	r3, [pc, #260]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	0c1b      	lsrs	r3, r3, #16
 8006db2:	f003 0303 	and.w	r3, r3, #3
 8006db6:	3301      	adds	r3, #1
 8006db8:	005b      	lsls	r3, r3, #1
 8006dba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8006dbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006dc2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006dce:	e0eb      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006dd0:	4b38      	ldr	r3, [pc, #224]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006dd8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ddc:	4b35      	ldr	r3, [pc, #212]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d06b      	beq.n	8006ec0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006de8:	4b32      	ldr	r3, [pc, #200]	; (8006eb4 <HAL_RCC_GetSysClockFreq+0x354>)
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	099b      	lsrs	r3, r3, #6
 8006dee:	2200      	movs	r2, #0
 8006df0:	66bb      	str	r3, [r7, #104]	; 0x68
 8006df2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006df4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dfa:	663b      	str	r3, [r7, #96]	; 0x60
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	667b      	str	r3, [r7, #100]	; 0x64
 8006e00:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8006e04:	4622      	mov	r2, r4
 8006e06:	462b      	mov	r3, r5
 8006e08:	f04f 0000 	mov.w	r0, #0
 8006e0c:	f04f 0100 	mov.w	r1, #0
 8006e10:	0159      	lsls	r1, r3, #5
 8006e12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e16:	0150      	lsls	r0, r2, #5
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4621      	mov	r1, r4
 8006e1e:	1a51      	subs	r1, r2, r1
 8006e20:	61b9      	str	r1, [r7, #24]
 8006e22:	4629      	mov	r1, r5
 8006e24:	eb63 0301 	sbc.w	r3, r3, r1
 8006e28:	61fb      	str	r3, [r7, #28]
 8006e2a:	f04f 0200 	mov.w	r2, #0
 8006e2e:	f04f 0300 	mov.w	r3, #0
 8006e32:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006e36:	4659      	mov	r1, fp
 8006e38:	018b      	lsls	r3, r1, #6
 8006e3a:	4651      	mov	r1, sl
 8006e3c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e40:	4651      	mov	r1, sl
 8006e42:	018a      	lsls	r2, r1, #6
 8006e44:	4651      	mov	r1, sl
 8006e46:	ebb2 0801 	subs.w	r8, r2, r1
 8006e4a:	4659      	mov	r1, fp
 8006e4c:	eb63 0901 	sbc.w	r9, r3, r1
 8006e50:	f04f 0200 	mov.w	r2, #0
 8006e54:	f04f 0300 	mov.w	r3, #0
 8006e58:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e5c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e60:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e64:	4690      	mov	r8, r2
 8006e66:	4699      	mov	r9, r3
 8006e68:	4623      	mov	r3, r4
 8006e6a:	eb18 0303 	adds.w	r3, r8, r3
 8006e6e:	613b      	str	r3, [r7, #16]
 8006e70:	462b      	mov	r3, r5
 8006e72:	eb49 0303 	adc.w	r3, r9, r3
 8006e76:	617b      	str	r3, [r7, #20]
 8006e78:	f04f 0200 	mov.w	r2, #0
 8006e7c:	f04f 0300 	mov.w	r3, #0
 8006e80:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006e84:	4629      	mov	r1, r5
 8006e86:	024b      	lsls	r3, r1, #9
 8006e88:	4621      	mov	r1, r4
 8006e8a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006e8e:	4621      	mov	r1, r4
 8006e90:	024a      	lsls	r2, r1, #9
 8006e92:	4610      	mov	r0, r2
 8006e94:	4619      	mov	r1, r3
 8006e96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	65bb      	str	r3, [r7, #88]	; 0x58
 8006e9e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006ea0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006ea4:	f7f9 ff10 	bl	8000cc8 <__aeabi_uldivmod>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	460b      	mov	r3, r1
 8006eac:	4613      	mov	r3, r2
 8006eae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006eb2:	e065      	b.n	8006f80 <HAL_RCC_GetSysClockFreq+0x420>
 8006eb4:	40023800 	.word	0x40023800
 8006eb8:	00f42400 	.word	0x00f42400
 8006ebc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ec0:	4b3d      	ldr	r3, [pc, #244]	; (8006fb8 <HAL_RCC_GetSysClockFreq+0x458>)
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	099b      	lsrs	r3, r3, #6
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	4618      	mov	r0, r3
 8006eca:	4611      	mov	r1, r2
 8006ecc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006ed0:	653b      	str	r3, [r7, #80]	; 0x50
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	657b      	str	r3, [r7, #84]	; 0x54
 8006ed6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8006eda:	4642      	mov	r2, r8
 8006edc:	464b      	mov	r3, r9
 8006ede:	f04f 0000 	mov.w	r0, #0
 8006ee2:	f04f 0100 	mov.w	r1, #0
 8006ee6:	0159      	lsls	r1, r3, #5
 8006ee8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006eec:	0150      	lsls	r0, r2, #5
 8006eee:	4602      	mov	r2, r0
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	4641      	mov	r1, r8
 8006ef4:	1a51      	subs	r1, r2, r1
 8006ef6:	60b9      	str	r1, [r7, #8]
 8006ef8:	4649      	mov	r1, r9
 8006efa:	eb63 0301 	sbc.w	r3, r3, r1
 8006efe:	60fb      	str	r3, [r7, #12]
 8006f00:	f04f 0200 	mov.w	r2, #0
 8006f04:	f04f 0300 	mov.w	r3, #0
 8006f08:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006f0c:	4659      	mov	r1, fp
 8006f0e:	018b      	lsls	r3, r1, #6
 8006f10:	4651      	mov	r1, sl
 8006f12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f16:	4651      	mov	r1, sl
 8006f18:	018a      	lsls	r2, r1, #6
 8006f1a:	4651      	mov	r1, sl
 8006f1c:	1a54      	subs	r4, r2, r1
 8006f1e:	4659      	mov	r1, fp
 8006f20:	eb63 0501 	sbc.w	r5, r3, r1
 8006f24:	f04f 0200 	mov.w	r2, #0
 8006f28:	f04f 0300 	mov.w	r3, #0
 8006f2c:	00eb      	lsls	r3, r5, #3
 8006f2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f32:	00e2      	lsls	r2, r4, #3
 8006f34:	4614      	mov	r4, r2
 8006f36:	461d      	mov	r5, r3
 8006f38:	4643      	mov	r3, r8
 8006f3a:	18e3      	adds	r3, r4, r3
 8006f3c:	603b      	str	r3, [r7, #0]
 8006f3e:	464b      	mov	r3, r9
 8006f40:	eb45 0303 	adc.w	r3, r5, r3
 8006f44:	607b      	str	r3, [r7, #4]
 8006f46:	f04f 0200 	mov.w	r2, #0
 8006f4a:	f04f 0300 	mov.w	r3, #0
 8006f4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f52:	4629      	mov	r1, r5
 8006f54:	028b      	lsls	r3, r1, #10
 8006f56:	4621      	mov	r1, r4
 8006f58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f5c:	4621      	mov	r1, r4
 8006f5e:	028a      	lsls	r2, r1, #10
 8006f60:	4610      	mov	r0, r2
 8006f62:	4619      	mov	r1, r3
 8006f64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f68:	2200      	movs	r2, #0
 8006f6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f6c:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006f6e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006f72:	f7f9 fea9 	bl	8000cc8 <__aeabi_uldivmod>
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006f80:	4b0d      	ldr	r3, [pc, #52]	; (8006fb8 <HAL_RCC_GetSysClockFreq+0x458>)
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	0f1b      	lsrs	r3, r3, #28
 8006f86:	f003 0307 	and.w	r3, r3, #7
 8006f8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8006f8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006f92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006f9e:	e003      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006fa0:	4b06      	ldr	r3, [pc, #24]	; (8006fbc <HAL_RCC_GetSysClockFreq+0x45c>)
 8006fa2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006fa6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fa8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	37b8      	adds	r7, #184	; 0xb8
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fb6:	bf00      	nop
 8006fb8:	40023800 	.word	0x40023800
 8006fbc:	00f42400 	.word	0x00f42400

08006fc0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b086      	sub	sp, #24
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d101      	bne.n	8006fd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e28d      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 0301 	and.w	r3, r3, #1
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f000 8083 	beq.w	80070e6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006fe0:	4b94      	ldr	r3, [pc, #592]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	f003 030c 	and.w	r3, r3, #12
 8006fe8:	2b04      	cmp	r3, #4
 8006fea:	d019      	beq.n	8007020 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006fec:	4b91      	ldr	r3, [pc, #580]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006ff4:	2b08      	cmp	r3, #8
 8006ff6:	d106      	bne.n	8007006 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006ff8:	4b8e      	ldr	r3, [pc, #568]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007000:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007004:	d00c      	beq.n	8007020 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007006:	4b8b      	ldr	r3, [pc, #556]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800700e:	2b0c      	cmp	r3, #12
 8007010:	d112      	bne.n	8007038 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007012:	4b88      	ldr	r3, [pc, #544]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800701a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800701e:	d10b      	bne.n	8007038 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007020:	4b84      	ldr	r3, [pc, #528]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007028:	2b00      	cmp	r3, #0
 800702a:	d05b      	beq.n	80070e4 <HAL_RCC_OscConfig+0x124>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d157      	bne.n	80070e4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	e25a      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007040:	d106      	bne.n	8007050 <HAL_RCC_OscConfig+0x90>
 8007042:	4b7c      	ldr	r3, [pc, #496]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a7b      	ldr	r2, [pc, #492]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007048:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800704c:	6013      	str	r3, [r2, #0]
 800704e:	e01d      	b.n	800708c <HAL_RCC_OscConfig+0xcc>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007058:	d10c      	bne.n	8007074 <HAL_RCC_OscConfig+0xb4>
 800705a:	4b76      	ldr	r3, [pc, #472]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a75      	ldr	r2, [pc, #468]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007060:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	4b73      	ldr	r3, [pc, #460]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a72      	ldr	r2, [pc, #456]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 800706c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007070:	6013      	str	r3, [r2, #0]
 8007072:	e00b      	b.n	800708c <HAL_RCC_OscConfig+0xcc>
 8007074:	4b6f      	ldr	r3, [pc, #444]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a6e      	ldr	r2, [pc, #440]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 800707a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800707e:	6013      	str	r3, [r2, #0]
 8007080:	4b6c      	ldr	r3, [pc, #432]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a6b      	ldr	r2, [pc, #428]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007086:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800708a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d013      	beq.n	80070bc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007094:	f7fd fff6 	bl	8005084 <HAL_GetTick>
 8007098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800709a:	e008      	b.n	80070ae <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800709c:	f7fd fff2 	bl	8005084 <HAL_GetTick>
 80070a0:	4602      	mov	r2, r0
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	1ad3      	subs	r3, r2, r3
 80070a6:	2b64      	cmp	r3, #100	; 0x64
 80070a8:	d901      	bls.n	80070ae <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	e21f      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070ae:	4b61      	ldr	r3, [pc, #388]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d0f0      	beq.n	800709c <HAL_RCC_OscConfig+0xdc>
 80070ba:	e014      	b.n	80070e6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070bc:	f7fd ffe2 	bl	8005084 <HAL_GetTick>
 80070c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070c2:	e008      	b.n	80070d6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80070c4:	f7fd ffde 	bl	8005084 <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	2b64      	cmp	r3, #100	; 0x64
 80070d0:	d901      	bls.n	80070d6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80070d2:	2303      	movs	r3, #3
 80070d4:	e20b      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070d6:	4b57      	ldr	r3, [pc, #348]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1f0      	bne.n	80070c4 <HAL_RCC_OscConfig+0x104>
 80070e2:	e000      	b.n	80070e6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f003 0302 	and.w	r3, r3, #2
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d06f      	beq.n	80071d2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80070f2:	4b50      	ldr	r3, [pc, #320]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	f003 030c 	and.w	r3, r3, #12
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d017      	beq.n	800712e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80070fe:	4b4d      	ldr	r3, [pc, #308]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007106:	2b08      	cmp	r3, #8
 8007108:	d105      	bne.n	8007116 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800710a:	4b4a      	ldr	r3, [pc, #296]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00b      	beq.n	800712e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007116:	4b47      	ldr	r3, [pc, #284]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800711e:	2b0c      	cmp	r3, #12
 8007120:	d11c      	bne.n	800715c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007122:	4b44      	ldr	r3, [pc, #272]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d116      	bne.n	800715c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800712e:	4b41      	ldr	r3, [pc, #260]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0302 	and.w	r3, r3, #2
 8007136:	2b00      	cmp	r3, #0
 8007138:	d005      	beq.n	8007146 <HAL_RCC_OscConfig+0x186>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	68db      	ldr	r3, [r3, #12]
 800713e:	2b01      	cmp	r3, #1
 8007140:	d001      	beq.n	8007146 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	e1d3      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007146:	4b3b      	ldr	r3, [pc, #236]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	00db      	lsls	r3, r3, #3
 8007154:	4937      	ldr	r1, [pc, #220]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007156:	4313      	orrs	r3, r2
 8007158:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800715a:	e03a      	b.n	80071d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d020      	beq.n	80071a6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007164:	4b34      	ldr	r3, [pc, #208]	; (8007238 <HAL_RCC_OscConfig+0x278>)
 8007166:	2201      	movs	r2, #1
 8007168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800716a:	f7fd ff8b 	bl	8005084 <HAL_GetTick>
 800716e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007170:	e008      	b.n	8007184 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007172:	f7fd ff87 	bl	8005084 <HAL_GetTick>
 8007176:	4602      	mov	r2, r0
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	2b02      	cmp	r3, #2
 800717e:	d901      	bls.n	8007184 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e1b4      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007184:	4b2b      	ldr	r3, [pc, #172]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0302 	and.w	r3, r3, #2
 800718c:	2b00      	cmp	r3, #0
 800718e:	d0f0      	beq.n	8007172 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007190:	4b28      	ldr	r3, [pc, #160]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	691b      	ldr	r3, [r3, #16]
 800719c:	00db      	lsls	r3, r3, #3
 800719e:	4925      	ldr	r1, [pc, #148]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 80071a0:	4313      	orrs	r3, r2
 80071a2:	600b      	str	r3, [r1, #0]
 80071a4:	e015      	b.n	80071d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80071a6:	4b24      	ldr	r3, [pc, #144]	; (8007238 <HAL_RCC_OscConfig+0x278>)
 80071a8:	2200      	movs	r2, #0
 80071aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ac:	f7fd ff6a 	bl	8005084 <HAL_GetTick>
 80071b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071b2:	e008      	b.n	80071c6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80071b4:	f7fd ff66 	bl	8005084 <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	2b02      	cmp	r3, #2
 80071c0:	d901      	bls.n	80071c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80071c2:	2303      	movs	r3, #3
 80071c4:	e193      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071c6:	4b1b      	ldr	r3, [pc, #108]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 0302 	and.w	r3, r3, #2
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1f0      	bne.n	80071b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0308 	and.w	r3, r3, #8
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d036      	beq.n	800724c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d016      	beq.n	8007214 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071e6:	4b15      	ldr	r3, [pc, #84]	; (800723c <HAL_RCC_OscConfig+0x27c>)
 80071e8:	2201      	movs	r2, #1
 80071ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ec:	f7fd ff4a 	bl	8005084 <HAL_GetTick>
 80071f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071f2:	e008      	b.n	8007206 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80071f4:	f7fd ff46 	bl	8005084 <HAL_GetTick>
 80071f8:	4602      	mov	r2, r0
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	2b02      	cmp	r3, #2
 8007200:	d901      	bls.n	8007206 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e173      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007206:	4b0b      	ldr	r3, [pc, #44]	; (8007234 <HAL_RCC_OscConfig+0x274>)
 8007208:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800720a:	f003 0302 	and.w	r3, r3, #2
 800720e:	2b00      	cmp	r3, #0
 8007210:	d0f0      	beq.n	80071f4 <HAL_RCC_OscConfig+0x234>
 8007212:	e01b      	b.n	800724c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007214:	4b09      	ldr	r3, [pc, #36]	; (800723c <HAL_RCC_OscConfig+0x27c>)
 8007216:	2200      	movs	r2, #0
 8007218:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800721a:	f7fd ff33 	bl	8005084 <HAL_GetTick>
 800721e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007220:	e00e      	b.n	8007240 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007222:	f7fd ff2f 	bl	8005084 <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	2b02      	cmp	r3, #2
 800722e:	d907      	bls.n	8007240 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e15c      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
 8007234:	40023800 	.word	0x40023800
 8007238:	42470000 	.word	0x42470000
 800723c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007240:	4b8a      	ldr	r3, [pc, #552]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007242:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007244:	f003 0302 	and.w	r3, r3, #2
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1ea      	bne.n	8007222 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f003 0304 	and.w	r3, r3, #4
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 8097 	beq.w	8007388 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800725a:	2300      	movs	r3, #0
 800725c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800725e:	4b83      	ldr	r3, [pc, #524]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10f      	bne.n	800728a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800726a:	2300      	movs	r3, #0
 800726c:	60bb      	str	r3, [r7, #8]
 800726e:	4b7f      	ldr	r3, [pc, #508]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007272:	4a7e      	ldr	r2, [pc, #504]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007278:	6413      	str	r3, [r2, #64]	; 0x40
 800727a:	4b7c      	ldr	r3, [pc, #496]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 800727c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007282:	60bb      	str	r3, [r7, #8]
 8007284:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007286:	2301      	movs	r3, #1
 8007288:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800728a:	4b79      	ldr	r3, [pc, #484]	; (8007470 <HAL_RCC_OscConfig+0x4b0>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007292:	2b00      	cmp	r3, #0
 8007294:	d118      	bne.n	80072c8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007296:	4b76      	ldr	r3, [pc, #472]	; (8007470 <HAL_RCC_OscConfig+0x4b0>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a75      	ldr	r2, [pc, #468]	; (8007470 <HAL_RCC_OscConfig+0x4b0>)
 800729c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072a2:	f7fd feef 	bl	8005084 <HAL_GetTick>
 80072a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072a8:	e008      	b.n	80072bc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072aa:	f7fd feeb 	bl	8005084 <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	2b02      	cmp	r3, #2
 80072b6:	d901      	bls.n	80072bc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80072b8:	2303      	movs	r3, #3
 80072ba:	e118      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072bc:	4b6c      	ldr	r3, [pc, #432]	; (8007470 <HAL_RCC_OscConfig+0x4b0>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d0f0      	beq.n	80072aa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	2b01      	cmp	r3, #1
 80072ce:	d106      	bne.n	80072de <HAL_RCC_OscConfig+0x31e>
 80072d0:	4b66      	ldr	r3, [pc, #408]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 80072d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072d4:	4a65      	ldr	r2, [pc, #404]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 80072d6:	f043 0301 	orr.w	r3, r3, #1
 80072da:	6713      	str	r3, [r2, #112]	; 0x70
 80072dc:	e01c      	b.n	8007318 <HAL_RCC_OscConfig+0x358>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	2b05      	cmp	r3, #5
 80072e4:	d10c      	bne.n	8007300 <HAL_RCC_OscConfig+0x340>
 80072e6:	4b61      	ldr	r3, [pc, #388]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 80072e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ea:	4a60      	ldr	r2, [pc, #384]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 80072ec:	f043 0304 	orr.w	r3, r3, #4
 80072f0:	6713      	str	r3, [r2, #112]	; 0x70
 80072f2:	4b5e      	ldr	r3, [pc, #376]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 80072f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072f6:	4a5d      	ldr	r2, [pc, #372]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 80072f8:	f043 0301 	orr.w	r3, r3, #1
 80072fc:	6713      	str	r3, [r2, #112]	; 0x70
 80072fe:	e00b      	b.n	8007318 <HAL_RCC_OscConfig+0x358>
 8007300:	4b5a      	ldr	r3, [pc, #360]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007302:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007304:	4a59      	ldr	r2, [pc, #356]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007306:	f023 0301 	bic.w	r3, r3, #1
 800730a:	6713      	str	r3, [r2, #112]	; 0x70
 800730c:	4b57      	ldr	r3, [pc, #348]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 800730e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007310:	4a56      	ldr	r2, [pc, #344]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007312:	f023 0304 	bic.w	r3, r3, #4
 8007316:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d015      	beq.n	800734c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007320:	f7fd feb0 	bl	8005084 <HAL_GetTick>
 8007324:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007326:	e00a      	b.n	800733e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007328:	f7fd feac 	bl	8005084 <HAL_GetTick>
 800732c:	4602      	mov	r2, r0
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	1ad3      	subs	r3, r2, r3
 8007332:	f241 3288 	movw	r2, #5000	; 0x1388
 8007336:	4293      	cmp	r3, r2
 8007338:	d901      	bls.n	800733e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800733a:	2303      	movs	r3, #3
 800733c:	e0d7      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800733e:	4b4b      	ldr	r3, [pc, #300]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007342:	f003 0302 	and.w	r3, r3, #2
 8007346:	2b00      	cmp	r3, #0
 8007348:	d0ee      	beq.n	8007328 <HAL_RCC_OscConfig+0x368>
 800734a:	e014      	b.n	8007376 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800734c:	f7fd fe9a 	bl	8005084 <HAL_GetTick>
 8007350:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007352:	e00a      	b.n	800736a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007354:	f7fd fe96 	bl	8005084 <HAL_GetTick>
 8007358:	4602      	mov	r2, r0
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007362:	4293      	cmp	r3, r2
 8007364:	d901      	bls.n	800736a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007366:	2303      	movs	r3, #3
 8007368:	e0c1      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800736a:	4b40      	ldr	r3, [pc, #256]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 800736c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800736e:	f003 0302 	and.w	r3, r3, #2
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1ee      	bne.n	8007354 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007376:	7dfb      	ldrb	r3, [r7, #23]
 8007378:	2b01      	cmp	r3, #1
 800737a:	d105      	bne.n	8007388 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800737c:	4b3b      	ldr	r3, [pc, #236]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 800737e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007380:	4a3a      	ldr	r2, [pc, #232]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007382:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007386:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	2b00      	cmp	r3, #0
 800738e:	f000 80ad 	beq.w	80074ec <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007392:	4b36      	ldr	r3, [pc, #216]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f003 030c 	and.w	r3, r3, #12
 800739a:	2b08      	cmp	r3, #8
 800739c:	d060      	beq.n	8007460 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	2b02      	cmp	r3, #2
 80073a4:	d145      	bne.n	8007432 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073a6:	4b33      	ldr	r3, [pc, #204]	; (8007474 <HAL_RCC_OscConfig+0x4b4>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ac:	f7fd fe6a 	bl	8005084 <HAL_GetTick>
 80073b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073b2:	e008      	b.n	80073c6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073b4:	f7fd fe66 	bl	8005084 <HAL_GetTick>
 80073b8:	4602      	mov	r2, r0
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	1ad3      	subs	r3, r2, r3
 80073be:	2b02      	cmp	r3, #2
 80073c0:	d901      	bls.n	80073c6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80073c2:	2303      	movs	r3, #3
 80073c4:	e093      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073c6:	4b29      	ldr	r3, [pc, #164]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1f0      	bne.n	80073b4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	69da      	ldr	r2, [r3, #28]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6a1b      	ldr	r3, [r3, #32]
 80073da:	431a      	orrs	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e0:	019b      	lsls	r3, r3, #6
 80073e2:	431a      	orrs	r2, r3
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073e8:	085b      	lsrs	r3, r3, #1
 80073ea:	3b01      	subs	r3, #1
 80073ec:	041b      	lsls	r3, r3, #16
 80073ee:	431a      	orrs	r2, r3
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073f4:	061b      	lsls	r3, r3, #24
 80073f6:	431a      	orrs	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fc:	071b      	lsls	r3, r3, #28
 80073fe:	491b      	ldr	r1, [pc, #108]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007400:	4313      	orrs	r3, r2
 8007402:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007404:	4b1b      	ldr	r3, [pc, #108]	; (8007474 <HAL_RCC_OscConfig+0x4b4>)
 8007406:	2201      	movs	r2, #1
 8007408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800740a:	f7fd fe3b 	bl	8005084 <HAL_GetTick>
 800740e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007410:	e008      	b.n	8007424 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007412:	f7fd fe37 	bl	8005084 <HAL_GetTick>
 8007416:	4602      	mov	r2, r0
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	1ad3      	subs	r3, r2, r3
 800741c:	2b02      	cmp	r3, #2
 800741e:	d901      	bls.n	8007424 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007420:	2303      	movs	r3, #3
 8007422:	e064      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007424:	4b11      	ldr	r3, [pc, #68]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800742c:	2b00      	cmp	r3, #0
 800742e:	d0f0      	beq.n	8007412 <HAL_RCC_OscConfig+0x452>
 8007430:	e05c      	b.n	80074ec <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007432:	4b10      	ldr	r3, [pc, #64]	; (8007474 <HAL_RCC_OscConfig+0x4b4>)
 8007434:	2200      	movs	r2, #0
 8007436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007438:	f7fd fe24 	bl	8005084 <HAL_GetTick>
 800743c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800743e:	e008      	b.n	8007452 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007440:	f7fd fe20 	bl	8005084 <HAL_GetTick>
 8007444:	4602      	mov	r2, r0
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	2b02      	cmp	r3, #2
 800744c:	d901      	bls.n	8007452 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e04d      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007452:	4b06      	ldr	r3, [pc, #24]	; (800746c <HAL_RCC_OscConfig+0x4ac>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1f0      	bne.n	8007440 <HAL_RCC_OscConfig+0x480>
 800745e:	e045      	b.n	80074ec <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	699b      	ldr	r3, [r3, #24]
 8007464:	2b01      	cmp	r3, #1
 8007466:	d107      	bne.n	8007478 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e040      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
 800746c:	40023800 	.word	0x40023800
 8007470:	40007000 	.word	0x40007000
 8007474:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007478:	4b1f      	ldr	r3, [pc, #124]	; (80074f8 <HAL_RCC_OscConfig+0x538>)
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	2b01      	cmp	r3, #1
 8007484:	d030      	beq.n	80074e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007490:	429a      	cmp	r2, r3
 8007492:	d129      	bne.n	80074e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800749e:	429a      	cmp	r2, r3
 80074a0:	d122      	bne.n	80074e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80074a2:	68fa      	ldr	r2, [r7, #12]
 80074a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80074a8:	4013      	ands	r3, r2
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80074ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d119      	bne.n	80074e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074be:	085b      	lsrs	r3, r3, #1
 80074c0:	3b01      	subs	r3, #1
 80074c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d10f      	bne.n	80074e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d107      	bne.n	80074e8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d001      	beq.n	80074ec <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e000      	b.n	80074ee <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3718      	adds	r7, #24
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	bf00      	nop
 80074f8:	40023800 	.word	0x40023800

080074fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d101      	bne.n	800750e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e07b      	b.n	8007606 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007512:	2b00      	cmp	r3, #0
 8007514:	d108      	bne.n	8007528 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800751e:	d009      	beq.n	8007534 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	61da      	str	r2, [r3, #28]
 8007526:	e005      	b.n	8007534 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2200      	movs	r2, #0
 8007538:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007540:	b2db      	uxtb	r3, r3
 8007542:	2b00      	cmp	r3, #0
 8007544:	d106      	bne.n	8007554 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f7fd faa4 	bl	8004a9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2202      	movs	r2, #2
 8007558:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800756a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800757c:	431a      	orrs	r2, r3
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007586:	431a      	orrs	r2, r3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	691b      	ldr	r3, [r3, #16]
 800758c:	f003 0302 	and.w	r3, r3, #2
 8007590:	431a      	orrs	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	f003 0301 	and.w	r3, r3, #1
 800759a:	431a      	orrs	r2, r3
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075a4:	431a      	orrs	r2, r3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	69db      	ldr	r3, [r3, #28]
 80075aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80075ae:	431a      	orrs	r2, r3
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075b8:	ea42 0103 	orr.w	r1, r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	430a      	orrs	r2, r1
 80075ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	699b      	ldr	r3, [r3, #24]
 80075d0:	0c1b      	lsrs	r3, r3, #16
 80075d2:	f003 0104 	and.w	r1, r3, #4
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075da:	f003 0210 	and.w	r2, r3, #16
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	430a      	orrs	r2, r1
 80075e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	69da      	ldr	r2, [r3, #28]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	3708      	adds	r7, #8
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}

0800760e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800760e:	b580      	push	{r7, lr}
 8007610:	b088      	sub	sp, #32
 8007612:	af00      	add	r7, sp, #0
 8007614:	60f8      	str	r0, [r7, #12]
 8007616:	60b9      	str	r1, [r7, #8]
 8007618:	603b      	str	r3, [r7, #0]
 800761a:	4613      	mov	r3, r2
 800761c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800761e:	2300      	movs	r3, #0
 8007620:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007628:	2b01      	cmp	r3, #1
 800762a:	d101      	bne.n	8007630 <HAL_SPI_Transmit+0x22>
 800762c:	2302      	movs	r3, #2
 800762e:	e126      	b.n	800787e <HAL_SPI_Transmit+0x270>
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007638:	f7fd fd24 	bl	8005084 <HAL_GetTick>
 800763c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800763e:	88fb      	ldrh	r3, [r7, #6]
 8007640:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007648:	b2db      	uxtb	r3, r3
 800764a:	2b01      	cmp	r3, #1
 800764c:	d002      	beq.n	8007654 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800764e:	2302      	movs	r3, #2
 8007650:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007652:	e10b      	b.n	800786c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d002      	beq.n	8007660 <HAL_SPI_Transmit+0x52>
 800765a:	88fb      	ldrh	r3, [r7, #6]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d102      	bne.n	8007666 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007660:	2301      	movs	r3, #1
 8007662:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007664:	e102      	b.n	800786c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2203      	movs	r2, #3
 800766a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	68ba      	ldr	r2, [r7, #8]
 8007678:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	88fa      	ldrh	r2, [r7, #6]
 800767e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	88fa      	ldrh	r2, [r7, #6]
 8007684:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2200      	movs	r2, #0
 8007690:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2200      	movs	r2, #0
 8007696:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076ac:	d10f      	bne.n	80076ce <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076d8:	2b40      	cmp	r3, #64	; 0x40
 80076da:	d007      	beq.n	80076ec <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076f4:	d14b      	bne.n	800778e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <HAL_SPI_Transmit+0xf6>
 80076fe:	8afb      	ldrh	r3, [r7, #22]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d13e      	bne.n	8007782 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007708:	881a      	ldrh	r2, [r3, #0]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007714:	1c9a      	adds	r2, r3, #2
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800771e:	b29b      	uxth	r3, r3
 8007720:	3b01      	subs	r3, #1
 8007722:	b29a      	uxth	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007728:	e02b      	b.n	8007782 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	f003 0302 	and.w	r3, r3, #2
 8007734:	2b02      	cmp	r3, #2
 8007736:	d112      	bne.n	800775e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800773c:	881a      	ldrh	r2, [r3, #0]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007748:	1c9a      	adds	r2, r3, #2
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007752:	b29b      	uxth	r3, r3
 8007754:	3b01      	subs	r3, #1
 8007756:	b29a      	uxth	r2, r3
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	86da      	strh	r2, [r3, #54]	; 0x36
 800775c:	e011      	b.n	8007782 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800775e:	f7fd fc91 	bl	8005084 <HAL_GetTick>
 8007762:	4602      	mov	r2, r0
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	1ad3      	subs	r3, r2, r3
 8007768:	683a      	ldr	r2, [r7, #0]
 800776a:	429a      	cmp	r2, r3
 800776c:	d803      	bhi.n	8007776 <HAL_SPI_Transmit+0x168>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007774:	d102      	bne.n	800777c <HAL_SPI_Transmit+0x16e>
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d102      	bne.n	8007782 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007780:	e074      	b.n	800786c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007786:	b29b      	uxth	r3, r3
 8007788:	2b00      	cmp	r3, #0
 800778a:	d1ce      	bne.n	800772a <HAL_SPI_Transmit+0x11c>
 800778c:	e04c      	b.n	8007828 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d002      	beq.n	800779c <HAL_SPI_Transmit+0x18e>
 8007796:	8afb      	ldrh	r3, [r7, #22]
 8007798:	2b01      	cmp	r3, #1
 800779a:	d140      	bne.n	800781e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	330c      	adds	r3, #12
 80077a6:	7812      	ldrb	r2, [r2, #0]
 80077a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ae:	1c5a      	adds	r2, r3, #1
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	3b01      	subs	r3, #1
 80077bc:	b29a      	uxth	r2, r3
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80077c2:	e02c      	b.n	800781e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f003 0302 	and.w	r3, r3, #2
 80077ce:	2b02      	cmp	r3, #2
 80077d0:	d113      	bne.n	80077fa <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	330c      	adds	r3, #12
 80077dc:	7812      	ldrb	r2, [r2, #0]
 80077de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e4:	1c5a      	adds	r2, r3, #1
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	3b01      	subs	r3, #1
 80077f2:	b29a      	uxth	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80077f8:	e011      	b.n	800781e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077fa:	f7fd fc43 	bl	8005084 <HAL_GetTick>
 80077fe:	4602      	mov	r2, r0
 8007800:	69bb      	ldr	r3, [r7, #24]
 8007802:	1ad3      	subs	r3, r2, r3
 8007804:	683a      	ldr	r2, [r7, #0]
 8007806:	429a      	cmp	r2, r3
 8007808:	d803      	bhi.n	8007812 <HAL_SPI_Transmit+0x204>
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007810:	d102      	bne.n	8007818 <HAL_SPI_Transmit+0x20a>
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d102      	bne.n	800781e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007818:	2303      	movs	r3, #3
 800781a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800781c:	e026      	b.n	800786c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007822:	b29b      	uxth	r3, r3
 8007824:	2b00      	cmp	r3, #0
 8007826:	d1cd      	bne.n	80077c4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007828:	69ba      	ldr	r2, [r7, #24]
 800782a:	6839      	ldr	r1, [r7, #0]
 800782c:	68f8      	ldr	r0, [r7, #12]
 800782e:	f000 fbcb 	bl	8007fc8 <SPI_EndRxTxTransaction>
 8007832:	4603      	mov	r3, r0
 8007834:	2b00      	cmp	r3, #0
 8007836:	d002      	beq.n	800783e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2220      	movs	r2, #32
 800783c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d10a      	bne.n	800785c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007846:	2300      	movs	r3, #0
 8007848:	613b      	str	r3, [r7, #16]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	613b      	str	r3, [r7, #16]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	613b      	str	r3, [r7, #16]
 800785a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007860:	2b00      	cmp	r3, #0
 8007862:	d002      	beq.n	800786a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	77fb      	strb	r3, [r7, #31]
 8007868:	e000      	b.n	800786c <HAL_SPI_Transmit+0x25e>
  }

error:
 800786a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800787c:	7ffb      	ldrb	r3, [r7, #31]
}
 800787e:	4618      	mov	r0, r3
 8007880:	3720      	adds	r7, #32
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}

08007886 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007886:	b580      	push	{r7, lr}
 8007888:	b088      	sub	sp, #32
 800788a:	af02      	add	r7, sp, #8
 800788c:	60f8      	str	r0, [r7, #12]
 800788e:	60b9      	str	r1, [r7, #8]
 8007890:	603b      	str	r3, [r7, #0]
 8007892:	4613      	mov	r3, r2
 8007894:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007896:	2300      	movs	r3, #0
 8007898:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078a2:	d112      	bne.n	80078ca <HAL_SPI_Receive+0x44>
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d10e      	bne.n	80078ca <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2204      	movs	r2, #4
 80078b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80078b4:	88fa      	ldrh	r2, [r7, #6]
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	9300      	str	r3, [sp, #0]
 80078ba:	4613      	mov	r3, r2
 80078bc:	68ba      	ldr	r2, [r7, #8]
 80078be:	68b9      	ldr	r1, [r7, #8]
 80078c0:	68f8      	ldr	r0, [r7, #12]
 80078c2:	f000 f8f1 	bl	8007aa8 <HAL_SPI_TransmitReceive>
 80078c6:	4603      	mov	r3, r0
 80078c8:	e0ea      	b.n	8007aa0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d101      	bne.n	80078d8 <HAL_SPI_Receive+0x52>
 80078d4:	2302      	movs	r3, #2
 80078d6:	e0e3      	b.n	8007aa0 <HAL_SPI_Receive+0x21a>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078e0:	f7fd fbd0 	bl	8005084 <HAL_GetTick>
 80078e4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d002      	beq.n	80078f8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80078f2:	2302      	movs	r3, #2
 80078f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80078f6:	e0ca      	b.n	8007a8e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d002      	beq.n	8007904 <HAL_SPI_Receive+0x7e>
 80078fe:	88fb      	ldrh	r3, [r7, #6]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d102      	bne.n	800790a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007904:	2301      	movs	r3, #1
 8007906:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007908:	e0c1      	b.n	8007a8e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2204      	movs	r2, #4
 800790e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2200      	movs	r2, #0
 8007916:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	68ba      	ldr	r2, [r7, #8]
 800791c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	88fa      	ldrh	r2, [r7, #6]
 8007922:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	88fa      	ldrh	r2, [r7, #6]
 8007928:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2200      	movs	r2, #0
 8007934:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007950:	d10f      	bne.n	8007972 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007960:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007970:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800797c:	2b40      	cmp	r3, #64	; 0x40
 800797e:	d007      	beq.n	8007990 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800798e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d162      	bne.n	8007a5e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007998:	e02e      	b.n	80079f8 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	f003 0301 	and.w	r3, r3, #1
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d115      	bne.n	80079d4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f103 020c 	add.w	r2, r3, #12
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b4:	7812      	ldrb	r2, [r2, #0]
 80079b6:	b2d2      	uxtb	r2, r2
 80079b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079be:	1c5a      	adds	r2, r3, #1
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	3b01      	subs	r3, #1
 80079cc:	b29a      	uxth	r2, r3
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80079d2:	e011      	b.n	80079f8 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079d4:	f7fd fb56 	bl	8005084 <HAL_GetTick>
 80079d8:	4602      	mov	r2, r0
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	683a      	ldr	r2, [r7, #0]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d803      	bhi.n	80079ec <HAL_SPI_Receive+0x166>
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079ea:	d102      	bne.n	80079f2 <HAL_SPI_Receive+0x16c>
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d102      	bne.n	80079f8 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80079f6:	e04a      	b.n	8007a8e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1cb      	bne.n	800799a <HAL_SPI_Receive+0x114>
 8007a02:	e031      	b.n	8007a68 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	f003 0301 	and.w	r3, r3, #1
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d113      	bne.n	8007a3a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68da      	ldr	r2, [r3, #12]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a1c:	b292      	uxth	r2, r2
 8007a1e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a24:	1c9a      	adds	r2, r3, #2
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	3b01      	subs	r3, #1
 8007a32:	b29a      	uxth	r2, r3
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a38:	e011      	b.n	8007a5e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a3a:	f7fd fb23 	bl	8005084 <HAL_GetTick>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	1ad3      	subs	r3, r2, r3
 8007a44:	683a      	ldr	r2, [r7, #0]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d803      	bhi.n	8007a52 <HAL_SPI_Receive+0x1cc>
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a50:	d102      	bne.n	8007a58 <HAL_SPI_Receive+0x1d2>
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d102      	bne.n	8007a5e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007a58:	2303      	movs	r3, #3
 8007a5a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007a5c:	e017      	b.n	8007a8e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a62:	b29b      	uxth	r3, r3
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d1cd      	bne.n	8007a04 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a68:	693a      	ldr	r2, [r7, #16]
 8007a6a:	6839      	ldr	r1, [r7, #0]
 8007a6c:	68f8      	ldr	r0, [r7, #12]
 8007a6e:	f000 fa45 	bl	8007efc <SPI_EndRxTransaction>
 8007a72:	4603      	mov	r3, r0
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d002      	beq.n	8007a7e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2220      	movs	r2, #32
 8007a7c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d002      	beq.n	8007a8c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	75fb      	strb	r3, [r7, #23]
 8007a8a:	e000      	b.n	8007a8e <HAL_SPI_Receive+0x208>
  }

error :
 8007a8c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3718      	adds	r7, #24
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}

08007aa8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b08c      	sub	sp, #48	; 0x30
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	607a      	str	r2, [r7, #4]
 8007ab4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007aba:	2300      	movs	r3, #0
 8007abc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d101      	bne.n	8007ace <HAL_SPI_TransmitReceive+0x26>
 8007aca:	2302      	movs	r3, #2
 8007acc:	e18a      	b.n	8007de4 <HAL_SPI_TransmitReceive+0x33c>
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ad6:	f7fd fad5 	bl	8005084 <HAL_GetTick>
 8007ada:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ae2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007aec:	887b      	ldrh	r3, [r7, #2]
 8007aee:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007af0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d00f      	beq.n	8007b18 <HAL_SPI_TransmitReceive+0x70>
 8007af8:	69fb      	ldr	r3, [r7, #28]
 8007afa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007afe:	d107      	bne.n	8007b10 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d103      	bne.n	8007b10 <HAL_SPI_TransmitReceive+0x68>
 8007b08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b0c:	2b04      	cmp	r3, #4
 8007b0e:	d003      	beq.n	8007b18 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007b10:	2302      	movs	r3, #2
 8007b12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007b16:	e15b      	b.n	8007dd0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d005      	beq.n	8007b2a <HAL_SPI_TransmitReceive+0x82>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d002      	beq.n	8007b2a <HAL_SPI_TransmitReceive+0x82>
 8007b24:	887b      	ldrh	r3, [r7, #2]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d103      	bne.n	8007b32 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007b30:	e14e      	b.n	8007dd0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	2b04      	cmp	r3, #4
 8007b3c:	d003      	beq.n	8007b46 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2205      	movs	r2, #5
 8007b42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	887a      	ldrh	r2, [r7, #2]
 8007b56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	887a      	ldrh	r2, [r7, #2]
 8007b5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	68ba      	ldr	r2, [r7, #8]
 8007b62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	887a      	ldrh	r2, [r7, #2]
 8007b68:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	887a      	ldrh	r2, [r7, #2]
 8007b6e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b86:	2b40      	cmp	r3, #64	; 0x40
 8007b88:	d007      	beq.n	8007b9a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	68db      	ldr	r3, [r3, #12]
 8007b9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ba2:	d178      	bne.n	8007c96 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d002      	beq.n	8007bb2 <HAL_SPI_TransmitReceive+0x10a>
 8007bac:	8b7b      	ldrh	r3, [r7, #26]
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d166      	bne.n	8007c80 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bb6:	881a      	ldrh	r2, [r3, #0]
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc2:	1c9a      	adds	r2, r3, #2
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bd6:	e053      	b.n	8007c80 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f003 0302 	and.w	r3, r3, #2
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	d11b      	bne.n	8007c1e <HAL_SPI_TransmitReceive+0x176>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d016      	beq.n	8007c1e <HAL_SPI_TransmitReceive+0x176>
 8007bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d113      	bne.n	8007c1e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bfa:	881a      	ldrh	r2, [r3, #0]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c06:	1c9a      	adds	r2, r3, #2
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	3b01      	subs	r3, #1
 8007c14:	b29a      	uxth	r2, r3
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f003 0301 	and.w	r3, r3, #1
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d119      	bne.n	8007c60 <HAL_SPI_TransmitReceive+0x1b8>
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d014      	beq.n	8007c60 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68da      	ldr	r2, [r3, #12]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c40:	b292      	uxth	r2, r2
 8007c42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c48:	1c9a      	adds	r2, r3, #2
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	3b01      	subs	r3, #1
 8007c56:	b29a      	uxth	r2, r3
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007c60:	f7fd fa10 	bl	8005084 <HAL_GetTick>
 8007c64:	4602      	mov	r2, r0
 8007c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c68:	1ad3      	subs	r3, r2, r3
 8007c6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d807      	bhi.n	8007c80 <HAL_SPI_TransmitReceive+0x1d8>
 8007c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c76:	d003      	beq.n	8007c80 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007c78:	2303      	movs	r3, #3
 8007c7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c7e:	e0a7      	b.n	8007dd0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d1a6      	bne.n	8007bd8 <HAL_SPI_TransmitReceive+0x130>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1a1      	bne.n	8007bd8 <HAL_SPI_TransmitReceive+0x130>
 8007c94:	e07c      	b.n	8007d90 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d002      	beq.n	8007ca4 <HAL_SPI_TransmitReceive+0x1fc>
 8007c9e:	8b7b      	ldrh	r3, [r7, #26]
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d16b      	bne.n	8007d7c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	330c      	adds	r3, #12
 8007cae:	7812      	ldrb	r2, [r2, #0]
 8007cb0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cb6:	1c5a      	adds	r2, r3, #1
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	3b01      	subs	r3, #1
 8007cc4:	b29a      	uxth	r2, r3
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cca:	e057      	b.n	8007d7c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	f003 0302 	and.w	r3, r3, #2
 8007cd6:	2b02      	cmp	r3, #2
 8007cd8:	d11c      	bne.n	8007d14 <HAL_SPI_TransmitReceive+0x26c>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d017      	beq.n	8007d14 <HAL_SPI_TransmitReceive+0x26c>
 8007ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d114      	bne.n	8007d14 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	330c      	adds	r3, #12
 8007cf4:	7812      	ldrb	r2, [r2, #0]
 8007cf6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cfc:	1c5a      	adds	r2, r3, #1
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d10:	2300      	movs	r3, #0
 8007d12:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d119      	bne.n	8007d56 <HAL_SPI_TransmitReceive+0x2ae>
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d014      	beq.n	8007d56 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68da      	ldr	r2, [r3, #12]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d36:	b2d2      	uxtb	r2, r2
 8007d38:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d3e:	1c5a      	adds	r2, r3, #1
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	3b01      	subs	r3, #1
 8007d4c:	b29a      	uxth	r2, r3
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d52:	2301      	movs	r3, #1
 8007d54:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d56:	f7fd f995 	bl	8005084 <HAL_GetTick>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d5e:	1ad3      	subs	r3, r2, r3
 8007d60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d803      	bhi.n	8007d6e <HAL_SPI_TransmitReceive+0x2c6>
 8007d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d6c:	d102      	bne.n	8007d74 <HAL_SPI_TransmitReceive+0x2cc>
 8007d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d103      	bne.n	8007d7c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007d74:	2303      	movs	r3, #3
 8007d76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007d7a:	e029      	b.n	8007dd0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d1a2      	bne.n	8007ccc <HAL_SPI_TransmitReceive+0x224>
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d19d      	bne.n	8007ccc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007d94:	68f8      	ldr	r0, [r7, #12]
 8007d96:	f000 f917 	bl	8007fc8 <SPI_EndRxTxTransaction>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d006      	beq.n	8007dae <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2220      	movs	r2, #32
 8007daa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007dac:	e010      	b.n	8007dd0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d10b      	bne.n	8007dce <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007db6:	2300      	movs	r3, #0
 8007db8:	617b      	str	r3, [r7, #20]
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68db      	ldr	r3, [r3, #12]
 8007dc0:	617b      	str	r3, [r7, #20]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	617b      	str	r3, [r7, #20]
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	e000      	b.n	8007dd0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007dce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007de0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3730      	adds	r7, #48	; 0x30
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b088      	sub	sp, #32
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	603b      	str	r3, [r7, #0]
 8007df8:	4613      	mov	r3, r2
 8007dfa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007dfc:	f7fd f942 	bl	8005084 <HAL_GetTick>
 8007e00:	4602      	mov	r2, r0
 8007e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e04:	1a9b      	subs	r3, r3, r2
 8007e06:	683a      	ldr	r2, [r7, #0]
 8007e08:	4413      	add	r3, r2
 8007e0a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e0c:	f7fd f93a 	bl	8005084 <HAL_GetTick>
 8007e10:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007e12:	4b39      	ldr	r3, [pc, #228]	; (8007ef8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	015b      	lsls	r3, r3, #5
 8007e18:	0d1b      	lsrs	r3, r3, #20
 8007e1a:	69fa      	ldr	r2, [r7, #28]
 8007e1c:	fb02 f303 	mul.w	r3, r2, r3
 8007e20:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e22:	e054      	b.n	8007ece <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e2a:	d050      	beq.n	8007ece <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e2c:	f7fd f92a 	bl	8005084 <HAL_GetTick>
 8007e30:	4602      	mov	r2, r0
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	1ad3      	subs	r3, r2, r3
 8007e36:	69fa      	ldr	r2, [r7, #28]
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d902      	bls.n	8007e42 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d13d      	bne.n	8007ebe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	685a      	ldr	r2, [r3, #4]
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007e50:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e5a:	d111      	bne.n	8007e80 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e64:	d004      	beq.n	8007e70 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e6e:	d107      	bne.n	8007e80 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e7e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e88:	d10f      	bne.n	8007eaa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e98:	601a      	str	r2, [r3, #0]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	681a      	ldr	r2, [r3, #0]
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ea8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2201      	movs	r2, #1
 8007eae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007eba:	2303      	movs	r3, #3
 8007ebc:	e017      	b.n	8007eee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	3b01      	subs	r3, #1
 8007ecc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	689a      	ldr	r2, [r3, #8]
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	68ba      	ldr	r2, [r7, #8]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	bf0c      	ite	eq
 8007ede:	2301      	moveq	r3, #1
 8007ee0:	2300      	movne	r3, #0
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	79fb      	ldrb	r3, [r7, #7]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d19b      	bne.n	8007e24 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3720      	adds	r7, #32
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
 8007ef6:	bf00      	nop
 8007ef8:	200023f0 	.word	0x200023f0

08007efc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b086      	sub	sp, #24
 8007f00:	af02      	add	r7, sp, #8
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f10:	d111      	bne.n	8007f36 <SPI_EndRxTransaction+0x3a>
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f1a:	d004      	beq.n	8007f26 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f24:	d107      	bne.n	8007f36 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f34:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f3e:	d12a      	bne.n	8007f96 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f48:	d012      	beq.n	8007f70 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	9300      	str	r3, [sp, #0]
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	2200      	movs	r2, #0
 8007f52:	2180      	movs	r1, #128	; 0x80
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f7ff ff49 	bl	8007dec <SPI_WaitFlagStateUntilTimeout>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d02d      	beq.n	8007fbc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f64:	f043 0220 	orr.w	r2, r3, #32
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007f6c:	2303      	movs	r3, #3
 8007f6e:	e026      	b.n	8007fbe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	2200      	movs	r2, #0
 8007f78:	2101      	movs	r1, #1
 8007f7a:	68f8      	ldr	r0, [r7, #12]
 8007f7c:	f7ff ff36 	bl	8007dec <SPI_WaitFlagStateUntilTimeout>
 8007f80:	4603      	mov	r3, r0
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d01a      	beq.n	8007fbc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f8a:	f043 0220 	orr.w	r2, r3, #32
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e013      	b.n	8007fbe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	2101      	movs	r1, #1
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f7ff ff23 	bl	8007dec <SPI_WaitFlagStateUntilTimeout>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d007      	beq.n	8007fbc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fb0:	f043 0220 	orr.w	r2, r3, #32
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007fb8:	2303      	movs	r3, #3
 8007fba:	e000      	b.n	8007fbe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3710      	adds	r7, #16
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
	...

08007fc8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b088      	sub	sp, #32
 8007fcc:	af02      	add	r7, sp, #8
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007fd4:	4b1b      	ldr	r3, [pc, #108]	; (8008044 <SPI_EndRxTxTransaction+0x7c>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a1b      	ldr	r2, [pc, #108]	; (8008048 <SPI_EndRxTxTransaction+0x80>)
 8007fda:	fba2 2303 	umull	r2, r3, r2, r3
 8007fde:	0d5b      	lsrs	r3, r3, #21
 8007fe0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007fe4:	fb02 f303 	mul.w	r3, r2, r3
 8007fe8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ff2:	d112      	bne.n	800801a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	9300      	str	r3, [sp, #0]
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	2180      	movs	r1, #128	; 0x80
 8007ffe:	68f8      	ldr	r0, [r7, #12]
 8008000:	f7ff fef4 	bl	8007dec <SPI_WaitFlagStateUntilTimeout>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d016      	beq.n	8008038 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800800e:	f043 0220 	orr.w	r2, r3, #32
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008016:	2303      	movs	r3, #3
 8008018:	e00f      	b.n	800803a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00a      	beq.n	8008036 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	3b01      	subs	r3, #1
 8008024:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008030:	2b80      	cmp	r3, #128	; 0x80
 8008032:	d0f2      	beq.n	800801a <SPI_EndRxTxTransaction+0x52>
 8008034:	e000      	b.n	8008038 <SPI_EndRxTxTransaction+0x70>
        break;
 8008036:	bf00      	nop
  }

  return HAL_OK;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	3718      	adds	r7, #24
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	200023f0 	.word	0x200023f0
 8008048:	165e9f81 	.word	0x165e9f81

0800804c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b082      	sub	sp, #8
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d101      	bne.n	800805e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	e041      	b.n	80080e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b00      	cmp	r3, #0
 8008068:	d106      	bne.n	8008078 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2200      	movs	r2, #0
 800806e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f7fc fd5a 	bl	8004b2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2202      	movs	r2, #2
 800807c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	3304      	adds	r3, #4
 8008088:	4619      	mov	r1, r3
 800808a:	4610      	mov	r0, r2
 800808c:	f000 fb42 	bl	8008714 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2201      	movs	r2, #1
 8008094:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2201      	movs	r2, #1
 800809c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2201      	movs	r2, #1
 80080a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2201      	movs	r2, #1
 80080ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2201      	movs	r2, #1
 80080b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2201      	movs	r2, #1
 80080bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3708      	adds	r7, #8
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
	...

080080ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b085      	sub	sp, #20
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d001      	beq.n	8008104 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	e046      	b.n	8008192 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2202      	movs	r2, #2
 8008108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a23      	ldr	r2, [pc, #140]	; (80081a0 <HAL_TIM_Base_Start+0xb4>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d022      	beq.n	800815c <HAL_TIM_Base_Start+0x70>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800811e:	d01d      	beq.n	800815c <HAL_TIM_Base_Start+0x70>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a1f      	ldr	r2, [pc, #124]	; (80081a4 <HAL_TIM_Base_Start+0xb8>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d018      	beq.n	800815c <HAL_TIM_Base_Start+0x70>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a1e      	ldr	r2, [pc, #120]	; (80081a8 <HAL_TIM_Base_Start+0xbc>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d013      	beq.n	800815c <HAL_TIM_Base_Start+0x70>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a1c      	ldr	r2, [pc, #112]	; (80081ac <HAL_TIM_Base_Start+0xc0>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d00e      	beq.n	800815c <HAL_TIM_Base_Start+0x70>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a1b      	ldr	r2, [pc, #108]	; (80081b0 <HAL_TIM_Base_Start+0xc4>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d009      	beq.n	800815c <HAL_TIM_Base_Start+0x70>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a19      	ldr	r2, [pc, #100]	; (80081b4 <HAL_TIM_Base_Start+0xc8>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d004      	beq.n	800815c <HAL_TIM_Base_Start+0x70>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a18      	ldr	r2, [pc, #96]	; (80081b8 <HAL_TIM_Base_Start+0xcc>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d111      	bne.n	8008180 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f003 0307 	and.w	r3, r3, #7
 8008166:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2b06      	cmp	r3, #6
 800816c:	d010      	beq.n	8008190 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	681a      	ldr	r2, [r3, #0]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f042 0201 	orr.w	r2, r2, #1
 800817c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800817e:	e007      	b.n	8008190 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f042 0201 	orr.w	r2, r2, #1
 800818e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008190:	2300      	movs	r3, #0
}
 8008192:	4618      	mov	r0, r3
 8008194:	3714      	adds	r7, #20
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr
 800819e:	bf00      	nop
 80081a0:	40010000 	.word	0x40010000
 80081a4:	40000400 	.word	0x40000400
 80081a8:	40000800 	.word	0x40000800
 80081ac:	40000c00 	.word	0x40000c00
 80081b0:	40010400 	.word	0x40010400
 80081b4:	40014000 	.word	0x40014000
 80081b8:	40001800 	.word	0x40001800

080081bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d101      	bne.n	80081ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	e041      	b.n	8008252 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d106      	bne.n	80081e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2200      	movs	r2, #0
 80081de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f839 	bl	800825a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2202      	movs	r2, #2
 80081ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	3304      	adds	r3, #4
 80081f8:	4619      	mov	r1, r3
 80081fa:	4610      	mov	r0, r2
 80081fc:	f000 fa8a 	bl	8008714 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	3708      	adds	r7, #8
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}

0800825a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800825a:	b480      	push	{r7}
 800825c:	b083      	sub	sp, #12
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008262:	bf00      	nop
 8008264:	370c      	adds	r7, #12
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr
	...

08008270 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b084      	sub	sp, #16
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
 8008278:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d109      	bne.n	8008294 <HAL_TIM_PWM_Start+0x24>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008286:	b2db      	uxtb	r3, r3
 8008288:	2b01      	cmp	r3, #1
 800828a:	bf14      	ite	ne
 800828c:	2301      	movne	r3, #1
 800828e:	2300      	moveq	r3, #0
 8008290:	b2db      	uxtb	r3, r3
 8008292:	e022      	b.n	80082da <HAL_TIM_PWM_Start+0x6a>
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	2b04      	cmp	r3, #4
 8008298:	d109      	bne.n	80082ae <HAL_TIM_PWM_Start+0x3e>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	bf14      	ite	ne
 80082a6:	2301      	movne	r3, #1
 80082a8:	2300      	moveq	r3, #0
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	e015      	b.n	80082da <HAL_TIM_PWM_Start+0x6a>
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	2b08      	cmp	r3, #8
 80082b2:	d109      	bne.n	80082c8 <HAL_TIM_PWM_Start+0x58>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	2b01      	cmp	r3, #1
 80082be:	bf14      	ite	ne
 80082c0:	2301      	movne	r3, #1
 80082c2:	2300      	moveq	r3, #0
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	e008      	b.n	80082da <HAL_TIM_PWM_Start+0x6a>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	bf14      	ite	ne
 80082d4:	2301      	movne	r3, #1
 80082d6:	2300      	moveq	r3, #0
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d001      	beq.n	80082e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e07c      	b.n	80083dc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d104      	bne.n	80082f2 <HAL_TIM_PWM_Start+0x82>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082f0:	e013      	b.n	800831a <HAL_TIM_PWM_Start+0xaa>
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	2b04      	cmp	r3, #4
 80082f6:	d104      	bne.n	8008302 <HAL_TIM_PWM_Start+0x92>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2202      	movs	r2, #2
 80082fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008300:	e00b      	b.n	800831a <HAL_TIM_PWM_Start+0xaa>
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	2b08      	cmp	r3, #8
 8008306:	d104      	bne.n	8008312 <HAL_TIM_PWM_Start+0xa2>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2202      	movs	r2, #2
 800830c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008310:	e003      	b.n	800831a <HAL_TIM_PWM_Start+0xaa>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2202      	movs	r2, #2
 8008316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	2201      	movs	r2, #1
 8008320:	6839      	ldr	r1, [r7, #0]
 8008322:	4618      	mov	r0, r3
 8008324:	f000 fce0 	bl	8008ce8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a2d      	ldr	r2, [pc, #180]	; (80083e4 <HAL_TIM_PWM_Start+0x174>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d004      	beq.n	800833c <HAL_TIM_PWM_Start+0xcc>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a2c      	ldr	r2, [pc, #176]	; (80083e8 <HAL_TIM_PWM_Start+0x178>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d101      	bne.n	8008340 <HAL_TIM_PWM_Start+0xd0>
 800833c:	2301      	movs	r3, #1
 800833e:	e000      	b.n	8008342 <HAL_TIM_PWM_Start+0xd2>
 8008340:	2300      	movs	r3, #0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d007      	beq.n	8008356 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008354:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a22      	ldr	r2, [pc, #136]	; (80083e4 <HAL_TIM_PWM_Start+0x174>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d022      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x136>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008368:	d01d      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x136>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a1f      	ldr	r2, [pc, #124]	; (80083ec <HAL_TIM_PWM_Start+0x17c>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d018      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x136>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a1d      	ldr	r2, [pc, #116]	; (80083f0 <HAL_TIM_PWM_Start+0x180>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d013      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x136>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a1c      	ldr	r2, [pc, #112]	; (80083f4 <HAL_TIM_PWM_Start+0x184>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d00e      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x136>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a16      	ldr	r2, [pc, #88]	; (80083e8 <HAL_TIM_PWM_Start+0x178>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d009      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x136>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a18      	ldr	r2, [pc, #96]	; (80083f8 <HAL_TIM_PWM_Start+0x188>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d004      	beq.n	80083a6 <HAL_TIM_PWM_Start+0x136>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a16      	ldr	r2, [pc, #88]	; (80083fc <HAL_TIM_PWM_Start+0x18c>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d111      	bne.n	80083ca <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	689b      	ldr	r3, [r3, #8]
 80083ac:	f003 0307 	and.w	r3, r3, #7
 80083b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2b06      	cmp	r3, #6
 80083b6:	d010      	beq.n	80083da <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f042 0201 	orr.w	r2, r2, #1
 80083c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083c8:	e007      	b.n	80083da <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f042 0201 	orr.w	r2, r2, #1
 80083d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3710      	adds	r7, #16
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	40010000 	.word	0x40010000
 80083e8:	40010400 	.word	0x40010400
 80083ec:	40000400 	.word	0x40000400
 80083f0:	40000800 	.word	0x40000800
 80083f4:	40000c00 	.word	0x40000c00
 80083f8:	40014000 	.word	0x40014000
 80083fc:	40001800 	.word	0x40001800

08008400 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800840c:	2300      	movs	r3, #0
 800840e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008416:	2b01      	cmp	r3, #1
 8008418:	d101      	bne.n	800841e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800841a:	2302      	movs	r3, #2
 800841c:	e0ae      	b.n	800857c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2201      	movs	r2, #1
 8008422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2b0c      	cmp	r3, #12
 800842a:	f200 809f 	bhi.w	800856c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800842e:	a201      	add	r2, pc, #4	; (adr r2, 8008434 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008434:	08008469 	.word	0x08008469
 8008438:	0800856d 	.word	0x0800856d
 800843c:	0800856d 	.word	0x0800856d
 8008440:	0800856d 	.word	0x0800856d
 8008444:	080084a9 	.word	0x080084a9
 8008448:	0800856d 	.word	0x0800856d
 800844c:	0800856d 	.word	0x0800856d
 8008450:	0800856d 	.word	0x0800856d
 8008454:	080084eb 	.word	0x080084eb
 8008458:	0800856d 	.word	0x0800856d
 800845c:	0800856d 	.word	0x0800856d
 8008460:	0800856d 	.word	0x0800856d
 8008464:	0800852b 	.word	0x0800852b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	68b9      	ldr	r1, [r7, #8]
 800846e:	4618      	mov	r0, r3
 8008470:	f000 f9f0 	bl	8008854 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	699a      	ldr	r2, [r3, #24]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f042 0208 	orr.w	r2, r2, #8
 8008482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	699a      	ldr	r2, [r3, #24]
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f022 0204 	bic.w	r2, r2, #4
 8008492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	6999      	ldr	r1, [r3, #24]
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	691a      	ldr	r2, [r3, #16]
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	430a      	orrs	r2, r1
 80084a4:	619a      	str	r2, [r3, #24]
      break;
 80084a6:	e064      	b.n	8008572 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	68b9      	ldr	r1, [r7, #8]
 80084ae:	4618      	mov	r0, r3
 80084b0:	f000 fa40 	bl	8008934 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	699a      	ldr	r2, [r3, #24]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	699a      	ldr	r2, [r3, #24]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	6999      	ldr	r1, [r3, #24]
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	021a      	lsls	r2, r3, #8
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	430a      	orrs	r2, r1
 80084e6:	619a      	str	r2, [r3, #24]
      break;
 80084e8:	e043      	b.n	8008572 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	68b9      	ldr	r1, [r7, #8]
 80084f0:	4618      	mov	r0, r3
 80084f2:	f000 fa95 	bl	8008a20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	69da      	ldr	r2, [r3, #28]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f042 0208 	orr.w	r2, r2, #8
 8008504:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	69da      	ldr	r2, [r3, #28]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f022 0204 	bic.w	r2, r2, #4
 8008514:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	69d9      	ldr	r1, [r3, #28]
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	691a      	ldr	r2, [r3, #16]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	430a      	orrs	r2, r1
 8008526:	61da      	str	r2, [r3, #28]
      break;
 8008528:	e023      	b.n	8008572 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68b9      	ldr	r1, [r7, #8]
 8008530:	4618      	mov	r0, r3
 8008532:	f000 fae9 	bl	8008b08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	69da      	ldr	r2, [r3, #28]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008544:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	69da      	ldr	r2, [r3, #28]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008554:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	69d9      	ldr	r1, [r3, #28]
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	691b      	ldr	r3, [r3, #16]
 8008560:	021a      	lsls	r2, r3, #8
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	430a      	orrs	r2, r1
 8008568:	61da      	str	r2, [r3, #28]
      break;
 800856a:	e002      	b.n	8008572 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	75fb      	strb	r3, [r7, #23]
      break;
 8008570:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800857a:	7dfb      	ldrb	r3, [r7, #23]
}
 800857c:	4618      	mov	r0, r3
 800857e:	3718      	adds	r7, #24
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800858e:	2300      	movs	r3, #0
 8008590:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008598:	2b01      	cmp	r3, #1
 800859a:	d101      	bne.n	80085a0 <HAL_TIM_ConfigClockSource+0x1c>
 800859c:	2302      	movs	r3, #2
 800859e:	e0b4      	b.n	800870a <HAL_TIM_ConfigClockSource+0x186>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2202      	movs	r2, #2
 80085ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	689b      	ldr	r3, [r3, #8]
 80085b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80085be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80085c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	68ba      	ldr	r2, [r7, #8]
 80085ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085d8:	d03e      	beq.n	8008658 <HAL_TIM_ConfigClockSource+0xd4>
 80085da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085de:	f200 8087 	bhi.w	80086f0 <HAL_TIM_ConfigClockSource+0x16c>
 80085e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085e6:	f000 8086 	beq.w	80086f6 <HAL_TIM_ConfigClockSource+0x172>
 80085ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ee:	d87f      	bhi.n	80086f0 <HAL_TIM_ConfigClockSource+0x16c>
 80085f0:	2b70      	cmp	r3, #112	; 0x70
 80085f2:	d01a      	beq.n	800862a <HAL_TIM_ConfigClockSource+0xa6>
 80085f4:	2b70      	cmp	r3, #112	; 0x70
 80085f6:	d87b      	bhi.n	80086f0 <HAL_TIM_ConfigClockSource+0x16c>
 80085f8:	2b60      	cmp	r3, #96	; 0x60
 80085fa:	d050      	beq.n	800869e <HAL_TIM_ConfigClockSource+0x11a>
 80085fc:	2b60      	cmp	r3, #96	; 0x60
 80085fe:	d877      	bhi.n	80086f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008600:	2b50      	cmp	r3, #80	; 0x50
 8008602:	d03c      	beq.n	800867e <HAL_TIM_ConfigClockSource+0xfa>
 8008604:	2b50      	cmp	r3, #80	; 0x50
 8008606:	d873      	bhi.n	80086f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008608:	2b40      	cmp	r3, #64	; 0x40
 800860a:	d058      	beq.n	80086be <HAL_TIM_ConfigClockSource+0x13a>
 800860c:	2b40      	cmp	r3, #64	; 0x40
 800860e:	d86f      	bhi.n	80086f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008610:	2b30      	cmp	r3, #48	; 0x30
 8008612:	d064      	beq.n	80086de <HAL_TIM_ConfigClockSource+0x15a>
 8008614:	2b30      	cmp	r3, #48	; 0x30
 8008616:	d86b      	bhi.n	80086f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008618:	2b20      	cmp	r3, #32
 800861a:	d060      	beq.n	80086de <HAL_TIM_ConfigClockSource+0x15a>
 800861c:	2b20      	cmp	r3, #32
 800861e:	d867      	bhi.n	80086f0 <HAL_TIM_ConfigClockSource+0x16c>
 8008620:	2b00      	cmp	r3, #0
 8008622:	d05c      	beq.n	80086de <HAL_TIM_ConfigClockSource+0x15a>
 8008624:	2b10      	cmp	r3, #16
 8008626:	d05a      	beq.n	80086de <HAL_TIM_ConfigClockSource+0x15a>
 8008628:	e062      	b.n	80086f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6818      	ldr	r0, [r3, #0]
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	6899      	ldr	r1, [r3, #8]
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	685a      	ldr	r2, [r3, #4]
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	68db      	ldr	r3, [r3, #12]
 800863a:	f000 fb35 	bl	8008ca8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800864c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	68ba      	ldr	r2, [r7, #8]
 8008654:	609a      	str	r2, [r3, #8]
      break;
 8008656:	e04f      	b.n	80086f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6818      	ldr	r0, [r3, #0]
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	6899      	ldr	r1, [r3, #8]
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	685a      	ldr	r2, [r3, #4]
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	f000 fb1e 	bl	8008ca8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	689a      	ldr	r2, [r3, #8]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800867a:	609a      	str	r2, [r3, #8]
      break;
 800867c:	e03c      	b.n	80086f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6818      	ldr	r0, [r3, #0]
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	6859      	ldr	r1, [r3, #4]
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	461a      	mov	r2, r3
 800868c:	f000 fa92 	bl	8008bb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2150      	movs	r1, #80	; 0x50
 8008696:	4618      	mov	r0, r3
 8008698:	f000 faeb 	bl	8008c72 <TIM_ITRx_SetConfig>
      break;
 800869c:	e02c      	b.n	80086f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6818      	ldr	r0, [r3, #0]
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	6859      	ldr	r1, [r3, #4]
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	68db      	ldr	r3, [r3, #12]
 80086aa:	461a      	mov	r2, r3
 80086ac:	f000 fab1 	bl	8008c12 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2160      	movs	r1, #96	; 0x60
 80086b6:	4618      	mov	r0, r3
 80086b8:	f000 fadb 	bl	8008c72 <TIM_ITRx_SetConfig>
      break;
 80086bc:	e01c      	b.n	80086f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6818      	ldr	r0, [r3, #0]
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	6859      	ldr	r1, [r3, #4]
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	68db      	ldr	r3, [r3, #12]
 80086ca:	461a      	mov	r2, r3
 80086cc:	f000 fa72 	bl	8008bb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2140      	movs	r1, #64	; 0x40
 80086d6:	4618      	mov	r0, r3
 80086d8:	f000 facb 	bl	8008c72 <TIM_ITRx_SetConfig>
      break;
 80086dc:	e00c      	b.n	80086f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4619      	mov	r1, r3
 80086e8:	4610      	mov	r0, r2
 80086ea:	f000 fac2 	bl	8008c72 <TIM_ITRx_SetConfig>
      break;
 80086ee:	e003      	b.n	80086f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	73fb      	strb	r3, [r7, #15]
      break;
 80086f4:	e000      	b.n	80086f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2201      	movs	r2, #1
 80086fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008708:	7bfb      	ldrb	r3, [r7, #15]
}
 800870a:	4618      	mov	r0, r3
 800870c:	3710      	adds	r7, #16
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}
	...

08008714 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	4a40      	ldr	r2, [pc, #256]	; (8008828 <TIM_Base_SetConfig+0x114>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d013      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008732:	d00f      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	4a3d      	ldr	r2, [pc, #244]	; (800882c <TIM_Base_SetConfig+0x118>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d00b      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	4a3c      	ldr	r2, [pc, #240]	; (8008830 <TIM_Base_SetConfig+0x11c>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d007      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	4a3b      	ldr	r2, [pc, #236]	; (8008834 <TIM_Base_SetConfig+0x120>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d003      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	4a3a      	ldr	r2, [pc, #232]	; (8008838 <TIM_Base_SetConfig+0x124>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d108      	bne.n	8008766 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800875a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	4313      	orrs	r3, r2
 8008764:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4a2f      	ldr	r2, [pc, #188]	; (8008828 <TIM_Base_SetConfig+0x114>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d02b      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008774:	d027      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	4a2c      	ldr	r2, [pc, #176]	; (800882c <TIM_Base_SetConfig+0x118>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d023      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	4a2b      	ldr	r2, [pc, #172]	; (8008830 <TIM_Base_SetConfig+0x11c>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d01f      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	4a2a      	ldr	r2, [pc, #168]	; (8008834 <TIM_Base_SetConfig+0x120>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d01b      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	4a29      	ldr	r2, [pc, #164]	; (8008838 <TIM_Base_SetConfig+0x124>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d017      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	4a28      	ldr	r2, [pc, #160]	; (800883c <TIM_Base_SetConfig+0x128>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d013      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	4a27      	ldr	r2, [pc, #156]	; (8008840 <TIM_Base_SetConfig+0x12c>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d00f      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4a26      	ldr	r2, [pc, #152]	; (8008844 <TIM_Base_SetConfig+0x130>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d00b      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	4a25      	ldr	r2, [pc, #148]	; (8008848 <TIM_Base_SetConfig+0x134>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d007      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	4a24      	ldr	r2, [pc, #144]	; (800884c <TIM_Base_SetConfig+0x138>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d003      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a23      	ldr	r2, [pc, #140]	; (8008850 <TIM_Base_SetConfig+0x13c>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d108      	bne.n	80087d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	695b      	ldr	r3, [r3, #20]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	689a      	ldr	r2, [r3, #8]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	4a0a      	ldr	r2, [pc, #40]	; (8008828 <TIM_Base_SetConfig+0x114>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d003      	beq.n	800880c <TIM_Base_SetConfig+0xf8>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	4a0c      	ldr	r2, [pc, #48]	; (8008838 <TIM_Base_SetConfig+0x124>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d103      	bne.n	8008814 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	691a      	ldr	r2, [r3, #16]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	615a      	str	r2, [r3, #20]
}
 800881a:	bf00      	nop
 800881c:	3714      	adds	r7, #20
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
 8008826:	bf00      	nop
 8008828:	40010000 	.word	0x40010000
 800882c:	40000400 	.word	0x40000400
 8008830:	40000800 	.word	0x40000800
 8008834:	40000c00 	.word	0x40000c00
 8008838:	40010400 	.word	0x40010400
 800883c:	40014000 	.word	0x40014000
 8008840:	40014400 	.word	0x40014400
 8008844:	40014800 	.word	0x40014800
 8008848:	40001800 	.word	0x40001800
 800884c:	40001c00 	.word	0x40001c00
 8008850:	40002000 	.word	0x40002000

08008854 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008854:	b480      	push	{r7}
 8008856:	b087      	sub	sp, #28
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6a1b      	ldr	r3, [r3, #32]
 8008862:	f023 0201 	bic.w	r2, r3, #1
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6a1b      	ldr	r3, [r3, #32]
 800886e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	699b      	ldr	r3, [r3, #24]
 800887a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f023 0303 	bic.w	r3, r3, #3
 800888a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	68fa      	ldr	r2, [r7, #12]
 8008892:	4313      	orrs	r3, r2
 8008894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	f023 0302 	bic.w	r3, r3, #2
 800889c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	4313      	orrs	r3, r2
 80088a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	4a20      	ldr	r2, [pc, #128]	; (800892c <TIM_OC1_SetConfig+0xd8>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d003      	beq.n	80088b8 <TIM_OC1_SetConfig+0x64>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	4a1f      	ldr	r2, [pc, #124]	; (8008930 <TIM_OC1_SetConfig+0xdc>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d10c      	bne.n	80088d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	f023 0308 	bic.w	r3, r3, #8
 80088be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	697a      	ldr	r2, [r7, #20]
 80088c6:	4313      	orrs	r3, r2
 80088c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	f023 0304 	bic.w	r3, r3, #4
 80088d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4a15      	ldr	r2, [pc, #84]	; (800892c <TIM_OC1_SetConfig+0xd8>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d003      	beq.n	80088e2 <TIM_OC1_SetConfig+0x8e>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	4a14      	ldr	r2, [pc, #80]	; (8008930 <TIM_OC1_SetConfig+0xdc>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d111      	bne.n	8008906 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	695b      	ldr	r3, [r3, #20]
 80088f6:	693a      	ldr	r2, [r7, #16]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	699b      	ldr	r3, [r3, #24]
 8008900:	693a      	ldr	r2, [r7, #16]
 8008902:	4313      	orrs	r3, r2
 8008904:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	693a      	ldr	r2, [r7, #16]
 800890a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	68fa      	ldr	r2, [r7, #12]
 8008910:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	685a      	ldr	r2, [r3, #4]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	621a      	str	r2, [r3, #32]
}
 8008920:	bf00      	nop
 8008922:	371c      	adds	r7, #28
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr
 800892c:	40010000 	.word	0x40010000
 8008930:	40010400 	.word	0x40010400

08008934 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008934:	b480      	push	{r7}
 8008936:	b087      	sub	sp, #28
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6a1b      	ldr	r3, [r3, #32]
 8008942:	f023 0210 	bic.w	r2, r3, #16
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6a1b      	ldr	r3, [r3, #32]
 800894e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	699b      	ldr	r3, [r3, #24]
 800895a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800896a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	021b      	lsls	r3, r3, #8
 8008972:	68fa      	ldr	r2, [r7, #12]
 8008974:	4313      	orrs	r3, r2
 8008976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	f023 0320 	bic.w	r3, r3, #32
 800897e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	011b      	lsls	r3, r3, #4
 8008986:	697a      	ldr	r2, [r7, #20]
 8008988:	4313      	orrs	r3, r2
 800898a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4a22      	ldr	r2, [pc, #136]	; (8008a18 <TIM_OC2_SetConfig+0xe4>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d003      	beq.n	800899c <TIM_OC2_SetConfig+0x68>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a21      	ldr	r2, [pc, #132]	; (8008a1c <TIM_OC2_SetConfig+0xe8>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d10d      	bne.n	80089b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80089a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	68db      	ldr	r3, [r3, #12]
 80089a8:	011b      	lsls	r3, r3, #4
 80089aa:	697a      	ldr	r2, [r7, #20]
 80089ac:	4313      	orrs	r3, r2
 80089ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089b6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	4a17      	ldr	r2, [pc, #92]	; (8008a18 <TIM_OC2_SetConfig+0xe4>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d003      	beq.n	80089c8 <TIM_OC2_SetConfig+0x94>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a16      	ldr	r2, [pc, #88]	; (8008a1c <TIM_OC2_SetConfig+0xe8>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d113      	bne.n	80089f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	695b      	ldr	r3, [r3, #20]
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	693a      	ldr	r2, [r7, #16]
 80089e0:	4313      	orrs	r3, r2
 80089e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	699b      	ldr	r3, [r3, #24]
 80089e8:	009b      	lsls	r3, r3, #2
 80089ea:	693a      	ldr	r2, [r7, #16]
 80089ec:	4313      	orrs	r3, r2
 80089ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	693a      	ldr	r2, [r7, #16]
 80089f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	68fa      	ldr	r2, [r7, #12]
 80089fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	685a      	ldr	r2, [r3, #4]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	697a      	ldr	r2, [r7, #20]
 8008a08:	621a      	str	r2, [r3, #32]
}
 8008a0a:	bf00      	nop
 8008a0c:	371c      	adds	r7, #28
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop
 8008a18:	40010000 	.word	0x40010000
 8008a1c:	40010400 	.word	0x40010400

08008a20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b087      	sub	sp, #28
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a1b      	ldr	r3, [r3, #32]
 8008a2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a1b      	ldr	r3, [r3, #32]
 8008a3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	685b      	ldr	r3, [r3, #4]
 8008a40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	69db      	ldr	r3, [r3, #28]
 8008a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f023 0303 	bic.w	r3, r3, #3
 8008a56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	689b      	ldr	r3, [r3, #8]
 8008a6e:	021b      	lsls	r3, r3, #8
 8008a70:	697a      	ldr	r2, [r7, #20]
 8008a72:	4313      	orrs	r3, r2
 8008a74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	4a21      	ldr	r2, [pc, #132]	; (8008b00 <TIM_OC3_SetConfig+0xe0>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d003      	beq.n	8008a86 <TIM_OC3_SetConfig+0x66>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4a20      	ldr	r2, [pc, #128]	; (8008b04 <TIM_OC3_SetConfig+0xe4>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d10d      	bne.n	8008aa2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	68db      	ldr	r3, [r3, #12]
 8008a92:	021b      	lsls	r3, r3, #8
 8008a94:	697a      	ldr	r2, [r7, #20]
 8008a96:	4313      	orrs	r3, r2
 8008a98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008aa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a16      	ldr	r2, [pc, #88]	; (8008b00 <TIM_OC3_SetConfig+0xe0>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d003      	beq.n	8008ab2 <TIM_OC3_SetConfig+0x92>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	4a15      	ldr	r2, [pc, #84]	; (8008b04 <TIM_OC3_SetConfig+0xe4>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d113      	bne.n	8008ada <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ab8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008ac0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	695b      	ldr	r3, [r3, #20]
 8008ac6:	011b      	lsls	r3, r3, #4
 8008ac8:	693a      	ldr	r2, [r7, #16]
 8008aca:	4313      	orrs	r3, r2
 8008acc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	699b      	ldr	r3, [r3, #24]
 8008ad2:	011b      	lsls	r3, r3, #4
 8008ad4:	693a      	ldr	r2, [r7, #16]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	685a      	ldr	r2, [r3, #4]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	697a      	ldr	r2, [r7, #20]
 8008af2:	621a      	str	r2, [r3, #32]
}
 8008af4:	bf00      	nop
 8008af6:	371c      	adds	r7, #28
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr
 8008b00:	40010000 	.word	0x40010000
 8008b04:	40010400 	.word	0x40010400

08008b08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b087      	sub	sp, #28
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6a1b      	ldr	r3, [r3, #32]
 8008b16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6a1b      	ldr	r3, [r3, #32]
 8008b22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	69db      	ldr	r3, [r3, #28]
 8008b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	021b      	lsls	r3, r3, #8
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	4313      	orrs	r3, r2
 8008b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	031b      	lsls	r3, r3, #12
 8008b5a:	693a      	ldr	r2, [r7, #16]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	4a12      	ldr	r2, [pc, #72]	; (8008bac <TIM_OC4_SetConfig+0xa4>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d003      	beq.n	8008b70 <TIM_OC4_SetConfig+0x68>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a11      	ldr	r2, [pc, #68]	; (8008bb0 <TIM_OC4_SetConfig+0xa8>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d109      	bne.n	8008b84 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	695b      	ldr	r3, [r3, #20]
 8008b7c:	019b      	lsls	r3, r3, #6
 8008b7e:	697a      	ldr	r2, [r7, #20]
 8008b80:	4313      	orrs	r3, r2
 8008b82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	697a      	ldr	r2, [r7, #20]
 8008b88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	68fa      	ldr	r2, [r7, #12]
 8008b8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	685a      	ldr	r2, [r3, #4]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	693a      	ldr	r2, [r7, #16]
 8008b9c:	621a      	str	r2, [r3, #32]
}
 8008b9e:	bf00      	nop
 8008ba0:	371c      	adds	r7, #28
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr
 8008baa:	bf00      	nop
 8008bac:	40010000 	.word	0x40010000
 8008bb0:	40010400 	.word	0x40010400

08008bb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b087      	sub	sp, #28
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6a1b      	ldr	r3, [r3, #32]
 8008bc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	6a1b      	ldr	r3, [r3, #32]
 8008bca:	f023 0201 	bic.w	r2, r3, #1
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	699b      	ldr	r3, [r3, #24]
 8008bd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008bde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	011b      	lsls	r3, r3, #4
 8008be4:	693a      	ldr	r2, [r7, #16]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	f023 030a 	bic.w	r3, r3, #10
 8008bf0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bf2:	697a      	ldr	r2, [r7, #20]
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	693a      	ldr	r2, [r7, #16]
 8008bfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	697a      	ldr	r2, [r7, #20]
 8008c04:	621a      	str	r2, [r3, #32]
}
 8008c06:	bf00      	nop
 8008c08:	371c      	adds	r7, #28
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr

08008c12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c12:	b480      	push	{r7}
 8008c14:	b087      	sub	sp, #28
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	60f8      	str	r0, [r7, #12]
 8008c1a:	60b9      	str	r1, [r7, #8]
 8008c1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	6a1b      	ldr	r3, [r3, #32]
 8008c22:	f023 0210 	bic.w	r2, r3, #16
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	699b      	ldr	r3, [r3, #24]
 8008c2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	6a1b      	ldr	r3, [r3, #32]
 8008c34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c36:	697b      	ldr	r3, [r7, #20]
 8008c38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	031b      	lsls	r3, r3, #12
 8008c42:	697a      	ldr	r2, [r7, #20]
 8008c44:	4313      	orrs	r3, r2
 8008c46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008c4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	011b      	lsls	r3, r3, #4
 8008c54:	693a      	ldr	r2, [r7, #16]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	697a      	ldr	r2, [r7, #20]
 8008c5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	693a      	ldr	r2, [r7, #16]
 8008c64:	621a      	str	r2, [r3, #32]
}
 8008c66:	bf00      	nop
 8008c68:	371c      	adds	r7, #28
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr

08008c72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c72:	b480      	push	{r7}
 8008c74:	b085      	sub	sp, #20
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
 8008c7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c8a:	683a      	ldr	r2, [r7, #0]
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	f043 0307 	orr.w	r3, r3, #7
 8008c94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	609a      	str	r2, [r3, #8]
}
 8008c9c:	bf00      	nop
 8008c9e:	3714      	adds	r7, #20
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b087      	sub	sp, #28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
 8008cb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008cc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	021a      	lsls	r2, r3, #8
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	431a      	orrs	r2, r3
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	697a      	ldr	r2, [r7, #20]
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	697a      	ldr	r2, [r7, #20]
 8008cda:	609a      	str	r2, [r3, #8]
}
 8008cdc:	bf00      	nop
 8008cde:	371c      	adds	r7, #28
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr

08008ce8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b087      	sub	sp, #28
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	f003 031f 	and.w	r3, r3, #31
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8008d00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6a1a      	ldr	r2, [r3, #32]
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	43db      	mvns	r3, r3
 8008d0a:	401a      	ands	r2, r3
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6a1a      	ldr	r2, [r3, #32]
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	f003 031f 	and.w	r3, r3, #31
 8008d1a:	6879      	ldr	r1, [r7, #4]
 8008d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8008d20:	431a      	orrs	r2, r3
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	621a      	str	r2, [r3, #32]
}
 8008d26:	bf00      	nop
 8008d28:	371c      	adds	r7, #28
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d30:	4770      	bx	lr
	...

08008d34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b085      	sub	sp, #20
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d101      	bne.n	8008d4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d48:	2302      	movs	r3, #2
 8008d4a:	e05a      	b.n	8008e02 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2201      	movs	r2, #1
 8008d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2202      	movs	r2, #2
 8008d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	68fa      	ldr	r2, [r7, #12]
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68fa      	ldr	r2, [r7, #12]
 8008d84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a21      	ldr	r2, [pc, #132]	; (8008e10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d022      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d98:	d01d      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a1d      	ldr	r2, [pc, #116]	; (8008e14 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d018      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a1b      	ldr	r2, [pc, #108]	; (8008e18 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d013      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a1a      	ldr	r2, [pc, #104]	; (8008e1c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d00e      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a18      	ldr	r2, [pc, #96]	; (8008e20 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d009      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a17      	ldr	r2, [pc, #92]	; (8008e24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d004      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a15      	ldr	r2, [pc, #84]	; (8008e28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d10c      	bne.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ddc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	68ba      	ldr	r2, [r7, #8]
 8008de4:	4313      	orrs	r3, r2
 8008de6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68ba      	ldr	r2, [r7, #8]
 8008dee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e00:	2300      	movs	r3, #0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3714      	adds	r7, #20
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr
 8008e0e:	bf00      	nop
 8008e10:	40010000 	.word	0x40010000
 8008e14:	40000400 	.word	0x40000400
 8008e18:	40000800 	.word	0x40000800
 8008e1c:	40000c00 	.word	0x40000c00
 8008e20:	40010400 	.word	0x40010400
 8008e24:	40014000 	.word	0x40014000
 8008e28:	40001800 	.word	0x40001800

08008e2c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b085      	sub	sp, #20
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008e36:	2300      	movs	r3, #0
 8008e38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d101      	bne.n	8008e48 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008e44:	2302      	movs	r3, #2
 8008e46:	e03d      	b.n	8008ec4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	4313      	orrs	r3, r2
 8008e78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	695b      	ldr	r3, [r3, #20]
 8008ea0:	4313      	orrs	r3, r2
 8008ea2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	69db      	ldr	r3, [r3, #28]
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ec2:	2300      	movs	r3, #0
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3714      	adds	r7, #20
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d101      	bne.n	8008ee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e03f      	b.n	8008f62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ee8:	b2db      	uxtb	r3, r3
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d106      	bne.n	8008efc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f7fb fec2 	bl	8004c80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2224      	movs	r2, #36	; 0x24
 8008f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	68da      	ldr	r2, [r3, #12]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f000 f929 	bl	800916c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	691a      	ldr	r2, [r3, #16]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008f28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	695a      	ldr	r2, [r3, #20]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008f38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	68da      	ldr	r2, [r3, #12]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2220      	movs	r2, #32
 8008f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2220      	movs	r2, #32
 8008f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008f60:	2300      	movs	r3, #0
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3708      	adds	r7, #8
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}

08008f6a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f6a:	b580      	push	{r7, lr}
 8008f6c:	b08a      	sub	sp, #40	; 0x28
 8008f6e:	af02      	add	r7, sp, #8
 8008f70:	60f8      	str	r0, [r7, #12]
 8008f72:	60b9      	str	r1, [r7, #8]
 8008f74:	603b      	str	r3, [r7, #0]
 8008f76:	4613      	mov	r3, r2
 8008f78:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	2b20      	cmp	r3, #32
 8008f88:	d17c      	bne.n	8009084 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d002      	beq.n	8008f96 <HAL_UART_Transmit+0x2c>
 8008f90:	88fb      	ldrh	r3, [r7, #6]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d101      	bne.n	8008f9a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	e075      	b.n	8009086 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d101      	bne.n	8008fa8 <HAL_UART_Transmit+0x3e>
 8008fa4:	2302      	movs	r3, #2
 8008fa6:	e06e      	b.n	8009086 <HAL_UART_Transmit+0x11c>
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2201      	movs	r2, #1
 8008fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2221      	movs	r2, #33	; 0x21
 8008fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008fbe:	f7fc f861 	bl	8005084 <HAL_GetTick>
 8008fc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	88fa      	ldrh	r2, [r7, #6]
 8008fc8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	88fa      	ldrh	r2, [r7, #6]
 8008fce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fd8:	d108      	bne.n	8008fec <HAL_UART_Transmit+0x82>
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d104      	bne.n	8008fec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	61bb      	str	r3, [r7, #24]
 8008fea:	e003      	b.n	8008ff4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008ffc:	e02a      	b.n	8009054 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	9300      	str	r3, [sp, #0]
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	2200      	movs	r2, #0
 8009006:	2180      	movs	r1, #128	; 0x80
 8009008:	68f8      	ldr	r0, [r7, #12]
 800900a:	f000 f840 	bl	800908e <UART_WaitOnFlagUntilTimeout>
 800900e:	4603      	mov	r3, r0
 8009010:	2b00      	cmp	r3, #0
 8009012:	d001      	beq.n	8009018 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009014:	2303      	movs	r3, #3
 8009016:	e036      	b.n	8009086 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009018:	69fb      	ldr	r3, [r7, #28]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d10b      	bne.n	8009036 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800901e:	69bb      	ldr	r3, [r7, #24]
 8009020:	881b      	ldrh	r3, [r3, #0]
 8009022:	461a      	mov	r2, r3
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800902c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	3302      	adds	r3, #2
 8009032:	61bb      	str	r3, [r7, #24]
 8009034:	e007      	b.n	8009046 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	781a      	ldrb	r2, [r3, #0]
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009040:	69fb      	ldr	r3, [r7, #28]
 8009042:	3301      	adds	r3, #1
 8009044:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800904a:	b29b      	uxth	r3, r3
 800904c:	3b01      	subs	r3, #1
 800904e:	b29a      	uxth	r2, r3
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009058:	b29b      	uxth	r3, r3
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1cf      	bne.n	8008ffe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	2200      	movs	r2, #0
 8009066:	2140      	movs	r1, #64	; 0x40
 8009068:	68f8      	ldr	r0, [r7, #12]
 800906a:	f000 f810 	bl	800908e <UART_WaitOnFlagUntilTimeout>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d001      	beq.n	8009078 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009074:	2303      	movs	r3, #3
 8009076:	e006      	b.n	8009086 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2220      	movs	r2, #32
 800907c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009080:	2300      	movs	r3, #0
 8009082:	e000      	b.n	8009086 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009084:	2302      	movs	r3, #2
  }
}
 8009086:	4618      	mov	r0, r3
 8009088:	3720      	adds	r7, #32
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}

0800908e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800908e:	b580      	push	{r7, lr}
 8009090:	b090      	sub	sp, #64	; 0x40
 8009092:	af00      	add	r7, sp, #0
 8009094:	60f8      	str	r0, [r7, #12]
 8009096:	60b9      	str	r1, [r7, #8]
 8009098:	603b      	str	r3, [r7, #0]
 800909a:	4613      	mov	r3, r2
 800909c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800909e:	e050      	b.n	8009142 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090a6:	d04c      	beq.n	8009142 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80090a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d007      	beq.n	80090be <UART_WaitOnFlagUntilTimeout+0x30>
 80090ae:	f7fb ffe9 	bl	8005084 <HAL_GetTick>
 80090b2:	4602      	mov	r2, r0
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	1ad3      	subs	r3, r2, r3
 80090b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d241      	bcs.n	8009142 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	330c      	adds	r3, #12
 80090c4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090c8:	e853 3f00 	ldrex	r3, [r3]
 80090cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80090d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	330c      	adds	r3, #12
 80090dc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80090de:	637a      	str	r2, [r7, #52]	; 0x34
 80090e0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80090e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090e6:	e841 2300 	strex	r3, r2, [r1]
 80090ea:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80090ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d1e5      	bne.n	80090be <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	3314      	adds	r3, #20
 80090f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	e853 3f00 	ldrex	r3, [r3]
 8009100:	613b      	str	r3, [r7, #16]
   return(result);
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	f023 0301 	bic.w	r3, r3, #1
 8009108:	63bb      	str	r3, [r7, #56]	; 0x38
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	3314      	adds	r3, #20
 8009110:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009112:	623a      	str	r2, [r7, #32]
 8009114:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009116:	69f9      	ldr	r1, [r7, #28]
 8009118:	6a3a      	ldr	r2, [r7, #32]
 800911a:	e841 2300 	strex	r3, r2, [r1]
 800911e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009120:	69bb      	ldr	r3, [r7, #24]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1e5      	bne.n	80090f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2220      	movs	r2, #32
 800912a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2220      	movs	r2, #32
 8009132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2200      	movs	r2, #0
 800913a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800913e:	2303      	movs	r3, #3
 8009140:	e00f      	b.n	8009162 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	4013      	ands	r3, r2
 800914c:	68ba      	ldr	r2, [r7, #8]
 800914e:	429a      	cmp	r2, r3
 8009150:	bf0c      	ite	eq
 8009152:	2301      	moveq	r3, #1
 8009154:	2300      	movne	r3, #0
 8009156:	b2db      	uxtb	r3, r3
 8009158:	461a      	mov	r2, r3
 800915a:	79fb      	ldrb	r3, [r7, #7]
 800915c:	429a      	cmp	r2, r3
 800915e:	d09f      	beq.n	80090a0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009160:	2300      	movs	r3, #0
}
 8009162:	4618      	mov	r0, r3
 8009164:	3740      	adds	r7, #64	; 0x40
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
	...

0800916c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800916c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009170:	b0c0      	sub	sp, #256	; 0x100
 8009172:	af00      	add	r7, sp, #0
 8009174:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009188:	68d9      	ldr	r1, [r3, #12]
 800918a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	ea40 0301 	orr.w	r3, r0, r1
 8009194:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800919a:	689a      	ldr	r2, [r3, #8]
 800919c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	431a      	orrs	r2, r3
 80091a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091a8:	695b      	ldr	r3, [r3, #20]
 80091aa:	431a      	orrs	r2, r3
 80091ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091b0:	69db      	ldr	r3, [r3, #28]
 80091b2:	4313      	orrs	r3, r2
 80091b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80091b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80091c4:	f021 010c 	bic.w	r1, r1, #12
 80091c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80091d2:	430b      	orrs	r3, r1
 80091d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80091d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	695b      	ldr	r3, [r3, #20]
 80091de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80091e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091e6:	6999      	ldr	r1, [r3, #24]
 80091e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091ec:	681a      	ldr	r2, [r3, #0]
 80091ee:	ea40 0301 	orr.w	r3, r0, r1
 80091f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80091f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	4b8f      	ldr	r3, [pc, #572]	; (8009438 <UART_SetConfig+0x2cc>)
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d005      	beq.n	800920c <UART_SetConfig+0xa0>
 8009200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	4b8d      	ldr	r3, [pc, #564]	; (800943c <UART_SetConfig+0x2d0>)
 8009208:	429a      	cmp	r2, r3
 800920a:	d104      	bne.n	8009216 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800920c:	f7fd fc94 	bl	8006b38 <HAL_RCC_GetPCLK2Freq>
 8009210:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009214:	e003      	b.n	800921e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009216:	f7fd fc7b 	bl	8006b10 <HAL_RCC_GetPCLK1Freq>
 800921a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800921e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009222:	69db      	ldr	r3, [r3, #28]
 8009224:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009228:	f040 810c 	bne.w	8009444 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800922c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009230:	2200      	movs	r2, #0
 8009232:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009236:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800923a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800923e:	4622      	mov	r2, r4
 8009240:	462b      	mov	r3, r5
 8009242:	1891      	adds	r1, r2, r2
 8009244:	65b9      	str	r1, [r7, #88]	; 0x58
 8009246:	415b      	adcs	r3, r3
 8009248:	65fb      	str	r3, [r7, #92]	; 0x5c
 800924a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800924e:	4621      	mov	r1, r4
 8009250:	eb12 0801 	adds.w	r8, r2, r1
 8009254:	4629      	mov	r1, r5
 8009256:	eb43 0901 	adc.w	r9, r3, r1
 800925a:	f04f 0200 	mov.w	r2, #0
 800925e:	f04f 0300 	mov.w	r3, #0
 8009262:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009266:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800926a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800926e:	4690      	mov	r8, r2
 8009270:	4699      	mov	r9, r3
 8009272:	4623      	mov	r3, r4
 8009274:	eb18 0303 	adds.w	r3, r8, r3
 8009278:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800927c:	462b      	mov	r3, r5
 800927e:	eb49 0303 	adc.w	r3, r9, r3
 8009282:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009292:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009296:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800929a:	460b      	mov	r3, r1
 800929c:	18db      	adds	r3, r3, r3
 800929e:	653b      	str	r3, [r7, #80]	; 0x50
 80092a0:	4613      	mov	r3, r2
 80092a2:	eb42 0303 	adc.w	r3, r2, r3
 80092a6:	657b      	str	r3, [r7, #84]	; 0x54
 80092a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80092ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80092b0:	f7f7 fd0a 	bl	8000cc8 <__aeabi_uldivmod>
 80092b4:	4602      	mov	r2, r0
 80092b6:	460b      	mov	r3, r1
 80092b8:	4b61      	ldr	r3, [pc, #388]	; (8009440 <UART_SetConfig+0x2d4>)
 80092ba:	fba3 2302 	umull	r2, r3, r3, r2
 80092be:	095b      	lsrs	r3, r3, #5
 80092c0:	011c      	lsls	r4, r3, #4
 80092c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80092c6:	2200      	movs	r2, #0
 80092c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80092cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80092d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80092d4:	4642      	mov	r2, r8
 80092d6:	464b      	mov	r3, r9
 80092d8:	1891      	adds	r1, r2, r2
 80092da:	64b9      	str	r1, [r7, #72]	; 0x48
 80092dc:	415b      	adcs	r3, r3
 80092de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80092e4:	4641      	mov	r1, r8
 80092e6:	eb12 0a01 	adds.w	sl, r2, r1
 80092ea:	4649      	mov	r1, r9
 80092ec:	eb43 0b01 	adc.w	fp, r3, r1
 80092f0:	f04f 0200 	mov.w	r2, #0
 80092f4:	f04f 0300 	mov.w	r3, #0
 80092f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80092fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009300:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009304:	4692      	mov	sl, r2
 8009306:	469b      	mov	fp, r3
 8009308:	4643      	mov	r3, r8
 800930a:	eb1a 0303 	adds.w	r3, sl, r3
 800930e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009312:	464b      	mov	r3, r9
 8009314:	eb4b 0303 	adc.w	r3, fp, r3
 8009318:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800931c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009328:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800932c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009330:	460b      	mov	r3, r1
 8009332:	18db      	adds	r3, r3, r3
 8009334:	643b      	str	r3, [r7, #64]	; 0x40
 8009336:	4613      	mov	r3, r2
 8009338:	eb42 0303 	adc.w	r3, r2, r3
 800933c:	647b      	str	r3, [r7, #68]	; 0x44
 800933e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009342:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009346:	f7f7 fcbf 	bl	8000cc8 <__aeabi_uldivmod>
 800934a:	4602      	mov	r2, r0
 800934c:	460b      	mov	r3, r1
 800934e:	4611      	mov	r1, r2
 8009350:	4b3b      	ldr	r3, [pc, #236]	; (8009440 <UART_SetConfig+0x2d4>)
 8009352:	fba3 2301 	umull	r2, r3, r3, r1
 8009356:	095b      	lsrs	r3, r3, #5
 8009358:	2264      	movs	r2, #100	; 0x64
 800935a:	fb02 f303 	mul.w	r3, r2, r3
 800935e:	1acb      	subs	r3, r1, r3
 8009360:	00db      	lsls	r3, r3, #3
 8009362:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009366:	4b36      	ldr	r3, [pc, #216]	; (8009440 <UART_SetConfig+0x2d4>)
 8009368:	fba3 2302 	umull	r2, r3, r3, r2
 800936c:	095b      	lsrs	r3, r3, #5
 800936e:	005b      	lsls	r3, r3, #1
 8009370:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009374:	441c      	add	r4, r3
 8009376:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800937a:	2200      	movs	r2, #0
 800937c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009380:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009384:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009388:	4642      	mov	r2, r8
 800938a:	464b      	mov	r3, r9
 800938c:	1891      	adds	r1, r2, r2
 800938e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009390:	415b      	adcs	r3, r3
 8009392:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009394:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009398:	4641      	mov	r1, r8
 800939a:	1851      	adds	r1, r2, r1
 800939c:	6339      	str	r1, [r7, #48]	; 0x30
 800939e:	4649      	mov	r1, r9
 80093a0:	414b      	adcs	r3, r1
 80093a2:	637b      	str	r3, [r7, #52]	; 0x34
 80093a4:	f04f 0200 	mov.w	r2, #0
 80093a8:	f04f 0300 	mov.w	r3, #0
 80093ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80093b0:	4659      	mov	r1, fp
 80093b2:	00cb      	lsls	r3, r1, #3
 80093b4:	4651      	mov	r1, sl
 80093b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093ba:	4651      	mov	r1, sl
 80093bc:	00ca      	lsls	r2, r1, #3
 80093be:	4610      	mov	r0, r2
 80093c0:	4619      	mov	r1, r3
 80093c2:	4603      	mov	r3, r0
 80093c4:	4642      	mov	r2, r8
 80093c6:	189b      	adds	r3, r3, r2
 80093c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80093cc:	464b      	mov	r3, r9
 80093ce:	460a      	mov	r2, r1
 80093d0:	eb42 0303 	adc.w	r3, r2, r3
 80093d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80093d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	2200      	movs	r2, #0
 80093e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80093e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80093e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80093ec:	460b      	mov	r3, r1
 80093ee:	18db      	adds	r3, r3, r3
 80093f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80093f2:	4613      	mov	r3, r2
 80093f4:	eb42 0303 	adc.w	r3, r2, r3
 80093f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80093fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80093fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009402:	f7f7 fc61 	bl	8000cc8 <__aeabi_uldivmod>
 8009406:	4602      	mov	r2, r0
 8009408:	460b      	mov	r3, r1
 800940a:	4b0d      	ldr	r3, [pc, #52]	; (8009440 <UART_SetConfig+0x2d4>)
 800940c:	fba3 1302 	umull	r1, r3, r3, r2
 8009410:	095b      	lsrs	r3, r3, #5
 8009412:	2164      	movs	r1, #100	; 0x64
 8009414:	fb01 f303 	mul.w	r3, r1, r3
 8009418:	1ad3      	subs	r3, r2, r3
 800941a:	00db      	lsls	r3, r3, #3
 800941c:	3332      	adds	r3, #50	; 0x32
 800941e:	4a08      	ldr	r2, [pc, #32]	; (8009440 <UART_SetConfig+0x2d4>)
 8009420:	fba2 2303 	umull	r2, r3, r2, r3
 8009424:	095b      	lsrs	r3, r3, #5
 8009426:	f003 0207 	and.w	r2, r3, #7
 800942a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4422      	add	r2, r4
 8009432:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009434:	e106      	b.n	8009644 <UART_SetConfig+0x4d8>
 8009436:	bf00      	nop
 8009438:	40011000 	.word	0x40011000
 800943c:	40011400 	.word	0x40011400
 8009440:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009444:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009448:	2200      	movs	r2, #0
 800944a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800944e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009452:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009456:	4642      	mov	r2, r8
 8009458:	464b      	mov	r3, r9
 800945a:	1891      	adds	r1, r2, r2
 800945c:	6239      	str	r1, [r7, #32]
 800945e:	415b      	adcs	r3, r3
 8009460:	627b      	str	r3, [r7, #36]	; 0x24
 8009462:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009466:	4641      	mov	r1, r8
 8009468:	1854      	adds	r4, r2, r1
 800946a:	4649      	mov	r1, r9
 800946c:	eb43 0501 	adc.w	r5, r3, r1
 8009470:	f04f 0200 	mov.w	r2, #0
 8009474:	f04f 0300 	mov.w	r3, #0
 8009478:	00eb      	lsls	r3, r5, #3
 800947a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800947e:	00e2      	lsls	r2, r4, #3
 8009480:	4614      	mov	r4, r2
 8009482:	461d      	mov	r5, r3
 8009484:	4643      	mov	r3, r8
 8009486:	18e3      	adds	r3, r4, r3
 8009488:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800948c:	464b      	mov	r3, r9
 800948e:	eb45 0303 	adc.w	r3, r5, r3
 8009492:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800949a:	685b      	ldr	r3, [r3, #4]
 800949c:	2200      	movs	r2, #0
 800949e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80094a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80094a6:	f04f 0200 	mov.w	r2, #0
 80094aa:	f04f 0300 	mov.w	r3, #0
 80094ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80094b2:	4629      	mov	r1, r5
 80094b4:	008b      	lsls	r3, r1, #2
 80094b6:	4621      	mov	r1, r4
 80094b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094bc:	4621      	mov	r1, r4
 80094be:	008a      	lsls	r2, r1, #2
 80094c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80094c4:	f7f7 fc00 	bl	8000cc8 <__aeabi_uldivmod>
 80094c8:	4602      	mov	r2, r0
 80094ca:	460b      	mov	r3, r1
 80094cc:	4b60      	ldr	r3, [pc, #384]	; (8009650 <UART_SetConfig+0x4e4>)
 80094ce:	fba3 2302 	umull	r2, r3, r3, r2
 80094d2:	095b      	lsrs	r3, r3, #5
 80094d4:	011c      	lsls	r4, r3, #4
 80094d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094da:	2200      	movs	r2, #0
 80094dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80094e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80094e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80094e8:	4642      	mov	r2, r8
 80094ea:	464b      	mov	r3, r9
 80094ec:	1891      	adds	r1, r2, r2
 80094ee:	61b9      	str	r1, [r7, #24]
 80094f0:	415b      	adcs	r3, r3
 80094f2:	61fb      	str	r3, [r7, #28]
 80094f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80094f8:	4641      	mov	r1, r8
 80094fa:	1851      	adds	r1, r2, r1
 80094fc:	6139      	str	r1, [r7, #16]
 80094fe:	4649      	mov	r1, r9
 8009500:	414b      	adcs	r3, r1
 8009502:	617b      	str	r3, [r7, #20]
 8009504:	f04f 0200 	mov.w	r2, #0
 8009508:	f04f 0300 	mov.w	r3, #0
 800950c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009510:	4659      	mov	r1, fp
 8009512:	00cb      	lsls	r3, r1, #3
 8009514:	4651      	mov	r1, sl
 8009516:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800951a:	4651      	mov	r1, sl
 800951c:	00ca      	lsls	r2, r1, #3
 800951e:	4610      	mov	r0, r2
 8009520:	4619      	mov	r1, r3
 8009522:	4603      	mov	r3, r0
 8009524:	4642      	mov	r2, r8
 8009526:	189b      	adds	r3, r3, r2
 8009528:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800952c:	464b      	mov	r3, r9
 800952e:	460a      	mov	r2, r1
 8009530:	eb42 0303 	adc.w	r3, r2, r3
 8009534:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	67bb      	str	r3, [r7, #120]	; 0x78
 8009542:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009544:	f04f 0200 	mov.w	r2, #0
 8009548:	f04f 0300 	mov.w	r3, #0
 800954c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009550:	4649      	mov	r1, r9
 8009552:	008b      	lsls	r3, r1, #2
 8009554:	4641      	mov	r1, r8
 8009556:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800955a:	4641      	mov	r1, r8
 800955c:	008a      	lsls	r2, r1, #2
 800955e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009562:	f7f7 fbb1 	bl	8000cc8 <__aeabi_uldivmod>
 8009566:	4602      	mov	r2, r0
 8009568:	460b      	mov	r3, r1
 800956a:	4611      	mov	r1, r2
 800956c:	4b38      	ldr	r3, [pc, #224]	; (8009650 <UART_SetConfig+0x4e4>)
 800956e:	fba3 2301 	umull	r2, r3, r3, r1
 8009572:	095b      	lsrs	r3, r3, #5
 8009574:	2264      	movs	r2, #100	; 0x64
 8009576:	fb02 f303 	mul.w	r3, r2, r3
 800957a:	1acb      	subs	r3, r1, r3
 800957c:	011b      	lsls	r3, r3, #4
 800957e:	3332      	adds	r3, #50	; 0x32
 8009580:	4a33      	ldr	r2, [pc, #204]	; (8009650 <UART_SetConfig+0x4e4>)
 8009582:	fba2 2303 	umull	r2, r3, r2, r3
 8009586:	095b      	lsrs	r3, r3, #5
 8009588:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800958c:	441c      	add	r4, r3
 800958e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009592:	2200      	movs	r2, #0
 8009594:	673b      	str	r3, [r7, #112]	; 0x70
 8009596:	677a      	str	r2, [r7, #116]	; 0x74
 8009598:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800959c:	4642      	mov	r2, r8
 800959e:	464b      	mov	r3, r9
 80095a0:	1891      	adds	r1, r2, r2
 80095a2:	60b9      	str	r1, [r7, #8]
 80095a4:	415b      	adcs	r3, r3
 80095a6:	60fb      	str	r3, [r7, #12]
 80095a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80095ac:	4641      	mov	r1, r8
 80095ae:	1851      	adds	r1, r2, r1
 80095b0:	6039      	str	r1, [r7, #0]
 80095b2:	4649      	mov	r1, r9
 80095b4:	414b      	adcs	r3, r1
 80095b6:	607b      	str	r3, [r7, #4]
 80095b8:	f04f 0200 	mov.w	r2, #0
 80095bc:	f04f 0300 	mov.w	r3, #0
 80095c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80095c4:	4659      	mov	r1, fp
 80095c6:	00cb      	lsls	r3, r1, #3
 80095c8:	4651      	mov	r1, sl
 80095ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095ce:	4651      	mov	r1, sl
 80095d0:	00ca      	lsls	r2, r1, #3
 80095d2:	4610      	mov	r0, r2
 80095d4:	4619      	mov	r1, r3
 80095d6:	4603      	mov	r3, r0
 80095d8:	4642      	mov	r2, r8
 80095da:	189b      	adds	r3, r3, r2
 80095dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80095de:	464b      	mov	r3, r9
 80095e0:	460a      	mov	r2, r1
 80095e2:	eb42 0303 	adc.w	r3, r2, r3
 80095e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80095e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	663b      	str	r3, [r7, #96]	; 0x60
 80095f2:	667a      	str	r2, [r7, #100]	; 0x64
 80095f4:	f04f 0200 	mov.w	r2, #0
 80095f8:	f04f 0300 	mov.w	r3, #0
 80095fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009600:	4649      	mov	r1, r9
 8009602:	008b      	lsls	r3, r1, #2
 8009604:	4641      	mov	r1, r8
 8009606:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800960a:	4641      	mov	r1, r8
 800960c:	008a      	lsls	r2, r1, #2
 800960e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009612:	f7f7 fb59 	bl	8000cc8 <__aeabi_uldivmod>
 8009616:	4602      	mov	r2, r0
 8009618:	460b      	mov	r3, r1
 800961a:	4b0d      	ldr	r3, [pc, #52]	; (8009650 <UART_SetConfig+0x4e4>)
 800961c:	fba3 1302 	umull	r1, r3, r3, r2
 8009620:	095b      	lsrs	r3, r3, #5
 8009622:	2164      	movs	r1, #100	; 0x64
 8009624:	fb01 f303 	mul.w	r3, r1, r3
 8009628:	1ad3      	subs	r3, r2, r3
 800962a:	011b      	lsls	r3, r3, #4
 800962c:	3332      	adds	r3, #50	; 0x32
 800962e:	4a08      	ldr	r2, [pc, #32]	; (8009650 <UART_SetConfig+0x4e4>)
 8009630:	fba2 2303 	umull	r2, r3, r2, r3
 8009634:	095b      	lsrs	r3, r3, #5
 8009636:	f003 020f 	and.w	r2, r3, #15
 800963a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4422      	add	r2, r4
 8009642:	609a      	str	r2, [r3, #8]
}
 8009644:	bf00      	nop
 8009646:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800964a:	46bd      	mov	sp, r7
 800964c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009650:	51eb851f 	.word	0x51eb851f

08009654 <__cvt>:
 8009654:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009658:	ec55 4b10 	vmov	r4, r5, d0
 800965c:	2d00      	cmp	r5, #0
 800965e:	460e      	mov	r6, r1
 8009660:	4619      	mov	r1, r3
 8009662:	462b      	mov	r3, r5
 8009664:	bfbb      	ittet	lt
 8009666:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800966a:	461d      	movlt	r5, r3
 800966c:	2300      	movge	r3, #0
 800966e:	232d      	movlt	r3, #45	; 0x2d
 8009670:	700b      	strb	r3, [r1, #0]
 8009672:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009674:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009678:	4691      	mov	r9, r2
 800967a:	f023 0820 	bic.w	r8, r3, #32
 800967e:	bfbc      	itt	lt
 8009680:	4622      	movlt	r2, r4
 8009682:	4614      	movlt	r4, r2
 8009684:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009688:	d005      	beq.n	8009696 <__cvt+0x42>
 800968a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800968e:	d100      	bne.n	8009692 <__cvt+0x3e>
 8009690:	3601      	adds	r6, #1
 8009692:	2102      	movs	r1, #2
 8009694:	e000      	b.n	8009698 <__cvt+0x44>
 8009696:	2103      	movs	r1, #3
 8009698:	ab03      	add	r3, sp, #12
 800969a:	9301      	str	r3, [sp, #4]
 800969c:	ab02      	add	r3, sp, #8
 800969e:	9300      	str	r3, [sp, #0]
 80096a0:	ec45 4b10 	vmov	d0, r4, r5
 80096a4:	4653      	mov	r3, sl
 80096a6:	4632      	mov	r2, r6
 80096a8:	f000 feaa 	bl	800a400 <_dtoa_r>
 80096ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80096b0:	4607      	mov	r7, r0
 80096b2:	d102      	bne.n	80096ba <__cvt+0x66>
 80096b4:	f019 0f01 	tst.w	r9, #1
 80096b8:	d022      	beq.n	8009700 <__cvt+0xac>
 80096ba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80096be:	eb07 0906 	add.w	r9, r7, r6
 80096c2:	d110      	bne.n	80096e6 <__cvt+0x92>
 80096c4:	783b      	ldrb	r3, [r7, #0]
 80096c6:	2b30      	cmp	r3, #48	; 0x30
 80096c8:	d10a      	bne.n	80096e0 <__cvt+0x8c>
 80096ca:	2200      	movs	r2, #0
 80096cc:	2300      	movs	r3, #0
 80096ce:	4620      	mov	r0, r4
 80096d0:	4629      	mov	r1, r5
 80096d2:	f7f7 fa19 	bl	8000b08 <__aeabi_dcmpeq>
 80096d6:	b918      	cbnz	r0, 80096e0 <__cvt+0x8c>
 80096d8:	f1c6 0601 	rsb	r6, r6, #1
 80096dc:	f8ca 6000 	str.w	r6, [sl]
 80096e0:	f8da 3000 	ldr.w	r3, [sl]
 80096e4:	4499      	add	r9, r3
 80096e6:	2200      	movs	r2, #0
 80096e8:	2300      	movs	r3, #0
 80096ea:	4620      	mov	r0, r4
 80096ec:	4629      	mov	r1, r5
 80096ee:	f7f7 fa0b 	bl	8000b08 <__aeabi_dcmpeq>
 80096f2:	b108      	cbz	r0, 80096f8 <__cvt+0xa4>
 80096f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80096f8:	2230      	movs	r2, #48	; 0x30
 80096fa:	9b03      	ldr	r3, [sp, #12]
 80096fc:	454b      	cmp	r3, r9
 80096fe:	d307      	bcc.n	8009710 <__cvt+0xbc>
 8009700:	9b03      	ldr	r3, [sp, #12]
 8009702:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009704:	1bdb      	subs	r3, r3, r7
 8009706:	4638      	mov	r0, r7
 8009708:	6013      	str	r3, [r2, #0]
 800970a:	b004      	add	sp, #16
 800970c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009710:	1c59      	adds	r1, r3, #1
 8009712:	9103      	str	r1, [sp, #12]
 8009714:	701a      	strb	r2, [r3, #0]
 8009716:	e7f0      	b.n	80096fa <__cvt+0xa6>

08009718 <__exponent>:
 8009718:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800971a:	4603      	mov	r3, r0
 800971c:	2900      	cmp	r1, #0
 800971e:	bfb8      	it	lt
 8009720:	4249      	neglt	r1, r1
 8009722:	f803 2b02 	strb.w	r2, [r3], #2
 8009726:	bfb4      	ite	lt
 8009728:	222d      	movlt	r2, #45	; 0x2d
 800972a:	222b      	movge	r2, #43	; 0x2b
 800972c:	2909      	cmp	r1, #9
 800972e:	7042      	strb	r2, [r0, #1]
 8009730:	dd2a      	ble.n	8009788 <__exponent+0x70>
 8009732:	f10d 0207 	add.w	r2, sp, #7
 8009736:	4617      	mov	r7, r2
 8009738:	260a      	movs	r6, #10
 800973a:	4694      	mov	ip, r2
 800973c:	fb91 f5f6 	sdiv	r5, r1, r6
 8009740:	fb06 1415 	mls	r4, r6, r5, r1
 8009744:	3430      	adds	r4, #48	; 0x30
 8009746:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800974a:	460c      	mov	r4, r1
 800974c:	2c63      	cmp	r4, #99	; 0x63
 800974e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8009752:	4629      	mov	r1, r5
 8009754:	dcf1      	bgt.n	800973a <__exponent+0x22>
 8009756:	3130      	adds	r1, #48	; 0x30
 8009758:	f1ac 0402 	sub.w	r4, ip, #2
 800975c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009760:	1c41      	adds	r1, r0, #1
 8009762:	4622      	mov	r2, r4
 8009764:	42ba      	cmp	r2, r7
 8009766:	d30a      	bcc.n	800977e <__exponent+0x66>
 8009768:	f10d 0209 	add.w	r2, sp, #9
 800976c:	eba2 020c 	sub.w	r2, r2, ip
 8009770:	42bc      	cmp	r4, r7
 8009772:	bf88      	it	hi
 8009774:	2200      	movhi	r2, #0
 8009776:	4413      	add	r3, r2
 8009778:	1a18      	subs	r0, r3, r0
 800977a:	b003      	add	sp, #12
 800977c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800977e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009782:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009786:	e7ed      	b.n	8009764 <__exponent+0x4c>
 8009788:	2330      	movs	r3, #48	; 0x30
 800978a:	3130      	adds	r1, #48	; 0x30
 800978c:	7083      	strb	r3, [r0, #2]
 800978e:	70c1      	strb	r1, [r0, #3]
 8009790:	1d03      	adds	r3, r0, #4
 8009792:	e7f1      	b.n	8009778 <__exponent+0x60>

08009794 <_printf_float>:
 8009794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009798:	ed2d 8b02 	vpush	{d8}
 800979c:	b08d      	sub	sp, #52	; 0x34
 800979e:	460c      	mov	r4, r1
 80097a0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80097a4:	4616      	mov	r6, r2
 80097a6:	461f      	mov	r7, r3
 80097a8:	4605      	mov	r5, r0
 80097aa:	f000 fd61 	bl	800a270 <_localeconv_r>
 80097ae:	f8d0 a000 	ldr.w	sl, [r0]
 80097b2:	4650      	mov	r0, sl
 80097b4:	f7f6 fd7c 	bl	80002b0 <strlen>
 80097b8:	2300      	movs	r3, #0
 80097ba:	930a      	str	r3, [sp, #40]	; 0x28
 80097bc:	6823      	ldr	r3, [r4, #0]
 80097be:	9305      	str	r3, [sp, #20]
 80097c0:	f8d8 3000 	ldr.w	r3, [r8]
 80097c4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80097c8:	3307      	adds	r3, #7
 80097ca:	f023 0307 	bic.w	r3, r3, #7
 80097ce:	f103 0208 	add.w	r2, r3, #8
 80097d2:	f8c8 2000 	str.w	r2, [r8]
 80097d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80097da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80097de:	9307      	str	r3, [sp, #28]
 80097e0:	f8cd 8018 	str.w	r8, [sp, #24]
 80097e4:	ee08 0a10 	vmov	s16, r0
 80097e8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80097ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097f0:	4b9e      	ldr	r3, [pc, #632]	; (8009a6c <_printf_float+0x2d8>)
 80097f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80097f6:	f7f7 f9b9 	bl	8000b6c <__aeabi_dcmpun>
 80097fa:	bb88      	cbnz	r0, 8009860 <_printf_float+0xcc>
 80097fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009800:	4b9a      	ldr	r3, [pc, #616]	; (8009a6c <_printf_float+0x2d8>)
 8009802:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009806:	f7f7 f993 	bl	8000b30 <__aeabi_dcmple>
 800980a:	bb48      	cbnz	r0, 8009860 <_printf_float+0xcc>
 800980c:	2200      	movs	r2, #0
 800980e:	2300      	movs	r3, #0
 8009810:	4640      	mov	r0, r8
 8009812:	4649      	mov	r1, r9
 8009814:	f7f7 f982 	bl	8000b1c <__aeabi_dcmplt>
 8009818:	b110      	cbz	r0, 8009820 <_printf_float+0x8c>
 800981a:	232d      	movs	r3, #45	; 0x2d
 800981c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009820:	4a93      	ldr	r2, [pc, #588]	; (8009a70 <_printf_float+0x2dc>)
 8009822:	4b94      	ldr	r3, [pc, #592]	; (8009a74 <_printf_float+0x2e0>)
 8009824:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009828:	bf94      	ite	ls
 800982a:	4690      	movls	r8, r2
 800982c:	4698      	movhi	r8, r3
 800982e:	2303      	movs	r3, #3
 8009830:	6123      	str	r3, [r4, #16]
 8009832:	9b05      	ldr	r3, [sp, #20]
 8009834:	f023 0304 	bic.w	r3, r3, #4
 8009838:	6023      	str	r3, [r4, #0]
 800983a:	f04f 0900 	mov.w	r9, #0
 800983e:	9700      	str	r7, [sp, #0]
 8009840:	4633      	mov	r3, r6
 8009842:	aa0b      	add	r2, sp, #44	; 0x2c
 8009844:	4621      	mov	r1, r4
 8009846:	4628      	mov	r0, r5
 8009848:	f000 fa8a 	bl	8009d60 <_printf_common>
 800984c:	3001      	adds	r0, #1
 800984e:	f040 8090 	bne.w	8009972 <_printf_float+0x1de>
 8009852:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009856:	b00d      	add	sp, #52	; 0x34
 8009858:	ecbd 8b02 	vpop	{d8}
 800985c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009860:	4642      	mov	r2, r8
 8009862:	464b      	mov	r3, r9
 8009864:	4640      	mov	r0, r8
 8009866:	4649      	mov	r1, r9
 8009868:	f7f7 f980 	bl	8000b6c <__aeabi_dcmpun>
 800986c:	b140      	cbz	r0, 8009880 <_printf_float+0xec>
 800986e:	464b      	mov	r3, r9
 8009870:	2b00      	cmp	r3, #0
 8009872:	bfbc      	itt	lt
 8009874:	232d      	movlt	r3, #45	; 0x2d
 8009876:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800987a:	4a7f      	ldr	r2, [pc, #508]	; (8009a78 <_printf_float+0x2e4>)
 800987c:	4b7f      	ldr	r3, [pc, #508]	; (8009a7c <_printf_float+0x2e8>)
 800987e:	e7d1      	b.n	8009824 <_printf_float+0x90>
 8009880:	6863      	ldr	r3, [r4, #4]
 8009882:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009886:	9206      	str	r2, [sp, #24]
 8009888:	1c5a      	adds	r2, r3, #1
 800988a:	d13f      	bne.n	800990c <_printf_float+0x178>
 800988c:	2306      	movs	r3, #6
 800988e:	6063      	str	r3, [r4, #4]
 8009890:	9b05      	ldr	r3, [sp, #20]
 8009892:	6861      	ldr	r1, [r4, #4]
 8009894:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009898:	2300      	movs	r3, #0
 800989a:	9303      	str	r3, [sp, #12]
 800989c:	ab0a      	add	r3, sp, #40	; 0x28
 800989e:	e9cd b301 	strd	fp, r3, [sp, #4]
 80098a2:	ab09      	add	r3, sp, #36	; 0x24
 80098a4:	ec49 8b10 	vmov	d0, r8, r9
 80098a8:	9300      	str	r3, [sp, #0]
 80098aa:	6022      	str	r2, [r4, #0]
 80098ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80098b0:	4628      	mov	r0, r5
 80098b2:	f7ff fecf 	bl	8009654 <__cvt>
 80098b6:	9b06      	ldr	r3, [sp, #24]
 80098b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098ba:	2b47      	cmp	r3, #71	; 0x47
 80098bc:	4680      	mov	r8, r0
 80098be:	d108      	bne.n	80098d2 <_printf_float+0x13e>
 80098c0:	1cc8      	adds	r0, r1, #3
 80098c2:	db02      	blt.n	80098ca <_printf_float+0x136>
 80098c4:	6863      	ldr	r3, [r4, #4]
 80098c6:	4299      	cmp	r1, r3
 80098c8:	dd41      	ble.n	800994e <_printf_float+0x1ba>
 80098ca:	f1ab 0302 	sub.w	r3, fp, #2
 80098ce:	fa5f fb83 	uxtb.w	fp, r3
 80098d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80098d6:	d820      	bhi.n	800991a <_printf_float+0x186>
 80098d8:	3901      	subs	r1, #1
 80098da:	465a      	mov	r2, fp
 80098dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80098e0:	9109      	str	r1, [sp, #36]	; 0x24
 80098e2:	f7ff ff19 	bl	8009718 <__exponent>
 80098e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098e8:	1813      	adds	r3, r2, r0
 80098ea:	2a01      	cmp	r2, #1
 80098ec:	4681      	mov	r9, r0
 80098ee:	6123      	str	r3, [r4, #16]
 80098f0:	dc02      	bgt.n	80098f8 <_printf_float+0x164>
 80098f2:	6822      	ldr	r2, [r4, #0]
 80098f4:	07d2      	lsls	r2, r2, #31
 80098f6:	d501      	bpl.n	80098fc <_printf_float+0x168>
 80098f8:	3301      	adds	r3, #1
 80098fa:	6123      	str	r3, [r4, #16]
 80098fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009900:	2b00      	cmp	r3, #0
 8009902:	d09c      	beq.n	800983e <_printf_float+0xaa>
 8009904:	232d      	movs	r3, #45	; 0x2d
 8009906:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800990a:	e798      	b.n	800983e <_printf_float+0xaa>
 800990c:	9a06      	ldr	r2, [sp, #24]
 800990e:	2a47      	cmp	r2, #71	; 0x47
 8009910:	d1be      	bne.n	8009890 <_printf_float+0xfc>
 8009912:	2b00      	cmp	r3, #0
 8009914:	d1bc      	bne.n	8009890 <_printf_float+0xfc>
 8009916:	2301      	movs	r3, #1
 8009918:	e7b9      	b.n	800988e <_printf_float+0xfa>
 800991a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800991e:	d118      	bne.n	8009952 <_printf_float+0x1be>
 8009920:	2900      	cmp	r1, #0
 8009922:	6863      	ldr	r3, [r4, #4]
 8009924:	dd0b      	ble.n	800993e <_printf_float+0x1aa>
 8009926:	6121      	str	r1, [r4, #16]
 8009928:	b913      	cbnz	r3, 8009930 <_printf_float+0x19c>
 800992a:	6822      	ldr	r2, [r4, #0]
 800992c:	07d0      	lsls	r0, r2, #31
 800992e:	d502      	bpl.n	8009936 <_printf_float+0x1a2>
 8009930:	3301      	adds	r3, #1
 8009932:	440b      	add	r3, r1
 8009934:	6123      	str	r3, [r4, #16]
 8009936:	65a1      	str	r1, [r4, #88]	; 0x58
 8009938:	f04f 0900 	mov.w	r9, #0
 800993c:	e7de      	b.n	80098fc <_printf_float+0x168>
 800993e:	b913      	cbnz	r3, 8009946 <_printf_float+0x1b2>
 8009940:	6822      	ldr	r2, [r4, #0]
 8009942:	07d2      	lsls	r2, r2, #31
 8009944:	d501      	bpl.n	800994a <_printf_float+0x1b6>
 8009946:	3302      	adds	r3, #2
 8009948:	e7f4      	b.n	8009934 <_printf_float+0x1a0>
 800994a:	2301      	movs	r3, #1
 800994c:	e7f2      	b.n	8009934 <_printf_float+0x1a0>
 800994e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009954:	4299      	cmp	r1, r3
 8009956:	db05      	blt.n	8009964 <_printf_float+0x1d0>
 8009958:	6823      	ldr	r3, [r4, #0]
 800995a:	6121      	str	r1, [r4, #16]
 800995c:	07d8      	lsls	r0, r3, #31
 800995e:	d5ea      	bpl.n	8009936 <_printf_float+0x1a2>
 8009960:	1c4b      	adds	r3, r1, #1
 8009962:	e7e7      	b.n	8009934 <_printf_float+0x1a0>
 8009964:	2900      	cmp	r1, #0
 8009966:	bfd4      	ite	le
 8009968:	f1c1 0202 	rsble	r2, r1, #2
 800996c:	2201      	movgt	r2, #1
 800996e:	4413      	add	r3, r2
 8009970:	e7e0      	b.n	8009934 <_printf_float+0x1a0>
 8009972:	6823      	ldr	r3, [r4, #0]
 8009974:	055a      	lsls	r2, r3, #21
 8009976:	d407      	bmi.n	8009988 <_printf_float+0x1f4>
 8009978:	6923      	ldr	r3, [r4, #16]
 800997a:	4642      	mov	r2, r8
 800997c:	4631      	mov	r1, r6
 800997e:	4628      	mov	r0, r5
 8009980:	47b8      	blx	r7
 8009982:	3001      	adds	r0, #1
 8009984:	d12c      	bne.n	80099e0 <_printf_float+0x24c>
 8009986:	e764      	b.n	8009852 <_printf_float+0xbe>
 8009988:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800998c:	f240 80e0 	bls.w	8009b50 <_printf_float+0x3bc>
 8009990:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009994:	2200      	movs	r2, #0
 8009996:	2300      	movs	r3, #0
 8009998:	f7f7 f8b6 	bl	8000b08 <__aeabi_dcmpeq>
 800999c:	2800      	cmp	r0, #0
 800999e:	d034      	beq.n	8009a0a <_printf_float+0x276>
 80099a0:	4a37      	ldr	r2, [pc, #220]	; (8009a80 <_printf_float+0x2ec>)
 80099a2:	2301      	movs	r3, #1
 80099a4:	4631      	mov	r1, r6
 80099a6:	4628      	mov	r0, r5
 80099a8:	47b8      	blx	r7
 80099aa:	3001      	adds	r0, #1
 80099ac:	f43f af51 	beq.w	8009852 <_printf_float+0xbe>
 80099b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099b4:	429a      	cmp	r2, r3
 80099b6:	db02      	blt.n	80099be <_printf_float+0x22a>
 80099b8:	6823      	ldr	r3, [r4, #0]
 80099ba:	07d8      	lsls	r0, r3, #31
 80099bc:	d510      	bpl.n	80099e0 <_printf_float+0x24c>
 80099be:	ee18 3a10 	vmov	r3, s16
 80099c2:	4652      	mov	r2, sl
 80099c4:	4631      	mov	r1, r6
 80099c6:	4628      	mov	r0, r5
 80099c8:	47b8      	blx	r7
 80099ca:	3001      	adds	r0, #1
 80099cc:	f43f af41 	beq.w	8009852 <_printf_float+0xbe>
 80099d0:	f04f 0800 	mov.w	r8, #0
 80099d4:	f104 091a 	add.w	r9, r4, #26
 80099d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099da:	3b01      	subs	r3, #1
 80099dc:	4543      	cmp	r3, r8
 80099de:	dc09      	bgt.n	80099f4 <_printf_float+0x260>
 80099e0:	6823      	ldr	r3, [r4, #0]
 80099e2:	079b      	lsls	r3, r3, #30
 80099e4:	f100 8107 	bmi.w	8009bf6 <_printf_float+0x462>
 80099e8:	68e0      	ldr	r0, [r4, #12]
 80099ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099ec:	4298      	cmp	r0, r3
 80099ee:	bfb8      	it	lt
 80099f0:	4618      	movlt	r0, r3
 80099f2:	e730      	b.n	8009856 <_printf_float+0xc2>
 80099f4:	2301      	movs	r3, #1
 80099f6:	464a      	mov	r2, r9
 80099f8:	4631      	mov	r1, r6
 80099fa:	4628      	mov	r0, r5
 80099fc:	47b8      	blx	r7
 80099fe:	3001      	adds	r0, #1
 8009a00:	f43f af27 	beq.w	8009852 <_printf_float+0xbe>
 8009a04:	f108 0801 	add.w	r8, r8, #1
 8009a08:	e7e6      	b.n	80099d8 <_printf_float+0x244>
 8009a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	dc39      	bgt.n	8009a84 <_printf_float+0x2f0>
 8009a10:	4a1b      	ldr	r2, [pc, #108]	; (8009a80 <_printf_float+0x2ec>)
 8009a12:	2301      	movs	r3, #1
 8009a14:	4631      	mov	r1, r6
 8009a16:	4628      	mov	r0, r5
 8009a18:	47b8      	blx	r7
 8009a1a:	3001      	adds	r0, #1
 8009a1c:	f43f af19 	beq.w	8009852 <_printf_float+0xbe>
 8009a20:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009a24:	4313      	orrs	r3, r2
 8009a26:	d102      	bne.n	8009a2e <_printf_float+0x29a>
 8009a28:	6823      	ldr	r3, [r4, #0]
 8009a2a:	07d9      	lsls	r1, r3, #31
 8009a2c:	d5d8      	bpl.n	80099e0 <_printf_float+0x24c>
 8009a2e:	ee18 3a10 	vmov	r3, s16
 8009a32:	4652      	mov	r2, sl
 8009a34:	4631      	mov	r1, r6
 8009a36:	4628      	mov	r0, r5
 8009a38:	47b8      	blx	r7
 8009a3a:	3001      	adds	r0, #1
 8009a3c:	f43f af09 	beq.w	8009852 <_printf_float+0xbe>
 8009a40:	f04f 0900 	mov.w	r9, #0
 8009a44:	f104 0a1a 	add.w	sl, r4, #26
 8009a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a4a:	425b      	negs	r3, r3
 8009a4c:	454b      	cmp	r3, r9
 8009a4e:	dc01      	bgt.n	8009a54 <_printf_float+0x2c0>
 8009a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a52:	e792      	b.n	800997a <_printf_float+0x1e6>
 8009a54:	2301      	movs	r3, #1
 8009a56:	4652      	mov	r2, sl
 8009a58:	4631      	mov	r1, r6
 8009a5a:	4628      	mov	r0, r5
 8009a5c:	47b8      	blx	r7
 8009a5e:	3001      	adds	r0, #1
 8009a60:	f43f aef7 	beq.w	8009852 <_printf_float+0xbe>
 8009a64:	f109 0901 	add.w	r9, r9, #1
 8009a68:	e7ee      	b.n	8009a48 <_printf_float+0x2b4>
 8009a6a:	bf00      	nop
 8009a6c:	7fefffff 	.word	0x7fefffff
 8009a70:	0800c8fc 	.word	0x0800c8fc
 8009a74:	0800c900 	.word	0x0800c900
 8009a78:	0800c904 	.word	0x0800c904
 8009a7c:	0800c908 	.word	0x0800c908
 8009a80:	0800c90c 	.word	0x0800c90c
 8009a84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	bfa8      	it	ge
 8009a8c:	461a      	movge	r2, r3
 8009a8e:	2a00      	cmp	r2, #0
 8009a90:	4691      	mov	r9, r2
 8009a92:	dc37      	bgt.n	8009b04 <_printf_float+0x370>
 8009a94:	f04f 0b00 	mov.w	fp, #0
 8009a98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a9c:	f104 021a 	add.w	r2, r4, #26
 8009aa0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009aa2:	9305      	str	r3, [sp, #20]
 8009aa4:	eba3 0309 	sub.w	r3, r3, r9
 8009aa8:	455b      	cmp	r3, fp
 8009aaa:	dc33      	bgt.n	8009b14 <_printf_float+0x380>
 8009aac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	db3b      	blt.n	8009b2c <_printf_float+0x398>
 8009ab4:	6823      	ldr	r3, [r4, #0]
 8009ab6:	07da      	lsls	r2, r3, #31
 8009ab8:	d438      	bmi.n	8009b2c <_printf_float+0x398>
 8009aba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009abe:	eba2 0903 	sub.w	r9, r2, r3
 8009ac2:	9b05      	ldr	r3, [sp, #20]
 8009ac4:	1ad2      	subs	r2, r2, r3
 8009ac6:	4591      	cmp	r9, r2
 8009ac8:	bfa8      	it	ge
 8009aca:	4691      	movge	r9, r2
 8009acc:	f1b9 0f00 	cmp.w	r9, #0
 8009ad0:	dc35      	bgt.n	8009b3e <_printf_float+0x3aa>
 8009ad2:	f04f 0800 	mov.w	r8, #0
 8009ad6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ada:	f104 0a1a 	add.w	sl, r4, #26
 8009ade:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ae2:	1a9b      	subs	r3, r3, r2
 8009ae4:	eba3 0309 	sub.w	r3, r3, r9
 8009ae8:	4543      	cmp	r3, r8
 8009aea:	f77f af79 	ble.w	80099e0 <_printf_float+0x24c>
 8009aee:	2301      	movs	r3, #1
 8009af0:	4652      	mov	r2, sl
 8009af2:	4631      	mov	r1, r6
 8009af4:	4628      	mov	r0, r5
 8009af6:	47b8      	blx	r7
 8009af8:	3001      	adds	r0, #1
 8009afa:	f43f aeaa 	beq.w	8009852 <_printf_float+0xbe>
 8009afe:	f108 0801 	add.w	r8, r8, #1
 8009b02:	e7ec      	b.n	8009ade <_printf_float+0x34a>
 8009b04:	4613      	mov	r3, r2
 8009b06:	4631      	mov	r1, r6
 8009b08:	4642      	mov	r2, r8
 8009b0a:	4628      	mov	r0, r5
 8009b0c:	47b8      	blx	r7
 8009b0e:	3001      	adds	r0, #1
 8009b10:	d1c0      	bne.n	8009a94 <_printf_float+0x300>
 8009b12:	e69e      	b.n	8009852 <_printf_float+0xbe>
 8009b14:	2301      	movs	r3, #1
 8009b16:	4631      	mov	r1, r6
 8009b18:	4628      	mov	r0, r5
 8009b1a:	9205      	str	r2, [sp, #20]
 8009b1c:	47b8      	blx	r7
 8009b1e:	3001      	adds	r0, #1
 8009b20:	f43f ae97 	beq.w	8009852 <_printf_float+0xbe>
 8009b24:	9a05      	ldr	r2, [sp, #20]
 8009b26:	f10b 0b01 	add.w	fp, fp, #1
 8009b2a:	e7b9      	b.n	8009aa0 <_printf_float+0x30c>
 8009b2c:	ee18 3a10 	vmov	r3, s16
 8009b30:	4652      	mov	r2, sl
 8009b32:	4631      	mov	r1, r6
 8009b34:	4628      	mov	r0, r5
 8009b36:	47b8      	blx	r7
 8009b38:	3001      	adds	r0, #1
 8009b3a:	d1be      	bne.n	8009aba <_printf_float+0x326>
 8009b3c:	e689      	b.n	8009852 <_printf_float+0xbe>
 8009b3e:	9a05      	ldr	r2, [sp, #20]
 8009b40:	464b      	mov	r3, r9
 8009b42:	4442      	add	r2, r8
 8009b44:	4631      	mov	r1, r6
 8009b46:	4628      	mov	r0, r5
 8009b48:	47b8      	blx	r7
 8009b4a:	3001      	adds	r0, #1
 8009b4c:	d1c1      	bne.n	8009ad2 <_printf_float+0x33e>
 8009b4e:	e680      	b.n	8009852 <_printf_float+0xbe>
 8009b50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b52:	2a01      	cmp	r2, #1
 8009b54:	dc01      	bgt.n	8009b5a <_printf_float+0x3c6>
 8009b56:	07db      	lsls	r3, r3, #31
 8009b58:	d53a      	bpl.n	8009bd0 <_printf_float+0x43c>
 8009b5a:	2301      	movs	r3, #1
 8009b5c:	4642      	mov	r2, r8
 8009b5e:	4631      	mov	r1, r6
 8009b60:	4628      	mov	r0, r5
 8009b62:	47b8      	blx	r7
 8009b64:	3001      	adds	r0, #1
 8009b66:	f43f ae74 	beq.w	8009852 <_printf_float+0xbe>
 8009b6a:	ee18 3a10 	vmov	r3, s16
 8009b6e:	4652      	mov	r2, sl
 8009b70:	4631      	mov	r1, r6
 8009b72:	4628      	mov	r0, r5
 8009b74:	47b8      	blx	r7
 8009b76:	3001      	adds	r0, #1
 8009b78:	f43f ae6b 	beq.w	8009852 <_printf_float+0xbe>
 8009b7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009b80:	2200      	movs	r2, #0
 8009b82:	2300      	movs	r3, #0
 8009b84:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009b88:	f7f6 ffbe 	bl	8000b08 <__aeabi_dcmpeq>
 8009b8c:	b9d8      	cbnz	r0, 8009bc6 <_printf_float+0x432>
 8009b8e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8009b92:	f108 0201 	add.w	r2, r8, #1
 8009b96:	4631      	mov	r1, r6
 8009b98:	4628      	mov	r0, r5
 8009b9a:	47b8      	blx	r7
 8009b9c:	3001      	adds	r0, #1
 8009b9e:	d10e      	bne.n	8009bbe <_printf_float+0x42a>
 8009ba0:	e657      	b.n	8009852 <_printf_float+0xbe>
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	4652      	mov	r2, sl
 8009ba6:	4631      	mov	r1, r6
 8009ba8:	4628      	mov	r0, r5
 8009baa:	47b8      	blx	r7
 8009bac:	3001      	adds	r0, #1
 8009bae:	f43f ae50 	beq.w	8009852 <_printf_float+0xbe>
 8009bb2:	f108 0801 	add.w	r8, r8, #1
 8009bb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	4543      	cmp	r3, r8
 8009bbc:	dcf1      	bgt.n	8009ba2 <_printf_float+0x40e>
 8009bbe:	464b      	mov	r3, r9
 8009bc0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009bc4:	e6da      	b.n	800997c <_printf_float+0x1e8>
 8009bc6:	f04f 0800 	mov.w	r8, #0
 8009bca:	f104 0a1a 	add.w	sl, r4, #26
 8009bce:	e7f2      	b.n	8009bb6 <_printf_float+0x422>
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	4642      	mov	r2, r8
 8009bd4:	e7df      	b.n	8009b96 <_printf_float+0x402>
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	464a      	mov	r2, r9
 8009bda:	4631      	mov	r1, r6
 8009bdc:	4628      	mov	r0, r5
 8009bde:	47b8      	blx	r7
 8009be0:	3001      	adds	r0, #1
 8009be2:	f43f ae36 	beq.w	8009852 <_printf_float+0xbe>
 8009be6:	f108 0801 	add.w	r8, r8, #1
 8009bea:	68e3      	ldr	r3, [r4, #12]
 8009bec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009bee:	1a5b      	subs	r3, r3, r1
 8009bf0:	4543      	cmp	r3, r8
 8009bf2:	dcf0      	bgt.n	8009bd6 <_printf_float+0x442>
 8009bf4:	e6f8      	b.n	80099e8 <_printf_float+0x254>
 8009bf6:	f04f 0800 	mov.w	r8, #0
 8009bfa:	f104 0919 	add.w	r9, r4, #25
 8009bfe:	e7f4      	b.n	8009bea <_printf_float+0x456>

08009c00 <malloc>:
 8009c00:	4b02      	ldr	r3, [pc, #8]	; (8009c0c <malloc+0xc>)
 8009c02:	4601      	mov	r1, r0
 8009c04:	6818      	ldr	r0, [r3, #0]
 8009c06:	f000 b82b 	b.w	8009c60 <_malloc_r>
 8009c0a:	bf00      	nop
 8009c0c:	20002454 	.word	0x20002454

08009c10 <free>:
 8009c10:	4b02      	ldr	r3, [pc, #8]	; (8009c1c <free+0xc>)
 8009c12:	4601      	mov	r1, r0
 8009c14:	6818      	ldr	r0, [r3, #0]
 8009c16:	f001 b9e5 	b.w	800afe4 <_free_r>
 8009c1a:	bf00      	nop
 8009c1c:	20002454 	.word	0x20002454

08009c20 <sbrk_aligned>:
 8009c20:	b570      	push	{r4, r5, r6, lr}
 8009c22:	4e0e      	ldr	r6, [pc, #56]	; (8009c5c <sbrk_aligned+0x3c>)
 8009c24:	460c      	mov	r4, r1
 8009c26:	6831      	ldr	r1, [r6, #0]
 8009c28:	4605      	mov	r5, r0
 8009c2a:	b911      	cbnz	r1, 8009c32 <sbrk_aligned+0x12>
 8009c2c:	f000 fb24 	bl	800a278 <_sbrk_r>
 8009c30:	6030      	str	r0, [r6, #0]
 8009c32:	4621      	mov	r1, r4
 8009c34:	4628      	mov	r0, r5
 8009c36:	f000 fb1f 	bl	800a278 <_sbrk_r>
 8009c3a:	1c43      	adds	r3, r0, #1
 8009c3c:	d00a      	beq.n	8009c54 <sbrk_aligned+0x34>
 8009c3e:	1cc4      	adds	r4, r0, #3
 8009c40:	f024 0403 	bic.w	r4, r4, #3
 8009c44:	42a0      	cmp	r0, r4
 8009c46:	d007      	beq.n	8009c58 <sbrk_aligned+0x38>
 8009c48:	1a21      	subs	r1, r4, r0
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	f000 fb14 	bl	800a278 <_sbrk_r>
 8009c50:	3001      	adds	r0, #1
 8009c52:	d101      	bne.n	8009c58 <sbrk_aligned+0x38>
 8009c54:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009c58:	4620      	mov	r0, r4
 8009c5a:	bd70      	pop	{r4, r5, r6, pc}
 8009c5c:	2000326c 	.word	0x2000326c

08009c60 <_malloc_r>:
 8009c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c64:	1ccd      	adds	r5, r1, #3
 8009c66:	f025 0503 	bic.w	r5, r5, #3
 8009c6a:	3508      	adds	r5, #8
 8009c6c:	2d0c      	cmp	r5, #12
 8009c6e:	bf38      	it	cc
 8009c70:	250c      	movcc	r5, #12
 8009c72:	2d00      	cmp	r5, #0
 8009c74:	4607      	mov	r7, r0
 8009c76:	db01      	blt.n	8009c7c <_malloc_r+0x1c>
 8009c78:	42a9      	cmp	r1, r5
 8009c7a:	d905      	bls.n	8009c88 <_malloc_r+0x28>
 8009c7c:	230c      	movs	r3, #12
 8009c7e:	603b      	str	r3, [r7, #0]
 8009c80:	2600      	movs	r6, #0
 8009c82:	4630      	mov	r0, r6
 8009c84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c88:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009d5c <_malloc_r+0xfc>
 8009c8c:	f000 f9f8 	bl	800a080 <__malloc_lock>
 8009c90:	f8d8 3000 	ldr.w	r3, [r8]
 8009c94:	461c      	mov	r4, r3
 8009c96:	bb5c      	cbnz	r4, 8009cf0 <_malloc_r+0x90>
 8009c98:	4629      	mov	r1, r5
 8009c9a:	4638      	mov	r0, r7
 8009c9c:	f7ff ffc0 	bl	8009c20 <sbrk_aligned>
 8009ca0:	1c43      	adds	r3, r0, #1
 8009ca2:	4604      	mov	r4, r0
 8009ca4:	d155      	bne.n	8009d52 <_malloc_r+0xf2>
 8009ca6:	f8d8 4000 	ldr.w	r4, [r8]
 8009caa:	4626      	mov	r6, r4
 8009cac:	2e00      	cmp	r6, #0
 8009cae:	d145      	bne.n	8009d3c <_malloc_r+0xdc>
 8009cb0:	2c00      	cmp	r4, #0
 8009cb2:	d048      	beq.n	8009d46 <_malloc_r+0xe6>
 8009cb4:	6823      	ldr	r3, [r4, #0]
 8009cb6:	4631      	mov	r1, r6
 8009cb8:	4638      	mov	r0, r7
 8009cba:	eb04 0903 	add.w	r9, r4, r3
 8009cbe:	f000 fadb 	bl	800a278 <_sbrk_r>
 8009cc2:	4581      	cmp	r9, r0
 8009cc4:	d13f      	bne.n	8009d46 <_malloc_r+0xe6>
 8009cc6:	6821      	ldr	r1, [r4, #0]
 8009cc8:	1a6d      	subs	r5, r5, r1
 8009cca:	4629      	mov	r1, r5
 8009ccc:	4638      	mov	r0, r7
 8009cce:	f7ff ffa7 	bl	8009c20 <sbrk_aligned>
 8009cd2:	3001      	adds	r0, #1
 8009cd4:	d037      	beq.n	8009d46 <_malloc_r+0xe6>
 8009cd6:	6823      	ldr	r3, [r4, #0]
 8009cd8:	442b      	add	r3, r5
 8009cda:	6023      	str	r3, [r4, #0]
 8009cdc:	f8d8 3000 	ldr.w	r3, [r8]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d038      	beq.n	8009d56 <_malloc_r+0xf6>
 8009ce4:	685a      	ldr	r2, [r3, #4]
 8009ce6:	42a2      	cmp	r2, r4
 8009ce8:	d12b      	bne.n	8009d42 <_malloc_r+0xe2>
 8009cea:	2200      	movs	r2, #0
 8009cec:	605a      	str	r2, [r3, #4]
 8009cee:	e00f      	b.n	8009d10 <_malloc_r+0xb0>
 8009cf0:	6822      	ldr	r2, [r4, #0]
 8009cf2:	1b52      	subs	r2, r2, r5
 8009cf4:	d41f      	bmi.n	8009d36 <_malloc_r+0xd6>
 8009cf6:	2a0b      	cmp	r2, #11
 8009cf8:	d917      	bls.n	8009d2a <_malloc_r+0xca>
 8009cfa:	1961      	adds	r1, r4, r5
 8009cfc:	42a3      	cmp	r3, r4
 8009cfe:	6025      	str	r5, [r4, #0]
 8009d00:	bf18      	it	ne
 8009d02:	6059      	strne	r1, [r3, #4]
 8009d04:	6863      	ldr	r3, [r4, #4]
 8009d06:	bf08      	it	eq
 8009d08:	f8c8 1000 	streq.w	r1, [r8]
 8009d0c:	5162      	str	r2, [r4, r5]
 8009d0e:	604b      	str	r3, [r1, #4]
 8009d10:	4638      	mov	r0, r7
 8009d12:	f104 060b 	add.w	r6, r4, #11
 8009d16:	f000 f9b9 	bl	800a08c <__malloc_unlock>
 8009d1a:	f026 0607 	bic.w	r6, r6, #7
 8009d1e:	1d23      	adds	r3, r4, #4
 8009d20:	1af2      	subs	r2, r6, r3
 8009d22:	d0ae      	beq.n	8009c82 <_malloc_r+0x22>
 8009d24:	1b9b      	subs	r3, r3, r6
 8009d26:	50a3      	str	r3, [r4, r2]
 8009d28:	e7ab      	b.n	8009c82 <_malloc_r+0x22>
 8009d2a:	42a3      	cmp	r3, r4
 8009d2c:	6862      	ldr	r2, [r4, #4]
 8009d2e:	d1dd      	bne.n	8009cec <_malloc_r+0x8c>
 8009d30:	f8c8 2000 	str.w	r2, [r8]
 8009d34:	e7ec      	b.n	8009d10 <_malloc_r+0xb0>
 8009d36:	4623      	mov	r3, r4
 8009d38:	6864      	ldr	r4, [r4, #4]
 8009d3a:	e7ac      	b.n	8009c96 <_malloc_r+0x36>
 8009d3c:	4634      	mov	r4, r6
 8009d3e:	6876      	ldr	r6, [r6, #4]
 8009d40:	e7b4      	b.n	8009cac <_malloc_r+0x4c>
 8009d42:	4613      	mov	r3, r2
 8009d44:	e7cc      	b.n	8009ce0 <_malloc_r+0x80>
 8009d46:	230c      	movs	r3, #12
 8009d48:	603b      	str	r3, [r7, #0]
 8009d4a:	4638      	mov	r0, r7
 8009d4c:	f000 f99e 	bl	800a08c <__malloc_unlock>
 8009d50:	e797      	b.n	8009c82 <_malloc_r+0x22>
 8009d52:	6025      	str	r5, [r4, #0]
 8009d54:	e7dc      	b.n	8009d10 <_malloc_r+0xb0>
 8009d56:	605b      	str	r3, [r3, #4]
 8009d58:	deff      	udf	#255	; 0xff
 8009d5a:	bf00      	nop
 8009d5c:	20003268 	.word	0x20003268

08009d60 <_printf_common>:
 8009d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d64:	4616      	mov	r6, r2
 8009d66:	4699      	mov	r9, r3
 8009d68:	688a      	ldr	r2, [r1, #8]
 8009d6a:	690b      	ldr	r3, [r1, #16]
 8009d6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d70:	4293      	cmp	r3, r2
 8009d72:	bfb8      	it	lt
 8009d74:	4613      	movlt	r3, r2
 8009d76:	6033      	str	r3, [r6, #0]
 8009d78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d7c:	4607      	mov	r7, r0
 8009d7e:	460c      	mov	r4, r1
 8009d80:	b10a      	cbz	r2, 8009d86 <_printf_common+0x26>
 8009d82:	3301      	adds	r3, #1
 8009d84:	6033      	str	r3, [r6, #0]
 8009d86:	6823      	ldr	r3, [r4, #0]
 8009d88:	0699      	lsls	r1, r3, #26
 8009d8a:	bf42      	ittt	mi
 8009d8c:	6833      	ldrmi	r3, [r6, #0]
 8009d8e:	3302      	addmi	r3, #2
 8009d90:	6033      	strmi	r3, [r6, #0]
 8009d92:	6825      	ldr	r5, [r4, #0]
 8009d94:	f015 0506 	ands.w	r5, r5, #6
 8009d98:	d106      	bne.n	8009da8 <_printf_common+0x48>
 8009d9a:	f104 0a19 	add.w	sl, r4, #25
 8009d9e:	68e3      	ldr	r3, [r4, #12]
 8009da0:	6832      	ldr	r2, [r6, #0]
 8009da2:	1a9b      	subs	r3, r3, r2
 8009da4:	42ab      	cmp	r3, r5
 8009da6:	dc26      	bgt.n	8009df6 <_printf_common+0x96>
 8009da8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009dac:	1e13      	subs	r3, r2, #0
 8009dae:	6822      	ldr	r2, [r4, #0]
 8009db0:	bf18      	it	ne
 8009db2:	2301      	movne	r3, #1
 8009db4:	0692      	lsls	r2, r2, #26
 8009db6:	d42b      	bmi.n	8009e10 <_printf_common+0xb0>
 8009db8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009dbc:	4649      	mov	r1, r9
 8009dbe:	4638      	mov	r0, r7
 8009dc0:	47c0      	blx	r8
 8009dc2:	3001      	adds	r0, #1
 8009dc4:	d01e      	beq.n	8009e04 <_printf_common+0xa4>
 8009dc6:	6823      	ldr	r3, [r4, #0]
 8009dc8:	6922      	ldr	r2, [r4, #16]
 8009dca:	f003 0306 	and.w	r3, r3, #6
 8009dce:	2b04      	cmp	r3, #4
 8009dd0:	bf02      	ittt	eq
 8009dd2:	68e5      	ldreq	r5, [r4, #12]
 8009dd4:	6833      	ldreq	r3, [r6, #0]
 8009dd6:	1aed      	subeq	r5, r5, r3
 8009dd8:	68a3      	ldr	r3, [r4, #8]
 8009dda:	bf0c      	ite	eq
 8009ddc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009de0:	2500      	movne	r5, #0
 8009de2:	4293      	cmp	r3, r2
 8009de4:	bfc4      	itt	gt
 8009de6:	1a9b      	subgt	r3, r3, r2
 8009de8:	18ed      	addgt	r5, r5, r3
 8009dea:	2600      	movs	r6, #0
 8009dec:	341a      	adds	r4, #26
 8009dee:	42b5      	cmp	r5, r6
 8009df0:	d11a      	bne.n	8009e28 <_printf_common+0xc8>
 8009df2:	2000      	movs	r0, #0
 8009df4:	e008      	b.n	8009e08 <_printf_common+0xa8>
 8009df6:	2301      	movs	r3, #1
 8009df8:	4652      	mov	r2, sl
 8009dfa:	4649      	mov	r1, r9
 8009dfc:	4638      	mov	r0, r7
 8009dfe:	47c0      	blx	r8
 8009e00:	3001      	adds	r0, #1
 8009e02:	d103      	bne.n	8009e0c <_printf_common+0xac>
 8009e04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e0c:	3501      	adds	r5, #1
 8009e0e:	e7c6      	b.n	8009d9e <_printf_common+0x3e>
 8009e10:	18e1      	adds	r1, r4, r3
 8009e12:	1c5a      	adds	r2, r3, #1
 8009e14:	2030      	movs	r0, #48	; 0x30
 8009e16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e1a:	4422      	add	r2, r4
 8009e1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e24:	3302      	adds	r3, #2
 8009e26:	e7c7      	b.n	8009db8 <_printf_common+0x58>
 8009e28:	2301      	movs	r3, #1
 8009e2a:	4622      	mov	r2, r4
 8009e2c:	4649      	mov	r1, r9
 8009e2e:	4638      	mov	r0, r7
 8009e30:	47c0      	blx	r8
 8009e32:	3001      	adds	r0, #1
 8009e34:	d0e6      	beq.n	8009e04 <_printf_common+0xa4>
 8009e36:	3601      	adds	r6, #1
 8009e38:	e7d9      	b.n	8009dee <_printf_common+0x8e>
	...

08009e3c <_printf_i>:
 8009e3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e40:	7e0f      	ldrb	r7, [r1, #24]
 8009e42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009e44:	2f78      	cmp	r7, #120	; 0x78
 8009e46:	4691      	mov	r9, r2
 8009e48:	4680      	mov	r8, r0
 8009e4a:	460c      	mov	r4, r1
 8009e4c:	469a      	mov	sl, r3
 8009e4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009e52:	d807      	bhi.n	8009e64 <_printf_i+0x28>
 8009e54:	2f62      	cmp	r7, #98	; 0x62
 8009e56:	d80a      	bhi.n	8009e6e <_printf_i+0x32>
 8009e58:	2f00      	cmp	r7, #0
 8009e5a:	f000 80d4 	beq.w	800a006 <_printf_i+0x1ca>
 8009e5e:	2f58      	cmp	r7, #88	; 0x58
 8009e60:	f000 80c0 	beq.w	8009fe4 <_printf_i+0x1a8>
 8009e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e6c:	e03a      	b.n	8009ee4 <_printf_i+0xa8>
 8009e6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e72:	2b15      	cmp	r3, #21
 8009e74:	d8f6      	bhi.n	8009e64 <_printf_i+0x28>
 8009e76:	a101      	add	r1, pc, #4	; (adr r1, 8009e7c <_printf_i+0x40>)
 8009e78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e7c:	08009ed5 	.word	0x08009ed5
 8009e80:	08009ee9 	.word	0x08009ee9
 8009e84:	08009e65 	.word	0x08009e65
 8009e88:	08009e65 	.word	0x08009e65
 8009e8c:	08009e65 	.word	0x08009e65
 8009e90:	08009e65 	.word	0x08009e65
 8009e94:	08009ee9 	.word	0x08009ee9
 8009e98:	08009e65 	.word	0x08009e65
 8009e9c:	08009e65 	.word	0x08009e65
 8009ea0:	08009e65 	.word	0x08009e65
 8009ea4:	08009e65 	.word	0x08009e65
 8009ea8:	08009fed 	.word	0x08009fed
 8009eac:	08009f15 	.word	0x08009f15
 8009eb0:	08009fa7 	.word	0x08009fa7
 8009eb4:	08009e65 	.word	0x08009e65
 8009eb8:	08009e65 	.word	0x08009e65
 8009ebc:	0800a00f 	.word	0x0800a00f
 8009ec0:	08009e65 	.word	0x08009e65
 8009ec4:	08009f15 	.word	0x08009f15
 8009ec8:	08009e65 	.word	0x08009e65
 8009ecc:	08009e65 	.word	0x08009e65
 8009ed0:	08009faf 	.word	0x08009faf
 8009ed4:	682b      	ldr	r3, [r5, #0]
 8009ed6:	1d1a      	adds	r2, r3, #4
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	602a      	str	r2, [r5, #0]
 8009edc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ee0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	e09f      	b.n	800a028 <_printf_i+0x1ec>
 8009ee8:	6820      	ldr	r0, [r4, #0]
 8009eea:	682b      	ldr	r3, [r5, #0]
 8009eec:	0607      	lsls	r7, r0, #24
 8009eee:	f103 0104 	add.w	r1, r3, #4
 8009ef2:	6029      	str	r1, [r5, #0]
 8009ef4:	d501      	bpl.n	8009efa <_printf_i+0xbe>
 8009ef6:	681e      	ldr	r6, [r3, #0]
 8009ef8:	e003      	b.n	8009f02 <_printf_i+0xc6>
 8009efa:	0646      	lsls	r6, r0, #25
 8009efc:	d5fb      	bpl.n	8009ef6 <_printf_i+0xba>
 8009efe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009f02:	2e00      	cmp	r6, #0
 8009f04:	da03      	bge.n	8009f0e <_printf_i+0xd2>
 8009f06:	232d      	movs	r3, #45	; 0x2d
 8009f08:	4276      	negs	r6, r6
 8009f0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f0e:	485a      	ldr	r0, [pc, #360]	; (800a078 <_printf_i+0x23c>)
 8009f10:	230a      	movs	r3, #10
 8009f12:	e012      	b.n	8009f3a <_printf_i+0xfe>
 8009f14:	682b      	ldr	r3, [r5, #0]
 8009f16:	6820      	ldr	r0, [r4, #0]
 8009f18:	1d19      	adds	r1, r3, #4
 8009f1a:	6029      	str	r1, [r5, #0]
 8009f1c:	0605      	lsls	r5, r0, #24
 8009f1e:	d501      	bpl.n	8009f24 <_printf_i+0xe8>
 8009f20:	681e      	ldr	r6, [r3, #0]
 8009f22:	e002      	b.n	8009f2a <_printf_i+0xee>
 8009f24:	0641      	lsls	r1, r0, #25
 8009f26:	d5fb      	bpl.n	8009f20 <_printf_i+0xe4>
 8009f28:	881e      	ldrh	r6, [r3, #0]
 8009f2a:	4853      	ldr	r0, [pc, #332]	; (800a078 <_printf_i+0x23c>)
 8009f2c:	2f6f      	cmp	r7, #111	; 0x6f
 8009f2e:	bf0c      	ite	eq
 8009f30:	2308      	moveq	r3, #8
 8009f32:	230a      	movne	r3, #10
 8009f34:	2100      	movs	r1, #0
 8009f36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f3a:	6865      	ldr	r5, [r4, #4]
 8009f3c:	60a5      	str	r5, [r4, #8]
 8009f3e:	2d00      	cmp	r5, #0
 8009f40:	bfa2      	ittt	ge
 8009f42:	6821      	ldrge	r1, [r4, #0]
 8009f44:	f021 0104 	bicge.w	r1, r1, #4
 8009f48:	6021      	strge	r1, [r4, #0]
 8009f4a:	b90e      	cbnz	r6, 8009f50 <_printf_i+0x114>
 8009f4c:	2d00      	cmp	r5, #0
 8009f4e:	d04b      	beq.n	8009fe8 <_printf_i+0x1ac>
 8009f50:	4615      	mov	r5, r2
 8009f52:	fbb6 f1f3 	udiv	r1, r6, r3
 8009f56:	fb03 6711 	mls	r7, r3, r1, r6
 8009f5a:	5dc7      	ldrb	r7, [r0, r7]
 8009f5c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009f60:	4637      	mov	r7, r6
 8009f62:	42bb      	cmp	r3, r7
 8009f64:	460e      	mov	r6, r1
 8009f66:	d9f4      	bls.n	8009f52 <_printf_i+0x116>
 8009f68:	2b08      	cmp	r3, #8
 8009f6a:	d10b      	bne.n	8009f84 <_printf_i+0x148>
 8009f6c:	6823      	ldr	r3, [r4, #0]
 8009f6e:	07de      	lsls	r6, r3, #31
 8009f70:	d508      	bpl.n	8009f84 <_printf_i+0x148>
 8009f72:	6923      	ldr	r3, [r4, #16]
 8009f74:	6861      	ldr	r1, [r4, #4]
 8009f76:	4299      	cmp	r1, r3
 8009f78:	bfde      	ittt	le
 8009f7a:	2330      	movle	r3, #48	; 0x30
 8009f7c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f80:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009f84:	1b52      	subs	r2, r2, r5
 8009f86:	6122      	str	r2, [r4, #16]
 8009f88:	f8cd a000 	str.w	sl, [sp]
 8009f8c:	464b      	mov	r3, r9
 8009f8e:	aa03      	add	r2, sp, #12
 8009f90:	4621      	mov	r1, r4
 8009f92:	4640      	mov	r0, r8
 8009f94:	f7ff fee4 	bl	8009d60 <_printf_common>
 8009f98:	3001      	adds	r0, #1
 8009f9a:	d14a      	bne.n	800a032 <_printf_i+0x1f6>
 8009f9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009fa0:	b004      	add	sp, #16
 8009fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa6:	6823      	ldr	r3, [r4, #0]
 8009fa8:	f043 0320 	orr.w	r3, r3, #32
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	4833      	ldr	r0, [pc, #204]	; (800a07c <_printf_i+0x240>)
 8009fb0:	2778      	movs	r7, #120	; 0x78
 8009fb2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009fb6:	6823      	ldr	r3, [r4, #0]
 8009fb8:	6829      	ldr	r1, [r5, #0]
 8009fba:	061f      	lsls	r7, r3, #24
 8009fbc:	f851 6b04 	ldr.w	r6, [r1], #4
 8009fc0:	d402      	bmi.n	8009fc8 <_printf_i+0x18c>
 8009fc2:	065f      	lsls	r7, r3, #25
 8009fc4:	bf48      	it	mi
 8009fc6:	b2b6      	uxthmi	r6, r6
 8009fc8:	07df      	lsls	r7, r3, #31
 8009fca:	bf48      	it	mi
 8009fcc:	f043 0320 	orrmi.w	r3, r3, #32
 8009fd0:	6029      	str	r1, [r5, #0]
 8009fd2:	bf48      	it	mi
 8009fd4:	6023      	strmi	r3, [r4, #0]
 8009fd6:	b91e      	cbnz	r6, 8009fe0 <_printf_i+0x1a4>
 8009fd8:	6823      	ldr	r3, [r4, #0]
 8009fda:	f023 0320 	bic.w	r3, r3, #32
 8009fde:	6023      	str	r3, [r4, #0]
 8009fe0:	2310      	movs	r3, #16
 8009fe2:	e7a7      	b.n	8009f34 <_printf_i+0xf8>
 8009fe4:	4824      	ldr	r0, [pc, #144]	; (800a078 <_printf_i+0x23c>)
 8009fe6:	e7e4      	b.n	8009fb2 <_printf_i+0x176>
 8009fe8:	4615      	mov	r5, r2
 8009fea:	e7bd      	b.n	8009f68 <_printf_i+0x12c>
 8009fec:	682b      	ldr	r3, [r5, #0]
 8009fee:	6826      	ldr	r6, [r4, #0]
 8009ff0:	6961      	ldr	r1, [r4, #20]
 8009ff2:	1d18      	adds	r0, r3, #4
 8009ff4:	6028      	str	r0, [r5, #0]
 8009ff6:	0635      	lsls	r5, r6, #24
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	d501      	bpl.n	800a000 <_printf_i+0x1c4>
 8009ffc:	6019      	str	r1, [r3, #0]
 8009ffe:	e002      	b.n	800a006 <_printf_i+0x1ca>
 800a000:	0670      	lsls	r0, r6, #25
 800a002:	d5fb      	bpl.n	8009ffc <_printf_i+0x1c0>
 800a004:	8019      	strh	r1, [r3, #0]
 800a006:	2300      	movs	r3, #0
 800a008:	6123      	str	r3, [r4, #16]
 800a00a:	4615      	mov	r5, r2
 800a00c:	e7bc      	b.n	8009f88 <_printf_i+0x14c>
 800a00e:	682b      	ldr	r3, [r5, #0]
 800a010:	1d1a      	adds	r2, r3, #4
 800a012:	602a      	str	r2, [r5, #0]
 800a014:	681d      	ldr	r5, [r3, #0]
 800a016:	6862      	ldr	r2, [r4, #4]
 800a018:	2100      	movs	r1, #0
 800a01a:	4628      	mov	r0, r5
 800a01c:	f7f6 f8f8 	bl	8000210 <memchr>
 800a020:	b108      	cbz	r0, 800a026 <_printf_i+0x1ea>
 800a022:	1b40      	subs	r0, r0, r5
 800a024:	6060      	str	r0, [r4, #4]
 800a026:	6863      	ldr	r3, [r4, #4]
 800a028:	6123      	str	r3, [r4, #16]
 800a02a:	2300      	movs	r3, #0
 800a02c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a030:	e7aa      	b.n	8009f88 <_printf_i+0x14c>
 800a032:	6923      	ldr	r3, [r4, #16]
 800a034:	462a      	mov	r2, r5
 800a036:	4649      	mov	r1, r9
 800a038:	4640      	mov	r0, r8
 800a03a:	47d0      	blx	sl
 800a03c:	3001      	adds	r0, #1
 800a03e:	d0ad      	beq.n	8009f9c <_printf_i+0x160>
 800a040:	6823      	ldr	r3, [r4, #0]
 800a042:	079b      	lsls	r3, r3, #30
 800a044:	d413      	bmi.n	800a06e <_printf_i+0x232>
 800a046:	68e0      	ldr	r0, [r4, #12]
 800a048:	9b03      	ldr	r3, [sp, #12]
 800a04a:	4298      	cmp	r0, r3
 800a04c:	bfb8      	it	lt
 800a04e:	4618      	movlt	r0, r3
 800a050:	e7a6      	b.n	8009fa0 <_printf_i+0x164>
 800a052:	2301      	movs	r3, #1
 800a054:	4632      	mov	r2, r6
 800a056:	4649      	mov	r1, r9
 800a058:	4640      	mov	r0, r8
 800a05a:	47d0      	blx	sl
 800a05c:	3001      	adds	r0, #1
 800a05e:	d09d      	beq.n	8009f9c <_printf_i+0x160>
 800a060:	3501      	adds	r5, #1
 800a062:	68e3      	ldr	r3, [r4, #12]
 800a064:	9903      	ldr	r1, [sp, #12]
 800a066:	1a5b      	subs	r3, r3, r1
 800a068:	42ab      	cmp	r3, r5
 800a06a:	dcf2      	bgt.n	800a052 <_printf_i+0x216>
 800a06c:	e7eb      	b.n	800a046 <_printf_i+0x20a>
 800a06e:	2500      	movs	r5, #0
 800a070:	f104 0619 	add.w	r6, r4, #25
 800a074:	e7f5      	b.n	800a062 <_printf_i+0x226>
 800a076:	bf00      	nop
 800a078:	0800c90e 	.word	0x0800c90e
 800a07c:	0800c91f 	.word	0x0800c91f

0800a080 <__malloc_lock>:
 800a080:	4801      	ldr	r0, [pc, #4]	; (800a088 <__malloc_lock+0x8>)
 800a082:	f000 b933 	b.w	800a2ec <__retarget_lock_acquire_recursive>
 800a086:	bf00      	nop
 800a088:	200033ac 	.word	0x200033ac

0800a08c <__malloc_unlock>:
 800a08c:	4801      	ldr	r0, [pc, #4]	; (800a094 <__malloc_unlock+0x8>)
 800a08e:	f000 b92e 	b.w	800a2ee <__retarget_lock_release_recursive>
 800a092:	bf00      	nop
 800a094:	200033ac 	.word	0x200033ac

0800a098 <siprintf>:
 800a098:	b40e      	push	{r1, r2, r3}
 800a09a:	b500      	push	{lr}
 800a09c:	b09c      	sub	sp, #112	; 0x70
 800a09e:	ab1d      	add	r3, sp, #116	; 0x74
 800a0a0:	9002      	str	r0, [sp, #8]
 800a0a2:	9006      	str	r0, [sp, #24]
 800a0a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a0a8:	4809      	ldr	r0, [pc, #36]	; (800a0d0 <siprintf+0x38>)
 800a0aa:	9107      	str	r1, [sp, #28]
 800a0ac:	9104      	str	r1, [sp, #16]
 800a0ae:	4909      	ldr	r1, [pc, #36]	; (800a0d4 <siprintf+0x3c>)
 800a0b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0b4:	9105      	str	r1, [sp, #20]
 800a0b6:	6800      	ldr	r0, [r0, #0]
 800a0b8:	9301      	str	r3, [sp, #4]
 800a0ba:	a902      	add	r1, sp, #8
 800a0bc:	f001 f838 	bl	800b130 <_svfiprintf_r>
 800a0c0:	9b02      	ldr	r3, [sp, #8]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	701a      	strb	r2, [r3, #0]
 800a0c6:	b01c      	add	sp, #112	; 0x70
 800a0c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0cc:	b003      	add	sp, #12
 800a0ce:	4770      	bx	lr
 800a0d0:	20002454 	.word	0x20002454
 800a0d4:	ffff0208 	.word	0xffff0208

0800a0d8 <std>:
 800a0d8:	2300      	movs	r3, #0
 800a0da:	b510      	push	{r4, lr}
 800a0dc:	4604      	mov	r4, r0
 800a0de:	e9c0 3300 	strd	r3, r3, [r0]
 800a0e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0e6:	6083      	str	r3, [r0, #8]
 800a0e8:	8181      	strh	r1, [r0, #12]
 800a0ea:	6643      	str	r3, [r0, #100]	; 0x64
 800a0ec:	81c2      	strh	r2, [r0, #14]
 800a0ee:	6183      	str	r3, [r0, #24]
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	2208      	movs	r2, #8
 800a0f4:	305c      	adds	r0, #92	; 0x5c
 800a0f6:	f000 f8b2 	bl	800a25e <memset>
 800a0fa:	4b05      	ldr	r3, [pc, #20]	; (800a110 <std+0x38>)
 800a0fc:	6263      	str	r3, [r4, #36]	; 0x24
 800a0fe:	4b05      	ldr	r3, [pc, #20]	; (800a114 <std+0x3c>)
 800a100:	62a3      	str	r3, [r4, #40]	; 0x28
 800a102:	4b05      	ldr	r3, [pc, #20]	; (800a118 <std+0x40>)
 800a104:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a106:	4b05      	ldr	r3, [pc, #20]	; (800a11c <std+0x44>)
 800a108:	6224      	str	r4, [r4, #32]
 800a10a:	6323      	str	r3, [r4, #48]	; 0x30
 800a10c:	bd10      	pop	{r4, pc}
 800a10e:	bf00      	nop
 800a110:	0800bb81 	.word	0x0800bb81
 800a114:	0800bba3 	.word	0x0800bba3
 800a118:	0800bbdb 	.word	0x0800bbdb
 800a11c:	0800bbff 	.word	0x0800bbff

0800a120 <stdio_exit_handler>:
 800a120:	4a02      	ldr	r2, [pc, #8]	; (800a12c <stdio_exit_handler+0xc>)
 800a122:	4903      	ldr	r1, [pc, #12]	; (800a130 <stdio_exit_handler+0x10>)
 800a124:	4803      	ldr	r0, [pc, #12]	; (800a134 <stdio_exit_handler+0x14>)
 800a126:	f000 b869 	b.w	800a1fc <_fwalk_sglue>
 800a12a:	bf00      	nop
 800a12c:	200023fc 	.word	0x200023fc
 800a130:	0800b439 	.word	0x0800b439
 800a134:	20002408 	.word	0x20002408

0800a138 <cleanup_stdio>:
 800a138:	6841      	ldr	r1, [r0, #4]
 800a13a:	4b0c      	ldr	r3, [pc, #48]	; (800a16c <cleanup_stdio+0x34>)
 800a13c:	4299      	cmp	r1, r3
 800a13e:	b510      	push	{r4, lr}
 800a140:	4604      	mov	r4, r0
 800a142:	d001      	beq.n	800a148 <cleanup_stdio+0x10>
 800a144:	f001 f978 	bl	800b438 <_fflush_r>
 800a148:	68a1      	ldr	r1, [r4, #8]
 800a14a:	4b09      	ldr	r3, [pc, #36]	; (800a170 <cleanup_stdio+0x38>)
 800a14c:	4299      	cmp	r1, r3
 800a14e:	d002      	beq.n	800a156 <cleanup_stdio+0x1e>
 800a150:	4620      	mov	r0, r4
 800a152:	f001 f971 	bl	800b438 <_fflush_r>
 800a156:	68e1      	ldr	r1, [r4, #12]
 800a158:	4b06      	ldr	r3, [pc, #24]	; (800a174 <cleanup_stdio+0x3c>)
 800a15a:	4299      	cmp	r1, r3
 800a15c:	d004      	beq.n	800a168 <cleanup_stdio+0x30>
 800a15e:	4620      	mov	r0, r4
 800a160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a164:	f001 b968 	b.w	800b438 <_fflush_r>
 800a168:	bd10      	pop	{r4, pc}
 800a16a:	bf00      	nop
 800a16c:	20003270 	.word	0x20003270
 800a170:	200032d8 	.word	0x200032d8
 800a174:	20003340 	.word	0x20003340

0800a178 <global_stdio_init.part.0>:
 800a178:	b510      	push	{r4, lr}
 800a17a:	4b0b      	ldr	r3, [pc, #44]	; (800a1a8 <global_stdio_init.part.0+0x30>)
 800a17c:	4c0b      	ldr	r4, [pc, #44]	; (800a1ac <global_stdio_init.part.0+0x34>)
 800a17e:	4a0c      	ldr	r2, [pc, #48]	; (800a1b0 <global_stdio_init.part.0+0x38>)
 800a180:	601a      	str	r2, [r3, #0]
 800a182:	4620      	mov	r0, r4
 800a184:	2200      	movs	r2, #0
 800a186:	2104      	movs	r1, #4
 800a188:	f7ff ffa6 	bl	800a0d8 <std>
 800a18c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a190:	2201      	movs	r2, #1
 800a192:	2109      	movs	r1, #9
 800a194:	f7ff ffa0 	bl	800a0d8 <std>
 800a198:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a19c:	2202      	movs	r2, #2
 800a19e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1a2:	2112      	movs	r1, #18
 800a1a4:	f7ff bf98 	b.w	800a0d8 <std>
 800a1a8:	200033a8 	.word	0x200033a8
 800a1ac:	20003270 	.word	0x20003270
 800a1b0:	0800a121 	.word	0x0800a121

0800a1b4 <__sfp_lock_acquire>:
 800a1b4:	4801      	ldr	r0, [pc, #4]	; (800a1bc <__sfp_lock_acquire+0x8>)
 800a1b6:	f000 b899 	b.w	800a2ec <__retarget_lock_acquire_recursive>
 800a1ba:	bf00      	nop
 800a1bc:	200033ad 	.word	0x200033ad

0800a1c0 <__sfp_lock_release>:
 800a1c0:	4801      	ldr	r0, [pc, #4]	; (800a1c8 <__sfp_lock_release+0x8>)
 800a1c2:	f000 b894 	b.w	800a2ee <__retarget_lock_release_recursive>
 800a1c6:	bf00      	nop
 800a1c8:	200033ad 	.word	0x200033ad

0800a1cc <__sinit>:
 800a1cc:	b510      	push	{r4, lr}
 800a1ce:	4604      	mov	r4, r0
 800a1d0:	f7ff fff0 	bl	800a1b4 <__sfp_lock_acquire>
 800a1d4:	6a23      	ldr	r3, [r4, #32]
 800a1d6:	b11b      	cbz	r3, 800a1e0 <__sinit+0x14>
 800a1d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1dc:	f7ff bff0 	b.w	800a1c0 <__sfp_lock_release>
 800a1e0:	4b04      	ldr	r3, [pc, #16]	; (800a1f4 <__sinit+0x28>)
 800a1e2:	6223      	str	r3, [r4, #32]
 800a1e4:	4b04      	ldr	r3, [pc, #16]	; (800a1f8 <__sinit+0x2c>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d1f5      	bne.n	800a1d8 <__sinit+0xc>
 800a1ec:	f7ff ffc4 	bl	800a178 <global_stdio_init.part.0>
 800a1f0:	e7f2      	b.n	800a1d8 <__sinit+0xc>
 800a1f2:	bf00      	nop
 800a1f4:	0800a139 	.word	0x0800a139
 800a1f8:	200033a8 	.word	0x200033a8

0800a1fc <_fwalk_sglue>:
 800a1fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a200:	4607      	mov	r7, r0
 800a202:	4688      	mov	r8, r1
 800a204:	4614      	mov	r4, r2
 800a206:	2600      	movs	r6, #0
 800a208:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a20c:	f1b9 0901 	subs.w	r9, r9, #1
 800a210:	d505      	bpl.n	800a21e <_fwalk_sglue+0x22>
 800a212:	6824      	ldr	r4, [r4, #0]
 800a214:	2c00      	cmp	r4, #0
 800a216:	d1f7      	bne.n	800a208 <_fwalk_sglue+0xc>
 800a218:	4630      	mov	r0, r6
 800a21a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a21e:	89ab      	ldrh	r3, [r5, #12]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d907      	bls.n	800a234 <_fwalk_sglue+0x38>
 800a224:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a228:	3301      	adds	r3, #1
 800a22a:	d003      	beq.n	800a234 <_fwalk_sglue+0x38>
 800a22c:	4629      	mov	r1, r5
 800a22e:	4638      	mov	r0, r7
 800a230:	47c0      	blx	r8
 800a232:	4306      	orrs	r6, r0
 800a234:	3568      	adds	r5, #104	; 0x68
 800a236:	e7e9      	b.n	800a20c <_fwalk_sglue+0x10>

0800a238 <strncat>:
 800a238:	b530      	push	{r4, r5, lr}
 800a23a:	4604      	mov	r4, r0
 800a23c:	7825      	ldrb	r5, [r4, #0]
 800a23e:	4623      	mov	r3, r4
 800a240:	3401      	adds	r4, #1
 800a242:	2d00      	cmp	r5, #0
 800a244:	d1fa      	bne.n	800a23c <strncat+0x4>
 800a246:	3a01      	subs	r2, #1
 800a248:	d304      	bcc.n	800a254 <strncat+0x1c>
 800a24a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a24e:	f803 4b01 	strb.w	r4, [r3], #1
 800a252:	b904      	cbnz	r4, 800a256 <strncat+0x1e>
 800a254:	bd30      	pop	{r4, r5, pc}
 800a256:	2a00      	cmp	r2, #0
 800a258:	d1f5      	bne.n	800a246 <strncat+0xe>
 800a25a:	701a      	strb	r2, [r3, #0]
 800a25c:	e7f3      	b.n	800a246 <strncat+0xe>

0800a25e <memset>:
 800a25e:	4402      	add	r2, r0
 800a260:	4603      	mov	r3, r0
 800a262:	4293      	cmp	r3, r2
 800a264:	d100      	bne.n	800a268 <memset+0xa>
 800a266:	4770      	bx	lr
 800a268:	f803 1b01 	strb.w	r1, [r3], #1
 800a26c:	e7f9      	b.n	800a262 <memset+0x4>
	...

0800a270 <_localeconv_r>:
 800a270:	4800      	ldr	r0, [pc, #0]	; (800a274 <_localeconv_r+0x4>)
 800a272:	4770      	bx	lr
 800a274:	20002548 	.word	0x20002548

0800a278 <_sbrk_r>:
 800a278:	b538      	push	{r3, r4, r5, lr}
 800a27a:	4d06      	ldr	r5, [pc, #24]	; (800a294 <_sbrk_r+0x1c>)
 800a27c:	2300      	movs	r3, #0
 800a27e:	4604      	mov	r4, r0
 800a280:	4608      	mov	r0, r1
 800a282:	602b      	str	r3, [r5, #0]
 800a284:	f7fa fe26 	bl	8004ed4 <_sbrk>
 800a288:	1c43      	adds	r3, r0, #1
 800a28a:	d102      	bne.n	800a292 <_sbrk_r+0x1a>
 800a28c:	682b      	ldr	r3, [r5, #0]
 800a28e:	b103      	cbz	r3, 800a292 <_sbrk_r+0x1a>
 800a290:	6023      	str	r3, [r4, #0]
 800a292:	bd38      	pop	{r3, r4, r5, pc}
 800a294:	200033b0 	.word	0x200033b0

0800a298 <__errno>:
 800a298:	4b01      	ldr	r3, [pc, #4]	; (800a2a0 <__errno+0x8>)
 800a29a:	6818      	ldr	r0, [r3, #0]
 800a29c:	4770      	bx	lr
 800a29e:	bf00      	nop
 800a2a0:	20002454 	.word	0x20002454

0800a2a4 <__libc_init_array>:
 800a2a4:	b570      	push	{r4, r5, r6, lr}
 800a2a6:	4d0d      	ldr	r5, [pc, #52]	; (800a2dc <__libc_init_array+0x38>)
 800a2a8:	4c0d      	ldr	r4, [pc, #52]	; (800a2e0 <__libc_init_array+0x3c>)
 800a2aa:	1b64      	subs	r4, r4, r5
 800a2ac:	10a4      	asrs	r4, r4, #2
 800a2ae:	2600      	movs	r6, #0
 800a2b0:	42a6      	cmp	r6, r4
 800a2b2:	d109      	bne.n	800a2c8 <__libc_init_array+0x24>
 800a2b4:	4d0b      	ldr	r5, [pc, #44]	; (800a2e4 <__libc_init_array+0x40>)
 800a2b6:	4c0c      	ldr	r4, [pc, #48]	; (800a2e8 <__libc_init_array+0x44>)
 800a2b8:	f002 f8a0 	bl	800c3fc <_init>
 800a2bc:	1b64      	subs	r4, r4, r5
 800a2be:	10a4      	asrs	r4, r4, #2
 800a2c0:	2600      	movs	r6, #0
 800a2c2:	42a6      	cmp	r6, r4
 800a2c4:	d105      	bne.n	800a2d2 <__libc_init_array+0x2e>
 800a2c6:	bd70      	pop	{r4, r5, r6, pc}
 800a2c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2cc:	4798      	blx	r3
 800a2ce:	3601      	adds	r6, #1
 800a2d0:	e7ee      	b.n	800a2b0 <__libc_init_array+0xc>
 800a2d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2d6:	4798      	blx	r3
 800a2d8:	3601      	adds	r6, #1
 800a2da:	e7f2      	b.n	800a2c2 <__libc_init_array+0x1e>
 800a2dc:	0800cc74 	.word	0x0800cc74
 800a2e0:	0800cc74 	.word	0x0800cc74
 800a2e4:	0800cc74 	.word	0x0800cc74
 800a2e8:	0800cc78 	.word	0x0800cc78

0800a2ec <__retarget_lock_acquire_recursive>:
 800a2ec:	4770      	bx	lr

0800a2ee <__retarget_lock_release_recursive>:
 800a2ee:	4770      	bx	lr

0800a2f0 <quorem>:
 800a2f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2f4:	6903      	ldr	r3, [r0, #16]
 800a2f6:	690c      	ldr	r4, [r1, #16]
 800a2f8:	42a3      	cmp	r3, r4
 800a2fa:	4607      	mov	r7, r0
 800a2fc:	db7e      	blt.n	800a3fc <quorem+0x10c>
 800a2fe:	3c01      	subs	r4, #1
 800a300:	f101 0814 	add.w	r8, r1, #20
 800a304:	f100 0514 	add.w	r5, r0, #20
 800a308:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a30c:	9301      	str	r3, [sp, #4]
 800a30e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a312:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a316:	3301      	adds	r3, #1
 800a318:	429a      	cmp	r2, r3
 800a31a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a31e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a322:	fbb2 f6f3 	udiv	r6, r2, r3
 800a326:	d331      	bcc.n	800a38c <quorem+0x9c>
 800a328:	f04f 0e00 	mov.w	lr, #0
 800a32c:	4640      	mov	r0, r8
 800a32e:	46ac      	mov	ip, r5
 800a330:	46f2      	mov	sl, lr
 800a332:	f850 2b04 	ldr.w	r2, [r0], #4
 800a336:	b293      	uxth	r3, r2
 800a338:	fb06 e303 	mla	r3, r6, r3, lr
 800a33c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a340:	0c1a      	lsrs	r2, r3, #16
 800a342:	b29b      	uxth	r3, r3
 800a344:	ebaa 0303 	sub.w	r3, sl, r3
 800a348:	f8dc a000 	ldr.w	sl, [ip]
 800a34c:	fa13 f38a 	uxtah	r3, r3, sl
 800a350:	fb06 220e 	mla	r2, r6, lr, r2
 800a354:	9300      	str	r3, [sp, #0]
 800a356:	9b00      	ldr	r3, [sp, #0]
 800a358:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a35c:	b292      	uxth	r2, r2
 800a35e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a362:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a366:	f8bd 3000 	ldrh.w	r3, [sp]
 800a36a:	4581      	cmp	r9, r0
 800a36c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a370:	f84c 3b04 	str.w	r3, [ip], #4
 800a374:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a378:	d2db      	bcs.n	800a332 <quorem+0x42>
 800a37a:	f855 300b 	ldr.w	r3, [r5, fp]
 800a37e:	b92b      	cbnz	r3, 800a38c <quorem+0x9c>
 800a380:	9b01      	ldr	r3, [sp, #4]
 800a382:	3b04      	subs	r3, #4
 800a384:	429d      	cmp	r5, r3
 800a386:	461a      	mov	r2, r3
 800a388:	d32c      	bcc.n	800a3e4 <quorem+0xf4>
 800a38a:	613c      	str	r4, [r7, #16]
 800a38c:	4638      	mov	r0, r7
 800a38e:	f001 faf7 	bl	800b980 <__mcmp>
 800a392:	2800      	cmp	r0, #0
 800a394:	db22      	blt.n	800a3dc <quorem+0xec>
 800a396:	3601      	adds	r6, #1
 800a398:	4629      	mov	r1, r5
 800a39a:	2000      	movs	r0, #0
 800a39c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a3a0:	f8d1 c000 	ldr.w	ip, [r1]
 800a3a4:	b293      	uxth	r3, r2
 800a3a6:	1ac3      	subs	r3, r0, r3
 800a3a8:	0c12      	lsrs	r2, r2, #16
 800a3aa:	fa13 f38c 	uxtah	r3, r3, ip
 800a3ae:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a3b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a3b6:	b29b      	uxth	r3, r3
 800a3b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3bc:	45c1      	cmp	r9, r8
 800a3be:	f841 3b04 	str.w	r3, [r1], #4
 800a3c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a3c6:	d2e9      	bcs.n	800a39c <quorem+0xac>
 800a3c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3d0:	b922      	cbnz	r2, 800a3dc <quorem+0xec>
 800a3d2:	3b04      	subs	r3, #4
 800a3d4:	429d      	cmp	r5, r3
 800a3d6:	461a      	mov	r2, r3
 800a3d8:	d30a      	bcc.n	800a3f0 <quorem+0x100>
 800a3da:	613c      	str	r4, [r7, #16]
 800a3dc:	4630      	mov	r0, r6
 800a3de:	b003      	add	sp, #12
 800a3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3e4:	6812      	ldr	r2, [r2, #0]
 800a3e6:	3b04      	subs	r3, #4
 800a3e8:	2a00      	cmp	r2, #0
 800a3ea:	d1ce      	bne.n	800a38a <quorem+0x9a>
 800a3ec:	3c01      	subs	r4, #1
 800a3ee:	e7c9      	b.n	800a384 <quorem+0x94>
 800a3f0:	6812      	ldr	r2, [r2, #0]
 800a3f2:	3b04      	subs	r3, #4
 800a3f4:	2a00      	cmp	r2, #0
 800a3f6:	d1f0      	bne.n	800a3da <quorem+0xea>
 800a3f8:	3c01      	subs	r4, #1
 800a3fa:	e7eb      	b.n	800a3d4 <quorem+0xe4>
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	e7ee      	b.n	800a3de <quorem+0xee>

0800a400 <_dtoa_r>:
 800a400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a404:	ed2d 8b04 	vpush	{d8-d9}
 800a408:	69c5      	ldr	r5, [r0, #28]
 800a40a:	b093      	sub	sp, #76	; 0x4c
 800a40c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a410:	ec57 6b10 	vmov	r6, r7, d0
 800a414:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a418:	9107      	str	r1, [sp, #28]
 800a41a:	4604      	mov	r4, r0
 800a41c:	920a      	str	r2, [sp, #40]	; 0x28
 800a41e:	930d      	str	r3, [sp, #52]	; 0x34
 800a420:	b975      	cbnz	r5, 800a440 <_dtoa_r+0x40>
 800a422:	2010      	movs	r0, #16
 800a424:	f7ff fbec 	bl	8009c00 <malloc>
 800a428:	4602      	mov	r2, r0
 800a42a:	61e0      	str	r0, [r4, #28]
 800a42c:	b920      	cbnz	r0, 800a438 <_dtoa_r+0x38>
 800a42e:	4bae      	ldr	r3, [pc, #696]	; (800a6e8 <_dtoa_r+0x2e8>)
 800a430:	21ef      	movs	r1, #239	; 0xef
 800a432:	48ae      	ldr	r0, [pc, #696]	; (800a6ec <_dtoa_r+0x2ec>)
 800a434:	f001 fc84 	bl	800bd40 <__assert_func>
 800a438:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a43c:	6005      	str	r5, [r0, #0]
 800a43e:	60c5      	str	r5, [r0, #12]
 800a440:	69e3      	ldr	r3, [r4, #28]
 800a442:	6819      	ldr	r1, [r3, #0]
 800a444:	b151      	cbz	r1, 800a45c <_dtoa_r+0x5c>
 800a446:	685a      	ldr	r2, [r3, #4]
 800a448:	604a      	str	r2, [r1, #4]
 800a44a:	2301      	movs	r3, #1
 800a44c:	4093      	lsls	r3, r2
 800a44e:	608b      	str	r3, [r1, #8]
 800a450:	4620      	mov	r0, r4
 800a452:	f001 f859 	bl	800b508 <_Bfree>
 800a456:	69e3      	ldr	r3, [r4, #28]
 800a458:	2200      	movs	r2, #0
 800a45a:	601a      	str	r2, [r3, #0]
 800a45c:	1e3b      	subs	r3, r7, #0
 800a45e:	bfbb      	ittet	lt
 800a460:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a464:	9303      	strlt	r3, [sp, #12]
 800a466:	2300      	movge	r3, #0
 800a468:	2201      	movlt	r2, #1
 800a46a:	bfac      	ite	ge
 800a46c:	f8c8 3000 	strge.w	r3, [r8]
 800a470:	f8c8 2000 	strlt.w	r2, [r8]
 800a474:	4b9e      	ldr	r3, [pc, #632]	; (800a6f0 <_dtoa_r+0x2f0>)
 800a476:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a47a:	ea33 0308 	bics.w	r3, r3, r8
 800a47e:	d11b      	bne.n	800a4b8 <_dtoa_r+0xb8>
 800a480:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a482:	f242 730f 	movw	r3, #9999	; 0x270f
 800a486:	6013      	str	r3, [r2, #0]
 800a488:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a48c:	4333      	orrs	r3, r6
 800a48e:	f000 8593 	beq.w	800afb8 <_dtoa_r+0xbb8>
 800a492:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a494:	b963      	cbnz	r3, 800a4b0 <_dtoa_r+0xb0>
 800a496:	4b97      	ldr	r3, [pc, #604]	; (800a6f4 <_dtoa_r+0x2f4>)
 800a498:	e027      	b.n	800a4ea <_dtoa_r+0xea>
 800a49a:	4b97      	ldr	r3, [pc, #604]	; (800a6f8 <_dtoa_r+0x2f8>)
 800a49c:	9300      	str	r3, [sp, #0]
 800a49e:	3308      	adds	r3, #8
 800a4a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a4a2:	6013      	str	r3, [r2, #0]
 800a4a4:	9800      	ldr	r0, [sp, #0]
 800a4a6:	b013      	add	sp, #76	; 0x4c
 800a4a8:	ecbd 8b04 	vpop	{d8-d9}
 800a4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4b0:	4b90      	ldr	r3, [pc, #576]	; (800a6f4 <_dtoa_r+0x2f4>)
 800a4b2:	9300      	str	r3, [sp, #0]
 800a4b4:	3303      	adds	r3, #3
 800a4b6:	e7f3      	b.n	800a4a0 <_dtoa_r+0xa0>
 800a4b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	ec51 0b17 	vmov	r0, r1, d7
 800a4c2:	eeb0 8a47 	vmov.f32	s16, s14
 800a4c6:	eef0 8a67 	vmov.f32	s17, s15
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	f7f6 fb1c 	bl	8000b08 <__aeabi_dcmpeq>
 800a4d0:	4681      	mov	r9, r0
 800a4d2:	b160      	cbz	r0, 800a4ee <_dtoa_r+0xee>
 800a4d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	6013      	str	r3, [r2, #0]
 800a4da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	f000 8568 	beq.w	800afb2 <_dtoa_r+0xbb2>
 800a4e2:	4b86      	ldr	r3, [pc, #536]	; (800a6fc <_dtoa_r+0x2fc>)
 800a4e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a4e6:	6013      	str	r3, [r2, #0]
 800a4e8:	3b01      	subs	r3, #1
 800a4ea:	9300      	str	r3, [sp, #0]
 800a4ec:	e7da      	b.n	800a4a4 <_dtoa_r+0xa4>
 800a4ee:	aa10      	add	r2, sp, #64	; 0x40
 800a4f0:	a911      	add	r1, sp, #68	; 0x44
 800a4f2:	4620      	mov	r0, r4
 800a4f4:	eeb0 0a48 	vmov.f32	s0, s16
 800a4f8:	eef0 0a68 	vmov.f32	s1, s17
 800a4fc:	f001 fae6 	bl	800bacc <__d2b>
 800a500:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a504:	4682      	mov	sl, r0
 800a506:	2d00      	cmp	r5, #0
 800a508:	d07f      	beq.n	800a60a <_dtoa_r+0x20a>
 800a50a:	ee18 3a90 	vmov	r3, s17
 800a50e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a512:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a516:	ec51 0b18 	vmov	r0, r1, d8
 800a51a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a51e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a522:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a526:	4619      	mov	r1, r3
 800a528:	2200      	movs	r2, #0
 800a52a:	4b75      	ldr	r3, [pc, #468]	; (800a700 <_dtoa_r+0x300>)
 800a52c:	f7f5 fecc 	bl	80002c8 <__aeabi_dsub>
 800a530:	a367      	add	r3, pc, #412	; (adr r3, 800a6d0 <_dtoa_r+0x2d0>)
 800a532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a536:	f7f6 f87f 	bl	8000638 <__aeabi_dmul>
 800a53a:	a367      	add	r3, pc, #412	; (adr r3, 800a6d8 <_dtoa_r+0x2d8>)
 800a53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a540:	f7f5 fec4 	bl	80002cc <__adddf3>
 800a544:	4606      	mov	r6, r0
 800a546:	4628      	mov	r0, r5
 800a548:	460f      	mov	r7, r1
 800a54a:	f7f6 f80b 	bl	8000564 <__aeabi_i2d>
 800a54e:	a364      	add	r3, pc, #400	; (adr r3, 800a6e0 <_dtoa_r+0x2e0>)
 800a550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a554:	f7f6 f870 	bl	8000638 <__aeabi_dmul>
 800a558:	4602      	mov	r2, r0
 800a55a:	460b      	mov	r3, r1
 800a55c:	4630      	mov	r0, r6
 800a55e:	4639      	mov	r1, r7
 800a560:	f7f5 feb4 	bl	80002cc <__adddf3>
 800a564:	4606      	mov	r6, r0
 800a566:	460f      	mov	r7, r1
 800a568:	f7f6 fb16 	bl	8000b98 <__aeabi_d2iz>
 800a56c:	2200      	movs	r2, #0
 800a56e:	4683      	mov	fp, r0
 800a570:	2300      	movs	r3, #0
 800a572:	4630      	mov	r0, r6
 800a574:	4639      	mov	r1, r7
 800a576:	f7f6 fad1 	bl	8000b1c <__aeabi_dcmplt>
 800a57a:	b148      	cbz	r0, 800a590 <_dtoa_r+0x190>
 800a57c:	4658      	mov	r0, fp
 800a57e:	f7f5 fff1 	bl	8000564 <__aeabi_i2d>
 800a582:	4632      	mov	r2, r6
 800a584:	463b      	mov	r3, r7
 800a586:	f7f6 fabf 	bl	8000b08 <__aeabi_dcmpeq>
 800a58a:	b908      	cbnz	r0, 800a590 <_dtoa_r+0x190>
 800a58c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a590:	f1bb 0f16 	cmp.w	fp, #22
 800a594:	d857      	bhi.n	800a646 <_dtoa_r+0x246>
 800a596:	4b5b      	ldr	r3, [pc, #364]	; (800a704 <_dtoa_r+0x304>)
 800a598:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a0:	ec51 0b18 	vmov	r0, r1, d8
 800a5a4:	f7f6 faba 	bl	8000b1c <__aeabi_dcmplt>
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	d04e      	beq.n	800a64a <_dtoa_r+0x24a>
 800a5ac:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	930c      	str	r3, [sp, #48]	; 0x30
 800a5b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5b6:	1b5b      	subs	r3, r3, r5
 800a5b8:	1e5a      	subs	r2, r3, #1
 800a5ba:	bf45      	ittet	mi
 800a5bc:	f1c3 0301 	rsbmi	r3, r3, #1
 800a5c0:	9305      	strmi	r3, [sp, #20]
 800a5c2:	2300      	movpl	r3, #0
 800a5c4:	2300      	movmi	r3, #0
 800a5c6:	9206      	str	r2, [sp, #24]
 800a5c8:	bf54      	ite	pl
 800a5ca:	9305      	strpl	r3, [sp, #20]
 800a5cc:	9306      	strmi	r3, [sp, #24]
 800a5ce:	f1bb 0f00 	cmp.w	fp, #0
 800a5d2:	db3c      	blt.n	800a64e <_dtoa_r+0x24e>
 800a5d4:	9b06      	ldr	r3, [sp, #24]
 800a5d6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a5da:	445b      	add	r3, fp
 800a5dc:	9306      	str	r3, [sp, #24]
 800a5de:	2300      	movs	r3, #0
 800a5e0:	9308      	str	r3, [sp, #32]
 800a5e2:	9b07      	ldr	r3, [sp, #28]
 800a5e4:	2b09      	cmp	r3, #9
 800a5e6:	d868      	bhi.n	800a6ba <_dtoa_r+0x2ba>
 800a5e8:	2b05      	cmp	r3, #5
 800a5ea:	bfc4      	itt	gt
 800a5ec:	3b04      	subgt	r3, #4
 800a5ee:	9307      	strgt	r3, [sp, #28]
 800a5f0:	9b07      	ldr	r3, [sp, #28]
 800a5f2:	f1a3 0302 	sub.w	r3, r3, #2
 800a5f6:	bfcc      	ite	gt
 800a5f8:	2500      	movgt	r5, #0
 800a5fa:	2501      	movle	r5, #1
 800a5fc:	2b03      	cmp	r3, #3
 800a5fe:	f200 8085 	bhi.w	800a70c <_dtoa_r+0x30c>
 800a602:	e8df f003 	tbb	[pc, r3]
 800a606:	3b2e      	.short	0x3b2e
 800a608:	5839      	.short	0x5839
 800a60a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a60e:	441d      	add	r5, r3
 800a610:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a614:	2b20      	cmp	r3, #32
 800a616:	bfc1      	itttt	gt
 800a618:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a61c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a620:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a624:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a628:	bfd6      	itet	le
 800a62a:	f1c3 0320 	rsble	r3, r3, #32
 800a62e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a632:	fa06 f003 	lslle.w	r0, r6, r3
 800a636:	f7f5 ff85 	bl	8000544 <__aeabi_ui2d>
 800a63a:	2201      	movs	r2, #1
 800a63c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a640:	3d01      	subs	r5, #1
 800a642:	920e      	str	r2, [sp, #56]	; 0x38
 800a644:	e76f      	b.n	800a526 <_dtoa_r+0x126>
 800a646:	2301      	movs	r3, #1
 800a648:	e7b3      	b.n	800a5b2 <_dtoa_r+0x1b2>
 800a64a:	900c      	str	r0, [sp, #48]	; 0x30
 800a64c:	e7b2      	b.n	800a5b4 <_dtoa_r+0x1b4>
 800a64e:	9b05      	ldr	r3, [sp, #20]
 800a650:	eba3 030b 	sub.w	r3, r3, fp
 800a654:	9305      	str	r3, [sp, #20]
 800a656:	f1cb 0300 	rsb	r3, fp, #0
 800a65a:	9308      	str	r3, [sp, #32]
 800a65c:	2300      	movs	r3, #0
 800a65e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a660:	e7bf      	b.n	800a5e2 <_dtoa_r+0x1e2>
 800a662:	2300      	movs	r3, #0
 800a664:	9309      	str	r3, [sp, #36]	; 0x24
 800a666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a668:	2b00      	cmp	r3, #0
 800a66a:	dc52      	bgt.n	800a712 <_dtoa_r+0x312>
 800a66c:	2301      	movs	r3, #1
 800a66e:	9301      	str	r3, [sp, #4]
 800a670:	9304      	str	r3, [sp, #16]
 800a672:	461a      	mov	r2, r3
 800a674:	920a      	str	r2, [sp, #40]	; 0x28
 800a676:	e00b      	b.n	800a690 <_dtoa_r+0x290>
 800a678:	2301      	movs	r3, #1
 800a67a:	e7f3      	b.n	800a664 <_dtoa_r+0x264>
 800a67c:	2300      	movs	r3, #0
 800a67e:	9309      	str	r3, [sp, #36]	; 0x24
 800a680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a682:	445b      	add	r3, fp
 800a684:	9301      	str	r3, [sp, #4]
 800a686:	3301      	adds	r3, #1
 800a688:	2b01      	cmp	r3, #1
 800a68a:	9304      	str	r3, [sp, #16]
 800a68c:	bfb8      	it	lt
 800a68e:	2301      	movlt	r3, #1
 800a690:	69e0      	ldr	r0, [r4, #28]
 800a692:	2100      	movs	r1, #0
 800a694:	2204      	movs	r2, #4
 800a696:	f102 0614 	add.w	r6, r2, #20
 800a69a:	429e      	cmp	r6, r3
 800a69c:	d93d      	bls.n	800a71a <_dtoa_r+0x31a>
 800a69e:	6041      	str	r1, [r0, #4]
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	f000 fef1 	bl	800b488 <_Balloc>
 800a6a6:	9000      	str	r0, [sp, #0]
 800a6a8:	2800      	cmp	r0, #0
 800a6aa:	d139      	bne.n	800a720 <_dtoa_r+0x320>
 800a6ac:	4b16      	ldr	r3, [pc, #88]	; (800a708 <_dtoa_r+0x308>)
 800a6ae:	4602      	mov	r2, r0
 800a6b0:	f240 11af 	movw	r1, #431	; 0x1af
 800a6b4:	e6bd      	b.n	800a432 <_dtoa_r+0x32>
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	e7e1      	b.n	800a67e <_dtoa_r+0x27e>
 800a6ba:	2501      	movs	r5, #1
 800a6bc:	2300      	movs	r3, #0
 800a6be:	9307      	str	r3, [sp, #28]
 800a6c0:	9509      	str	r5, [sp, #36]	; 0x24
 800a6c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a6c6:	9301      	str	r3, [sp, #4]
 800a6c8:	9304      	str	r3, [sp, #16]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	2312      	movs	r3, #18
 800a6ce:	e7d1      	b.n	800a674 <_dtoa_r+0x274>
 800a6d0:	636f4361 	.word	0x636f4361
 800a6d4:	3fd287a7 	.word	0x3fd287a7
 800a6d8:	8b60c8b3 	.word	0x8b60c8b3
 800a6dc:	3fc68a28 	.word	0x3fc68a28
 800a6e0:	509f79fb 	.word	0x509f79fb
 800a6e4:	3fd34413 	.word	0x3fd34413
 800a6e8:	0800c93d 	.word	0x0800c93d
 800a6ec:	0800c954 	.word	0x0800c954
 800a6f0:	7ff00000 	.word	0x7ff00000
 800a6f4:	0800c939 	.word	0x0800c939
 800a6f8:	0800c930 	.word	0x0800c930
 800a6fc:	0800c90d 	.word	0x0800c90d
 800a700:	3ff80000 	.word	0x3ff80000
 800a704:	0800ca50 	.word	0x0800ca50
 800a708:	0800c9ac 	.word	0x0800c9ac
 800a70c:	2301      	movs	r3, #1
 800a70e:	9309      	str	r3, [sp, #36]	; 0x24
 800a710:	e7d7      	b.n	800a6c2 <_dtoa_r+0x2c2>
 800a712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a714:	9301      	str	r3, [sp, #4]
 800a716:	9304      	str	r3, [sp, #16]
 800a718:	e7ba      	b.n	800a690 <_dtoa_r+0x290>
 800a71a:	3101      	adds	r1, #1
 800a71c:	0052      	lsls	r2, r2, #1
 800a71e:	e7ba      	b.n	800a696 <_dtoa_r+0x296>
 800a720:	69e3      	ldr	r3, [r4, #28]
 800a722:	9a00      	ldr	r2, [sp, #0]
 800a724:	601a      	str	r2, [r3, #0]
 800a726:	9b04      	ldr	r3, [sp, #16]
 800a728:	2b0e      	cmp	r3, #14
 800a72a:	f200 80a8 	bhi.w	800a87e <_dtoa_r+0x47e>
 800a72e:	2d00      	cmp	r5, #0
 800a730:	f000 80a5 	beq.w	800a87e <_dtoa_r+0x47e>
 800a734:	f1bb 0f00 	cmp.w	fp, #0
 800a738:	dd38      	ble.n	800a7ac <_dtoa_r+0x3ac>
 800a73a:	4bc0      	ldr	r3, [pc, #768]	; (800aa3c <_dtoa_r+0x63c>)
 800a73c:	f00b 020f 	and.w	r2, fp, #15
 800a740:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a744:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a748:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a74c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a750:	d019      	beq.n	800a786 <_dtoa_r+0x386>
 800a752:	4bbb      	ldr	r3, [pc, #748]	; (800aa40 <_dtoa_r+0x640>)
 800a754:	ec51 0b18 	vmov	r0, r1, d8
 800a758:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a75c:	f7f6 f896 	bl	800088c <__aeabi_ddiv>
 800a760:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a764:	f008 080f 	and.w	r8, r8, #15
 800a768:	2503      	movs	r5, #3
 800a76a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800aa40 <_dtoa_r+0x640>
 800a76e:	f1b8 0f00 	cmp.w	r8, #0
 800a772:	d10a      	bne.n	800a78a <_dtoa_r+0x38a>
 800a774:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a778:	4632      	mov	r2, r6
 800a77a:	463b      	mov	r3, r7
 800a77c:	f7f6 f886 	bl	800088c <__aeabi_ddiv>
 800a780:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a784:	e02b      	b.n	800a7de <_dtoa_r+0x3de>
 800a786:	2502      	movs	r5, #2
 800a788:	e7ef      	b.n	800a76a <_dtoa_r+0x36a>
 800a78a:	f018 0f01 	tst.w	r8, #1
 800a78e:	d008      	beq.n	800a7a2 <_dtoa_r+0x3a2>
 800a790:	4630      	mov	r0, r6
 800a792:	4639      	mov	r1, r7
 800a794:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a798:	f7f5 ff4e 	bl	8000638 <__aeabi_dmul>
 800a79c:	3501      	adds	r5, #1
 800a79e:	4606      	mov	r6, r0
 800a7a0:	460f      	mov	r7, r1
 800a7a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a7a6:	f109 0908 	add.w	r9, r9, #8
 800a7aa:	e7e0      	b.n	800a76e <_dtoa_r+0x36e>
 800a7ac:	f000 809f 	beq.w	800a8ee <_dtoa_r+0x4ee>
 800a7b0:	f1cb 0600 	rsb	r6, fp, #0
 800a7b4:	4ba1      	ldr	r3, [pc, #644]	; (800aa3c <_dtoa_r+0x63c>)
 800a7b6:	4fa2      	ldr	r7, [pc, #648]	; (800aa40 <_dtoa_r+0x640>)
 800a7b8:	f006 020f 	and.w	r2, r6, #15
 800a7bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c4:	ec51 0b18 	vmov	r0, r1, d8
 800a7c8:	f7f5 ff36 	bl	8000638 <__aeabi_dmul>
 800a7cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7d0:	1136      	asrs	r6, r6, #4
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	2502      	movs	r5, #2
 800a7d6:	2e00      	cmp	r6, #0
 800a7d8:	d17e      	bne.n	800a8d8 <_dtoa_r+0x4d8>
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d1d0      	bne.n	800a780 <_dtoa_r+0x380>
 800a7de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	f000 8084 	beq.w	800a8f2 <_dtoa_r+0x4f2>
 800a7ea:	4b96      	ldr	r3, [pc, #600]	; (800aa44 <_dtoa_r+0x644>)
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	4640      	mov	r0, r8
 800a7f0:	4649      	mov	r1, r9
 800a7f2:	f7f6 f993 	bl	8000b1c <__aeabi_dcmplt>
 800a7f6:	2800      	cmp	r0, #0
 800a7f8:	d07b      	beq.n	800a8f2 <_dtoa_r+0x4f2>
 800a7fa:	9b04      	ldr	r3, [sp, #16]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d078      	beq.n	800a8f2 <_dtoa_r+0x4f2>
 800a800:	9b01      	ldr	r3, [sp, #4]
 800a802:	2b00      	cmp	r3, #0
 800a804:	dd39      	ble.n	800a87a <_dtoa_r+0x47a>
 800a806:	4b90      	ldr	r3, [pc, #576]	; (800aa48 <_dtoa_r+0x648>)
 800a808:	2200      	movs	r2, #0
 800a80a:	4640      	mov	r0, r8
 800a80c:	4649      	mov	r1, r9
 800a80e:	f7f5 ff13 	bl	8000638 <__aeabi_dmul>
 800a812:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a816:	9e01      	ldr	r6, [sp, #4]
 800a818:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800a81c:	3501      	adds	r5, #1
 800a81e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a822:	4628      	mov	r0, r5
 800a824:	f7f5 fe9e 	bl	8000564 <__aeabi_i2d>
 800a828:	4642      	mov	r2, r8
 800a82a:	464b      	mov	r3, r9
 800a82c:	f7f5 ff04 	bl	8000638 <__aeabi_dmul>
 800a830:	4b86      	ldr	r3, [pc, #536]	; (800aa4c <_dtoa_r+0x64c>)
 800a832:	2200      	movs	r2, #0
 800a834:	f7f5 fd4a 	bl	80002cc <__adddf3>
 800a838:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a83c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a840:	9303      	str	r3, [sp, #12]
 800a842:	2e00      	cmp	r6, #0
 800a844:	d158      	bne.n	800a8f8 <_dtoa_r+0x4f8>
 800a846:	4b82      	ldr	r3, [pc, #520]	; (800aa50 <_dtoa_r+0x650>)
 800a848:	2200      	movs	r2, #0
 800a84a:	4640      	mov	r0, r8
 800a84c:	4649      	mov	r1, r9
 800a84e:	f7f5 fd3b 	bl	80002c8 <__aeabi_dsub>
 800a852:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a856:	4680      	mov	r8, r0
 800a858:	4689      	mov	r9, r1
 800a85a:	f7f6 f97d 	bl	8000b58 <__aeabi_dcmpgt>
 800a85e:	2800      	cmp	r0, #0
 800a860:	f040 8296 	bne.w	800ad90 <_dtoa_r+0x990>
 800a864:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a868:	4640      	mov	r0, r8
 800a86a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a86e:	4649      	mov	r1, r9
 800a870:	f7f6 f954 	bl	8000b1c <__aeabi_dcmplt>
 800a874:	2800      	cmp	r0, #0
 800a876:	f040 8289 	bne.w	800ad8c <_dtoa_r+0x98c>
 800a87a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a87e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a880:	2b00      	cmp	r3, #0
 800a882:	f2c0 814e 	blt.w	800ab22 <_dtoa_r+0x722>
 800a886:	f1bb 0f0e 	cmp.w	fp, #14
 800a88a:	f300 814a 	bgt.w	800ab22 <_dtoa_r+0x722>
 800a88e:	4b6b      	ldr	r3, [pc, #428]	; (800aa3c <_dtoa_r+0x63c>)
 800a890:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a894:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f280 80dc 	bge.w	800aa58 <_dtoa_r+0x658>
 800a8a0:	9b04      	ldr	r3, [sp, #16]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	f300 80d8 	bgt.w	800aa58 <_dtoa_r+0x658>
 800a8a8:	f040 826f 	bne.w	800ad8a <_dtoa_r+0x98a>
 800a8ac:	4b68      	ldr	r3, [pc, #416]	; (800aa50 <_dtoa_r+0x650>)
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	4640      	mov	r0, r8
 800a8b2:	4649      	mov	r1, r9
 800a8b4:	f7f5 fec0 	bl	8000638 <__aeabi_dmul>
 800a8b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a8bc:	f7f6 f942 	bl	8000b44 <__aeabi_dcmpge>
 800a8c0:	9e04      	ldr	r6, [sp, #16]
 800a8c2:	4637      	mov	r7, r6
 800a8c4:	2800      	cmp	r0, #0
 800a8c6:	f040 8245 	bne.w	800ad54 <_dtoa_r+0x954>
 800a8ca:	9d00      	ldr	r5, [sp, #0]
 800a8cc:	2331      	movs	r3, #49	; 0x31
 800a8ce:	f805 3b01 	strb.w	r3, [r5], #1
 800a8d2:	f10b 0b01 	add.w	fp, fp, #1
 800a8d6:	e241      	b.n	800ad5c <_dtoa_r+0x95c>
 800a8d8:	07f2      	lsls	r2, r6, #31
 800a8da:	d505      	bpl.n	800a8e8 <_dtoa_r+0x4e8>
 800a8dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8e0:	f7f5 feaa 	bl	8000638 <__aeabi_dmul>
 800a8e4:	3501      	adds	r5, #1
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	1076      	asrs	r6, r6, #1
 800a8ea:	3708      	adds	r7, #8
 800a8ec:	e773      	b.n	800a7d6 <_dtoa_r+0x3d6>
 800a8ee:	2502      	movs	r5, #2
 800a8f0:	e775      	b.n	800a7de <_dtoa_r+0x3de>
 800a8f2:	9e04      	ldr	r6, [sp, #16]
 800a8f4:	465f      	mov	r7, fp
 800a8f6:	e792      	b.n	800a81e <_dtoa_r+0x41e>
 800a8f8:	9900      	ldr	r1, [sp, #0]
 800a8fa:	4b50      	ldr	r3, [pc, #320]	; (800aa3c <_dtoa_r+0x63c>)
 800a8fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a900:	4431      	add	r1, r6
 800a902:	9102      	str	r1, [sp, #8]
 800a904:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a906:	eeb0 9a47 	vmov.f32	s18, s14
 800a90a:	eef0 9a67 	vmov.f32	s19, s15
 800a90e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a912:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a916:	2900      	cmp	r1, #0
 800a918:	d044      	beq.n	800a9a4 <_dtoa_r+0x5a4>
 800a91a:	494e      	ldr	r1, [pc, #312]	; (800aa54 <_dtoa_r+0x654>)
 800a91c:	2000      	movs	r0, #0
 800a91e:	f7f5 ffb5 	bl	800088c <__aeabi_ddiv>
 800a922:	ec53 2b19 	vmov	r2, r3, d9
 800a926:	f7f5 fccf 	bl	80002c8 <__aeabi_dsub>
 800a92a:	9d00      	ldr	r5, [sp, #0]
 800a92c:	ec41 0b19 	vmov	d9, r0, r1
 800a930:	4649      	mov	r1, r9
 800a932:	4640      	mov	r0, r8
 800a934:	f7f6 f930 	bl	8000b98 <__aeabi_d2iz>
 800a938:	4606      	mov	r6, r0
 800a93a:	f7f5 fe13 	bl	8000564 <__aeabi_i2d>
 800a93e:	4602      	mov	r2, r0
 800a940:	460b      	mov	r3, r1
 800a942:	4640      	mov	r0, r8
 800a944:	4649      	mov	r1, r9
 800a946:	f7f5 fcbf 	bl	80002c8 <__aeabi_dsub>
 800a94a:	3630      	adds	r6, #48	; 0x30
 800a94c:	f805 6b01 	strb.w	r6, [r5], #1
 800a950:	ec53 2b19 	vmov	r2, r3, d9
 800a954:	4680      	mov	r8, r0
 800a956:	4689      	mov	r9, r1
 800a958:	f7f6 f8e0 	bl	8000b1c <__aeabi_dcmplt>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	d164      	bne.n	800aa2a <_dtoa_r+0x62a>
 800a960:	4642      	mov	r2, r8
 800a962:	464b      	mov	r3, r9
 800a964:	4937      	ldr	r1, [pc, #220]	; (800aa44 <_dtoa_r+0x644>)
 800a966:	2000      	movs	r0, #0
 800a968:	f7f5 fcae 	bl	80002c8 <__aeabi_dsub>
 800a96c:	ec53 2b19 	vmov	r2, r3, d9
 800a970:	f7f6 f8d4 	bl	8000b1c <__aeabi_dcmplt>
 800a974:	2800      	cmp	r0, #0
 800a976:	f040 80b6 	bne.w	800aae6 <_dtoa_r+0x6e6>
 800a97a:	9b02      	ldr	r3, [sp, #8]
 800a97c:	429d      	cmp	r5, r3
 800a97e:	f43f af7c 	beq.w	800a87a <_dtoa_r+0x47a>
 800a982:	4b31      	ldr	r3, [pc, #196]	; (800aa48 <_dtoa_r+0x648>)
 800a984:	ec51 0b19 	vmov	r0, r1, d9
 800a988:	2200      	movs	r2, #0
 800a98a:	f7f5 fe55 	bl	8000638 <__aeabi_dmul>
 800a98e:	4b2e      	ldr	r3, [pc, #184]	; (800aa48 <_dtoa_r+0x648>)
 800a990:	ec41 0b19 	vmov	d9, r0, r1
 800a994:	2200      	movs	r2, #0
 800a996:	4640      	mov	r0, r8
 800a998:	4649      	mov	r1, r9
 800a99a:	f7f5 fe4d 	bl	8000638 <__aeabi_dmul>
 800a99e:	4680      	mov	r8, r0
 800a9a0:	4689      	mov	r9, r1
 800a9a2:	e7c5      	b.n	800a930 <_dtoa_r+0x530>
 800a9a4:	ec51 0b17 	vmov	r0, r1, d7
 800a9a8:	f7f5 fe46 	bl	8000638 <__aeabi_dmul>
 800a9ac:	9b02      	ldr	r3, [sp, #8]
 800a9ae:	9d00      	ldr	r5, [sp, #0]
 800a9b0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9b2:	ec41 0b19 	vmov	d9, r0, r1
 800a9b6:	4649      	mov	r1, r9
 800a9b8:	4640      	mov	r0, r8
 800a9ba:	f7f6 f8ed 	bl	8000b98 <__aeabi_d2iz>
 800a9be:	4606      	mov	r6, r0
 800a9c0:	f7f5 fdd0 	bl	8000564 <__aeabi_i2d>
 800a9c4:	3630      	adds	r6, #48	; 0x30
 800a9c6:	4602      	mov	r2, r0
 800a9c8:	460b      	mov	r3, r1
 800a9ca:	4640      	mov	r0, r8
 800a9cc:	4649      	mov	r1, r9
 800a9ce:	f7f5 fc7b 	bl	80002c8 <__aeabi_dsub>
 800a9d2:	f805 6b01 	strb.w	r6, [r5], #1
 800a9d6:	9b02      	ldr	r3, [sp, #8]
 800a9d8:	429d      	cmp	r5, r3
 800a9da:	4680      	mov	r8, r0
 800a9dc:	4689      	mov	r9, r1
 800a9de:	f04f 0200 	mov.w	r2, #0
 800a9e2:	d124      	bne.n	800aa2e <_dtoa_r+0x62e>
 800a9e4:	4b1b      	ldr	r3, [pc, #108]	; (800aa54 <_dtoa_r+0x654>)
 800a9e6:	ec51 0b19 	vmov	r0, r1, d9
 800a9ea:	f7f5 fc6f 	bl	80002cc <__adddf3>
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	460b      	mov	r3, r1
 800a9f2:	4640      	mov	r0, r8
 800a9f4:	4649      	mov	r1, r9
 800a9f6:	f7f6 f8af 	bl	8000b58 <__aeabi_dcmpgt>
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	d173      	bne.n	800aae6 <_dtoa_r+0x6e6>
 800a9fe:	ec53 2b19 	vmov	r2, r3, d9
 800aa02:	4914      	ldr	r1, [pc, #80]	; (800aa54 <_dtoa_r+0x654>)
 800aa04:	2000      	movs	r0, #0
 800aa06:	f7f5 fc5f 	bl	80002c8 <__aeabi_dsub>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	460b      	mov	r3, r1
 800aa0e:	4640      	mov	r0, r8
 800aa10:	4649      	mov	r1, r9
 800aa12:	f7f6 f883 	bl	8000b1c <__aeabi_dcmplt>
 800aa16:	2800      	cmp	r0, #0
 800aa18:	f43f af2f 	beq.w	800a87a <_dtoa_r+0x47a>
 800aa1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800aa1e:	1e6b      	subs	r3, r5, #1
 800aa20:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aa26:	2b30      	cmp	r3, #48	; 0x30
 800aa28:	d0f8      	beq.n	800aa1c <_dtoa_r+0x61c>
 800aa2a:	46bb      	mov	fp, r7
 800aa2c:	e04a      	b.n	800aac4 <_dtoa_r+0x6c4>
 800aa2e:	4b06      	ldr	r3, [pc, #24]	; (800aa48 <_dtoa_r+0x648>)
 800aa30:	f7f5 fe02 	bl	8000638 <__aeabi_dmul>
 800aa34:	4680      	mov	r8, r0
 800aa36:	4689      	mov	r9, r1
 800aa38:	e7bd      	b.n	800a9b6 <_dtoa_r+0x5b6>
 800aa3a:	bf00      	nop
 800aa3c:	0800ca50 	.word	0x0800ca50
 800aa40:	0800ca28 	.word	0x0800ca28
 800aa44:	3ff00000 	.word	0x3ff00000
 800aa48:	40240000 	.word	0x40240000
 800aa4c:	401c0000 	.word	0x401c0000
 800aa50:	40140000 	.word	0x40140000
 800aa54:	3fe00000 	.word	0x3fe00000
 800aa58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800aa5c:	9d00      	ldr	r5, [sp, #0]
 800aa5e:	4642      	mov	r2, r8
 800aa60:	464b      	mov	r3, r9
 800aa62:	4630      	mov	r0, r6
 800aa64:	4639      	mov	r1, r7
 800aa66:	f7f5 ff11 	bl	800088c <__aeabi_ddiv>
 800aa6a:	f7f6 f895 	bl	8000b98 <__aeabi_d2iz>
 800aa6e:	9001      	str	r0, [sp, #4]
 800aa70:	f7f5 fd78 	bl	8000564 <__aeabi_i2d>
 800aa74:	4642      	mov	r2, r8
 800aa76:	464b      	mov	r3, r9
 800aa78:	f7f5 fdde 	bl	8000638 <__aeabi_dmul>
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	460b      	mov	r3, r1
 800aa80:	4630      	mov	r0, r6
 800aa82:	4639      	mov	r1, r7
 800aa84:	f7f5 fc20 	bl	80002c8 <__aeabi_dsub>
 800aa88:	9e01      	ldr	r6, [sp, #4]
 800aa8a:	9f04      	ldr	r7, [sp, #16]
 800aa8c:	3630      	adds	r6, #48	; 0x30
 800aa8e:	f805 6b01 	strb.w	r6, [r5], #1
 800aa92:	9e00      	ldr	r6, [sp, #0]
 800aa94:	1bae      	subs	r6, r5, r6
 800aa96:	42b7      	cmp	r7, r6
 800aa98:	4602      	mov	r2, r0
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	d134      	bne.n	800ab08 <_dtoa_r+0x708>
 800aa9e:	f7f5 fc15 	bl	80002cc <__adddf3>
 800aaa2:	4642      	mov	r2, r8
 800aaa4:	464b      	mov	r3, r9
 800aaa6:	4606      	mov	r6, r0
 800aaa8:	460f      	mov	r7, r1
 800aaaa:	f7f6 f855 	bl	8000b58 <__aeabi_dcmpgt>
 800aaae:	b9c8      	cbnz	r0, 800aae4 <_dtoa_r+0x6e4>
 800aab0:	4642      	mov	r2, r8
 800aab2:	464b      	mov	r3, r9
 800aab4:	4630      	mov	r0, r6
 800aab6:	4639      	mov	r1, r7
 800aab8:	f7f6 f826 	bl	8000b08 <__aeabi_dcmpeq>
 800aabc:	b110      	cbz	r0, 800aac4 <_dtoa_r+0x6c4>
 800aabe:	9b01      	ldr	r3, [sp, #4]
 800aac0:	07db      	lsls	r3, r3, #31
 800aac2:	d40f      	bmi.n	800aae4 <_dtoa_r+0x6e4>
 800aac4:	4651      	mov	r1, sl
 800aac6:	4620      	mov	r0, r4
 800aac8:	f000 fd1e 	bl	800b508 <_Bfree>
 800aacc:	2300      	movs	r3, #0
 800aace:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aad0:	702b      	strb	r3, [r5, #0]
 800aad2:	f10b 0301 	add.w	r3, fp, #1
 800aad6:	6013      	str	r3, [r2, #0]
 800aad8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aada:	2b00      	cmp	r3, #0
 800aadc:	f43f ace2 	beq.w	800a4a4 <_dtoa_r+0xa4>
 800aae0:	601d      	str	r5, [r3, #0]
 800aae2:	e4df      	b.n	800a4a4 <_dtoa_r+0xa4>
 800aae4:	465f      	mov	r7, fp
 800aae6:	462b      	mov	r3, r5
 800aae8:	461d      	mov	r5, r3
 800aaea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aaee:	2a39      	cmp	r2, #57	; 0x39
 800aaf0:	d106      	bne.n	800ab00 <_dtoa_r+0x700>
 800aaf2:	9a00      	ldr	r2, [sp, #0]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d1f7      	bne.n	800aae8 <_dtoa_r+0x6e8>
 800aaf8:	9900      	ldr	r1, [sp, #0]
 800aafa:	2230      	movs	r2, #48	; 0x30
 800aafc:	3701      	adds	r7, #1
 800aafe:	700a      	strb	r2, [r1, #0]
 800ab00:	781a      	ldrb	r2, [r3, #0]
 800ab02:	3201      	adds	r2, #1
 800ab04:	701a      	strb	r2, [r3, #0]
 800ab06:	e790      	b.n	800aa2a <_dtoa_r+0x62a>
 800ab08:	4ba3      	ldr	r3, [pc, #652]	; (800ad98 <_dtoa_r+0x998>)
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	f7f5 fd94 	bl	8000638 <__aeabi_dmul>
 800ab10:	2200      	movs	r2, #0
 800ab12:	2300      	movs	r3, #0
 800ab14:	4606      	mov	r6, r0
 800ab16:	460f      	mov	r7, r1
 800ab18:	f7f5 fff6 	bl	8000b08 <__aeabi_dcmpeq>
 800ab1c:	2800      	cmp	r0, #0
 800ab1e:	d09e      	beq.n	800aa5e <_dtoa_r+0x65e>
 800ab20:	e7d0      	b.n	800aac4 <_dtoa_r+0x6c4>
 800ab22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab24:	2a00      	cmp	r2, #0
 800ab26:	f000 80ca 	beq.w	800acbe <_dtoa_r+0x8be>
 800ab2a:	9a07      	ldr	r2, [sp, #28]
 800ab2c:	2a01      	cmp	r2, #1
 800ab2e:	f300 80ad 	bgt.w	800ac8c <_dtoa_r+0x88c>
 800ab32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab34:	2a00      	cmp	r2, #0
 800ab36:	f000 80a5 	beq.w	800ac84 <_dtoa_r+0x884>
 800ab3a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ab3e:	9e08      	ldr	r6, [sp, #32]
 800ab40:	9d05      	ldr	r5, [sp, #20]
 800ab42:	9a05      	ldr	r2, [sp, #20]
 800ab44:	441a      	add	r2, r3
 800ab46:	9205      	str	r2, [sp, #20]
 800ab48:	9a06      	ldr	r2, [sp, #24]
 800ab4a:	2101      	movs	r1, #1
 800ab4c:	441a      	add	r2, r3
 800ab4e:	4620      	mov	r0, r4
 800ab50:	9206      	str	r2, [sp, #24]
 800ab52:	f000 fd8f 	bl	800b674 <__i2b>
 800ab56:	4607      	mov	r7, r0
 800ab58:	b165      	cbz	r5, 800ab74 <_dtoa_r+0x774>
 800ab5a:	9b06      	ldr	r3, [sp, #24]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	dd09      	ble.n	800ab74 <_dtoa_r+0x774>
 800ab60:	42ab      	cmp	r3, r5
 800ab62:	9a05      	ldr	r2, [sp, #20]
 800ab64:	bfa8      	it	ge
 800ab66:	462b      	movge	r3, r5
 800ab68:	1ad2      	subs	r2, r2, r3
 800ab6a:	9205      	str	r2, [sp, #20]
 800ab6c:	9a06      	ldr	r2, [sp, #24]
 800ab6e:	1aed      	subs	r5, r5, r3
 800ab70:	1ad3      	subs	r3, r2, r3
 800ab72:	9306      	str	r3, [sp, #24]
 800ab74:	9b08      	ldr	r3, [sp, #32]
 800ab76:	b1f3      	cbz	r3, 800abb6 <_dtoa_r+0x7b6>
 800ab78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	f000 80a3 	beq.w	800acc6 <_dtoa_r+0x8c6>
 800ab80:	2e00      	cmp	r6, #0
 800ab82:	dd10      	ble.n	800aba6 <_dtoa_r+0x7a6>
 800ab84:	4639      	mov	r1, r7
 800ab86:	4632      	mov	r2, r6
 800ab88:	4620      	mov	r0, r4
 800ab8a:	f000 fe33 	bl	800b7f4 <__pow5mult>
 800ab8e:	4652      	mov	r2, sl
 800ab90:	4601      	mov	r1, r0
 800ab92:	4607      	mov	r7, r0
 800ab94:	4620      	mov	r0, r4
 800ab96:	f000 fd83 	bl	800b6a0 <__multiply>
 800ab9a:	4651      	mov	r1, sl
 800ab9c:	4680      	mov	r8, r0
 800ab9e:	4620      	mov	r0, r4
 800aba0:	f000 fcb2 	bl	800b508 <_Bfree>
 800aba4:	46c2      	mov	sl, r8
 800aba6:	9b08      	ldr	r3, [sp, #32]
 800aba8:	1b9a      	subs	r2, r3, r6
 800abaa:	d004      	beq.n	800abb6 <_dtoa_r+0x7b6>
 800abac:	4651      	mov	r1, sl
 800abae:	4620      	mov	r0, r4
 800abb0:	f000 fe20 	bl	800b7f4 <__pow5mult>
 800abb4:	4682      	mov	sl, r0
 800abb6:	2101      	movs	r1, #1
 800abb8:	4620      	mov	r0, r4
 800abba:	f000 fd5b 	bl	800b674 <__i2b>
 800abbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	4606      	mov	r6, r0
 800abc4:	f340 8081 	ble.w	800acca <_dtoa_r+0x8ca>
 800abc8:	461a      	mov	r2, r3
 800abca:	4601      	mov	r1, r0
 800abcc:	4620      	mov	r0, r4
 800abce:	f000 fe11 	bl	800b7f4 <__pow5mult>
 800abd2:	9b07      	ldr	r3, [sp, #28]
 800abd4:	2b01      	cmp	r3, #1
 800abd6:	4606      	mov	r6, r0
 800abd8:	dd7a      	ble.n	800acd0 <_dtoa_r+0x8d0>
 800abda:	f04f 0800 	mov.w	r8, #0
 800abde:	6933      	ldr	r3, [r6, #16]
 800abe0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800abe4:	6918      	ldr	r0, [r3, #16]
 800abe6:	f000 fcf7 	bl	800b5d8 <__hi0bits>
 800abea:	f1c0 0020 	rsb	r0, r0, #32
 800abee:	9b06      	ldr	r3, [sp, #24]
 800abf0:	4418      	add	r0, r3
 800abf2:	f010 001f 	ands.w	r0, r0, #31
 800abf6:	f000 8094 	beq.w	800ad22 <_dtoa_r+0x922>
 800abfa:	f1c0 0320 	rsb	r3, r0, #32
 800abfe:	2b04      	cmp	r3, #4
 800ac00:	f340 8085 	ble.w	800ad0e <_dtoa_r+0x90e>
 800ac04:	9b05      	ldr	r3, [sp, #20]
 800ac06:	f1c0 001c 	rsb	r0, r0, #28
 800ac0a:	4403      	add	r3, r0
 800ac0c:	9305      	str	r3, [sp, #20]
 800ac0e:	9b06      	ldr	r3, [sp, #24]
 800ac10:	4403      	add	r3, r0
 800ac12:	4405      	add	r5, r0
 800ac14:	9306      	str	r3, [sp, #24]
 800ac16:	9b05      	ldr	r3, [sp, #20]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	dd05      	ble.n	800ac28 <_dtoa_r+0x828>
 800ac1c:	4651      	mov	r1, sl
 800ac1e:	461a      	mov	r2, r3
 800ac20:	4620      	mov	r0, r4
 800ac22:	f000 fe41 	bl	800b8a8 <__lshift>
 800ac26:	4682      	mov	sl, r0
 800ac28:	9b06      	ldr	r3, [sp, #24]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	dd05      	ble.n	800ac3a <_dtoa_r+0x83a>
 800ac2e:	4631      	mov	r1, r6
 800ac30:	461a      	mov	r2, r3
 800ac32:	4620      	mov	r0, r4
 800ac34:	f000 fe38 	bl	800b8a8 <__lshift>
 800ac38:	4606      	mov	r6, r0
 800ac3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d072      	beq.n	800ad26 <_dtoa_r+0x926>
 800ac40:	4631      	mov	r1, r6
 800ac42:	4650      	mov	r0, sl
 800ac44:	f000 fe9c 	bl	800b980 <__mcmp>
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	da6c      	bge.n	800ad26 <_dtoa_r+0x926>
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	4651      	mov	r1, sl
 800ac50:	220a      	movs	r2, #10
 800ac52:	4620      	mov	r0, r4
 800ac54:	f000 fc7a 	bl	800b54c <__multadd>
 800ac58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac5a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ac5e:	4682      	mov	sl, r0
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	f000 81b0 	beq.w	800afc6 <_dtoa_r+0xbc6>
 800ac66:	2300      	movs	r3, #0
 800ac68:	4639      	mov	r1, r7
 800ac6a:	220a      	movs	r2, #10
 800ac6c:	4620      	mov	r0, r4
 800ac6e:	f000 fc6d 	bl	800b54c <__multadd>
 800ac72:	9b01      	ldr	r3, [sp, #4]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	4607      	mov	r7, r0
 800ac78:	f300 8096 	bgt.w	800ada8 <_dtoa_r+0x9a8>
 800ac7c:	9b07      	ldr	r3, [sp, #28]
 800ac7e:	2b02      	cmp	r3, #2
 800ac80:	dc59      	bgt.n	800ad36 <_dtoa_r+0x936>
 800ac82:	e091      	b.n	800ada8 <_dtoa_r+0x9a8>
 800ac84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ac8a:	e758      	b.n	800ab3e <_dtoa_r+0x73e>
 800ac8c:	9b04      	ldr	r3, [sp, #16]
 800ac8e:	1e5e      	subs	r6, r3, #1
 800ac90:	9b08      	ldr	r3, [sp, #32]
 800ac92:	42b3      	cmp	r3, r6
 800ac94:	bfbf      	itttt	lt
 800ac96:	9b08      	ldrlt	r3, [sp, #32]
 800ac98:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ac9a:	9608      	strlt	r6, [sp, #32]
 800ac9c:	1af3      	sublt	r3, r6, r3
 800ac9e:	bfb4      	ite	lt
 800aca0:	18d2      	addlt	r2, r2, r3
 800aca2:	1b9e      	subge	r6, r3, r6
 800aca4:	9b04      	ldr	r3, [sp, #16]
 800aca6:	bfbc      	itt	lt
 800aca8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800acaa:	2600      	movlt	r6, #0
 800acac:	2b00      	cmp	r3, #0
 800acae:	bfb7      	itett	lt
 800acb0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800acb4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800acb8:	1a9d      	sublt	r5, r3, r2
 800acba:	2300      	movlt	r3, #0
 800acbc:	e741      	b.n	800ab42 <_dtoa_r+0x742>
 800acbe:	9e08      	ldr	r6, [sp, #32]
 800acc0:	9d05      	ldr	r5, [sp, #20]
 800acc2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800acc4:	e748      	b.n	800ab58 <_dtoa_r+0x758>
 800acc6:	9a08      	ldr	r2, [sp, #32]
 800acc8:	e770      	b.n	800abac <_dtoa_r+0x7ac>
 800acca:	9b07      	ldr	r3, [sp, #28]
 800accc:	2b01      	cmp	r3, #1
 800acce:	dc19      	bgt.n	800ad04 <_dtoa_r+0x904>
 800acd0:	9b02      	ldr	r3, [sp, #8]
 800acd2:	b9bb      	cbnz	r3, 800ad04 <_dtoa_r+0x904>
 800acd4:	9b03      	ldr	r3, [sp, #12]
 800acd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acda:	b99b      	cbnz	r3, 800ad04 <_dtoa_r+0x904>
 800acdc:	9b03      	ldr	r3, [sp, #12]
 800acde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ace2:	0d1b      	lsrs	r3, r3, #20
 800ace4:	051b      	lsls	r3, r3, #20
 800ace6:	b183      	cbz	r3, 800ad0a <_dtoa_r+0x90a>
 800ace8:	9b05      	ldr	r3, [sp, #20]
 800acea:	3301      	adds	r3, #1
 800acec:	9305      	str	r3, [sp, #20]
 800acee:	9b06      	ldr	r3, [sp, #24]
 800acf0:	3301      	adds	r3, #1
 800acf2:	9306      	str	r3, [sp, #24]
 800acf4:	f04f 0801 	mov.w	r8, #1
 800acf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	f47f af6f 	bne.w	800abde <_dtoa_r+0x7de>
 800ad00:	2001      	movs	r0, #1
 800ad02:	e774      	b.n	800abee <_dtoa_r+0x7ee>
 800ad04:	f04f 0800 	mov.w	r8, #0
 800ad08:	e7f6      	b.n	800acf8 <_dtoa_r+0x8f8>
 800ad0a:	4698      	mov	r8, r3
 800ad0c:	e7f4      	b.n	800acf8 <_dtoa_r+0x8f8>
 800ad0e:	d082      	beq.n	800ac16 <_dtoa_r+0x816>
 800ad10:	9a05      	ldr	r2, [sp, #20]
 800ad12:	331c      	adds	r3, #28
 800ad14:	441a      	add	r2, r3
 800ad16:	9205      	str	r2, [sp, #20]
 800ad18:	9a06      	ldr	r2, [sp, #24]
 800ad1a:	441a      	add	r2, r3
 800ad1c:	441d      	add	r5, r3
 800ad1e:	9206      	str	r2, [sp, #24]
 800ad20:	e779      	b.n	800ac16 <_dtoa_r+0x816>
 800ad22:	4603      	mov	r3, r0
 800ad24:	e7f4      	b.n	800ad10 <_dtoa_r+0x910>
 800ad26:	9b04      	ldr	r3, [sp, #16]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	dc37      	bgt.n	800ad9c <_dtoa_r+0x99c>
 800ad2c:	9b07      	ldr	r3, [sp, #28]
 800ad2e:	2b02      	cmp	r3, #2
 800ad30:	dd34      	ble.n	800ad9c <_dtoa_r+0x99c>
 800ad32:	9b04      	ldr	r3, [sp, #16]
 800ad34:	9301      	str	r3, [sp, #4]
 800ad36:	9b01      	ldr	r3, [sp, #4]
 800ad38:	b963      	cbnz	r3, 800ad54 <_dtoa_r+0x954>
 800ad3a:	4631      	mov	r1, r6
 800ad3c:	2205      	movs	r2, #5
 800ad3e:	4620      	mov	r0, r4
 800ad40:	f000 fc04 	bl	800b54c <__multadd>
 800ad44:	4601      	mov	r1, r0
 800ad46:	4606      	mov	r6, r0
 800ad48:	4650      	mov	r0, sl
 800ad4a:	f000 fe19 	bl	800b980 <__mcmp>
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	f73f adbb 	bgt.w	800a8ca <_dtoa_r+0x4ca>
 800ad54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad56:	9d00      	ldr	r5, [sp, #0]
 800ad58:	ea6f 0b03 	mvn.w	fp, r3
 800ad5c:	f04f 0800 	mov.w	r8, #0
 800ad60:	4631      	mov	r1, r6
 800ad62:	4620      	mov	r0, r4
 800ad64:	f000 fbd0 	bl	800b508 <_Bfree>
 800ad68:	2f00      	cmp	r7, #0
 800ad6a:	f43f aeab 	beq.w	800aac4 <_dtoa_r+0x6c4>
 800ad6e:	f1b8 0f00 	cmp.w	r8, #0
 800ad72:	d005      	beq.n	800ad80 <_dtoa_r+0x980>
 800ad74:	45b8      	cmp	r8, r7
 800ad76:	d003      	beq.n	800ad80 <_dtoa_r+0x980>
 800ad78:	4641      	mov	r1, r8
 800ad7a:	4620      	mov	r0, r4
 800ad7c:	f000 fbc4 	bl	800b508 <_Bfree>
 800ad80:	4639      	mov	r1, r7
 800ad82:	4620      	mov	r0, r4
 800ad84:	f000 fbc0 	bl	800b508 <_Bfree>
 800ad88:	e69c      	b.n	800aac4 <_dtoa_r+0x6c4>
 800ad8a:	2600      	movs	r6, #0
 800ad8c:	4637      	mov	r7, r6
 800ad8e:	e7e1      	b.n	800ad54 <_dtoa_r+0x954>
 800ad90:	46bb      	mov	fp, r7
 800ad92:	4637      	mov	r7, r6
 800ad94:	e599      	b.n	800a8ca <_dtoa_r+0x4ca>
 800ad96:	bf00      	nop
 800ad98:	40240000 	.word	0x40240000
 800ad9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	f000 80c8 	beq.w	800af34 <_dtoa_r+0xb34>
 800ada4:	9b04      	ldr	r3, [sp, #16]
 800ada6:	9301      	str	r3, [sp, #4]
 800ada8:	2d00      	cmp	r5, #0
 800adaa:	dd05      	ble.n	800adb8 <_dtoa_r+0x9b8>
 800adac:	4639      	mov	r1, r7
 800adae:	462a      	mov	r2, r5
 800adb0:	4620      	mov	r0, r4
 800adb2:	f000 fd79 	bl	800b8a8 <__lshift>
 800adb6:	4607      	mov	r7, r0
 800adb8:	f1b8 0f00 	cmp.w	r8, #0
 800adbc:	d05b      	beq.n	800ae76 <_dtoa_r+0xa76>
 800adbe:	6879      	ldr	r1, [r7, #4]
 800adc0:	4620      	mov	r0, r4
 800adc2:	f000 fb61 	bl	800b488 <_Balloc>
 800adc6:	4605      	mov	r5, r0
 800adc8:	b928      	cbnz	r0, 800add6 <_dtoa_r+0x9d6>
 800adca:	4b83      	ldr	r3, [pc, #524]	; (800afd8 <_dtoa_r+0xbd8>)
 800adcc:	4602      	mov	r2, r0
 800adce:	f240 21ef 	movw	r1, #751	; 0x2ef
 800add2:	f7ff bb2e 	b.w	800a432 <_dtoa_r+0x32>
 800add6:	693a      	ldr	r2, [r7, #16]
 800add8:	3202      	adds	r2, #2
 800adda:	0092      	lsls	r2, r2, #2
 800addc:	f107 010c 	add.w	r1, r7, #12
 800ade0:	300c      	adds	r0, #12
 800ade2:	f000 ff9f 	bl	800bd24 <memcpy>
 800ade6:	2201      	movs	r2, #1
 800ade8:	4629      	mov	r1, r5
 800adea:	4620      	mov	r0, r4
 800adec:	f000 fd5c 	bl	800b8a8 <__lshift>
 800adf0:	9b00      	ldr	r3, [sp, #0]
 800adf2:	3301      	adds	r3, #1
 800adf4:	9304      	str	r3, [sp, #16]
 800adf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adfa:	4413      	add	r3, r2
 800adfc:	9308      	str	r3, [sp, #32]
 800adfe:	9b02      	ldr	r3, [sp, #8]
 800ae00:	f003 0301 	and.w	r3, r3, #1
 800ae04:	46b8      	mov	r8, r7
 800ae06:	9306      	str	r3, [sp, #24]
 800ae08:	4607      	mov	r7, r0
 800ae0a:	9b04      	ldr	r3, [sp, #16]
 800ae0c:	4631      	mov	r1, r6
 800ae0e:	3b01      	subs	r3, #1
 800ae10:	4650      	mov	r0, sl
 800ae12:	9301      	str	r3, [sp, #4]
 800ae14:	f7ff fa6c 	bl	800a2f0 <quorem>
 800ae18:	4641      	mov	r1, r8
 800ae1a:	9002      	str	r0, [sp, #8]
 800ae1c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ae20:	4650      	mov	r0, sl
 800ae22:	f000 fdad 	bl	800b980 <__mcmp>
 800ae26:	463a      	mov	r2, r7
 800ae28:	9005      	str	r0, [sp, #20]
 800ae2a:	4631      	mov	r1, r6
 800ae2c:	4620      	mov	r0, r4
 800ae2e:	f000 fdc3 	bl	800b9b8 <__mdiff>
 800ae32:	68c2      	ldr	r2, [r0, #12]
 800ae34:	4605      	mov	r5, r0
 800ae36:	bb02      	cbnz	r2, 800ae7a <_dtoa_r+0xa7a>
 800ae38:	4601      	mov	r1, r0
 800ae3a:	4650      	mov	r0, sl
 800ae3c:	f000 fda0 	bl	800b980 <__mcmp>
 800ae40:	4602      	mov	r2, r0
 800ae42:	4629      	mov	r1, r5
 800ae44:	4620      	mov	r0, r4
 800ae46:	9209      	str	r2, [sp, #36]	; 0x24
 800ae48:	f000 fb5e 	bl	800b508 <_Bfree>
 800ae4c:	9b07      	ldr	r3, [sp, #28]
 800ae4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae50:	9d04      	ldr	r5, [sp, #16]
 800ae52:	ea43 0102 	orr.w	r1, r3, r2
 800ae56:	9b06      	ldr	r3, [sp, #24]
 800ae58:	4319      	orrs	r1, r3
 800ae5a:	d110      	bne.n	800ae7e <_dtoa_r+0xa7e>
 800ae5c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ae60:	d029      	beq.n	800aeb6 <_dtoa_r+0xab6>
 800ae62:	9b05      	ldr	r3, [sp, #20]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	dd02      	ble.n	800ae6e <_dtoa_r+0xa6e>
 800ae68:	9b02      	ldr	r3, [sp, #8]
 800ae6a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800ae6e:	9b01      	ldr	r3, [sp, #4]
 800ae70:	f883 9000 	strb.w	r9, [r3]
 800ae74:	e774      	b.n	800ad60 <_dtoa_r+0x960>
 800ae76:	4638      	mov	r0, r7
 800ae78:	e7ba      	b.n	800adf0 <_dtoa_r+0x9f0>
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	e7e1      	b.n	800ae42 <_dtoa_r+0xa42>
 800ae7e:	9b05      	ldr	r3, [sp, #20]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	db04      	blt.n	800ae8e <_dtoa_r+0xa8e>
 800ae84:	9907      	ldr	r1, [sp, #28]
 800ae86:	430b      	orrs	r3, r1
 800ae88:	9906      	ldr	r1, [sp, #24]
 800ae8a:	430b      	orrs	r3, r1
 800ae8c:	d120      	bne.n	800aed0 <_dtoa_r+0xad0>
 800ae8e:	2a00      	cmp	r2, #0
 800ae90:	dded      	ble.n	800ae6e <_dtoa_r+0xa6e>
 800ae92:	4651      	mov	r1, sl
 800ae94:	2201      	movs	r2, #1
 800ae96:	4620      	mov	r0, r4
 800ae98:	f000 fd06 	bl	800b8a8 <__lshift>
 800ae9c:	4631      	mov	r1, r6
 800ae9e:	4682      	mov	sl, r0
 800aea0:	f000 fd6e 	bl	800b980 <__mcmp>
 800aea4:	2800      	cmp	r0, #0
 800aea6:	dc03      	bgt.n	800aeb0 <_dtoa_r+0xab0>
 800aea8:	d1e1      	bne.n	800ae6e <_dtoa_r+0xa6e>
 800aeaa:	f019 0f01 	tst.w	r9, #1
 800aeae:	d0de      	beq.n	800ae6e <_dtoa_r+0xa6e>
 800aeb0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800aeb4:	d1d8      	bne.n	800ae68 <_dtoa_r+0xa68>
 800aeb6:	9a01      	ldr	r2, [sp, #4]
 800aeb8:	2339      	movs	r3, #57	; 0x39
 800aeba:	7013      	strb	r3, [r2, #0]
 800aebc:	462b      	mov	r3, r5
 800aebe:	461d      	mov	r5, r3
 800aec0:	3b01      	subs	r3, #1
 800aec2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800aec6:	2a39      	cmp	r2, #57	; 0x39
 800aec8:	d06c      	beq.n	800afa4 <_dtoa_r+0xba4>
 800aeca:	3201      	adds	r2, #1
 800aecc:	701a      	strb	r2, [r3, #0]
 800aece:	e747      	b.n	800ad60 <_dtoa_r+0x960>
 800aed0:	2a00      	cmp	r2, #0
 800aed2:	dd07      	ble.n	800aee4 <_dtoa_r+0xae4>
 800aed4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800aed8:	d0ed      	beq.n	800aeb6 <_dtoa_r+0xab6>
 800aeda:	9a01      	ldr	r2, [sp, #4]
 800aedc:	f109 0301 	add.w	r3, r9, #1
 800aee0:	7013      	strb	r3, [r2, #0]
 800aee2:	e73d      	b.n	800ad60 <_dtoa_r+0x960>
 800aee4:	9b04      	ldr	r3, [sp, #16]
 800aee6:	9a08      	ldr	r2, [sp, #32]
 800aee8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d043      	beq.n	800af78 <_dtoa_r+0xb78>
 800aef0:	4651      	mov	r1, sl
 800aef2:	2300      	movs	r3, #0
 800aef4:	220a      	movs	r2, #10
 800aef6:	4620      	mov	r0, r4
 800aef8:	f000 fb28 	bl	800b54c <__multadd>
 800aefc:	45b8      	cmp	r8, r7
 800aefe:	4682      	mov	sl, r0
 800af00:	f04f 0300 	mov.w	r3, #0
 800af04:	f04f 020a 	mov.w	r2, #10
 800af08:	4641      	mov	r1, r8
 800af0a:	4620      	mov	r0, r4
 800af0c:	d107      	bne.n	800af1e <_dtoa_r+0xb1e>
 800af0e:	f000 fb1d 	bl	800b54c <__multadd>
 800af12:	4680      	mov	r8, r0
 800af14:	4607      	mov	r7, r0
 800af16:	9b04      	ldr	r3, [sp, #16]
 800af18:	3301      	adds	r3, #1
 800af1a:	9304      	str	r3, [sp, #16]
 800af1c:	e775      	b.n	800ae0a <_dtoa_r+0xa0a>
 800af1e:	f000 fb15 	bl	800b54c <__multadd>
 800af22:	4639      	mov	r1, r7
 800af24:	4680      	mov	r8, r0
 800af26:	2300      	movs	r3, #0
 800af28:	220a      	movs	r2, #10
 800af2a:	4620      	mov	r0, r4
 800af2c:	f000 fb0e 	bl	800b54c <__multadd>
 800af30:	4607      	mov	r7, r0
 800af32:	e7f0      	b.n	800af16 <_dtoa_r+0xb16>
 800af34:	9b04      	ldr	r3, [sp, #16]
 800af36:	9301      	str	r3, [sp, #4]
 800af38:	9d00      	ldr	r5, [sp, #0]
 800af3a:	4631      	mov	r1, r6
 800af3c:	4650      	mov	r0, sl
 800af3e:	f7ff f9d7 	bl	800a2f0 <quorem>
 800af42:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800af46:	9b00      	ldr	r3, [sp, #0]
 800af48:	f805 9b01 	strb.w	r9, [r5], #1
 800af4c:	1aea      	subs	r2, r5, r3
 800af4e:	9b01      	ldr	r3, [sp, #4]
 800af50:	4293      	cmp	r3, r2
 800af52:	dd07      	ble.n	800af64 <_dtoa_r+0xb64>
 800af54:	4651      	mov	r1, sl
 800af56:	2300      	movs	r3, #0
 800af58:	220a      	movs	r2, #10
 800af5a:	4620      	mov	r0, r4
 800af5c:	f000 faf6 	bl	800b54c <__multadd>
 800af60:	4682      	mov	sl, r0
 800af62:	e7ea      	b.n	800af3a <_dtoa_r+0xb3a>
 800af64:	9b01      	ldr	r3, [sp, #4]
 800af66:	2b00      	cmp	r3, #0
 800af68:	bfc8      	it	gt
 800af6a:	461d      	movgt	r5, r3
 800af6c:	9b00      	ldr	r3, [sp, #0]
 800af6e:	bfd8      	it	le
 800af70:	2501      	movle	r5, #1
 800af72:	441d      	add	r5, r3
 800af74:	f04f 0800 	mov.w	r8, #0
 800af78:	4651      	mov	r1, sl
 800af7a:	2201      	movs	r2, #1
 800af7c:	4620      	mov	r0, r4
 800af7e:	f000 fc93 	bl	800b8a8 <__lshift>
 800af82:	4631      	mov	r1, r6
 800af84:	4682      	mov	sl, r0
 800af86:	f000 fcfb 	bl	800b980 <__mcmp>
 800af8a:	2800      	cmp	r0, #0
 800af8c:	dc96      	bgt.n	800aebc <_dtoa_r+0xabc>
 800af8e:	d102      	bne.n	800af96 <_dtoa_r+0xb96>
 800af90:	f019 0f01 	tst.w	r9, #1
 800af94:	d192      	bne.n	800aebc <_dtoa_r+0xabc>
 800af96:	462b      	mov	r3, r5
 800af98:	461d      	mov	r5, r3
 800af9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af9e:	2a30      	cmp	r2, #48	; 0x30
 800afa0:	d0fa      	beq.n	800af98 <_dtoa_r+0xb98>
 800afa2:	e6dd      	b.n	800ad60 <_dtoa_r+0x960>
 800afa4:	9a00      	ldr	r2, [sp, #0]
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d189      	bne.n	800aebe <_dtoa_r+0xabe>
 800afaa:	f10b 0b01 	add.w	fp, fp, #1
 800afae:	2331      	movs	r3, #49	; 0x31
 800afb0:	e796      	b.n	800aee0 <_dtoa_r+0xae0>
 800afb2:	4b0a      	ldr	r3, [pc, #40]	; (800afdc <_dtoa_r+0xbdc>)
 800afb4:	f7ff ba99 	b.w	800a4ea <_dtoa_r+0xea>
 800afb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afba:	2b00      	cmp	r3, #0
 800afbc:	f47f aa6d 	bne.w	800a49a <_dtoa_r+0x9a>
 800afc0:	4b07      	ldr	r3, [pc, #28]	; (800afe0 <_dtoa_r+0xbe0>)
 800afc2:	f7ff ba92 	b.w	800a4ea <_dtoa_r+0xea>
 800afc6:	9b01      	ldr	r3, [sp, #4]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	dcb5      	bgt.n	800af38 <_dtoa_r+0xb38>
 800afcc:	9b07      	ldr	r3, [sp, #28]
 800afce:	2b02      	cmp	r3, #2
 800afd0:	f73f aeb1 	bgt.w	800ad36 <_dtoa_r+0x936>
 800afd4:	e7b0      	b.n	800af38 <_dtoa_r+0xb38>
 800afd6:	bf00      	nop
 800afd8:	0800c9ac 	.word	0x0800c9ac
 800afdc:	0800c90c 	.word	0x0800c90c
 800afe0:	0800c930 	.word	0x0800c930

0800afe4 <_free_r>:
 800afe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800afe6:	2900      	cmp	r1, #0
 800afe8:	d044      	beq.n	800b074 <_free_r+0x90>
 800afea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afee:	9001      	str	r0, [sp, #4]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	f1a1 0404 	sub.w	r4, r1, #4
 800aff6:	bfb8      	it	lt
 800aff8:	18e4      	addlt	r4, r4, r3
 800affa:	f7ff f841 	bl	800a080 <__malloc_lock>
 800affe:	4a1e      	ldr	r2, [pc, #120]	; (800b078 <_free_r+0x94>)
 800b000:	9801      	ldr	r0, [sp, #4]
 800b002:	6813      	ldr	r3, [r2, #0]
 800b004:	b933      	cbnz	r3, 800b014 <_free_r+0x30>
 800b006:	6063      	str	r3, [r4, #4]
 800b008:	6014      	str	r4, [r2, #0]
 800b00a:	b003      	add	sp, #12
 800b00c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b010:	f7ff b83c 	b.w	800a08c <__malloc_unlock>
 800b014:	42a3      	cmp	r3, r4
 800b016:	d908      	bls.n	800b02a <_free_r+0x46>
 800b018:	6825      	ldr	r5, [r4, #0]
 800b01a:	1961      	adds	r1, r4, r5
 800b01c:	428b      	cmp	r3, r1
 800b01e:	bf01      	itttt	eq
 800b020:	6819      	ldreq	r1, [r3, #0]
 800b022:	685b      	ldreq	r3, [r3, #4]
 800b024:	1949      	addeq	r1, r1, r5
 800b026:	6021      	streq	r1, [r4, #0]
 800b028:	e7ed      	b.n	800b006 <_free_r+0x22>
 800b02a:	461a      	mov	r2, r3
 800b02c:	685b      	ldr	r3, [r3, #4]
 800b02e:	b10b      	cbz	r3, 800b034 <_free_r+0x50>
 800b030:	42a3      	cmp	r3, r4
 800b032:	d9fa      	bls.n	800b02a <_free_r+0x46>
 800b034:	6811      	ldr	r1, [r2, #0]
 800b036:	1855      	adds	r5, r2, r1
 800b038:	42a5      	cmp	r5, r4
 800b03a:	d10b      	bne.n	800b054 <_free_r+0x70>
 800b03c:	6824      	ldr	r4, [r4, #0]
 800b03e:	4421      	add	r1, r4
 800b040:	1854      	adds	r4, r2, r1
 800b042:	42a3      	cmp	r3, r4
 800b044:	6011      	str	r1, [r2, #0]
 800b046:	d1e0      	bne.n	800b00a <_free_r+0x26>
 800b048:	681c      	ldr	r4, [r3, #0]
 800b04a:	685b      	ldr	r3, [r3, #4]
 800b04c:	6053      	str	r3, [r2, #4]
 800b04e:	440c      	add	r4, r1
 800b050:	6014      	str	r4, [r2, #0]
 800b052:	e7da      	b.n	800b00a <_free_r+0x26>
 800b054:	d902      	bls.n	800b05c <_free_r+0x78>
 800b056:	230c      	movs	r3, #12
 800b058:	6003      	str	r3, [r0, #0]
 800b05a:	e7d6      	b.n	800b00a <_free_r+0x26>
 800b05c:	6825      	ldr	r5, [r4, #0]
 800b05e:	1961      	adds	r1, r4, r5
 800b060:	428b      	cmp	r3, r1
 800b062:	bf04      	itt	eq
 800b064:	6819      	ldreq	r1, [r3, #0]
 800b066:	685b      	ldreq	r3, [r3, #4]
 800b068:	6063      	str	r3, [r4, #4]
 800b06a:	bf04      	itt	eq
 800b06c:	1949      	addeq	r1, r1, r5
 800b06e:	6021      	streq	r1, [r4, #0]
 800b070:	6054      	str	r4, [r2, #4]
 800b072:	e7ca      	b.n	800b00a <_free_r+0x26>
 800b074:	b003      	add	sp, #12
 800b076:	bd30      	pop	{r4, r5, pc}
 800b078:	20003268 	.word	0x20003268

0800b07c <__ssputs_r>:
 800b07c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b080:	688e      	ldr	r6, [r1, #8]
 800b082:	461f      	mov	r7, r3
 800b084:	42be      	cmp	r6, r7
 800b086:	680b      	ldr	r3, [r1, #0]
 800b088:	4682      	mov	sl, r0
 800b08a:	460c      	mov	r4, r1
 800b08c:	4690      	mov	r8, r2
 800b08e:	d82c      	bhi.n	800b0ea <__ssputs_r+0x6e>
 800b090:	898a      	ldrh	r2, [r1, #12]
 800b092:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b096:	d026      	beq.n	800b0e6 <__ssputs_r+0x6a>
 800b098:	6965      	ldr	r5, [r4, #20]
 800b09a:	6909      	ldr	r1, [r1, #16]
 800b09c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0a0:	eba3 0901 	sub.w	r9, r3, r1
 800b0a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b0a8:	1c7b      	adds	r3, r7, #1
 800b0aa:	444b      	add	r3, r9
 800b0ac:	106d      	asrs	r5, r5, #1
 800b0ae:	429d      	cmp	r5, r3
 800b0b0:	bf38      	it	cc
 800b0b2:	461d      	movcc	r5, r3
 800b0b4:	0553      	lsls	r3, r2, #21
 800b0b6:	d527      	bpl.n	800b108 <__ssputs_r+0x8c>
 800b0b8:	4629      	mov	r1, r5
 800b0ba:	f7fe fdd1 	bl	8009c60 <_malloc_r>
 800b0be:	4606      	mov	r6, r0
 800b0c0:	b360      	cbz	r0, 800b11c <__ssputs_r+0xa0>
 800b0c2:	6921      	ldr	r1, [r4, #16]
 800b0c4:	464a      	mov	r2, r9
 800b0c6:	f000 fe2d 	bl	800bd24 <memcpy>
 800b0ca:	89a3      	ldrh	r3, [r4, #12]
 800b0cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b0d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0d4:	81a3      	strh	r3, [r4, #12]
 800b0d6:	6126      	str	r6, [r4, #16]
 800b0d8:	6165      	str	r5, [r4, #20]
 800b0da:	444e      	add	r6, r9
 800b0dc:	eba5 0509 	sub.w	r5, r5, r9
 800b0e0:	6026      	str	r6, [r4, #0]
 800b0e2:	60a5      	str	r5, [r4, #8]
 800b0e4:	463e      	mov	r6, r7
 800b0e6:	42be      	cmp	r6, r7
 800b0e8:	d900      	bls.n	800b0ec <__ssputs_r+0x70>
 800b0ea:	463e      	mov	r6, r7
 800b0ec:	6820      	ldr	r0, [r4, #0]
 800b0ee:	4632      	mov	r2, r6
 800b0f0:	4641      	mov	r1, r8
 800b0f2:	f000 fdb7 	bl	800bc64 <memmove>
 800b0f6:	68a3      	ldr	r3, [r4, #8]
 800b0f8:	1b9b      	subs	r3, r3, r6
 800b0fa:	60a3      	str	r3, [r4, #8]
 800b0fc:	6823      	ldr	r3, [r4, #0]
 800b0fe:	4433      	add	r3, r6
 800b100:	6023      	str	r3, [r4, #0]
 800b102:	2000      	movs	r0, #0
 800b104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b108:	462a      	mov	r2, r5
 800b10a:	f000 fd7c 	bl	800bc06 <_realloc_r>
 800b10e:	4606      	mov	r6, r0
 800b110:	2800      	cmp	r0, #0
 800b112:	d1e0      	bne.n	800b0d6 <__ssputs_r+0x5a>
 800b114:	6921      	ldr	r1, [r4, #16]
 800b116:	4650      	mov	r0, sl
 800b118:	f7ff ff64 	bl	800afe4 <_free_r>
 800b11c:	230c      	movs	r3, #12
 800b11e:	f8ca 3000 	str.w	r3, [sl]
 800b122:	89a3      	ldrh	r3, [r4, #12]
 800b124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b128:	81a3      	strh	r3, [r4, #12]
 800b12a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b12e:	e7e9      	b.n	800b104 <__ssputs_r+0x88>

0800b130 <_svfiprintf_r>:
 800b130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b134:	4698      	mov	r8, r3
 800b136:	898b      	ldrh	r3, [r1, #12]
 800b138:	061b      	lsls	r3, r3, #24
 800b13a:	b09d      	sub	sp, #116	; 0x74
 800b13c:	4607      	mov	r7, r0
 800b13e:	460d      	mov	r5, r1
 800b140:	4614      	mov	r4, r2
 800b142:	d50e      	bpl.n	800b162 <_svfiprintf_r+0x32>
 800b144:	690b      	ldr	r3, [r1, #16]
 800b146:	b963      	cbnz	r3, 800b162 <_svfiprintf_r+0x32>
 800b148:	2140      	movs	r1, #64	; 0x40
 800b14a:	f7fe fd89 	bl	8009c60 <_malloc_r>
 800b14e:	6028      	str	r0, [r5, #0]
 800b150:	6128      	str	r0, [r5, #16]
 800b152:	b920      	cbnz	r0, 800b15e <_svfiprintf_r+0x2e>
 800b154:	230c      	movs	r3, #12
 800b156:	603b      	str	r3, [r7, #0]
 800b158:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b15c:	e0d0      	b.n	800b300 <_svfiprintf_r+0x1d0>
 800b15e:	2340      	movs	r3, #64	; 0x40
 800b160:	616b      	str	r3, [r5, #20]
 800b162:	2300      	movs	r3, #0
 800b164:	9309      	str	r3, [sp, #36]	; 0x24
 800b166:	2320      	movs	r3, #32
 800b168:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b16c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b170:	2330      	movs	r3, #48	; 0x30
 800b172:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b318 <_svfiprintf_r+0x1e8>
 800b176:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b17a:	f04f 0901 	mov.w	r9, #1
 800b17e:	4623      	mov	r3, r4
 800b180:	469a      	mov	sl, r3
 800b182:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b186:	b10a      	cbz	r2, 800b18c <_svfiprintf_r+0x5c>
 800b188:	2a25      	cmp	r2, #37	; 0x25
 800b18a:	d1f9      	bne.n	800b180 <_svfiprintf_r+0x50>
 800b18c:	ebba 0b04 	subs.w	fp, sl, r4
 800b190:	d00b      	beq.n	800b1aa <_svfiprintf_r+0x7a>
 800b192:	465b      	mov	r3, fp
 800b194:	4622      	mov	r2, r4
 800b196:	4629      	mov	r1, r5
 800b198:	4638      	mov	r0, r7
 800b19a:	f7ff ff6f 	bl	800b07c <__ssputs_r>
 800b19e:	3001      	adds	r0, #1
 800b1a0:	f000 80a9 	beq.w	800b2f6 <_svfiprintf_r+0x1c6>
 800b1a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1a6:	445a      	add	r2, fp
 800b1a8:	9209      	str	r2, [sp, #36]	; 0x24
 800b1aa:	f89a 3000 	ldrb.w	r3, [sl]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	f000 80a1 	beq.w	800b2f6 <_svfiprintf_r+0x1c6>
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1be:	f10a 0a01 	add.w	sl, sl, #1
 800b1c2:	9304      	str	r3, [sp, #16]
 800b1c4:	9307      	str	r3, [sp, #28]
 800b1c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1ca:	931a      	str	r3, [sp, #104]	; 0x68
 800b1cc:	4654      	mov	r4, sl
 800b1ce:	2205      	movs	r2, #5
 800b1d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1d4:	4850      	ldr	r0, [pc, #320]	; (800b318 <_svfiprintf_r+0x1e8>)
 800b1d6:	f7f5 f81b 	bl	8000210 <memchr>
 800b1da:	9a04      	ldr	r2, [sp, #16]
 800b1dc:	b9d8      	cbnz	r0, 800b216 <_svfiprintf_r+0xe6>
 800b1de:	06d0      	lsls	r0, r2, #27
 800b1e0:	bf44      	itt	mi
 800b1e2:	2320      	movmi	r3, #32
 800b1e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b1e8:	0711      	lsls	r1, r2, #28
 800b1ea:	bf44      	itt	mi
 800b1ec:	232b      	movmi	r3, #43	; 0x2b
 800b1ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b1f2:	f89a 3000 	ldrb.w	r3, [sl]
 800b1f6:	2b2a      	cmp	r3, #42	; 0x2a
 800b1f8:	d015      	beq.n	800b226 <_svfiprintf_r+0xf6>
 800b1fa:	9a07      	ldr	r2, [sp, #28]
 800b1fc:	4654      	mov	r4, sl
 800b1fe:	2000      	movs	r0, #0
 800b200:	f04f 0c0a 	mov.w	ip, #10
 800b204:	4621      	mov	r1, r4
 800b206:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b20a:	3b30      	subs	r3, #48	; 0x30
 800b20c:	2b09      	cmp	r3, #9
 800b20e:	d94d      	bls.n	800b2ac <_svfiprintf_r+0x17c>
 800b210:	b1b0      	cbz	r0, 800b240 <_svfiprintf_r+0x110>
 800b212:	9207      	str	r2, [sp, #28]
 800b214:	e014      	b.n	800b240 <_svfiprintf_r+0x110>
 800b216:	eba0 0308 	sub.w	r3, r0, r8
 800b21a:	fa09 f303 	lsl.w	r3, r9, r3
 800b21e:	4313      	orrs	r3, r2
 800b220:	9304      	str	r3, [sp, #16]
 800b222:	46a2      	mov	sl, r4
 800b224:	e7d2      	b.n	800b1cc <_svfiprintf_r+0x9c>
 800b226:	9b03      	ldr	r3, [sp, #12]
 800b228:	1d19      	adds	r1, r3, #4
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	9103      	str	r1, [sp, #12]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	bfbb      	ittet	lt
 800b232:	425b      	neglt	r3, r3
 800b234:	f042 0202 	orrlt.w	r2, r2, #2
 800b238:	9307      	strge	r3, [sp, #28]
 800b23a:	9307      	strlt	r3, [sp, #28]
 800b23c:	bfb8      	it	lt
 800b23e:	9204      	strlt	r2, [sp, #16]
 800b240:	7823      	ldrb	r3, [r4, #0]
 800b242:	2b2e      	cmp	r3, #46	; 0x2e
 800b244:	d10c      	bne.n	800b260 <_svfiprintf_r+0x130>
 800b246:	7863      	ldrb	r3, [r4, #1]
 800b248:	2b2a      	cmp	r3, #42	; 0x2a
 800b24a:	d134      	bne.n	800b2b6 <_svfiprintf_r+0x186>
 800b24c:	9b03      	ldr	r3, [sp, #12]
 800b24e:	1d1a      	adds	r2, r3, #4
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	9203      	str	r2, [sp, #12]
 800b254:	2b00      	cmp	r3, #0
 800b256:	bfb8      	it	lt
 800b258:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b25c:	3402      	adds	r4, #2
 800b25e:	9305      	str	r3, [sp, #20]
 800b260:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b328 <_svfiprintf_r+0x1f8>
 800b264:	7821      	ldrb	r1, [r4, #0]
 800b266:	2203      	movs	r2, #3
 800b268:	4650      	mov	r0, sl
 800b26a:	f7f4 ffd1 	bl	8000210 <memchr>
 800b26e:	b138      	cbz	r0, 800b280 <_svfiprintf_r+0x150>
 800b270:	9b04      	ldr	r3, [sp, #16]
 800b272:	eba0 000a 	sub.w	r0, r0, sl
 800b276:	2240      	movs	r2, #64	; 0x40
 800b278:	4082      	lsls	r2, r0
 800b27a:	4313      	orrs	r3, r2
 800b27c:	3401      	adds	r4, #1
 800b27e:	9304      	str	r3, [sp, #16]
 800b280:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b284:	4825      	ldr	r0, [pc, #148]	; (800b31c <_svfiprintf_r+0x1ec>)
 800b286:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b28a:	2206      	movs	r2, #6
 800b28c:	f7f4 ffc0 	bl	8000210 <memchr>
 800b290:	2800      	cmp	r0, #0
 800b292:	d038      	beq.n	800b306 <_svfiprintf_r+0x1d6>
 800b294:	4b22      	ldr	r3, [pc, #136]	; (800b320 <_svfiprintf_r+0x1f0>)
 800b296:	bb1b      	cbnz	r3, 800b2e0 <_svfiprintf_r+0x1b0>
 800b298:	9b03      	ldr	r3, [sp, #12]
 800b29a:	3307      	adds	r3, #7
 800b29c:	f023 0307 	bic.w	r3, r3, #7
 800b2a0:	3308      	adds	r3, #8
 800b2a2:	9303      	str	r3, [sp, #12]
 800b2a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2a6:	4433      	add	r3, r6
 800b2a8:	9309      	str	r3, [sp, #36]	; 0x24
 800b2aa:	e768      	b.n	800b17e <_svfiprintf_r+0x4e>
 800b2ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2b0:	460c      	mov	r4, r1
 800b2b2:	2001      	movs	r0, #1
 800b2b4:	e7a6      	b.n	800b204 <_svfiprintf_r+0xd4>
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	3401      	adds	r4, #1
 800b2ba:	9305      	str	r3, [sp, #20]
 800b2bc:	4619      	mov	r1, r3
 800b2be:	f04f 0c0a 	mov.w	ip, #10
 800b2c2:	4620      	mov	r0, r4
 800b2c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2c8:	3a30      	subs	r2, #48	; 0x30
 800b2ca:	2a09      	cmp	r2, #9
 800b2cc:	d903      	bls.n	800b2d6 <_svfiprintf_r+0x1a6>
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d0c6      	beq.n	800b260 <_svfiprintf_r+0x130>
 800b2d2:	9105      	str	r1, [sp, #20]
 800b2d4:	e7c4      	b.n	800b260 <_svfiprintf_r+0x130>
 800b2d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2da:	4604      	mov	r4, r0
 800b2dc:	2301      	movs	r3, #1
 800b2de:	e7f0      	b.n	800b2c2 <_svfiprintf_r+0x192>
 800b2e0:	ab03      	add	r3, sp, #12
 800b2e2:	9300      	str	r3, [sp, #0]
 800b2e4:	462a      	mov	r2, r5
 800b2e6:	4b0f      	ldr	r3, [pc, #60]	; (800b324 <_svfiprintf_r+0x1f4>)
 800b2e8:	a904      	add	r1, sp, #16
 800b2ea:	4638      	mov	r0, r7
 800b2ec:	f7fe fa52 	bl	8009794 <_printf_float>
 800b2f0:	1c42      	adds	r2, r0, #1
 800b2f2:	4606      	mov	r6, r0
 800b2f4:	d1d6      	bne.n	800b2a4 <_svfiprintf_r+0x174>
 800b2f6:	89ab      	ldrh	r3, [r5, #12]
 800b2f8:	065b      	lsls	r3, r3, #25
 800b2fa:	f53f af2d 	bmi.w	800b158 <_svfiprintf_r+0x28>
 800b2fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b300:	b01d      	add	sp, #116	; 0x74
 800b302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b306:	ab03      	add	r3, sp, #12
 800b308:	9300      	str	r3, [sp, #0]
 800b30a:	462a      	mov	r2, r5
 800b30c:	4b05      	ldr	r3, [pc, #20]	; (800b324 <_svfiprintf_r+0x1f4>)
 800b30e:	a904      	add	r1, sp, #16
 800b310:	4638      	mov	r0, r7
 800b312:	f7fe fd93 	bl	8009e3c <_printf_i>
 800b316:	e7eb      	b.n	800b2f0 <_svfiprintf_r+0x1c0>
 800b318:	0800c9bd 	.word	0x0800c9bd
 800b31c:	0800c9c7 	.word	0x0800c9c7
 800b320:	08009795 	.word	0x08009795
 800b324:	0800b07d 	.word	0x0800b07d
 800b328:	0800c9c3 	.word	0x0800c9c3

0800b32c <__sflush_r>:
 800b32c:	898a      	ldrh	r2, [r1, #12]
 800b32e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b332:	4605      	mov	r5, r0
 800b334:	0710      	lsls	r0, r2, #28
 800b336:	460c      	mov	r4, r1
 800b338:	d458      	bmi.n	800b3ec <__sflush_r+0xc0>
 800b33a:	684b      	ldr	r3, [r1, #4]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	dc05      	bgt.n	800b34c <__sflush_r+0x20>
 800b340:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b342:	2b00      	cmp	r3, #0
 800b344:	dc02      	bgt.n	800b34c <__sflush_r+0x20>
 800b346:	2000      	movs	r0, #0
 800b348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b34c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b34e:	2e00      	cmp	r6, #0
 800b350:	d0f9      	beq.n	800b346 <__sflush_r+0x1a>
 800b352:	2300      	movs	r3, #0
 800b354:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b358:	682f      	ldr	r7, [r5, #0]
 800b35a:	6a21      	ldr	r1, [r4, #32]
 800b35c:	602b      	str	r3, [r5, #0]
 800b35e:	d032      	beq.n	800b3c6 <__sflush_r+0x9a>
 800b360:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b362:	89a3      	ldrh	r3, [r4, #12]
 800b364:	075a      	lsls	r2, r3, #29
 800b366:	d505      	bpl.n	800b374 <__sflush_r+0x48>
 800b368:	6863      	ldr	r3, [r4, #4]
 800b36a:	1ac0      	subs	r0, r0, r3
 800b36c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b36e:	b10b      	cbz	r3, 800b374 <__sflush_r+0x48>
 800b370:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b372:	1ac0      	subs	r0, r0, r3
 800b374:	2300      	movs	r3, #0
 800b376:	4602      	mov	r2, r0
 800b378:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b37a:	6a21      	ldr	r1, [r4, #32]
 800b37c:	4628      	mov	r0, r5
 800b37e:	47b0      	blx	r6
 800b380:	1c43      	adds	r3, r0, #1
 800b382:	89a3      	ldrh	r3, [r4, #12]
 800b384:	d106      	bne.n	800b394 <__sflush_r+0x68>
 800b386:	6829      	ldr	r1, [r5, #0]
 800b388:	291d      	cmp	r1, #29
 800b38a:	d82b      	bhi.n	800b3e4 <__sflush_r+0xb8>
 800b38c:	4a29      	ldr	r2, [pc, #164]	; (800b434 <__sflush_r+0x108>)
 800b38e:	410a      	asrs	r2, r1
 800b390:	07d6      	lsls	r6, r2, #31
 800b392:	d427      	bmi.n	800b3e4 <__sflush_r+0xb8>
 800b394:	2200      	movs	r2, #0
 800b396:	6062      	str	r2, [r4, #4]
 800b398:	04d9      	lsls	r1, r3, #19
 800b39a:	6922      	ldr	r2, [r4, #16]
 800b39c:	6022      	str	r2, [r4, #0]
 800b39e:	d504      	bpl.n	800b3aa <__sflush_r+0x7e>
 800b3a0:	1c42      	adds	r2, r0, #1
 800b3a2:	d101      	bne.n	800b3a8 <__sflush_r+0x7c>
 800b3a4:	682b      	ldr	r3, [r5, #0]
 800b3a6:	b903      	cbnz	r3, 800b3aa <__sflush_r+0x7e>
 800b3a8:	6560      	str	r0, [r4, #84]	; 0x54
 800b3aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3ac:	602f      	str	r7, [r5, #0]
 800b3ae:	2900      	cmp	r1, #0
 800b3b0:	d0c9      	beq.n	800b346 <__sflush_r+0x1a>
 800b3b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3b6:	4299      	cmp	r1, r3
 800b3b8:	d002      	beq.n	800b3c0 <__sflush_r+0x94>
 800b3ba:	4628      	mov	r0, r5
 800b3bc:	f7ff fe12 	bl	800afe4 <_free_r>
 800b3c0:	2000      	movs	r0, #0
 800b3c2:	6360      	str	r0, [r4, #52]	; 0x34
 800b3c4:	e7c0      	b.n	800b348 <__sflush_r+0x1c>
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	4628      	mov	r0, r5
 800b3ca:	47b0      	blx	r6
 800b3cc:	1c41      	adds	r1, r0, #1
 800b3ce:	d1c8      	bne.n	800b362 <__sflush_r+0x36>
 800b3d0:	682b      	ldr	r3, [r5, #0]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d0c5      	beq.n	800b362 <__sflush_r+0x36>
 800b3d6:	2b1d      	cmp	r3, #29
 800b3d8:	d001      	beq.n	800b3de <__sflush_r+0xb2>
 800b3da:	2b16      	cmp	r3, #22
 800b3dc:	d101      	bne.n	800b3e2 <__sflush_r+0xb6>
 800b3de:	602f      	str	r7, [r5, #0]
 800b3e0:	e7b1      	b.n	800b346 <__sflush_r+0x1a>
 800b3e2:	89a3      	ldrh	r3, [r4, #12]
 800b3e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3e8:	81a3      	strh	r3, [r4, #12]
 800b3ea:	e7ad      	b.n	800b348 <__sflush_r+0x1c>
 800b3ec:	690f      	ldr	r7, [r1, #16]
 800b3ee:	2f00      	cmp	r7, #0
 800b3f0:	d0a9      	beq.n	800b346 <__sflush_r+0x1a>
 800b3f2:	0793      	lsls	r3, r2, #30
 800b3f4:	680e      	ldr	r6, [r1, #0]
 800b3f6:	bf08      	it	eq
 800b3f8:	694b      	ldreq	r3, [r1, #20]
 800b3fa:	600f      	str	r7, [r1, #0]
 800b3fc:	bf18      	it	ne
 800b3fe:	2300      	movne	r3, #0
 800b400:	eba6 0807 	sub.w	r8, r6, r7
 800b404:	608b      	str	r3, [r1, #8]
 800b406:	f1b8 0f00 	cmp.w	r8, #0
 800b40a:	dd9c      	ble.n	800b346 <__sflush_r+0x1a>
 800b40c:	6a21      	ldr	r1, [r4, #32]
 800b40e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b410:	4643      	mov	r3, r8
 800b412:	463a      	mov	r2, r7
 800b414:	4628      	mov	r0, r5
 800b416:	47b0      	blx	r6
 800b418:	2800      	cmp	r0, #0
 800b41a:	dc06      	bgt.n	800b42a <__sflush_r+0xfe>
 800b41c:	89a3      	ldrh	r3, [r4, #12]
 800b41e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b422:	81a3      	strh	r3, [r4, #12]
 800b424:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b428:	e78e      	b.n	800b348 <__sflush_r+0x1c>
 800b42a:	4407      	add	r7, r0
 800b42c:	eba8 0800 	sub.w	r8, r8, r0
 800b430:	e7e9      	b.n	800b406 <__sflush_r+0xda>
 800b432:	bf00      	nop
 800b434:	dfbffffe 	.word	0xdfbffffe

0800b438 <_fflush_r>:
 800b438:	b538      	push	{r3, r4, r5, lr}
 800b43a:	690b      	ldr	r3, [r1, #16]
 800b43c:	4605      	mov	r5, r0
 800b43e:	460c      	mov	r4, r1
 800b440:	b913      	cbnz	r3, 800b448 <_fflush_r+0x10>
 800b442:	2500      	movs	r5, #0
 800b444:	4628      	mov	r0, r5
 800b446:	bd38      	pop	{r3, r4, r5, pc}
 800b448:	b118      	cbz	r0, 800b452 <_fflush_r+0x1a>
 800b44a:	6a03      	ldr	r3, [r0, #32]
 800b44c:	b90b      	cbnz	r3, 800b452 <_fflush_r+0x1a>
 800b44e:	f7fe febd 	bl	800a1cc <__sinit>
 800b452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d0f3      	beq.n	800b442 <_fflush_r+0xa>
 800b45a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b45c:	07d0      	lsls	r0, r2, #31
 800b45e:	d404      	bmi.n	800b46a <_fflush_r+0x32>
 800b460:	0599      	lsls	r1, r3, #22
 800b462:	d402      	bmi.n	800b46a <_fflush_r+0x32>
 800b464:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b466:	f7fe ff41 	bl	800a2ec <__retarget_lock_acquire_recursive>
 800b46a:	4628      	mov	r0, r5
 800b46c:	4621      	mov	r1, r4
 800b46e:	f7ff ff5d 	bl	800b32c <__sflush_r>
 800b472:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b474:	07da      	lsls	r2, r3, #31
 800b476:	4605      	mov	r5, r0
 800b478:	d4e4      	bmi.n	800b444 <_fflush_r+0xc>
 800b47a:	89a3      	ldrh	r3, [r4, #12]
 800b47c:	059b      	lsls	r3, r3, #22
 800b47e:	d4e1      	bmi.n	800b444 <_fflush_r+0xc>
 800b480:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b482:	f7fe ff34 	bl	800a2ee <__retarget_lock_release_recursive>
 800b486:	e7dd      	b.n	800b444 <_fflush_r+0xc>

0800b488 <_Balloc>:
 800b488:	b570      	push	{r4, r5, r6, lr}
 800b48a:	69c6      	ldr	r6, [r0, #28]
 800b48c:	4604      	mov	r4, r0
 800b48e:	460d      	mov	r5, r1
 800b490:	b976      	cbnz	r6, 800b4b0 <_Balloc+0x28>
 800b492:	2010      	movs	r0, #16
 800b494:	f7fe fbb4 	bl	8009c00 <malloc>
 800b498:	4602      	mov	r2, r0
 800b49a:	61e0      	str	r0, [r4, #28]
 800b49c:	b920      	cbnz	r0, 800b4a8 <_Balloc+0x20>
 800b49e:	4b18      	ldr	r3, [pc, #96]	; (800b500 <_Balloc+0x78>)
 800b4a0:	4818      	ldr	r0, [pc, #96]	; (800b504 <_Balloc+0x7c>)
 800b4a2:	216b      	movs	r1, #107	; 0x6b
 800b4a4:	f000 fc4c 	bl	800bd40 <__assert_func>
 800b4a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4ac:	6006      	str	r6, [r0, #0]
 800b4ae:	60c6      	str	r6, [r0, #12]
 800b4b0:	69e6      	ldr	r6, [r4, #28]
 800b4b2:	68f3      	ldr	r3, [r6, #12]
 800b4b4:	b183      	cbz	r3, 800b4d8 <_Balloc+0x50>
 800b4b6:	69e3      	ldr	r3, [r4, #28]
 800b4b8:	68db      	ldr	r3, [r3, #12]
 800b4ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b4be:	b9b8      	cbnz	r0, 800b4f0 <_Balloc+0x68>
 800b4c0:	2101      	movs	r1, #1
 800b4c2:	fa01 f605 	lsl.w	r6, r1, r5
 800b4c6:	1d72      	adds	r2, r6, #5
 800b4c8:	0092      	lsls	r2, r2, #2
 800b4ca:	4620      	mov	r0, r4
 800b4cc:	f000 fc56 	bl	800bd7c <_calloc_r>
 800b4d0:	b160      	cbz	r0, 800b4ec <_Balloc+0x64>
 800b4d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b4d6:	e00e      	b.n	800b4f6 <_Balloc+0x6e>
 800b4d8:	2221      	movs	r2, #33	; 0x21
 800b4da:	2104      	movs	r1, #4
 800b4dc:	4620      	mov	r0, r4
 800b4de:	f000 fc4d 	bl	800bd7c <_calloc_r>
 800b4e2:	69e3      	ldr	r3, [r4, #28]
 800b4e4:	60f0      	str	r0, [r6, #12]
 800b4e6:	68db      	ldr	r3, [r3, #12]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d1e4      	bne.n	800b4b6 <_Balloc+0x2e>
 800b4ec:	2000      	movs	r0, #0
 800b4ee:	bd70      	pop	{r4, r5, r6, pc}
 800b4f0:	6802      	ldr	r2, [r0, #0]
 800b4f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4fc:	e7f7      	b.n	800b4ee <_Balloc+0x66>
 800b4fe:	bf00      	nop
 800b500:	0800c93d 	.word	0x0800c93d
 800b504:	0800c9ce 	.word	0x0800c9ce

0800b508 <_Bfree>:
 800b508:	b570      	push	{r4, r5, r6, lr}
 800b50a:	69c6      	ldr	r6, [r0, #28]
 800b50c:	4605      	mov	r5, r0
 800b50e:	460c      	mov	r4, r1
 800b510:	b976      	cbnz	r6, 800b530 <_Bfree+0x28>
 800b512:	2010      	movs	r0, #16
 800b514:	f7fe fb74 	bl	8009c00 <malloc>
 800b518:	4602      	mov	r2, r0
 800b51a:	61e8      	str	r0, [r5, #28]
 800b51c:	b920      	cbnz	r0, 800b528 <_Bfree+0x20>
 800b51e:	4b09      	ldr	r3, [pc, #36]	; (800b544 <_Bfree+0x3c>)
 800b520:	4809      	ldr	r0, [pc, #36]	; (800b548 <_Bfree+0x40>)
 800b522:	218f      	movs	r1, #143	; 0x8f
 800b524:	f000 fc0c 	bl	800bd40 <__assert_func>
 800b528:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b52c:	6006      	str	r6, [r0, #0]
 800b52e:	60c6      	str	r6, [r0, #12]
 800b530:	b13c      	cbz	r4, 800b542 <_Bfree+0x3a>
 800b532:	69eb      	ldr	r3, [r5, #28]
 800b534:	6862      	ldr	r2, [r4, #4]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b53c:	6021      	str	r1, [r4, #0]
 800b53e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b542:	bd70      	pop	{r4, r5, r6, pc}
 800b544:	0800c93d 	.word	0x0800c93d
 800b548:	0800c9ce 	.word	0x0800c9ce

0800b54c <__multadd>:
 800b54c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b550:	690d      	ldr	r5, [r1, #16]
 800b552:	4607      	mov	r7, r0
 800b554:	460c      	mov	r4, r1
 800b556:	461e      	mov	r6, r3
 800b558:	f101 0c14 	add.w	ip, r1, #20
 800b55c:	2000      	movs	r0, #0
 800b55e:	f8dc 3000 	ldr.w	r3, [ip]
 800b562:	b299      	uxth	r1, r3
 800b564:	fb02 6101 	mla	r1, r2, r1, r6
 800b568:	0c1e      	lsrs	r6, r3, #16
 800b56a:	0c0b      	lsrs	r3, r1, #16
 800b56c:	fb02 3306 	mla	r3, r2, r6, r3
 800b570:	b289      	uxth	r1, r1
 800b572:	3001      	adds	r0, #1
 800b574:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b578:	4285      	cmp	r5, r0
 800b57a:	f84c 1b04 	str.w	r1, [ip], #4
 800b57e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b582:	dcec      	bgt.n	800b55e <__multadd+0x12>
 800b584:	b30e      	cbz	r6, 800b5ca <__multadd+0x7e>
 800b586:	68a3      	ldr	r3, [r4, #8]
 800b588:	42ab      	cmp	r3, r5
 800b58a:	dc19      	bgt.n	800b5c0 <__multadd+0x74>
 800b58c:	6861      	ldr	r1, [r4, #4]
 800b58e:	4638      	mov	r0, r7
 800b590:	3101      	adds	r1, #1
 800b592:	f7ff ff79 	bl	800b488 <_Balloc>
 800b596:	4680      	mov	r8, r0
 800b598:	b928      	cbnz	r0, 800b5a6 <__multadd+0x5a>
 800b59a:	4602      	mov	r2, r0
 800b59c:	4b0c      	ldr	r3, [pc, #48]	; (800b5d0 <__multadd+0x84>)
 800b59e:	480d      	ldr	r0, [pc, #52]	; (800b5d4 <__multadd+0x88>)
 800b5a0:	21ba      	movs	r1, #186	; 0xba
 800b5a2:	f000 fbcd 	bl	800bd40 <__assert_func>
 800b5a6:	6922      	ldr	r2, [r4, #16]
 800b5a8:	3202      	adds	r2, #2
 800b5aa:	f104 010c 	add.w	r1, r4, #12
 800b5ae:	0092      	lsls	r2, r2, #2
 800b5b0:	300c      	adds	r0, #12
 800b5b2:	f000 fbb7 	bl	800bd24 <memcpy>
 800b5b6:	4621      	mov	r1, r4
 800b5b8:	4638      	mov	r0, r7
 800b5ba:	f7ff ffa5 	bl	800b508 <_Bfree>
 800b5be:	4644      	mov	r4, r8
 800b5c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b5c4:	3501      	adds	r5, #1
 800b5c6:	615e      	str	r6, [r3, #20]
 800b5c8:	6125      	str	r5, [r4, #16]
 800b5ca:	4620      	mov	r0, r4
 800b5cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5d0:	0800c9ac 	.word	0x0800c9ac
 800b5d4:	0800c9ce 	.word	0x0800c9ce

0800b5d8 <__hi0bits>:
 800b5d8:	0c03      	lsrs	r3, r0, #16
 800b5da:	041b      	lsls	r3, r3, #16
 800b5dc:	b9d3      	cbnz	r3, 800b614 <__hi0bits+0x3c>
 800b5de:	0400      	lsls	r0, r0, #16
 800b5e0:	2310      	movs	r3, #16
 800b5e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b5e6:	bf04      	itt	eq
 800b5e8:	0200      	lsleq	r0, r0, #8
 800b5ea:	3308      	addeq	r3, #8
 800b5ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b5f0:	bf04      	itt	eq
 800b5f2:	0100      	lsleq	r0, r0, #4
 800b5f4:	3304      	addeq	r3, #4
 800b5f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b5fa:	bf04      	itt	eq
 800b5fc:	0080      	lsleq	r0, r0, #2
 800b5fe:	3302      	addeq	r3, #2
 800b600:	2800      	cmp	r0, #0
 800b602:	db05      	blt.n	800b610 <__hi0bits+0x38>
 800b604:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b608:	f103 0301 	add.w	r3, r3, #1
 800b60c:	bf08      	it	eq
 800b60e:	2320      	moveq	r3, #32
 800b610:	4618      	mov	r0, r3
 800b612:	4770      	bx	lr
 800b614:	2300      	movs	r3, #0
 800b616:	e7e4      	b.n	800b5e2 <__hi0bits+0xa>

0800b618 <__lo0bits>:
 800b618:	6803      	ldr	r3, [r0, #0]
 800b61a:	f013 0207 	ands.w	r2, r3, #7
 800b61e:	d00c      	beq.n	800b63a <__lo0bits+0x22>
 800b620:	07d9      	lsls	r1, r3, #31
 800b622:	d422      	bmi.n	800b66a <__lo0bits+0x52>
 800b624:	079a      	lsls	r2, r3, #30
 800b626:	bf49      	itett	mi
 800b628:	085b      	lsrmi	r3, r3, #1
 800b62a:	089b      	lsrpl	r3, r3, #2
 800b62c:	6003      	strmi	r3, [r0, #0]
 800b62e:	2201      	movmi	r2, #1
 800b630:	bf5c      	itt	pl
 800b632:	6003      	strpl	r3, [r0, #0]
 800b634:	2202      	movpl	r2, #2
 800b636:	4610      	mov	r0, r2
 800b638:	4770      	bx	lr
 800b63a:	b299      	uxth	r1, r3
 800b63c:	b909      	cbnz	r1, 800b642 <__lo0bits+0x2a>
 800b63e:	0c1b      	lsrs	r3, r3, #16
 800b640:	2210      	movs	r2, #16
 800b642:	b2d9      	uxtb	r1, r3
 800b644:	b909      	cbnz	r1, 800b64a <__lo0bits+0x32>
 800b646:	3208      	adds	r2, #8
 800b648:	0a1b      	lsrs	r3, r3, #8
 800b64a:	0719      	lsls	r1, r3, #28
 800b64c:	bf04      	itt	eq
 800b64e:	091b      	lsreq	r3, r3, #4
 800b650:	3204      	addeq	r2, #4
 800b652:	0799      	lsls	r1, r3, #30
 800b654:	bf04      	itt	eq
 800b656:	089b      	lsreq	r3, r3, #2
 800b658:	3202      	addeq	r2, #2
 800b65a:	07d9      	lsls	r1, r3, #31
 800b65c:	d403      	bmi.n	800b666 <__lo0bits+0x4e>
 800b65e:	085b      	lsrs	r3, r3, #1
 800b660:	f102 0201 	add.w	r2, r2, #1
 800b664:	d003      	beq.n	800b66e <__lo0bits+0x56>
 800b666:	6003      	str	r3, [r0, #0]
 800b668:	e7e5      	b.n	800b636 <__lo0bits+0x1e>
 800b66a:	2200      	movs	r2, #0
 800b66c:	e7e3      	b.n	800b636 <__lo0bits+0x1e>
 800b66e:	2220      	movs	r2, #32
 800b670:	e7e1      	b.n	800b636 <__lo0bits+0x1e>
	...

0800b674 <__i2b>:
 800b674:	b510      	push	{r4, lr}
 800b676:	460c      	mov	r4, r1
 800b678:	2101      	movs	r1, #1
 800b67a:	f7ff ff05 	bl	800b488 <_Balloc>
 800b67e:	4602      	mov	r2, r0
 800b680:	b928      	cbnz	r0, 800b68e <__i2b+0x1a>
 800b682:	4b05      	ldr	r3, [pc, #20]	; (800b698 <__i2b+0x24>)
 800b684:	4805      	ldr	r0, [pc, #20]	; (800b69c <__i2b+0x28>)
 800b686:	f240 1145 	movw	r1, #325	; 0x145
 800b68a:	f000 fb59 	bl	800bd40 <__assert_func>
 800b68e:	2301      	movs	r3, #1
 800b690:	6144      	str	r4, [r0, #20]
 800b692:	6103      	str	r3, [r0, #16]
 800b694:	bd10      	pop	{r4, pc}
 800b696:	bf00      	nop
 800b698:	0800c9ac 	.word	0x0800c9ac
 800b69c:	0800c9ce 	.word	0x0800c9ce

0800b6a0 <__multiply>:
 800b6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a4:	4691      	mov	r9, r2
 800b6a6:	690a      	ldr	r2, [r1, #16]
 800b6a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b6ac:	429a      	cmp	r2, r3
 800b6ae:	bfb8      	it	lt
 800b6b0:	460b      	movlt	r3, r1
 800b6b2:	460c      	mov	r4, r1
 800b6b4:	bfbc      	itt	lt
 800b6b6:	464c      	movlt	r4, r9
 800b6b8:	4699      	movlt	r9, r3
 800b6ba:	6927      	ldr	r7, [r4, #16]
 800b6bc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b6c0:	68a3      	ldr	r3, [r4, #8]
 800b6c2:	6861      	ldr	r1, [r4, #4]
 800b6c4:	eb07 060a 	add.w	r6, r7, sl
 800b6c8:	42b3      	cmp	r3, r6
 800b6ca:	b085      	sub	sp, #20
 800b6cc:	bfb8      	it	lt
 800b6ce:	3101      	addlt	r1, #1
 800b6d0:	f7ff feda 	bl	800b488 <_Balloc>
 800b6d4:	b930      	cbnz	r0, 800b6e4 <__multiply+0x44>
 800b6d6:	4602      	mov	r2, r0
 800b6d8:	4b44      	ldr	r3, [pc, #272]	; (800b7ec <__multiply+0x14c>)
 800b6da:	4845      	ldr	r0, [pc, #276]	; (800b7f0 <__multiply+0x150>)
 800b6dc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b6e0:	f000 fb2e 	bl	800bd40 <__assert_func>
 800b6e4:	f100 0514 	add.w	r5, r0, #20
 800b6e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b6ec:	462b      	mov	r3, r5
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	4543      	cmp	r3, r8
 800b6f2:	d321      	bcc.n	800b738 <__multiply+0x98>
 800b6f4:	f104 0314 	add.w	r3, r4, #20
 800b6f8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b6fc:	f109 0314 	add.w	r3, r9, #20
 800b700:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b704:	9202      	str	r2, [sp, #8]
 800b706:	1b3a      	subs	r2, r7, r4
 800b708:	3a15      	subs	r2, #21
 800b70a:	f022 0203 	bic.w	r2, r2, #3
 800b70e:	3204      	adds	r2, #4
 800b710:	f104 0115 	add.w	r1, r4, #21
 800b714:	428f      	cmp	r7, r1
 800b716:	bf38      	it	cc
 800b718:	2204      	movcc	r2, #4
 800b71a:	9201      	str	r2, [sp, #4]
 800b71c:	9a02      	ldr	r2, [sp, #8]
 800b71e:	9303      	str	r3, [sp, #12]
 800b720:	429a      	cmp	r2, r3
 800b722:	d80c      	bhi.n	800b73e <__multiply+0x9e>
 800b724:	2e00      	cmp	r6, #0
 800b726:	dd03      	ble.n	800b730 <__multiply+0x90>
 800b728:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d05b      	beq.n	800b7e8 <__multiply+0x148>
 800b730:	6106      	str	r6, [r0, #16]
 800b732:	b005      	add	sp, #20
 800b734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b738:	f843 2b04 	str.w	r2, [r3], #4
 800b73c:	e7d8      	b.n	800b6f0 <__multiply+0x50>
 800b73e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b742:	f1ba 0f00 	cmp.w	sl, #0
 800b746:	d024      	beq.n	800b792 <__multiply+0xf2>
 800b748:	f104 0e14 	add.w	lr, r4, #20
 800b74c:	46a9      	mov	r9, r5
 800b74e:	f04f 0c00 	mov.w	ip, #0
 800b752:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b756:	f8d9 1000 	ldr.w	r1, [r9]
 800b75a:	fa1f fb82 	uxth.w	fp, r2
 800b75e:	b289      	uxth	r1, r1
 800b760:	fb0a 110b 	mla	r1, sl, fp, r1
 800b764:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b768:	f8d9 2000 	ldr.w	r2, [r9]
 800b76c:	4461      	add	r1, ip
 800b76e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b772:	fb0a c20b 	mla	r2, sl, fp, ip
 800b776:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b77a:	b289      	uxth	r1, r1
 800b77c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b780:	4577      	cmp	r7, lr
 800b782:	f849 1b04 	str.w	r1, [r9], #4
 800b786:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b78a:	d8e2      	bhi.n	800b752 <__multiply+0xb2>
 800b78c:	9a01      	ldr	r2, [sp, #4]
 800b78e:	f845 c002 	str.w	ip, [r5, r2]
 800b792:	9a03      	ldr	r2, [sp, #12]
 800b794:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b798:	3304      	adds	r3, #4
 800b79a:	f1b9 0f00 	cmp.w	r9, #0
 800b79e:	d021      	beq.n	800b7e4 <__multiply+0x144>
 800b7a0:	6829      	ldr	r1, [r5, #0]
 800b7a2:	f104 0c14 	add.w	ip, r4, #20
 800b7a6:	46ae      	mov	lr, r5
 800b7a8:	f04f 0a00 	mov.w	sl, #0
 800b7ac:	f8bc b000 	ldrh.w	fp, [ip]
 800b7b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b7b4:	fb09 220b 	mla	r2, r9, fp, r2
 800b7b8:	4452      	add	r2, sl
 800b7ba:	b289      	uxth	r1, r1
 800b7bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b7c0:	f84e 1b04 	str.w	r1, [lr], #4
 800b7c4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b7c8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b7cc:	f8be 1000 	ldrh.w	r1, [lr]
 800b7d0:	fb09 110a 	mla	r1, r9, sl, r1
 800b7d4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b7d8:	4567      	cmp	r7, ip
 800b7da:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b7de:	d8e5      	bhi.n	800b7ac <__multiply+0x10c>
 800b7e0:	9a01      	ldr	r2, [sp, #4]
 800b7e2:	50a9      	str	r1, [r5, r2]
 800b7e4:	3504      	adds	r5, #4
 800b7e6:	e799      	b.n	800b71c <__multiply+0x7c>
 800b7e8:	3e01      	subs	r6, #1
 800b7ea:	e79b      	b.n	800b724 <__multiply+0x84>
 800b7ec:	0800c9ac 	.word	0x0800c9ac
 800b7f0:	0800c9ce 	.word	0x0800c9ce

0800b7f4 <__pow5mult>:
 800b7f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7f8:	4615      	mov	r5, r2
 800b7fa:	f012 0203 	ands.w	r2, r2, #3
 800b7fe:	4606      	mov	r6, r0
 800b800:	460f      	mov	r7, r1
 800b802:	d007      	beq.n	800b814 <__pow5mult+0x20>
 800b804:	4c25      	ldr	r4, [pc, #148]	; (800b89c <__pow5mult+0xa8>)
 800b806:	3a01      	subs	r2, #1
 800b808:	2300      	movs	r3, #0
 800b80a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b80e:	f7ff fe9d 	bl	800b54c <__multadd>
 800b812:	4607      	mov	r7, r0
 800b814:	10ad      	asrs	r5, r5, #2
 800b816:	d03d      	beq.n	800b894 <__pow5mult+0xa0>
 800b818:	69f4      	ldr	r4, [r6, #28]
 800b81a:	b97c      	cbnz	r4, 800b83c <__pow5mult+0x48>
 800b81c:	2010      	movs	r0, #16
 800b81e:	f7fe f9ef 	bl	8009c00 <malloc>
 800b822:	4602      	mov	r2, r0
 800b824:	61f0      	str	r0, [r6, #28]
 800b826:	b928      	cbnz	r0, 800b834 <__pow5mult+0x40>
 800b828:	4b1d      	ldr	r3, [pc, #116]	; (800b8a0 <__pow5mult+0xac>)
 800b82a:	481e      	ldr	r0, [pc, #120]	; (800b8a4 <__pow5mult+0xb0>)
 800b82c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b830:	f000 fa86 	bl	800bd40 <__assert_func>
 800b834:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b838:	6004      	str	r4, [r0, #0]
 800b83a:	60c4      	str	r4, [r0, #12]
 800b83c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b840:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b844:	b94c      	cbnz	r4, 800b85a <__pow5mult+0x66>
 800b846:	f240 2171 	movw	r1, #625	; 0x271
 800b84a:	4630      	mov	r0, r6
 800b84c:	f7ff ff12 	bl	800b674 <__i2b>
 800b850:	2300      	movs	r3, #0
 800b852:	f8c8 0008 	str.w	r0, [r8, #8]
 800b856:	4604      	mov	r4, r0
 800b858:	6003      	str	r3, [r0, #0]
 800b85a:	f04f 0900 	mov.w	r9, #0
 800b85e:	07eb      	lsls	r3, r5, #31
 800b860:	d50a      	bpl.n	800b878 <__pow5mult+0x84>
 800b862:	4639      	mov	r1, r7
 800b864:	4622      	mov	r2, r4
 800b866:	4630      	mov	r0, r6
 800b868:	f7ff ff1a 	bl	800b6a0 <__multiply>
 800b86c:	4639      	mov	r1, r7
 800b86e:	4680      	mov	r8, r0
 800b870:	4630      	mov	r0, r6
 800b872:	f7ff fe49 	bl	800b508 <_Bfree>
 800b876:	4647      	mov	r7, r8
 800b878:	106d      	asrs	r5, r5, #1
 800b87a:	d00b      	beq.n	800b894 <__pow5mult+0xa0>
 800b87c:	6820      	ldr	r0, [r4, #0]
 800b87e:	b938      	cbnz	r0, 800b890 <__pow5mult+0x9c>
 800b880:	4622      	mov	r2, r4
 800b882:	4621      	mov	r1, r4
 800b884:	4630      	mov	r0, r6
 800b886:	f7ff ff0b 	bl	800b6a0 <__multiply>
 800b88a:	6020      	str	r0, [r4, #0]
 800b88c:	f8c0 9000 	str.w	r9, [r0]
 800b890:	4604      	mov	r4, r0
 800b892:	e7e4      	b.n	800b85e <__pow5mult+0x6a>
 800b894:	4638      	mov	r0, r7
 800b896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b89a:	bf00      	nop
 800b89c:	0800cb18 	.word	0x0800cb18
 800b8a0:	0800c93d 	.word	0x0800c93d
 800b8a4:	0800c9ce 	.word	0x0800c9ce

0800b8a8 <__lshift>:
 800b8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8ac:	460c      	mov	r4, r1
 800b8ae:	6849      	ldr	r1, [r1, #4]
 800b8b0:	6923      	ldr	r3, [r4, #16]
 800b8b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b8b6:	68a3      	ldr	r3, [r4, #8]
 800b8b8:	4607      	mov	r7, r0
 800b8ba:	4691      	mov	r9, r2
 800b8bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b8c0:	f108 0601 	add.w	r6, r8, #1
 800b8c4:	42b3      	cmp	r3, r6
 800b8c6:	db0b      	blt.n	800b8e0 <__lshift+0x38>
 800b8c8:	4638      	mov	r0, r7
 800b8ca:	f7ff fddd 	bl	800b488 <_Balloc>
 800b8ce:	4605      	mov	r5, r0
 800b8d0:	b948      	cbnz	r0, 800b8e6 <__lshift+0x3e>
 800b8d2:	4602      	mov	r2, r0
 800b8d4:	4b28      	ldr	r3, [pc, #160]	; (800b978 <__lshift+0xd0>)
 800b8d6:	4829      	ldr	r0, [pc, #164]	; (800b97c <__lshift+0xd4>)
 800b8d8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b8dc:	f000 fa30 	bl	800bd40 <__assert_func>
 800b8e0:	3101      	adds	r1, #1
 800b8e2:	005b      	lsls	r3, r3, #1
 800b8e4:	e7ee      	b.n	800b8c4 <__lshift+0x1c>
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	f100 0114 	add.w	r1, r0, #20
 800b8ec:	f100 0210 	add.w	r2, r0, #16
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	4553      	cmp	r3, sl
 800b8f4:	db33      	blt.n	800b95e <__lshift+0xb6>
 800b8f6:	6920      	ldr	r0, [r4, #16]
 800b8f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b8fc:	f104 0314 	add.w	r3, r4, #20
 800b900:	f019 091f 	ands.w	r9, r9, #31
 800b904:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b908:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b90c:	d02b      	beq.n	800b966 <__lshift+0xbe>
 800b90e:	f1c9 0e20 	rsb	lr, r9, #32
 800b912:	468a      	mov	sl, r1
 800b914:	2200      	movs	r2, #0
 800b916:	6818      	ldr	r0, [r3, #0]
 800b918:	fa00 f009 	lsl.w	r0, r0, r9
 800b91c:	4310      	orrs	r0, r2
 800b91e:	f84a 0b04 	str.w	r0, [sl], #4
 800b922:	f853 2b04 	ldr.w	r2, [r3], #4
 800b926:	459c      	cmp	ip, r3
 800b928:	fa22 f20e 	lsr.w	r2, r2, lr
 800b92c:	d8f3      	bhi.n	800b916 <__lshift+0x6e>
 800b92e:	ebac 0304 	sub.w	r3, ip, r4
 800b932:	3b15      	subs	r3, #21
 800b934:	f023 0303 	bic.w	r3, r3, #3
 800b938:	3304      	adds	r3, #4
 800b93a:	f104 0015 	add.w	r0, r4, #21
 800b93e:	4584      	cmp	ip, r0
 800b940:	bf38      	it	cc
 800b942:	2304      	movcc	r3, #4
 800b944:	50ca      	str	r2, [r1, r3]
 800b946:	b10a      	cbz	r2, 800b94c <__lshift+0xa4>
 800b948:	f108 0602 	add.w	r6, r8, #2
 800b94c:	3e01      	subs	r6, #1
 800b94e:	4638      	mov	r0, r7
 800b950:	612e      	str	r6, [r5, #16]
 800b952:	4621      	mov	r1, r4
 800b954:	f7ff fdd8 	bl	800b508 <_Bfree>
 800b958:	4628      	mov	r0, r5
 800b95a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b95e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b962:	3301      	adds	r3, #1
 800b964:	e7c5      	b.n	800b8f2 <__lshift+0x4a>
 800b966:	3904      	subs	r1, #4
 800b968:	f853 2b04 	ldr.w	r2, [r3], #4
 800b96c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b970:	459c      	cmp	ip, r3
 800b972:	d8f9      	bhi.n	800b968 <__lshift+0xc0>
 800b974:	e7ea      	b.n	800b94c <__lshift+0xa4>
 800b976:	bf00      	nop
 800b978:	0800c9ac 	.word	0x0800c9ac
 800b97c:	0800c9ce 	.word	0x0800c9ce

0800b980 <__mcmp>:
 800b980:	b530      	push	{r4, r5, lr}
 800b982:	6902      	ldr	r2, [r0, #16]
 800b984:	690c      	ldr	r4, [r1, #16]
 800b986:	1b12      	subs	r2, r2, r4
 800b988:	d10e      	bne.n	800b9a8 <__mcmp+0x28>
 800b98a:	f100 0314 	add.w	r3, r0, #20
 800b98e:	3114      	adds	r1, #20
 800b990:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b994:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b998:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b99c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b9a0:	42a5      	cmp	r5, r4
 800b9a2:	d003      	beq.n	800b9ac <__mcmp+0x2c>
 800b9a4:	d305      	bcc.n	800b9b2 <__mcmp+0x32>
 800b9a6:	2201      	movs	r2, #1
 800b9a8:	4610      	mov	r0, r2
 800b9aa:	bd30      	pop	{r4, r5, pc}
 800b9ac:	4283      	cmp	r3, r0
 800b9ae:	d3f3      	bcc.n	800b998 <__mcmp+0x18>
 800b9b0:	e7fa      	b.n	800b9a8 <__mcmp+0x28>
 800b9b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b9b6:	e7f7      	b.n	800b9a8 <__mcmp+0x28>

0800b9b8 <__mdiff>:
 800b9b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9bc:	460c      	mov	r4, r1
 800b9be:	4606      	mov	r6, r0
 800b9c0:	4611      	mov	r1, r2
 800b9c2:	4620      	mov	r0, r4
 800b9c4:	4690      	mov	r8, r2
 800b9c6:	f7ff ffdb 	bl	800b980 <__mcmp>
 800b9ca:	1e05      	subs	r5, r0, #0
 800b9cc:	d110      	bne.n	800b9f0 <__mdiff+0x38>
 800b9ce:	4629      	mov	r1, r5
 800b9d0:	4630      	mov	r0, r6
 800b9d2:	f7ff fd59 	bl	800b488 <_Balloc>
 800b9d6:	b930      	cbnz	r0, 800b9e6 <__mdiff+0x2e>
 800b9d8:	4b3a      	ldr	r3, [pc, #232]	; (800bac4 <__mdiff+0x10c>)
 800b9da:	4602      	mov	r2, r0
 800b9dc:	f240 2137 	movw	r1, #567	; 0x237
 800b9e0:	4839      	ldr	r0, [pc, #228]	; (800bac8 <__mdiff+0x110>)
 800b9e2:	f000 f9ad 	bl	800bd40 <__assert_func>
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b9ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9f0:	bfa4      	itt	ge
 800b9f2:	4643      	movge	r3, r8
 800b9f4:	46a0      	movge	r8, r4
 800b9f6:	4630      	mov	r0, r6
 800b9f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b9fc:	bfa6      	itte	ge
 800b9fe:	461c      	movge	r4, r3
 800ba00:	2500      	movge	r5, #0
 800ba02:	2501      	movlt	r5, #1
 800ba04:	f7ff fd40 	bl	800b488 <_Balloc>
 800ba08:	b920      	cbnz	r0, 800ba14 <__mdiff+0x5c>
 800ba0a:	4b2e      	ldr	r3, [pc, #184]	; (800bac4 <__mdiff+0x10c>)
 800ba0c:	4602      	mov	r2, r0
 800ba0e:	f240 2145 	movw	r1, #581	; 0x245
 800ba12:	e7e5      	b.n	800b9e0 <__mdiff+0x28>
 800ba14:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ba18:	6926      	ldr	r6, [r4, #16]
 800ba1a:	60c5      	str	r5, [r0, #12]
 800ba1c:	f104 0914 	add.w	r9, r4, #20
 800ba20:	f108 0514 	add.w	r5, r8, #20
 800ba24:	f100 0e14 	add.w	lr, r0, #20
 800ba28:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ba2c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ba30:	f108 0210 	add.w	r2, r8, #16
 800ba34:	46f2      	mov	sl, lr
 800ba36:	2100      	movs	r1, #0
 800ba38:	f859 3b04 	ldr.w	r3, [r9], #4
 800ba3c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ba40:	fa11 f88b 	uxtah	r8, r1, fp
 800ba44:	b299      	uxth	r1, r3
 800ba46:	0c1b      	lsrs	r3, r3, #16
 800ba48:	eba8 0801 	sub.w	r8, r8, r1
 800ba4c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ba50:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ba54:	fa1f f888 	uxth.w	r8, r8
 800ba58:	1419      	asrs	r1, r3, #16
 800ba5a:	454e      	cmp	r6, r9
 800ba5c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ba60:	f84a 3b04 	str.w	r3, [sl], #4
 800ba64:	d8e8      	bhi.n	800ba38 <__mdiff+0x80>
 800ba66:	1b33      	subs	r3, r6, r4
 800ba68:	3b15      	subs	r3, #21
 800ba6a:	f023 0303 	bic.w	r3, r3, #3
 800ba6e:	3304      	adds	r3, #4
 800ba70:	3415      	adds	r4, #21
 800ba72:	42a6      	cmp	r6, r4
 800ba74:	bf38      	it	cc
 800ba76:	2304      	movcc	r3, #4
 800ba78:	441d      	add	r5, r3
 800ba7a:	4473      	add	r3, lr
 800ba7c:	469e      	mov	lr, r3
 800ba7e:	462e      	mov	r6, r5
 800ba80:	4566      	cmp	r6, ip
 800ba82:	d30e      	bcc.n	800baa2 <__mdiff+0xea>
 800ba84:	f10c 0203 	add.w	r2, ip, #3
 800ba88:	1b52      	subs	r2, r2, r5
 800ba8a:	f022 0203 	bic.w	r2, r2, #3
 800ba8e:	3d03      	subs	r5, #3
 800ba90:	45ac      	cmp	ip, r5
 800ba92:	bf38      	it	cc
 800ba94:	2200      	movcc	r2, #0
 800ba96:	4413      	add	r3, r2
 800ba98:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ba9c:	b17a      	cbz	r2, 800babe <__mdiff+0x106>
 800ba9e:	6107      	str	r7, [r0, #16]
 800baa0:	e7a4      	b.n	800b9ec <__mdiff+0x34>
 800baa2:	f856 8b04 	ldr.w	r8, [r6], #4
 800baa6:	fa11 f288 	uxtah	r2, r1, r8
 800baaa:	1414      	asrs	r4, r2, #16
 800baac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bab0:	b292      	uxth	r2, r2
 800bab2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bab6:	f84e 2b04 	str.w	r2, [lr], #4
 800baba:	1421      	asrs	r1, r4, #16
 800babc:	e7e0      	b.n	800ba80 <__mdiff+0xc8>
 800babe:	3f01      	subs	r7, #1
 800bac0:	e7ea      	b.n	800ba98 <__mdiff+0xe0>
 800bac2:	bf00      	nop
 800bac4:	0800c9ac 	.word	0x0800c9ac
 800bac8:	0800c9ce 	.word	0x0800c9ce

0800bacc <__d2b>:
 800bacc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bad0:	460f      	mov	r7, r1
 800bad2:	2101      	movs	r1, #1
 800bad4:	ec59 8b10 	vmov	r8, r9, d0
 800bad8:	4616      	mov	r6, r2
 800bada:	f7ff fcd5 	bl	800b488 <_Balloc>
 800bade:	4604      	mov	r4, r0
 800bae0:	b930      	cbnz	r0, 800baf0 <__d2b+0x24>
 800bae2:	4602      	mov	r2, r0
 800bae4:	4b24      	ldr	r3, [pc, #144]	; (800bb78 <__d2b+0xac>)
 800bae6:	4825      	ldr	r0, [pc, #148]	; (800bb7c <__d2b+0xb0>)
 800bae8:	f240 310f 	movw	r1, #783	; 0x30f
 800baec:	f000 f928 	bl	800bd40 <__assert_func>
 800baf0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800baf4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800baf8:	bb2d      	cbnz	r5, 800bb46 <__d2b+0x7a>
 800bafa:	9301      	str	r3, [sp, #4]
 800bafc:	f1b8 0300 	subs.w	r3, r8, #0
 800bb00:	d026      	beq.n	800bb50 <__d2b+0x84>
 800bb02:	4668      	mov	r0, sp
 800bb04:	9300      	str	r3, [sp, #0]
 800bb06:	f7ff fd87 	bl	800b618 <__lo0bits>
 800bb0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bb0e:	b1e8      	cbz	r0, 800bb4c <__d2b+0x80>
 800bb10:	f1c0 0320 	rsb	r3, r0, #32
 800bb14:	fa02 f303 	lsl.w	r3, r2, r3
 800bb18:	430b      	orrs	r3, r1
 800bb1a:	40c2      	lsrs	r2, r0
 800bb1c:	6163      	str	r3, [r4, #20]
 800bb1e:	9201      	str	r2, [sp, #4]
 800bb20:	9b01      	ldr	r3, [sp, #4]
 800bb22:	61a3      	str	r3, [r4, #24]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	bf14      	ite	ne
 800bb28:	2202      	movne	r2, #2
 800bb2a:	2201      	moveq	r2, #1
 800bb2c:	6122      	str	r2, [r4, #16]
 800bb2e:	b1bd      	cbz	r5, 800bb60 <__d2b+0x94>
 800bb30:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bb34:	4405      	add	r5, r0
 800bb36:	603d      	str	r5, [r7, #0]
 800bb38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bb3c:	6030      	str	r0, [r6, #0]
 800bb3e:	4620      	mov	r0, r4
 800bb40:	b003      	add	sp, #12
 800bb42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb4a:	e7d6      	b.n	800bafa <__d2b+0x2e>
 800bb4c:	6161      	str	r1, [r4, #20]
 800bb4e:	e7e7      	b.n	800bb20 <__d2b+0x54>
 800bb50:	a801      	add	r0, sp, #4
 800bb52:	f7ff fd61 	bl	800b618 <__lo0bits>
 800bb56:	9b01      	ldr	r3, [sp, #4]
 800bb58:	6163      	str	r3, [r4, #20]
 800bb5a:	3020      	adds	r0, #32
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	e7e5      	b.n	800bb2c <__d2b+0x60>
 800bb60:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb64:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bb68:	6038      	str	r0, [r7, #0]
 800bb6a:	6918      	ldr	r0, [r3, #16]
 800bb6c:	f7ff fd34 	bl	800b5d8 <__hi0bits>
 800bb70:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb74:	e7e2      	b.n	800bb3c <__d2b+0x70>
 800bb76:	bf00      	nop
 800bb78:	0800c9ac 	.word	0x0800c9ac
 800bb7c:	0800c9ce 	.word	0x0800c9ce

0800bb80 <__sread>:
 800bb80:	b510      	push	{r4, lr}
 800bb82:	460c      	mov	r4, r1
 800bb84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb88:	f000 f8a8 	bl	800bcdc <_read_r>
 800bb8c:	2800      	cmp	r0, #0
 800bb8e:	bfab      	itete	ge
 800bb90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bb92:	89a3      	ldrhlt	r3, [r4, #12]
 800bb94:	181b      	addge	r3, r3, r0
 800bb96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bb9a:	bfac      	ite	ge
 800bb9c:	6563      	strge	r3, [r4, #84]	; 0x54
 800bb9e:	81a3      	strhlt	r3, [r4, #12]
 800bba0:	bd10      	pop	{r4, pc}

0800bba2 <__swrite>:
 800bba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bba6:	461f      	mov	r7, r3
 800bba8:	898b      	ldrh	r3, [r1, #12]
 800bbaa:	05db      	lsls	r3, r3, #23
 800bbac:	4605      	mov	r5, r0
 800bbae:	460c      	mov	r4, r1
 800bbb0:	4616      	mov	r6, r2
 800bbb2:	d505      	bpl.n	800bbc0 <__swrite+0x1e>
 800bbb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbb8:	2302      	movs	r3, #2
 800bbba:	2200      	movs	r2, #0
 800bbbc:	f000 f87c 	bl	800bcb8 <_lseek_r>
 800bbc0:	89a3      	ldrh	r3, [r4, #12]
 800bbc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bbca:	81a3      	strh	r3, [r4, #12]
 800bbcc:	4632      	mov	r2, r6
 800bbce:	463b      	mov	r3, r7
 800bbd0:	4628      	mov	r0, r5
 800bbd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbd6:	f000 b893 	b.w	800bd00 <_write_r>

0800bbda <__sseek>:
 800bbda:	b510      	push	{r4, lr}
 800bbdc:	460c      	mov	r4, r1
 800bbde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbe2:	f000 f869 	bl	800bcb8 <_lseek_r>
 800bbe6:	1c43      	adds	r3, r0, #1
 800bbe8:	89a3      	ldrh	r3, [r4, #12]
 800bbea:	bf15      	itete	ne
 800bbec:	6560      	strne	r0, [r4, #84]	; 0x54
 800bbee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bbf2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bbf6:	81a3      	strheq	r3, [r4, #12]
 800bbf8:	bf18      	it	ne
 800bbfa:	81a3      	strhne	r3, [r4, #12]
 800bbfc:	bd10      	pop	{r4, pc}

0800bbfe <__sclose>:
 800bbfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc02:	f000 b849 	b.w	800bc98 <_close_r>

0800bc06 <_realloc_r>:
 800bc06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc0a:	4680      	mov	r8, r0
 800bc0c:	4614      	mov	r4, r2
 800bc0e:	460e      	mov	r6, r1
 800bc10:	b921      	cbnz	r1, 800bc1c <_realloc_r+0x16>
 800bc12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc16:	4611      	mov	r1, r2
 800bc18:	f7fe b822 	b.w	8009c60 <_malloc_r>
 800bc1c:	b92a      	cbnz	r2, 800bc2a <_realloc_r+0x24>
 800bc1e:	f7ff f9e1 	bl	800afe4 <_free_r>
 800bc22:	4625      	mov	r5, r4
 800bc24:	4628      	mov	r0, r5
 800bc26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc2a:	f000 f8cf 	bl	800bdcc <_malloc_usable_size_r>
 800bc2e:	4284      	cmp	r4, r0
 800bc30:	4607      	mov	r7, r0
 800bc32:	d802      	bhi.n	800bc3a <_realloc_r+0x34>
 800bc34:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bc38:	d812      	bhi.n	800bc60 <_realloc_r+0x5a>
 800bc3a:	4621      	mov	r1, r4
 800bc3c:	4640      	mov	r0, r8
 800bc3e:	f7fe f80f 	bl	8009c60 <_malloc_r>
 800bc42:	4605      	mov	r5, r0
 800bc44:	2800      	cmp	r0, #0
 800bc46:	d0ed      	beq.n	800bc24 <_realloc_r+0x1e>
 800bc48:	42bc      	cmp	r4, r7
 800bc4a:	4622      	mov	r2, r4
 800bc4c:	4631      	mov	r1, r6
 800bc4e:	bf28      	it	cs
 800bc50:	463a      	movcs	r2, r7
 800bc52:	f000 f867 	bl	800bd24 <memcpy>
 800bc56:	4631      	mov	r1, r6
 800bc58:	4640      	mov	r0, r8
 800bc5a:	f7ff f9c3 	bl	800afe4 <_free_r>
 800bc5e:	e7e1      	b.n	800bc24 <_realloc_r+0x1e>
 800bc60:	4635      	mov	r5, r6
 800bc62:	e7df      	b.n	800bc24 <_realloc_r+0x1e>

0800bc64 <memmove>:
 800bc64:	4288      	cmp	r0, r1
 800bc66:	b510      	push	{r4, lr}
 800bc68:	eb01 0402 	add.w	r4, r1, r2
 800bc6c:	d902      	bls.n	800bc74 <memmove+0x10>
 800bc6e:	4284      	cmp	r4, r0
 800bc70:	4623      	mov	r3, r4
 800bc72:	d807      	bhi.n	800bc84 <memmove+0x20>
 800bc74:	1e43      	subs	r3, r0, #1
 800bc76:	42a1      	cmp	r1, r4
 800bc78:	d008      	beq.n	800bc8c <memmove+0x28>
 800bc7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc82:	e7f8      	b.n	800bc76 <memmove+0x12>
 800bc84:	4402      	add	r2, r0
 800bc86:	4601      	mov	r1, r0
 800bc88:	428a      	cmp	r2, r1
 800bc8a:	d100      	bne.n	800bc8e <memmove+0x2a>
 800bc8c:	bd10      	pop	{r4, pc}
 800bc8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc96:	e7f7      	b.n	800bc88 <memmove+0x24>

0800bc98 <_close_r>:
 800bc98:	b538      	push	{r3, r4, r5, lr}
 800bc9a:	4d06      	ldr	r5, [pc, #24]	; (800bcb4 <_close_r+0x1c>)
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	4604      	mov	r4, r0
 800bca0:	4608      	mov	r0, r1
 800bca2:	602b      	str	r3, [r5, #0]
 800bca4:	f7f9 f8e1 	bl	8004e6a <_close>
 800bca8:	1c43      	adds	r3, r0, #1
 800bcaa:	d102      	bne.n	800bcb2 <_close_r+0x1a>
 800bcac:	682b      	ldr	r3, [r5, #0]
 800bcae:	b103      	cbz	r3, 800bcb2 <_close_r+0x1a>
 800bcb0:	6023      	str	r3, [r4, #0]
 800bcb2:	bd38      	pop	{r3, r4, r5, pc}
 800bcb4:	200033b0 	.word	0x200033b0

0800bcb8 <_lseek_r>:
 800bcb8:	b538      	push	{r3, r4, r5, lr}
 800bcba:	4d07      	ldr	r5, [pc, #28]	; (800bcd8 <_lseek_r+0x20>)
 800bcbc:	4604      	mov	r4, r0
 800bcbe:	4608      	mov	r0, r1
 800bcc0:	4611      	mov	r1, r2
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	602a      	str	r2, [r5, #0]
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	f7f9 f8f6 	bl	8004eb8 <_lseek>
 800bccc:	1c43      	adds	r3, r0, #1
 800bcce:	d102      	bne.n	800bcd6 <_lseek_r+0x1e>
 800bcd0:	682b      	ldr	r3, [r5, #0]
 800bcd2:	b103      	cbz	r3, 800bcd6 <_lseek_r+0x1e>
 800bcd4:	6023      	str	r3, [r4, #0]
 800bcd6:	bd38      	pop	{r3, r4, r5, pc}
 800bcd8:	200033b0 	.word	0x200033b0

0800bcdc <_read_r>:
 800bcdc:	b538      	push	{r3, r4, r5, lr}
 800bcde:	4d07      	ldr	r5, [pc, #28]	; (800bcfc <_read_r+0x20>)
 800bce0:	4604      	mov	r4, r0
 800bce2:	4608      	mov	r0, r1
 800bce4:	4611      	mov	r1, r2
 800bce6:	2200      	movs	r2, #0
 800bce8:	602a      	str	r2, [r5, #0]
 800bcea:	461a      	mov	r2, r3
 800bcec:	f7f9 f884 	bl	8004df8 <_read>
 800bcf0:	1c43      	adds	r3, r0, #1
 800bcf2:	d102      	bne.n	800bcfa <_read_r+0x1e>
 800bcf4:	682b      	ldr	r3, [r5, #0]
 800bcf6:	b103      	cbz	r3, 800bcfa <_read_r+0x1e>
 800bcf8:	6023      	str	r3, [r4, #0]
 800bcfa:	bd38      	pop	{r3, r4, r5, pc}
 800bcfc:	200033b0 	.word	0x200033b0

0800bd00 <_write_r>:
 800bd00:	b538      	push	{r3, r4, r5, lr}
 800bd02:	4d07      	ldr	r5, [pc, #28]	; (800bd20 <_write_r+0x20>)
 800bd04:	4604      	mov	r4, r0
 800bd06:	4608      	mov	r0, r1
 800bd08:	4611      	mov	r1, r2
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	602a      	str	r2, [r5, #0]
 800bd0e:	461a      	mov	r2, r3
 800bd10:	f7f9 f88f 	bl	8004e32 <_write>
 800bd14:	1c43      	adds	r3, r0, #1
 800bd16:	d102      	bne.n	800bd1e <_write_r+0x1e>
 800bd18:	682b      	ldr	r3, [r5, #0]
 800bd1a:	b103      	cbz	r3, 800bd1e <_write_r+0x1e>
 800bd1c:	6023      	str	r3, [r4, #0]
 800bd1e:	bd38      	pop	{r3, r4, r5, pc}
 800bd20:	200033b0 	.word	0x200033b0

0800bd24 <memcpy>:
 800bd24:	440a      	add	r2, r1
 800bd26:	4291      	cmp	r1, r2
 800bd28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bd2c:	d100      	bne.n	800bd30 <memcpy+0xc>
 800bd2e:	4770      	bx	lr
 800bd30:	b510      	push	{r4, lr}
 800bd32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd3a:	4291      	cmp	r1, r2
 800bd3c:	d1f9      	bne.n	800bd32 <memcpy+0xe>
 800bd3e:	bd10      	pop	{r4, pc}

0800bd40 <__assert_func>:
 800bd40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd42:	4614      	mov	r4, r2
 800bd44:	461a      	mov	r2, r3
 800bd46:	4b09      	ldr	r3, [pc, #36]	; (800bd6c <__assert_func+0x2c>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	4605      	mov	r5, r0
 800bd4c:	68d8      	ldr	r0, [r3, #12]
 800bd4e:	b14c      	cbz	r4, 800bd64 <__assert_func+0x24>
 800bd50:	4b07      	ldr	r3, [pc, #28]	; (800bd70 <__assert_func+0x30>)
 800bd52:	9100      	str	r1, [sp, #0]
 800bd54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bd58:	4906      	ldr	r1, [pc, #24]	; (800bd74 <__assert_func+0x34>)
 800bd5a:	462b      	mov	r3, r5
 800bd5c:	f000 f83e 	bl	800bddc <fiprintf>
 800bd60:	f000 f85b 	bl	800be1a <abort>
 800bd64:	4b04      	ldr	r3, [pc, #16]	; (800bd78 <__assert_func+0x38>)
 800bd66:	461c      	mov	r4, r3
 800bd68:	e7f3      	b.n	800bd52 <__assert_func+0x12>
 800bd6a:	bf00      	nop
 800bd6c:	20002454 	.word	0x20002454
 800bd70:	0800cc2f 	.word	0x0800cc2f
 800bd74:	0800cc3c 	.word	0x0800cc3c
 800bd78:	0800cc6a 	.word	0x0800cc6a

0800bd7c <_calloc_r>:
 800bd7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd7e:	fba1 2402 	umull	r2, r4, r1, r2
 800bd82:	b94c      	cbnz	r4, 800bd98 <_calloc_r+0x1c>
 800bd84:	4611      	mov	r1, r2
 800bd86:	9201      	str	r2, [sp, #4]
 800bd88:	f7fd ff6a 	bl	8009c60 <_malloc_r>
 800bd8c:	9a01      	ldr	r2, [sp, #4]
 800bd8e:	4605      	mov	r5, r0
 800bd90:	b930      	cbnz	r0, 800bda0 <_calloc_r+0x24>
 800bd92:	4628      	mov	r0, r5
 800bd94:	b003      	add	sp, #12
 800bd96:	bd30      	pop	{r4, r5, pc}
 800bd98:	220c      	movs	r2, #12
 800bd9a:	6002      	str	r2, [r0, #0]
 800bd9c:	2500      	movs	r5, #0
 800bd9e:	e7f8      	b.n	800bd92 <_calloc_r+0x16>
 800bda0:	4621      	mov	r1, r4
 800bda2:	f7fe fa5c 	bl	800a25e <memset>
 800bda6:	e7f4      	b.n	800bd92 <_calloc_r+0x16>

0800bda8 <__ascii_mbtowc>:
 800bda8:	b082      	sub	sp, #8
 800bdaa:	b901      	cbnz	r1, 800bdae <__ascii_mbtowc+0x6>
 800bdac:	a901      	add	r1, sp, #4
 800bdae:	b142      	cbz	r2, 800bdc2 <__ascii_mbtowc+0x1a>
 800bdb0:	b14b      	cbz	r3, 800bdc6 <__ascii_mbtowc+0x1e>
 800bdb2:	7813      	ldrb	r3, [r2, #0]
 800bdb4:	600b      	str	r3, [r1, #0]
 800bdb6:	7812      	ldrb	r2, [r2, #0]
 800bdb8:	1e10      	subs	r0, r2, #0
 800bdba:	bf18      	it	ne
 800bdbc:	2001      	movne	r0, #1
 800bdbe:	b002      	add	sp, #8
 800bdc0:	4770      	bx	lr
 800bdc2:	4610      	mov	r0, r2
 800bdc4:	e7fb      	b.n	800bdbe <__ascii_mbtowc+0x16>
 800bdc6:	f06f 0001 	mvn.w	r0, #1
 800bdca:	e7f8      	b.n	800bdbe <__ascii_mbtowc+0x16>

0800bdcc <_malloc_usable_size_r>:
 800bdcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdd0:	1f18      	subs	r0, r3, #4
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	bfbc      	itt	lt
 800bdd6:	580b      	ldrlt	r3, [r1, r0]
 800bdd8:	18c0      	addlt	r0, r0, r3
 800bdda:	4770      	bx	lr

0800bddc <fiprintf>:
 800bddc:	b40e      	push	{r1, r2, r3}
 800bdde:	b503      	push	{r0, r1, lr}
 800bde0:	4601      	mov	r1, r0
 800bde2:	ab03      	add	r3, sp, #12
 800bde4:	4805      	ldr	r0, [pc, #20]	; (800bdfc <fiprintf+0x20>)
 800bde6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdea:	6800      	ldr	r0, [r0, #0]
 800bdec:	9301      	str	r3, [sp, #4]
 800bdee:	f000 f845 	bl	800be7c <_vfiprintf_r>
 800bdf2:	b002      	add	sp, #8
 800bdf4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bdf8:	b003      	add	sp, #12
 800bdfa:	4770      	bx	lr
 800bdfc:	20002454 	.word	0x20002454

0800be00 <__ascii_wctomb>:
 800be00:	b149      	cbz	r1, 800be16 <__ascii_wctomb+0x16>
 800be02:	2aff      	cmp	r2, #255	; 0xff
 800be04:	bf85      	ittet	hi
 800be06:	238a      	movhi	r3, #138	; 0x8a
 800be08:	6003      	strhi	r3, [r0, #0]
 800be0a:	700a      	strbls	r2, [r1, #0]
 800be0c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800be10:	bf98      	it	ls
 800be12:	2001      	movls	r0, #1
 800be14:	4770      	bx	lr
 800be16:	4608      	mov	r0, r1
 800be18:	4770      	bx	lr

0800be1a <abort>:
 800be1a:	b508      	push	{r3, lr}
 800be1c:	2006      	movs	r0, #6
 800be1e:	f000 fa89 	bl	800c334 <raise>
 800be22:	2001      	movs	r0, #1
 800be24:	f7f8 ffde 	bl	8004de4 <_exit>

0800be28 <__sfputc_r>:
 800be28:	6893      	ldr	r3, [r2, #8]
 800be2a:	3b01      	subs	r3, #1
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	b410      	push	{r4}
 800be30:	6093      	str	r3, [r2, #8]
 800be32:	da08      	bge.n	800be46 <__sfputc_r+0x1e>
 800be34:	6994      	ldr	r4, [r2, #24]
 800be36:	42a3      	cmp	r3, r4
 800be38:	db01      	blt.n	800be3e <__sfputc_r+0x16>
 800be3a:	290a      	cmp	r1, #10
 800be3c:	d103      	bne.n	800be46 <__sfputc_r+0x1e>
 800be3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be42:	f000 b935 	b.w	800c0b0 <__swbuf_r>
 800be46:	6813      	ldr	r3, [r2, #0]
 800be48:	1c58      	adds	r0, r3, #1
 800be4a:	6010      	str	r0, [r2, #0]
 800be4c:	7019      	strb	r1, [r3, #0]
 800be4e:	4608      	mov	r0, r1
 800be50:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be54:	4770      	bx	lr

0800be56 <__sfputs_r>:
 800be56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be58:	4606      	mov	r6, r0
 800be5a:	460f      	mov	r7, r1
 800be5c:	4614      	mov	r4, r2
 800be5e:	18d5      	adds	r5, r2, r3
 800be60:	42ac      	cmp	r4, r5
 800be62:	d101      	bne.n	800be68 <__sfputs_r+0x12>
 800be64:	2000      	movs	r0, #0
 800be66:	e007      	b.n	800be78 <__sfputs_r+0x22>
 800be68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be6c:	463a      	mov	r2, r7
 800be6e:	4630      	mov	r0, r6
 800be70:	f7ff ffda 	bl	800be28 <__sfputc_r>
 800be74:	1c43      	adds	r3, r0, #1
 800be76:	d1f3      	bne.n	800be60 <__sfputs_r+0xa>
 800be78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be7c <_vfiprintf_r>:
 800be7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be80:	460d      	mov	r5, r1
 800be82:	b09d      	sub	sp, #116	; 0x74
 800be84:	4614      	mov	r4, r2
 800be86:	4698      	mov	r8, r3
 800be88:	4606      	mov	r6, r0
 800be8a:	b118      	cbz	r0, 800be94 <_vfiprintf_r+0x18>
 800be8c:	6a03      	ldr	r3, [r0, #32]
 800be8e:	b90b      	cbnz	r3, 800be94 <_vfiprintf_r+0x18>
 800be90:	f7fe f99c 	bl	800a1cc <__sinit>
 800be94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be96:	07d9      	lsls	r1, r3, #31
 800be98:	d405      	bmi.n	800bea6 <_vfiprintf_r+0x2a>
 800be9a:	89ab      	ldrh	r3, [r5, #12]
 800be9c:	059a      	lsls	r2, r3, #22
 800be9e:	d402      	bmi.n	800bea6 <_vfiprintf_r+0x2a>
 800bea0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bea2:	f7fe fa23 	bl	800a2ec <__retarget_lock_acquire_recursive>
 800bea6:	89ab      	ldrh	r3, [r5, #12]
 800bea8:	071b      	lsls	r3, r3, #28
 800beaa:	d501      	bpl.n	800beb0 <_vfiprintf_r+0x34>
 800beac:	692b      	ldr	r3, [r5, #16]
 800beae:	b99b      	cbnz	r3, 800bed8 <_vfiprintf_r+0x5c>
 800beb0:	4629      	mov	r1, r5
 800beb2:	4630      	mov	r0, r6
 800beb4:	f000 f93a 	bl	800c12c <__swsetup_r>
 800beb8:	b170      	cbz	r0, 800bed8 <_vfiprintf_r+0x5c>
 800beba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bebc:	07dc      	lsls	r4, r3, #31
 800bebe:	d504      	bpl.n	800beca <_vfiprintf_r+0x4e>
 800bec0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bec4:	b01d      	add	sp, #116	; 0x74
 800bec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beca:	89ab      	ldrh	r3, [r5, #12]
 800becc:	0598      	lsls	r0, r3, #22
 800bece:	d4f7      	bmi.n	800bec0 <_vfiprintf_r+0x44>
 800bed0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bed2:	f7fe fa0c 	bl	800a2ee <__retarget_lock_release_recursive>
 800bed6:	e7f3      	b.n	800bec0 <_vfiprintf_r+0x44>
 800bed8:	2300      	movs	r3, #0
 800beda:	9309      	str	r3, [sp, #36]	; 0x24
 800bedc:	2320      	movs	r3, #32
 800bede:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bee2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bee6:	2330      	movs	r3, #48	; 0x30
 800bee8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c09c <_vfiprintf_r+0x220>
 800beec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bef0:	f04f 0901 	mov.w	r9, #1
 800bef4:	4623      	mov	r3, r4
 800bef6:	469a      	mov	sl, r3
 800bef8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800befc:	b10a      	cbz	r2, 800bf02 <_vfiprintf_r+0x86>
 800befe:	2a25      	cmp	r2, #37	; 0x25
 800bf00:	d1f9      	bne.n	800bef6 <_vfiprintf_r+0x7a>
 800bf02:	ebba 0b04 	subs.w	fp, sl, r4
 800bf06:	d00b      	beq.n	800bf20 <_vfiprintf_r+0xa4>
 800bf08:	465b      	mov	r3, fp
 800bf0a:	4622      	mov	r2, r4
 800bf0c:	4629      	mov	r1, r5
 800bf0e:	4630      	mov	r0, r6
 800bf10:	f7ff ffa1 	bl	800be56 <__sfputs_r>
 800bf14:	3001      	adds	r0, #1
 800bf16:	f000 80a9 	beq.w	800c06c <_vfiprintf_r+0x1f0>
 800bf1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf1c:	445a      	add	r2, fp
 800bf1e:	9209      	str	r2, [sp, #36]	; 0x24
 800bf20:	f89a 3000 	ldrb.w	r3, [sl]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	f000 80a1 	beq.w	800c06c <_vfiprintf_r+0x1f0>
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bf30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf34:	f10a 0a01 	add.w	sl, sl, #1
 800bf38:	9304      	str	r3, [sp, #16]
 800bf3a:	9307      	str	r3, [sp, #28]
 800bf3c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf40:	931a      	str	r3, [sp, #104]	; 0x68
 800bf42:	4654      	mov	r4, sl
 800bf44:	2205      	movs	r2, #5
 800bf46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf4a:	4854      	ldr	r0, [pc, #336]	; (800c09c <_vfiprintf_r+0x220>)
 800bf4c:	f7f4 f960 	bl	8000210 <memchr>
 800bf50:	9a04      	ldr	r2, [sp, #16]
 800bf52:	b9d8      	cbnz	r0, 800bf8c <_vfiprintf_r+0x110>
 800bf54:	06d1      	lsls	r1, r2, #27
 800bf56:	bf44      	itt	mi
 800bf58:	2320      	movmi	r3, #32
 800bf5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf5e:	0713      	lsls	r3, r2, #28
 800bf60:	bf44      	itt	mi
 800bf62:	232b      	movmi	r3, #43	; 0x2b
 800bf64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf68:	f89a 3000 	ldrb.w	r3, [sl]
 800bf6c:	2b2a      	cmp	r3, #42	; 0x2a
 800bf6e:	d015      	beq.n	800bf9c <_vfiprintf_r+0x120>
 800bf70:	9a07      	ldr	r2, [sp, #28]
 800bf72:	4654      	mov	r4, sl
 800bf74:	2000      	movs	r0, #0
 800bf76:	f04f 0c0a 	mov.w	ip, #10
 800bf7a:	4621      	mov	r1, r4
 800bf7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf80:	3b30      	subs	r3, #48	; 0x30
 800bf82:	2b09      	cmp	r3, #9
 800bf84:	d94d      	bls.n	800c022 <_vfiprintf_r+0x1a6>
 800bf86:	b1b0      	cbz	r0, 800bfb6 <_vfiprintf_r+0x13a>
 800bf88:	9207      	str	r2, [sp, #28]
 800bf8a:	e014      	b.n	800bfb6 <_vfiprintf_r+0x13a>
 800bf8c:	eba0 0308 	sub.w	r3, r0, r8
 800bf90:	fa09 f303 	lsl.w	r3, r9, r3
 800bf94:	4313      	orrs	r3, r2
 800bf96:	9304      	str	r3, [sp, #16]
 800bf98:	46a2      	mov	sl, r4
 800bf9a:	e7d2      	b.n	800bf42 <_vfiprintf_r+0xc6>
 800bf9c:	9b03      	ldr	r3, [sp, #12]
 800bf9e:	1d19      	adds	r1, r3, #4
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	9103      	str	r1, [sp, #12]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	bfbb      	ittet	lt
 800bfa8:	425b      	neglt	r3, r3
 800bfaa:	f042 0202 	orrlt.w	r2, r2, #2
 800bfae:	9307      	strge	r3, [sp, #28]
 800bfb0:	9307      	strlt	r3, [sp, #28]
 800bfb2:	bfb8      	it	lt
 800bfb4:	9204      	strlt	r2, [sp, #16]
 800bfb6:	7823      	ldrb	r3, [r4, #0]
 800bfb8:	2b2e      	cmp	r3, #46	; 0x2e
 800bfba:	d10c      	bne.n	800bfd6 <_vfiprintf_r+0x15a>
 800bfbc:	7863      	ldrb	r3, [r4, #1]
 800bfbe:	2b2a      	cmp	r3, #42	; 0x2a
 800bfc0:	d134      	bne.n	800c02c <_vfiprintf_r+0x1b0>
 800bfc2:	9b03      	ldr	r3, [sp, #12]
 800bfc4:	1d1a      	adds	r2, r3, #4
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	9203      	str	r2, [sp, #12]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	bfb8      	it	lt
 800bfce:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bfd2:	3402      	adds	r4, #2
 800bfd4:	9305      	str	r3, [sp, #20]
 800bfd6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c0ac <_vfiprintf_r+0x230>
 800bfda:	7821      	ldrb	r1, [r4, #0]
 800bfdc:	2203      	movs	r2, #3
 800bfde:	4650      	mov	r0, sl
 800bfe0:	f7f4 f916 	bl	8000210 <memchr>
 800bfe4:	b138      	cbz	r0, 800bff6 <_vfiprintf_r+0x17a>
 800bfe6:	9b04      	ldr	r3, [sp, #16]
 800bfe8:	eba0 000a 	sub.w	r0, r0, sl
 800bfec:	2240      	movs	r2, #64	; 0x40
 800bfee:	4082      	lsls	r2, r0
 800bff0:	4313      	orrs	r3, r2
 800bff2:	3401      	adds	r4, #1
 800bff4:	9304      	str	r3, [sp, #16]
 800bff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bffa:	4829      	ldr	r0, [pc, #164]	; (800c0a0 <_vfiprintf_r+0x224>)
 800bffc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c000:	2206      	movs	r2, #6
 800c002:	f7f4 f905 	bl	8000210 <memchr>
 800c006:	2800      	cmp	r0, #0
 800c008:	d03f      	beq.n	800c08a <_vfiprintf_r+0x20e>
 800c00a:	4b26      	ldr	r3, [pc, #152]	; (800c0a4 <_vfiprintf_r+0x228>)
 800c00c:	bb1b      	cbnz	r3, 800c056 <_vfiprintf_r+0x1da>
 800c00e:	9b03      	ldr	r3, [sp, #12]
 800c010:	3307      	adds	r3, #7
 800c012:	f023 0307 	bic.w	r3, r3, #7
 800c016:	3308      	adds	r3, #8
 800c018:	9303      	str	r3, [sp, #12]
 800c01a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c01c:	443b      	add	r3, r7
 800c01e:	9309      	str	r3, [sp, #36]	; 0x24
 800c020:	e768      	b.n	800bef4 <_vfiprintf_r+0x78>
 800c022:	fb0c 3202 	mla	r2, ip, r2, r3
 800c026:	460c      	mov	r4, r1
 800c028:	2001      	movs	r0, #1
 800c02a:	e7a6      	b.n	800bf7a <_vfiprintf_r+0xfe>
 800c02c:	2300      	movs	r3, #0
 800c02e:	3401      	adds	r4, #1
 800c030:	9305      	str	r3, [sp, #20]
 800c032:	4619      	mov	r1, r3
 800c034:	f04f 0c0a 	mov.w	ip, #10
 800c038:	4620      	mov	r0, r4
 800c03a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c03e:	3a30      	subs	r2, #48	; 0x30
 800c040:	2a09      	cmp	r2, #9
 800c042:	d903      	bls.n	800c04c <_vfiprintf_r+0x1d0>
 800c044:	2b00      	cmp	r3, #0
 800c046:	d0c6      	beq.n	800bfd6 <_vfiprintf_r+0x15a>
 800c048:	9105      	str	r1, [sp, #20]
 800c04a:	e7c4      	b.n	800bfd6 <_vfiprintf_r+0x15a>
 800c04c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c050:	4604      	mov	r4, r0
 800c052:	2301      	movs	r3, #1
 800c054:	e7f0      	b.n	800c038 <_vfiprintf_r+0x1bc>
 800c056:	ab03      	add	r3, sp, #12
 800c058:	9300      	str	r3, [sp, #0]
 800c05a:	462a      	mov	r2, r5
 800c05c:	4b12      	ldr	r3, [pc, #72]	; (800c0a8 <_vfiprintf_r+0x22c>)
 800c05e:	a904      	add	r1, sp, #16
 800c060:	4630      	mov	r0, r6
 800c062:	f7fd fb97 	bl	8009794 <_printf_float>
 800c066:	4607      	mov	r7, r0
 800c068:	1c78      	adds	r0, r7, #1
 800c06a:	d1d6      	bne.n	800c01a <_vfiprintf_r+0x19e>
 800c06c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c06e:	07d9      	lsls	r1, r3, #31
 800c070:	d405      	bmi.n	800c07e <_vfiprintf_r+0x202>
 800c072:	89ab      	ldrh	r3, [r5, #12]
 800c074:	059a      	lsls	r2, r3, #22
 800c076:	d402      	bmi.n	800c07e <_vfiprintf_r+0x202>
 800c078:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c07a:	f7fe f938 	bl	800a2ee <__retarget_lock_release_recursive>
 800c07e:	89ab      	ldrh	r3, [r5, #12]
 800c080:	065b      	lsls	r3, r3, #25
 800c082:	f53f af1d 	bmi.w	800bec0 <_vfiprintf_r+0x44>
 800c086:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c088:	e71c      	b.n	800bec4 <_vfiprintf_r+0x48>
 800c08a:	ab03      	add	r3, sp, #12
 800c08c:	9300      	str	r3, [sp, #0]
 800c08e:	462a      	mov	r2, r5
 800c090:	4b05      	ldr	r3, [pc, #20]	; (800c0a8 <_vfiprintf_r+0x22c>)
 800c092:	a904      	add	r1, sp, #16
 800c094:	4630      	mov	r0, r6
 800c096:	f7fd fed1 	bl	8009e3c <_printf_i>
 800c09a:	e7e4      	b.n	800c066 <_vfiprintf_r+0x1ea>
 800c09c:	0800c9bd 	.word	0x0800c9bd
 800c0a0:	0800c9c7 	.word	0x0800c9c7
 800c0a4:	08009795 	.word	0x08009795
 800c0a8:	0800be57 	.word	0x0800be57
 800c0ac:	0800c9c3 	.word	0x0800c9c3

0800c0b0 <__swbuf_r>:
 800c0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0b2:	460e      	mov	r6, r1
 800c0b4:	4614      	mov	r4, r2
 800c0b6:	4605      	mov	r5, r0
 800c0b8:	b118      	cbz	r0, 800c0c2 <__swbuf_r+0x12>
 800c0ba:	6a03      	ldr	r3, [r0, #32]
 800c0bc:	b90b      	cbnz	r3, 800c0c2 <__swbuf_r+0x12>
 800c0be:	f7fe f885 	bl	800a1cc <__sinit>
 800c0c2:	69a3      	ldr	r3, [r4, #24]
 800c0c4:	60a3      	str	r3, [r4, #8]
 800c0c6:	89a3      	ldrh	r3, [r4, #12]
 800c0c8:	071a      	lsls	r2, r3, #28
 800c0ca:	d525      	bpl.n	800c118 <__swbuf_r+0x68>
 800c0cc:	6923      	ldr	r3, [r4, #16]
 800c0ce:	b31b      	cbz	r3, 800c118 <__swbuf_r+0x68>
 800c0d0:	6823      	ldr	r3, [r4, #0]
 800c0d2:	6922      	ldr	r2, [r4, #16]
 800c0d4:	1a98      	subs	r0, r3, r2
 800c0d6:	6963      	ldr	r3, [r4, #20]
 800c0d8:	b2f6      	uxtb	r6, r6
 800c0da:	4283      	cmp	r3, r0
 800c0dc:	4637      	mov	r7, r6
 800c0de:	dc04      	bgt.n	800c0ea <__swbuf_r+0x3a>
 800c0e0:	4621      	mov	r1, r4
 800c0e2:	4628      	mov	r0, r5
 800c0e4:	f7ff f9a8 	bl	800b438 <_fflush_r>
 800c0e8:	b9e0      	cbnz	r0, 800c124 <__swbuf_r+0x74>
 800c0ea:	68a3      	ldr	r3, [r4, #8]
 800c0ec:	3b01      	subs	r3, #1
 800c0ee:	60a3      	str	r3, [r4, #8]
 800c0f0:	6823      	ldr	r3, [r4, #0]
 800c0f2:	1c5a      	adds	r2, r3, #1
 800c0f4:	6022      	str	r2, [r4, #0]
 800c0f6:	701e      	strb	r6, [r3, #0]
 800c0f8:	6962      	ldr	r2, [r4, #20]
 800c0fa:	1c43      	adds	r3, r0, #1
 800c0fc:	429a      	cmp	r2, r3
 800c0fe:	d004      	beq.n	800c10a <__swbuf_r+0x5a>
 800c100:	89a3      	ldrh	r3, [r4, #12]
 800c102:	07db      	lsls	r3, r3, #31
 800c104:	d506      	bpl.n	800c114 <__swbuf_r+0x64>
 800c106:	2e0a      	cmp	r6, #10
 800c108:	d104      	bne.n	800c114 <__swbuf_r+0x64>
 800c10a:	4621      	mov	r1, r4
 800c10c:	4628      	mov	r0, r5
 800c10e:	f7ff f993 	bl	800b438 <_fflush_r>
 800c112:	b938      	cbnz	r0, 800c124 <__swbuf_r+0x74>
 800c114:	4638      	mov	r0, r7
 800c116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c118:	4621      	mov	r1, r4
 800c11a:	4628      	mov	r0, r5
 800c11c:	f000 f806 	bl	800c12c <__swsetup_r>
 800c120:	2800      	cmp	r0, #0
 800c122:	d0d5      	beq.n	800c0d0 <__swbuf_r+0x20>
 800c124:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c128:	e7f4      	b.n	800c114 <__swbuf_r+0x64>
	...

0800c12c <__swsetup_r>:
 800c12c:	b538      	push	{r3, r4, r5, lr}
 800c12e:	4b2a      	ldr	r3, [pc, #168]	; (800c1d8 <__swsetup_r+0xac>)
 800c130:	4605      	mov	r5, r0
 800c132:	6818      	ldr	r0, [r3, #0]
 800c134:	460c      	mov	r4, r1
 800c136:	b118      	cbz	r0, 800c140 <__swsetup_r+0x14>
 800c138:	6a03      	ldr	r3, [r0, #32]
 800c13a:	b90b      	cbnz	r3, 800c140 <__swsetup_r+0x14>
 800c13c:	f7fe f846 	bl	800a1cc <__sinit>
 800c140:	89a3      	ldrh	r3, [r4, #12]
 800c142:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c146:	0718      	lsls	r0, r3, #28
 800c148:	d422      	bmi.n	800c190 <__swsetup_r+0x64>
 800c14a:	06d9      	lsls	r1, r3, #27
 800c14c:	d407      	bmi.n	800c15e <__swsetup_r+0x32>
 800c14e:	2309      	movs	r3, #9
 800c150:	602b      	str	r3, [r5, #0]
 800c152:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c156:	81a3      	strh	r3, [r4, #12]
 800c158:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c15c:	e034      	b.n	800c1c8 <__swsetup_r+0x9c>
 800c15e:	0758      	lsls	r0, r3, #29
 800c160:	d512      	bpl.n	800c188 <__swsetup_r+0x5c>
 800c162:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c164:	b141      	cbz	r1, 800c178 <__swsetup_r+0x4c>
 800c166:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c16a:	4299      	cmp	r1, r3
 800c16c:	d002      	beq.n	800c174 <__swsetup_r+0x48>
 800c16e:	4628      	mov	r0, r5
 800c170:	f7fe ff38 	bl	800afe4 <_free_r>
 800c174:	2300      	movs	r3, #0
 800c176:	6363      	str	r3, [r4, #52]	; 0x34
 800c178:	89a3      	ldrh	r3, [r4, #12]
 800c17a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c17e:	81a3      	strh	r3, [r4, #12]
 800c180:	2300      	movs	r3, #0
 800c182:	6063      	str	r3, [r4, #4]
 800c184:	6923      	ldr	r3, [r4, #16]
 800c186:	6023      	str	r3, [r4, #0]
 800c188:	89a3      	ldrh	r3, [r4, #12]
 800c18a:	f043 0308 	orr.w	r3, r3, #8
 800c18e:	81a3      	strh	r3, [r4, #12]
 800c190:	6923      	ldr	r3, [r4, #16]
 800c192:	b94b      	cbnz	r3, 800c1a8 <__swsetup_r+0x7c>
 800c194:	89a3      	ldrh	r3, [r4, #12]
 800c196:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c19a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c19e:	d003      	beq.n	800c1a8 <__swsetup_r+0x7c>
 800c1a0:	4621      	mov	r1, r4
 800c1a2:	4628      	mov	r0, r5
 800c1a4:	f000 f840 	bl	800c228 <__smakebuf_r>
 800c1a8:	89a0      	ldrh	r0, [r4, #12]
 800c1aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c1ae:	f010 0301 	ands.w	r3, r0, #1
 800c1b2:	d00a      	beq.n	800c1ca <__swsetup_r+0x9e>
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	60a3      	str	r3, [r4, #8]
 800c1b8:	6963      	ldr	r3, [r4, #20]
 800c1ba:	425b      	negs	r3, r3
 800c1bc:	61a3      	str	r3, [r4, #24]
 800c1be:	6923      	ldr	r3, [r4, #16]
 800c1c0:	b943      	cbnz	r3, 800c1d4 <__swsetup_r+0xa8>
 800c1c2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c1c6:	d1c4      	bne.n	800c152 <__swsetup_r+0x26>
 800c1c8:	bd38      	pop	{r3, r4, r5, pc}
 800c1ca:	0781      	lsls	r1, r0, #30
 800c1cc:	bf58      	it	pl
 800c1ce:	6963      	ldrpl	r3, [r4, #20]
 800c1d0:	60a3      	str	r3, [r4, #8]
 800c1d2:	e7f4      	b.n	800c1be <__swsetup_r+0x92>
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	e7f7      	b.n	800c1c8 <__swsetup_r+0x9c>
 800c1d8:	20002454 	.word	0x20002454

0800c1dc <__swhatbuf_r>:
 800c1dc:	b570      	push	{r4, r5, r6, lr}
 800c1de:	460c      	mov	r4, r1
 800c1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1e4:	2900      	cmp	r1, #0
 800c1e6:	b096      	sub	sp, #88	; 0x58
 800c1e8:	4615      	mov	r5, r2
 800c1ea:	461e      	mov	r6, r3
 800c1ec:	da0d      	bge.n	800c20a <__swhatbuf_r+0x2e>
 800c1ee:	89a3      	ldrh	r3, [r4, #12]
 800c1f0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c1f4:	f04f 0100 	mov.w	r1, #0
 800c1f8:	bf0c      	ite	eq
 800c1fa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c1fe:	2340      	movne	r3, #64	; 0x40
 800c200:	2000      	movs	r0, #0
 800c202:	6031      	str	r1, [r6, #0]
 800c204:	602b      	str	r3, [r5, #0]
 800c206:	b016      	add	sp, #88	; 0x58
 800c208:	bd70      	pop	{r4, r5, r6, pc}
 800c20a:	466a      	mov	r2, sp
 800c20c:	f000 f848 	bl	800c2a0 <_fstat_r>
 800c210:	2800      	cmp	r0, #0
 800c212:	dbec      	blt.n	800c1ee <__swhatbuf_r+0x12>
 800c214:	9901      	ldr	r1, [sp, #4]
 800c216:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c21a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c21e:	4259      	negs	r1, r3
 800c220:	4159      	adcs	r1, r3
 800c222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c226:	e7eb      	b.n	800c200 <__swhatbuf_r+0x24>

0800c228 <__smakebuf_r>:
 800c228:	898b      	ldrh	r3, [r1, #12]
 800c22a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c22c:	079d      	lsls	r5, r3, #30
 800c22e:	4606      	mov	r6, r0
 800c230:	460c      	mov	r4, r1
 800c232:	d507      	bpl.n	800c244 <__smakebuf_r+0x1c>
 800c234:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c238:	6023      	str	r3, [r4, #0]
 800c23a:	6123      	str	r3, [r4, #16]
 800c23c:	2301      	movs	r3, #1
 800c23e:	6163      	str	r3, [r4, #20]
 800c240:	b002      	add	sp, #8
 800c242:	bd70      	pop	{r4, r5, r6, pc}
 800c244:	ab01      	add	r3, sp, #4
 800c246:	466a      	mov	r2, sp
 800c248:	f7ff ffc8 	bl	800c1dc <__swhatbuf_r>
 800c24c:	9900      	ldr	r1, [sp, #0]
 800c24e:	4605      	mov	r5, r0
 800c250:	4630      	mov	r0, r6
 800c252:	f7fd fd05 	bl	8009c60 <_malloc_r>
 800c256:	b948      	cbnz	r0, 800c26c <__smakebuf_r+0x44>
 800c258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c25c:	059a      	lsls	r2, r3, #22
 800c25e:	d4ef      	bmi.n	800c240 <__smakebuf_r+0x18>
 800c260:	f023 0303 	bic.w	r3, r3, #3
 800c264:	f043 0302 	orr.w	r3, r3, #2
 800c268:	81a3      	strh	r3, [r4, #12]
 800c26a:	e7e3      	b.n	800c234 <__smakebuf_r+0xc>
 800c26c:	89a3      	ldrh	r3, [r4, #12]
 800c26e:	6020      	str	r0, [r4, #0]
 800c270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c274:	81a3      	strh	r3, [r4, #12]
 800c276:	9b00      	ldr	r3, [sp, #0]
 800c278:	6163      	str	r3, [r4, #20]
 800c27a:	9b01      	ldr	r3, [sp, #4]
 800c27c:	6120      	str	r0, [r4, #16]
 800c27e:	b15b      	cbz	r3, 800c298 <__smakebuf_r+0x70>
 800c280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c284:	4630      	mov	r0, r6
 800c286:	f000 f81d 	bl	800c2c4 <_isatty_r>
 800c28a:	b128      	cbz	r0, 800c298 <__smakebuf_r+0x70>
 800c28c:	89a3      	ldrh	r3, [r4, #12]
 800c28e:	f023 0303 	bic.w	r3, r3, #3
 800c292:	f043 0301 	orr.w	r3, r3, #1
 800c296:	81a3      	strh	r3, [r4, #12]
 800c298:	89a3      	ldrh	r3, [r4, #12]
 800c29a:	431d      	orrs	r5, r3
 800c29c:	81a5      	strh	r5, [r4, #12]
 800c29e:	e7cf      	b.n	800c240 <__smakebuf_r+0x18>

0800c2a0 <_fstat_r>:
 800c2a0:	b538      	push	{r3, r4, r5, lr}
 800c2a2:	4d07      	ldr	r5, [pc, #28]	; (800c2c0 <_fstat_r+0x20>)
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	4604      	mov	r4, r0
 800c2a8:	4608      	mov	r0, r1
 800c2aa:	4611      	mov	r1, r2
 800c2ac:	602b      	str	r3, [r5, #0]
 800c2ae:	f7f8 fde8 	bl	8004e82 <_fstat>
 800c2b2:	1c43      	adds	r3, r0, #1
 800c2b4:	d102      	bne.n	800c2bc <_fstat_r+0x1c>
 800c2b6:	682b      	ldr	r3, [r5, #0]
 800c2b8:	b103      	cbz	r3, 800c2bc <_fstat_r+0x1c>
 800c2ba:	6023      	str	r3, [r4, #0]
 800c2bc:	bd38      	pop	{r3, r4, r5, pc}
 800c2be:	bf00      	nop
 800c2c0:	200033b0 	.word	0x200033b0

0800c2c4 <_isatty_r>:
 800c2c4:	b538      	push	{r3, r4, r5, lr}
 800c2c6:	4d06      	ldr	r5, [pc, #24]	; (800c2e0 <_isatty_r+0x1c>)
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	4604      	mov	r4, r0
 800c2cc:	4608      	mov	r0, r1
 800c2ce:	602b      	str	r3, [r5, #0]
 800c2d0:	f7f8 fde7 	bl	8004ea2 <_isatty>
 800c2d4:	1c43      	adds	r3, r0, #1
 800c2d6:	d102      	bne.n	800c2de <_isatty_r+0x1a>
 800c2d8:	682b      	ldr	r3, [r5, #0]
 800c2da:	b103      	cbz	r3, 800c2de <_isatty_r+0x1a>
 800c2dc:	6023      	str	r3, [r4, #0]
 800c2de:	bd38      	pop	{r3, r4, r5, pc}
 800c2e0:	200033b0 	.word	0x200033b0

0800c2e4 <_raise_r>:
 800c2e4:	291f      	cmp	r1, #31
 800c2e6:	b538      	push	{r3, r4, r5, lr}
 800c2e8:	4604      	mov	r4, r0
 800c2ea:	460d      	mov	r5, r1
 800c2ec:	d904      	bls.n	800c2f8 <_raise_r+0x14>
 800c2ee:	2316      	movs	r3, #22
 800c2f0:	6003      	str	r3, [r0, #0]
 800c2f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c2f6:	bd38      	pop	{r3, r4, r5, pc}
 800c2f8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c2fa:	b112      	cbz	r2, 800c302 <_raise_r+0x1e>
 800c2fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c300:	b94b      	cbnz	r3, 800c316 <_raise_r+0x32>
 800c302:	4620      	mov	r0, r4
 800c304:	f000 f830 	bl	800c368 <_getpid_r>
 800c308:	462a      	mov	r2, r5
 800c30a:	4601      	mov	r1, r0
 800c30c:	4620      	mov	r0, r4
 800c30e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c312:	f000 b817 	b.w	800c344 <_kill_r>
 800c316:	2b01      	cmp	r3, #1
 800c318:	d00a      	beq.n	800c330 <_raise_r+0x4c>
 800c31a:	1c59      	adds	r1, r3, #1
 800c31c:	d103      	bne.n	800c326 <_raise_r+0x42>
 800c31e:	2316      	movs	r3, #22
 800c320:	6003      	str	r3, [r0, #0]
 800c322:	2001      	movs	r0, #1
 800c324:	e7e7      	b.n	800c2f6 <_raise_r+0x12>
 800c326:	2400      	movs	r4, #0
 800c328:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c32c:	4628      	mov	r0, r5
 800c32e:	4798      	blx	r3
 800c330:	2000      	movs	r0, #0
 800c332:	e7e0      	b.n	800c2f6 <_raise_r+0x12>

0800c334 <raise>:
 800c334:	4b02      	ldr	r3, [pc, #8]	; (800c340 <raise+0xc>)
 800c336:	4601      	mov	r1, r0
 800c338:	6818      	ldr	r0, [r3, #0]
 800c33a:	f7ff bfd3 	b.w	800c2e4 <_raise_r>
 800c33e:	bf00      	nop
 800c340:	20002454 	.word	0x20002454

0800c344 <_kill_r>:
 800c344:	b538      	push	{r3, r4, r5, lr}
 800c346:	4d07      	ldr	r5, [pc, #28]	; (800c364 <_kill_r+0x20>)
 800c348:	2300      	movs	r3, #0
 800c34a:	4604      	mov	r4, r0
 800c34c:	4608      	mov	r0, r1
 800c34e:	4611      	mov	r1, r2
 800c350:	602b      	str	r3, [r5, #0]
 800c352:	f7f8 fd37 	bl	8004dc4 <_kill>
 800c356:	1c43      	adds	r3, r0, #1
 800c358:	d102      	bne.n	800c360 <_kill_r+0x1c>
 800c35a:	682b      	ldr	r3, [r5, #0]
 800c35c:	b103      	cbz	r3, 800c360 <_kill_r+0x1c>
 800c35e:	6023      	str	r3, [r4, #0]
 800c360:	bd38      	pop	{r3, r4, r5, pc}
 800c362:	bf00      	nop
 800c364:	200033b0 	.word	0x200033b0

0800c368 <_getpid_r>:
 800c368:	f7f8 bd24 	b.w	8004db4 <_getpid>

0800c36c <round>:
 800c36c:	ec53 2b10 	vmov	r2, r3, d0
 800c370:	b570      	push	{r4, r5, r6, lr}
 800c372:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800c376:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800c37a:	2813      	cmp	r0, #19
 800c37c:	ee10 5a10 	vmov	r5, s0
 800c380:	4619      	mov	r1, r3
 800c382:	dc18      	bgt.n	800c3b6 <round+0x4a>
 800c384:	2800      	cmp	r0, #0
 800c386:	da09      	bge.n	800c39c <round+0x30>
 800c388:	3001      	adds	r0, #1
 800c38a:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800c38e:	d103      	bne.n	800c398 <round+0x2c>
 800c390:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800c394:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c398:	2300      	movs	r3, #0
 800c39a:	e02a      	b.n	800c3f2 <round+0x86>
 800c39c:	4c16      	ldr	r4, [pc, #88]	; (800c3f8 <round+0x8c>)
 800c39e:	4104      	asrs	r4, r0
 800c3a0:	ea03 0604 	and.w	r6, r3, r4
 800c3a4:	4316      	orrs	r6, r2
 800c3a6:	d011      	beq.n	800c3cc <round+0x60>
 800c3a8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c3ac:	4103      	asrs	r3, r0
 800c3ae:	440b      	add	r3, r1
 800c3b0:	ea23 0104 	bic.w	r1, r3, r4
 800c3b4:	e7f0      	b.n	800c398 <round+0x2c>
 800c3b6:	2833      	cmp	r0, #51	; 0x33
 800c3b8:	dd0b      	ble.n	800c3d2 <round+0x66>
 800c3ba:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800c3be:	d105      	bne.n	800c3cc <round+0x60>
 800c3c0:	ee10 0a10 	vmov	r0, s0
 800c3c4:	f7f3 ff82 	bl	80002cc <__adddf3>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	ec43 2b10 	vmov	d0, r2, r3
 800c3d0:	bd70      	pop	{r4, r5, r6, pc}
 800c3d2:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800c3d6:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c3da:	40f4      	lsrs	r4, r6
 800c3dc:	4214      	tst	r4, r2
 800c3de:	d0f5      	beq.n	800c3cc <round+0x60>
 800c3e0:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	4083      	lsls	r3, r0
 800c3e8:	195b      	adds	r3, r3, r5
 800c3ea:	bf28      	it	cs
 800c3ec:	3101      	addcs	r1, #1
 800c3ee:	ea23 0304 	bic.w	r3, r3, r4
 800c3f2:	461a      	mov	r2, r3
 800c3f4:	460b      	mov	r3, r1
 800c3f6:	e7e9      	b.n	800c3cc <round+0x60>
 800c3f8:	000fffff 	.word	0x000fffff

0800c3fc <_init>:
 800c3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3fe:	bf00      	nop
 800c400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c402:	bc08      	pop	{r3}
 800c404:	469e      	mov	lr, r3
 800c406:	4770      	bx	lr

0800c408 <_fini>:
 800c408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c40a:	bf00      	nop
 800c40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c40e:	bc08      	pop	{r3}
 800c410:	469e      	mov	lr, r3
 800c412:	4770      	bx	lr
