Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 17 11:25:43 2020
| Host         : DESKTOP-PH469GS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tlc_controller_ver1_timing_summary_routed.rpt -pb tlc_controller_ver1_timing_summary_routed.pb -rpx tlc_controller_ver1_timing_summary_routed.rpx -warn_on_violation
| Design       : tlc_controller_ver1
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.211        0.000                      0                   77        0.189        0.000                      0                   77        7.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.211        0.000                      0                   77        0.189        0.000                      0                   77        7.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.211ns  (required time - arrival time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.952ns (18.435%)  route 4.212ns (81.565%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.741     5.410    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.866 f  Count_reg[11]/Q
                         net (fo=3, routed)           0.966     6.832    FSM/Count_reg[11]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.956 f  FSM/JB_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.263     7.219    FSM/JB_OBUF[3]_inst_i_14_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  FSM/JB_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.148     8.491    FSM/JB_OBUF[3]_inst_i_7_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.478    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.602 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.972    10.574    JB_OBUF[3]
    SLICE_X40Y49         FDRE                                         r  Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    24.973    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[0]/C
                         clock pessimism              0.277    25.249    
                         clock uncertainty           -0.035    25.214    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    24.785    Count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 14.211    

Slack (MET) :             14.211ns  (required time - arrival time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.952ns (18.435%)  route 4.212ns (81.565%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.741     5.410    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.866 f  Count_reg[11]/Q
                         net (fo=3, routed)           0.966     6.832    FSM/Count_reg[11]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.956 f  FSM/JB_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.263     7.219    FSM/JB_OBUF[3]_inst_i_14_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  FSM/JB_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.148     8.491    FSM/JB_OBUF[3]_inst_i_7_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.478    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.602 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.972    10.574    JB_OBUF[3]
    SLICE_X40Y49         FDRE                                         r  Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    24.973    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[1]/C
                         clock pessimism              0.277    25.249    
                         clock uncertainty           -0.035    25.214    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    24.785    Count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 14.211    

Slack (MET) :             14.211ns  (required time - arrival time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.952ns (18.435%)  route 4.212ns (81.565%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.741     5.410    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.866 f  Count_reg[11]/Q
                         net (fo=3, routed)           0.966     6.832    FSM/Count_reg[11]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.956 f  FSM/JB_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.263     7.219    FSM/JB_OBUF[3]_inst_i_14_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  FSM/JB_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.148     8.491    FSM/JB_OBUF[3]_inst_i_7_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.478    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.602 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.972    10.574    JB_OBUF[3]
    SLICE_X40Y49         FDRE                                         r  Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    24.973    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[2]/C
                         clock pessimism              0.277    25.249    
                         clock uncertainty           -0.035    25.214    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    24.785    Count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 14.211    

Slack (MET) :             14.211ns  (required time - arrival time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.952ns (18.435%)  route 4.212ns (81.565%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 24.972 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.741     5.410    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.866 f  Count_reg[11]/Q
                         net (fo=3, routed)           0.966     6.832    FSM/Count_reg[11]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.956 f  FSM/JB_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.263     7.219    FSM/JB_OBUF[3]_inst_i_14_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  FSM/JB_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.148     8.491    FSM/JB_OBUF[3]_inst_i_7_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.478    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.602 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.972    10.574    JB_OBUF[3]
    SLICE_X40Y49         FDRE                                         r  Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    24.973    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[3]/C
                         clock pessimism              0.277    25.249    
                         clock uncertainty           -0.035    25.214    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    24.785    Count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.785    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 14.211    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.952ns (18.819%)  route 4.107ns (81.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.741     5.410    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.866 f  Count_reg[11]/Q
                         net (fo=3, routed)           0.966     6.832    FSM/Count_reg[11]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.956 f  FSM/JB_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.263     7.219    FSM/JB_OBUF[3]_inst_i_14_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  FSM/JB_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.148     8.491    FSM/JB_OBUF[3]_inst_i_7_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.478    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.602 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.867    10.469    JB_OBUF[3]
    SLICE_X40Y50         FDRE                                         r  Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.564    24.956    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[4]/C
                         clock pessimism              0.429    25.385    
                         clock uncertainty           -0.035    25.349    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    24.920    Count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.952ns (18.819%)  route 4.107ns (81.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.741     5.410    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.866 f  Count_reg[11]/Q
                         net (fo=3, routed)           0.966     6.832    FSM/Count_reg[11]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.956 f  FSM/JB_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.263     7.219    FSM/JB_OBUF[3]_inst_i_14_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  FSM/JB_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.148     8.491    FSM/JB_OBUF[3]_inst_i_7_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.478    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.602 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.867    10.469    JB_OBUF[3]
    SLICE_X40Y50         FDRE                                         r  Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.564    24.956    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[5]/C
                         clock pessimism              0.429    25.385    
                         clock uncertainty           -0.035    25.349    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    24.920    Count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.952ns (18.819%)  route 4.107ns (81.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.741     5.410    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.866 f  Count_reg[11]/Q
                         net (fo=3, routed)           0.966     6.832    FSM/Count_reg[11]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.956 f  FSM/JB_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.263     7.219    FSM/JB_OBUF[3]_inst_i_14_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  FSM/JB_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.148     8.491    FSM/JB_OBUF[3]_inst_i_7_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.478    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.602 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.867    10.469    JB_OBUF[3]
    SLICE_X40Y50         FDRE                                         r  Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.564    24.956    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[6]/C
                         clock pessimism              0.429    25.385    
                         clock uncertainty           -0.035    25.349    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    24.920    Count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.952ns (18.819%)  route 4.107ns (81.181%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.741     5.410    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.866 f  Count_reg[11]/Q
                         net (fo=3, routed)           0.966     6.832    FSM/Count_reg[11]
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.956 f  FSM/JB_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.263     7.219    FSM/JB_OBUF[3]_inst_i_14_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  FSM/JB_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.148     8.491    FSM/JB_OBUF[3]_inst_i_7_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.478    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.602 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.867    10.469    JB_OBUF[3]
    SLICE_X40Y50         FDRE                                         r  Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.564    24.956    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[7]/C
                         clock pessimism              0.429    25.385    
                         clock uncertainty           -0.035    25.349    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.429    24.920    Count_reg[7]
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.506ns  (required time - arrival time)
  Source:                 Count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.180ns (23.572%)  route 3.826ns (76.428%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.740     5.409    Clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Count_reg[21]/Q
                         net (fo=2, routed)           1.126     6.991    FSM/Count_reg[21]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.115 f  FSM/JB_OBUF[3]_inst_i_12/O
                         net (fo=2, routed)           0.445     7.559    FSM/JB_OBUF[3]_inst_i_12_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.150     7.709 f  FSM/JB_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.575     8.284    FSM/JB_OBUF[3]_inst_i_9_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I2_O)        0.326     8.610 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.473    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.597 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.818    10.415    JB_OBUF[3]
    SLICE_X40Y51         FDRE                                         r  Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.564    24.956    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[10]/C
                         clock pessimism              0.429    25.385    
                         clock uncertainty           -0.035    25.349    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    24.920    Count_reg[10]
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 14.506    

Slack (MET) :             14.506ns  (required time - arrival time)
  Source:                 Count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.180ns (23.572%)  route 3.826ns (76.428%))
  Logic Levels:           4  (LUT5=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.740     5.409    Clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Count_reg[21]/Q
                         net (fo=2, routed)           1.126     6.991    FSM/Count_reg[21]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.115 f  FSM/JB_OBUF[3]_inst_i_12/O
                         net (fo=2, routed)           0.445     7.559    FSM/JB_OBUF[3]_inst_i_12_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.150     7.709 f  FSM/JB_OBUF[3]_inst_i_9/O
                         net (fo=2, routed)           0.575     8.284    FSM/JB_OBUF[3]_inst_i_9_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I2_O)        0.326     8.610 r  FSM/JB_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.862     9.473    FSM/JB_OBUF[3]_inst_i_4_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.597 r  FSM/JB_OBUF[3]_inst_i_1/O
                         net (fo=32, routed)          0.818    10.415    JB_OBUF[3]
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.564    24.956    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[11]/C
                         clock pessimism              0.429    25.385    
                         clock uncertainty           -0.035    25.349    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    24.920    Count_reg[11]
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 14.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 FSM/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.589     1.501    FSM/CLK
    SLICE_X43Y52         FDRE                                         r  FSM/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  FSM/FSM_onehot_state_reg[6]/Q
                         net (fo=7, routed)           0.137     1.779    FSM/Q[1]
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  FSM/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    FSM/FSM_onehot_state[1]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  FSM/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.018    FSM/CLK
    SLICE_X42Y52         FDRE                                         r  FSM/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     1.635    FSM/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  Count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.833    Count_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    Count[0]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.030 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    Count_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.085 r  Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.085    Count_reg[4]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[4]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  Count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.833    Count_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    Count[0]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.030 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    Count_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.096 r  Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.096    Count_reg[4]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[6]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  Count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.833    Count_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    Count[0]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.030 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    Count_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.121 r  Count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.121    Count_reg[4]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[5]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  Count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.833    Count_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    Count[0]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.030 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    Count_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.121 r  Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.121    Count_reg[4]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  Count_reg[7]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.431ns (69.912%)  route 0.185ns (30.088%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  Count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.833    Count_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    Count[0]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.030 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    Count_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.070 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.070    Count_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.124 r  Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.124    Count_reg[8]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[8]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.442ns (70.439%)  route 0.185ns (29.561%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.507    Clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  Count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.833    Count_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    Count[0]_i_2_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.030 r  Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.031    Count_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.070 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.070    Count_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.135 r  Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.135    Count_reg[8]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.018    Clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  Count_reg[10]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.589     1.501    FSM/CLK
    SLICE_X41Y52         FDRE                                         r  FSM/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  FSM/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.179     1.822    FSM/FSM_onehot_state_reg_n_0_[5]
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.867 r  FSM/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.867    FSM/FSM_onehot_state[5]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  FSM/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.018    FSM/CLK
    SLICE_X41Y52         FDRE                                         r  FSM/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.091     1.592    FSM/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FSM/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            FSM/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.589     1.501    FSM/CLK
    SLICE_X42Y52         FDRE                                         r  FSM/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  FSM/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.187     1.853    FSM/FSM_onehot_state_reg_n_0_[4]
    SLICE_X42Y52         LUT5 (Prop_lut5_I1_O)        0.045     1.898 r  FSM/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.898    FSM/FSM_onehot_state[4]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  FSM/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     2.018    FSM/CLK
    SLICE_X42Y52         FDRE                                         r  FSM/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120     1.621    FSM/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.588     1.500    Clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Count_reg[22]/Q
                         net (fo=3, routed)           0.134     1.775    Count_reg[22]
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    Count_reg[20]_i_1_n_5
    SLICE_X40Y54         FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.858     2.017    Clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Count_reg[22]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.105     1.605    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y49    Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y51    Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y51    Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y52    Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y52    Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y52    Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y52    Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53    Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53    Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y49    Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y51    Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y51    Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y52    Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y52    Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y52    Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y52    Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y49    Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y49    Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X40Y49    Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y49    Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y51    Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y51    Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y52    Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y52    Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y52    Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y52    Count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y53    Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y53    Count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X40Y53    Count_reg[18]/C



