Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,0.7642145822841304,catapult,CLB,87,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,LUT,415,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,FF,248,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7642145822841304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,CLB,115,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,LUT,515,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,FF,251,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7821843436417408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,CLB,159,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,LUT,652,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,FF,260,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7149403954192339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,LUT,429,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,FF,265,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8351832642636774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,CLB,133,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,LUT,543,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,FF,267,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7373364311294593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,LUT,683,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,FF,276,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7682297068281794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,CLB,126,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,FF,234,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7771758982210444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696397258423273,catapult,CLB,164,catapult_fpga_latency
Throughput,0.696397258423273,catapult,LUT,704,catapult_fpga_latency
Throughput,0.696397258423273,catapult,FF,234,catapult_fpga_latency
Throughput,0.696397258423273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696397258423273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,CLB,245,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,LUT,903,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,FF,241,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7164457983677931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,CLB,150,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,LUT,743,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,FF,240,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7428073959846804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,LUT,923,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,FF,242,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6734673398646196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,FF,250,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6888181396124158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,CLB,90,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,LUT,432,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,FF,266,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7520815737758181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,CLB,115,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,LUT,529,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,FF,268,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6881843563308488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,CLB,151,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,LUT,675,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,FF,277,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7465817753415985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,CLB,119,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,LUT,609,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,FF,301,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6732932185233738,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,CLB,176,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,LUT,725,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,FF,303,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5983319701336614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,FF,310,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6001507578703771,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,LUT,684,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,FF,240,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6581692627056286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,CLB,198,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,LUT,867,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,FF,242,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327844350215811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,FF,249,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406560317765392,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,FF,241,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6397183192296768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,FF,244,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6180893744873721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627851623592906,catapult,CLB,371,catapult_fpga_latency
Throughput,0.627851623592906,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.627851623592906,catapult,FF,254,catapult_fpga_latency
Throughput,0.627851623592906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627851623592906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,CLB,119,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,LUT,614,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,FF,235,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7126176799021148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,LUT,758,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,FF,234,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6136535459356499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,LUT,925,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,FF,241,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6153115353068835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,CLB,139,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,LUT,759,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,FF,240,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6970681314391669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,FF,242,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6030231964932995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,249,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,FF,241,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394111279276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,FF,243,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350916056131937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618253310746479,catapult,CLB,328,catapult_fpga_latency
Throughput,0.618253310746479,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.618253310746479,catapult,FF,254,catapult_fpga_latency
Throughput,0.618253310746479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618253310746479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,FF,242,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,CLB,377,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,FF,248,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,DSP,1,catapult_fpga_latency
Throughput,0.5964306014227255,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,LUT,2418,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,FF,253,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166741284236206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,LUT,779,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,FF,240,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6950516492880586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,FF,242,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6010702657151323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,LUT,1184,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,FF,249,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6171071989257398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,FF,241,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336713970236454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629629349794363,catapult,CLB,250,catapult_fpga_latency
Throughput,0.629629349794363,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.629629349794363,catapult,FF,244,catapult_fpga_latency
Throughput,0.629629349794363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629629349794363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,FF,252,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6169054296314483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205853112421511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,FF,246,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6069754836532397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,LUT,2337,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,FF,254,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6167083561515425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6140529706654615,catapult,CLB,395,catapult_fpga_latency
Throughput,0.6140529706654615,catapult,LUT,2217,catapult_fpga_latency
Throughput,0.6140529706654615,catapult,FF,247,catapult_fpga_latency
Throughput,0.6140529706654615,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6140529706654615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8132851760071114,catapult,CLB,99,catapult_fpga_latency
Throughput,0.8132851760071114,catapult,LUT,484,catapult_fpga_latency
Throughput,0.8132851760071114,catapult,FF,268,catapult_fpga_latency
Throughput,0.8132851760071114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8132851760071114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7581282722711552,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7581282722711552,catapult,LUT,584,catapult_fpga_latency
Throughput,0.7581282722711552,catapult,FF,271,catapult_fpga_latency
Throughput,0.7581282722711552,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7581282722711552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7433722786070096,catapult,CLB,251,catapult_fpga_latency
Throughput,0.7433722786070096,catapult,LUT,792,catapult_fpga_latency
Throughput,0.7433722786070096,catapult,FF,263,catapult_fpga_latency
Throughput,0.7433722786070096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7433722786070096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8444512375855112,catapult,CLB,110,catapult_fpga_latency
Throughput,0.8444512375855112,catapult,LUT,526,catapult_fpga_latency
Throughput,0.8444512375855112,catapult,FF,305,catapult_fpga_latency
Throughput,0.8444512375855112,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8444512375855112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7613762942445281,catapult,CLB,159,catapult_fpga_latency
Throughput,0.7613762942445281,catapult,LUT,704,catapult_fpga_latency
Throughput,0.7613762942445281,catapult,FF,312,catapult_fpga_latency
Throughput,0.7613762942445281,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7613762942445281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7410212309992894,catapult,CLB,199,catapult_fpga_latency
Throughput,0.7410212309992894,catapult,LUT,827,catapult_fpga_latency
Throughput,0.7410212309992894,catapult,FF,278,catapult_fpga_latency
Throughput,0.7410212309992894,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7410212309992894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7031468634727861,catapult,CLB,137,catapult_fpga_latency
Throughput,0.7031468634727861,catapult,LUT,737,catapult_fpga_latency
Throughput,0.7031468634727861,catapult,FF,308,catapult_fpga_latency
Throughput,0.7031468634727861,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7031468634727861,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7049764996083855,catapult,CLB,185,catapult_fpga_latency
Throughput,0.7049764996083855,catapult,LUT,912,catapult_fpga_latency
Throughput,0.7049764996083855,catapult,FF,312,catapult_fpga_latency
Throughput,0.7049764996083855,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7049764996083855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6300077742959348,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6300077742959348,catapult,LUT,1124,catapult_fpga_latency
Throughput,0.6300077742959348,catapult,FF,245,catapult_fpga_latency
Throughput,0.6300077742959348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6300077742959348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7124267892420705,catapult,CLB,199,catapult_fpga_latency
Throughput,0.7124267892420705,catapult,LUT,1032,catapult_fpga_latency
Throughput,0.7124267892420705,catapult,FF,392,catapult_fpga_latency
Throughput,0.7124267892420705,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7124267892420705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6663121885823409,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6663121885823409,catapult,LUT,1252,catapult_fpga_latency
Throughput,0.6663121885823409,catapult,FF,396,catapult_fpga_latency
Throughput,0.6663121885823409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6663121885823409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6854704932371481,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6854704932371481,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.6854704932371481,catapult,FF,259,catapult_fpga_latency
Throughput,0.6854704932371481,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6854704932371481,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7420764784018641,catapult,CLB,106,catapult_fpga_latency
Throughput,0.7420764784018641,catapult,LUT,498,catapult_fpga_latency
Throughput,0.7420764784018641,catapult,FF,306,catapult_fpga_latency
Throughput,0.7420764784018641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7420764784018641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.711333679515724,catapult,CLB,147,catapult_fpga_latency
Throughput,0.711333679515724,catapult,LUT,621,catapult_fpga_latency
Throughput,0.711333679515724,catapult,FF,308,catapult_fpga_latency
Throughput,0.711333679515724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.711333679515724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7519096625655007,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7519096625655007,catapult,LUT,825,catapult_fpga_latency
Throughput,0.7519096625655007,catapult,FF,279,catapult_fpga_latency
Throughput,0.7519096625655007,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7519096625655007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6416813076951706,catapult,CLB,137,catapult_fpga_latency
Throughput,0.6416813076951706,catapult,LUT,756,catapult_fpga_latency
Throughput,0.6416813076951706,catapult,FF,381,catapult_fpga_latency
Throughput,0.6416813076951706,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6416813076951706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108966863741938,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6108966863741938,catapult,LUT,899,catapult_fpga_latency
Throughput,0.6108966863741938,catapult,FF,383,catapult_fpga_latency
Throughput,0.6108966863741938,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108966863741938,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6143604292904935,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6143604292904935,catapult,LUT,1128,catapult_fpga_latency
Throughput,0.6143604292904935,catapult,FF,317,catapult_fpga_latency
Throughput,0.6143604292904935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6143604292904935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6820645001115175,catapult,CLB,195,catapult_fpga_latency
Throughput,0.6820645001115175,catapult,LUT,1024,catapult_fpga_latency
Throughput,0.6820645001115175,catapult,FF,392,catapult_fpga_latency
Throughput,0.6820645001115175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6820645001115175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6281489894024984,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6281489894024984,catapult,LUT,1197,catapult_fpga_latency
Throughput,0.6281489894024984,catapult,FF,396,catapult_fpga_latency
Throughput,0.6281489894024984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6281489894024984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370794240547175,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6370794240547175,catapult,LUT,1459,catapult_fpga_latency
Throughput,0.6370794240547175,catapult,FF,254,catapult_fpga_latency
Throughput,0.6370794240547175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370794240547175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6663872282889375,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6663872282889375,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.6663872282889375,catapult,FF,549,catapult_fpga_latency
Throughput,0.6663872282889375,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6663872282889375,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391601946370624,catapult,CLB,375,catapult_fpga_latency
Throughput,0.6391601946370624,catapult,LUT,1967,catapult_fpga_latency
Throughput,0.6391601946370624,catapult,FF,552,catapult_fpga_latency
Throughput,0.6391601946370624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6391601946370624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6573472357891388,catapult,CLB,496,catapult_fpga_latency
Throughput,0.6573472357891388,catapult,LUT,2259,catapult_fpga_latency
Throughput,0.6573472357891388,catapult,FF,261,catapult_fpga_latency
Throughput,0.6573472357891388,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6573472357891388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6041507573633894,catapult,CLB,119,catapult_fpga_latency
Throughput,0.6041507573633894,catapult,LUT,685,catapult_fpga_latency
Throughput,0.6041507573633894,catapult,FF,383,catapult_fpga_latency
Throughput,0.6041507573633894,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6041507573633894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622975330176925,catapult,CLB,176,catapult_fpga_latency
Throughput,0.622975330176925,catapult,LUT,819,catapult_fpga_latency
Throughput,0.622975330176925,catapult,FF,385,catapult_fpga_latency
Throughput,0.622975330176925,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622975330176925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6167840509512968,catapult,CLB,259,catapult_fpga_latency
Throughput,0.6167840509512968,catapult,LUT,1036,catapult_fpga_latency
Throughput,0.6167840509512968,catapult,FF,316,catapult_fpga_latency
Throughput,0.6167840509512968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6167840509512968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6942332818212238,catapult,CLB,193,catapult_fpga_latency
Throughput,0.6942332818212238,catapult,LUT,1028,catapult_fpga_latency
Throughput,0.6942332818212238,catapult,FF,395,catapult_fpga_latency
Throughput,0.6942332818212238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6942332818212238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410605706080139,catapult,CLB,247,catapult_fpga_latency
Throughput,0.6410605706080139,catapult,LUT,1321,catapult_fpga_latency
Throughput,0.6410605706080139,catapult,FF,394,catapult_fpga_latency
Throughput,0.6410605706080139,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6410605706080139,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6185695825830599,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6185695825830599,catapult,LUT,1521,catapult_fpga_latency
Throughput,0.6185695825830599,catapult,FF,251,catapult_fpga_latency
Throughput,0.6185695825830599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6185695825830599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6148008383424232,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6148008383424232,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.6148008383424232,catapult,FF,553,catapult_fpga_latency
Throughput,0.6148008383424232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6148008383424232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234184652808906,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6234184652808906,catapult,LUT,1835,catapult_fpga_latency
Throughput,0.6234184652808906,catapult,FF,555,catapult_fpga_latency
Throughput,0.6234184652808906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234184652808906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6356527454477728,catapult,CLB,427,catapult_fpga_latency
Throughput,0.6356527454477728,catapult,LUT,2027,catapult_fpga_latency
Throughput,0.6356527454477728,catapult,FF,262,catapult_fpga_latency
Throughput,0.6356527454477728,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6356527454477728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6169309290301167,catapult,CLB,540,catapult_fpga_latency
Throughput,0.6169309290301167,catapult,LUT,2441,catapult_fpga_latency
Throughput,0.6169309290301167,catapult,FF,863,catapult_fpga_latency
Throughput,0.6169309290301167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6169309290301167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6090508612283703,catapult,CLB,639,catapult_fpga_latency
Throughput,0.6090508612283703,catapult,LUT,3279,catapult_fpga_latency
Throughput,0.6090508612283703,catapult,FF,872,catapult_fpga_latency
Throughput,0.6090508612283703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6090508612283703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.605032051572932,catapult,CLB,685,catapult_fpga_latency
Throughput,0.605032051572932,catapult,LUT,3600,catapult_fpga_latency
Throughput,0.605032051572932,catapult,FF,277,catapult_fpga_latency
Throughput,0.605032051572932,catapult,DSP,1,catapult_fpga_latency
Throughput,0.605032051572932,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7250106939077352,catapult,CLB,195,catapult_fpga_latency
Throughput,0.7250106939077352,catapult,LUT,957,catapult_fpga_latency
Throughput,0.7250106939077352,catapult,FF,393,catapult_fpga_latency
Throughput,0.7250106939077352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7250106939077352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577761640335887,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6577761640335887,catapult,LUT,1186,catapult_fpga_latency
Throughput,0.6577761640335887,catapult,FF,394,catapult_fpga_latency
Throughput,0.6577761640335887,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577761640335887,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6573407542722218,catapult,CLB,334,catapult_fpga_latency
Throughput,0.6573407542722218,catapult,LUT,1364,catapult_fpga_latency
Throughput,0.6573407542722218,catapult,FF,251,catapult_fpga_latency
Throughput,0.6573407542722218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6573407542722218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6420273683426577,catapult,CLB,331,catapult_fpga_latency
Throughput,0.6420273683426577,catapult,LUT,1588,catapult_fpga_latency
Throughput,0.6420273683426577,catapult,FF,550,catapult_fpga_latency
Throughput,0.6420273683426577,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6420273683426577,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6181203208291713,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6181203208291713,catapult,LUT,2162,catapult_fpga_latency
Throughput,0.6181203208291713,catapult,FF,562,catapult_fpga_latency
Throughput,0.6181203208291713,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6181203208291713,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6238143628266526,catapult,CLB,485,catapult_fpga_latency
Throughput,0.6238143628266526,catapult,LUT,2282,catapult_fpga_latency
Throughput,0.6238143628266526,catapult,FF,266,catapult_fpga_latency
Throughput,0.6238143628266526,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6238143628266526,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682977587298065,catapult,CLB,519,catapult_fpga_latency
Throughput,0.6682977587298065,catapult,LUT,2392,catapult_fpga_latency
Throughput,0.6682977587298065,catapult,FF,859,catapult_fpga_latency
Throughput,0.6682977587298065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682977587298065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621662836187491,catapult,CLB,565,catapult_fpga_latency
Throughput,0.621662836187491,catapult,LUT,3006,catapult_fpga_latency
Throughput,0.621662836187491,catapult,FF,873,catapult_fpga_latency
Throughput,0.621662836187491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621662836187491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376932848346334,catapult,CLB,682,catapult_fpga_latency
Throughput,0.6376932848346334,catapult,LUT,3547,catapult_fpga_latency
Throughput,0.6376932848346334,catapult,FF,281,catapult_fpga_latency
Throughput,0.6376932848346334,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376932848346334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246903878265335,catapult,CLB,882,catapult_fpga_latency
Throughput,0.6246903878265335,catapult,LUT,4660,catapult_fpga_latency
Throughput,0.6246903878265335,catapult,FF,1496,catapult_fpga_latency
Throughput,0.6246903878265335,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246903878265335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7796602240743484,catapult,CLB,95,catapult_fpga_latency
Throughput,0.7796602240743484,catapult,LUT,508,catapult_fpga_latency
Throughput,0.7796602240743484,catapult,FF,257,catapult_fpga_latency
Throughput,0.7796602240743484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7796602240743484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6711724711899217,catapult,CLB,144,catapult_fpga_latency
Throughput,0.6711724711899217,catapult,LUT,645,catapult_fpga_latency
Throughput,0.6711724711899217,catapult,FF,260,catapult_fpga_latency
Throughput,0.6711724711899217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6711724711899217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705778063853153,catapult,CLB,240,catapult_fpga_latency
Throughput,0.705778063853153,catapult,LUT,876,catapult_fpga_latency
Throughput,0.705778063853153,catapult,FF,269,catapult_fpga_latency
Throughput,0.705778063853153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705778063853153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.77000077000077,catapult,CLB,109,catapult_fpga_latency
Throughput,0.77000077000077,catapult,LUT,583,catapult_fpga_latency
Throughput,0.77000077000077,catapult,FF,277,catapult_fpga_latency
Throughput,0.77000077000077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.77000077000077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7260882792651696,catapult,CLB,148,catapult_fpga_latency
Throughput,0.7260882792651696,catapult,LUT,685,catapult_fpga_latency
Throughput,0.7260882792651696,catapult,FF,278,catapult_fpga_latency
Throughput,0.7260882792651696,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7260882792651696,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7214585583382213,catapult,CLB,245,catapult_fpga_latency
Throughput,0.7214585583382213,catapult,LUT,970,catapult_fpga_latency
Throughput,0.7214585583382213,catapult,FF,283,catapult_fpga_latency
Throughput,0.7214585583382213,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7214585583382213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6987480531132371,catapult,CLB,143,catapult_fpga_latency
Throughput,0.6987480531132371,catapult,LUT,774,catapult_fpga_latency
Throughput,0.6987480531132371,catapult,FF,238,catapult_fpga_latency
Throughput,0.6987480531132371,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6987480531132371,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6240093851011519,catapult,CLB,197,catapult_fpga_latency
Throughput,0.6240093851011519,catapult,LUT,921,catapult_fpga_latency
Throughput,0.6240093851011519,catapult,FF,239,catapult_fpga_latency
Throughput,0.6240093851011519,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6240093851011519,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6475224496033277,catapult,CLB,309,catapult_fpga_latency
Throughput,0.6475224496033277,catapult,LUT,1172,catapult_fpga_latency
Throughput,0.6475224496033277,catapult,FF,245,catapult_fpga_latency
Throughput,0.6475224496033277,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6475224496033277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6735902765896393,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6735902765896393,catapult,LUT,1014,catapult_fpga_latency
Throughput,0.6735902765896393,catapult,FF,246,catapult_fpga_latency
Throughput,0.6735902765896393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6735902765896393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6778535090781531,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6778535090781531,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.6778535090781531,catapult,FF,247,catapult_fpga_latency
Throughput,0.6778535090781531,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6778535090781531,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7276050443402514,catapult,CLB,301,catapult_fpga_latency
Throughput,0.7276050443402514,catapult,LUT,1600,catapult_fpga_latency
Throughput,0.7276050443402514,catapult,FF,254,catapult_fpga_latency
Throughput,0.7276050443402514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7276050443402514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8073781444351057,catapult,CLB,112,catapult_fpga_latency
Throughput,0.8073781444351057,catapult,LUT,598,catapult_fpga_latency
Throughput,0.8073781444351057,catapult,FF,278,catapult_fpga_latency
Throughput,0.8073781444351057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8073781444351057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7334055982316124,catapult,CLB,146,catapult_fpga_latency
Throughput,0.7334055982316124,catapult,LUT,692,catapult_fpga_latency
Throughput,0.7334055982316124,catapult,FF,279,catapult_fpga_latency
Throughput,0.7334055982316124,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7334055982316124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7014846220541153,catapult,CLB,245,catapult_fpga_latency
Throughput,0.7014846220541153,catapult,LUT,961,catapult_fpga_latency
Throughput,0.7014846220541153,catapult,FF,284,catapult_fpga_latency
Throughput,0.7014846220541153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7014846220541153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6581177175161321,catapult,CLB,142,catapult_fpga_latency
Throughput,0.6581177175161321,catapult,LUT,836,catapult_fpga_latency
Throughput,0.6581177175161321,catapult,FF,319,catapult_fpga_latency
Throughput,0.6581177175161321,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6581177175161321,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6161907825253223,catapult,CLB,211,catapult_fpga_latency
Throughput,0.6161907825253223,catapult,LUT,1074,catapult_fpga_latency
Throughput,0.6161907825253223,catapult,FF,320,catapult_fpga_latency
Throughput,0.6161907825253223,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6161907825253223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166977071179249,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6166977071179249,catapult,LUT,1159,catapult_fpga_latency
Throughput,0.6166977071179249,catapult,FF,323,catapult_fpga_latency
Throughput,0.6166977071179249,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166977071179249,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6810536990410083,catapult,CLB,184,catapult_fpga_latency
Throughput,0.6810536990410083,catapult,LUT,1033,catapult_fpga_latency
Throughput,0.6810536990410083,catapult,FF,246,catapult_fpga_latency
Throughput,0.6810536990410083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6810536990410083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6413598881981443,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6413598881981443,catapult,LUT,1227,catapult_fpga_latency
Throughput,0.6413598881981443,catapult,FF,247,catapult_fpga_latency
Throughput,0.6413598881981443,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6413598881981443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313673396200684,catapult,CLB,341,catapult_fpga_latency
Throughput,0.6313673396200684,catapult,LUT,1639,catapult_fpga_latency
Throughput,0.6313673396200684,catapult,FF,250,catapult_fpga_latency
Throughput,0.6313673396200684,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313673396200684,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6267140629622017,catapult,CLB,236,catapult_fpga_latency
Throughput,0.6267140629622017,catapult,LUT,1326,catapult_fpga_latency
Throughput,0.6267140629622017,catapult,FF,251,catapult_fpga_latency
Throughput,0.6267140629622017,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6267140629622017,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6174871115002653,catapult,CLB,336,catapult_fpga_latency
Throughput,0.6174871115002653,catapult,LUT,1702,catapult_fpga_latency
Throughput,0.6174871115002653,catapult,FF,254,catapult_fpga_latency
Throughput,0.6174871115002653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6174871115002653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6145764001433192,catapult,CLB,419,catapult_fpga_latency
Throughput,0.6145764001433192,catapult,LUT,2186,catapult_fpga_latency
Throughput,0.6145764001433192,catapult,FF,258,catapult_fpga_latency
Throughput,0.6145764001433192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6145764001433192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6791563519795709,catapult,CLB,145,catapult_fpga_latency
Throughput,0.6791563519795709,catapult,LUT,770,catapult_fpga_latency
Throughput,0.6791563519795709,catapult,FF,241,catapult_fpga_latency
Throughput,0.6791563519795709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6791563519795709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6656593022559194,catapult,CLB,189,catapult_fpga_latency
Throughput,0.6656593022559194,catapult,LUT,902,catapult_fpga_latency
Throughput,0.6656593022559194,catapult,FF,242,catapult_fpga_latency
Throughput,0.6656593022559194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6656593022559194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,LUT,1155,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,FF,242,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513978998931708,catapult,CLB,182,catapult_fpga_latency
Throughput,0.6513978998931708,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.6513978998931708,catapult,FF,246,catapult_fpga_latency
Throughput,0.6513978998931708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513978998931708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6316381218872084,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6316381218872084,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.6316381218872084,catapult,FF,247,catapult_fpga_latency
Throughput,0.6316381218872084,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6316381218872084,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6314383027948722,catapult,CLB,349,catapult_fpga_latency
Throughput,0.6314383027948722,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.6314383027948722,catapult,FF,251,catapult_fpga_latency
Throughput,0.6314383027948722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6314383027948722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6357178048664198,catapult,CLB,253,catapult_fpga_latency
Throughput,0.6357178048664198,catapult,LUT,1337,catapult_fpga_latency
Throughput,0.6357178048664198,catapult,FF,253,catapult_fpga_latency
Throughput,0.6357178048664198,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6357178048664198,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6386283285308484,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6386283285308484,catapult,LUT,1602,catapult_fpga_latency
Throughput,0.6386283285308484,catapult,FF,257,catapult_fpga_latency
Throughput,0.6386283285308484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6386283285308484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6353809331077308,catapult,CLB,441,catapult_fpga_latency
Throughput,0.6353809331077308,catapult,LUT,2107,catapult_fpga_latency
Throughput,0.6353809331077308,catapult,FF,263,catapult_fpga_latency
Throughput,0.6353809331077308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6353809331077308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651281657173151,catapult,CLB,439,catapult_fpga_latency
Throughput,0.651281657173151,catapult,LUT,2329,catapult_fpga_latency
Throughput,0.651281657173151,catapult,FF,263,catapult_fpga_latency
Throughput,0.651281657173151,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651281657173151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61552287129109,catapult,CLB,520,catapult_fpga_latency
Throughput,0.61552287129109,catapult,LUT,2729,catapult_fpga_latency
Throughput,0.61552287129109,catapult,FF,270,catapult_fpga_latency
Throughput,0.61552287129109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61552287129109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6145137076500197,catapult,CLB,690,catapult_fpga_latency
Throughput,0.6145137076500197,catapult,LUT,3638,catapult_fpga_latency
Throughput,0.6145137076500197,catapult,FF,269,catapult_fpga_latency
Throughput,0.6145137076500197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6145137076500197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6687030904782029,catapult,CLB,189,catapult_fpga_latency
Throughput,0.6687030904782029,catapult,LUT,1036,catapult_fpga_latency
Throughput,0.6687030904782029,catapult,FF,247,catapult_fpga_latency
Throughput,0.6687030904782029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6687030904782029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6651426032484234,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6651426032484234,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.6651426032484234,catapult,FF,249,catapult_fpga_latency
Throughput,0.6651426032484234,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6651426032484234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6536844926427811,catapult,CLB,342,catapult_fpga_latency
Throughput,0.6536844926427811,catapult,LUT,1603,catapult_fpga_latency
Throughput,0.6536844926427811,catapult,FF,254,catapult_fpga_latency
Throughput,0.6536844926427811,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6536844926427811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6586964397457431,catapult,CLB,247,catapult_fpga_latency
Throughput,0.6586964397457431,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.6586964397457431,catapult,FF,254,catapult_fpga_latency
Throughput,0.6586964397457431,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6586964397457431,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,LUT,1729,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,FF,256,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150534327669717,catapult,CLB,392,catapult_fpga_latency
Throughput,0.6150534327669717,catapult,LUT,2104,catapult_fpga_latency
Throughput,0.6150534327669717,catapult,FF,259,catapult_fpga_latency
Throughput,0.6150534327669717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150534327669717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520286240565961,catapult,CLB,376,catapult_fpga_latency
Throughput,0.6520286240565961,catapult,LUT,2053,catapult_fpga_latency
Throughput,0.6520286240565961,catapult,FF,265,catapult_fpga_latency
Throughput,0.6520286240565961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6520286240565961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6329666768363312,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6329666768363312,catapult,LUT,2293,catapult_fpga_latency
Throughput,0.6329666768363312,catapult,FF,264,catapult_fpga_latency
Throughput,0.6329666768363312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6329666768363312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6383568184806853,catapult,CLB,611,catapult_fpga_latency
Throughput,0.6383568184806853,catapult,LUT,3314,catapult_fpga_latency
Throughput,0.6383568184806853,catapult,FF,267,catapult_fpga_latency
Throughput,0.6383568184806853,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6383568184806853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6263215384461213,catapult,CLB,610,catapult_fpga_latency
Throughput,0.6263215384461213,catapult,LUT,3448,catapult_fpga_latency
Throughput,0.6263215384461213,catapult,FF,273,catapult_fpga_latency
Throughput,0.6263215384461213,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6263215384461213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8844767258794353,catapult,CLB,98,catapult_fpga_latency
Throughput,0.8844767258794353,catapult,LUT,485,catapult_fpga_latency
Throughput,0.8844767258794353,catapult,FF,252,catapult_fpga_latency
Throughput,0.8844767258794353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8844767258794353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7360810749139153,catapult,CLB,145,catapult_fpga_latency
Throughput,0.7360810749139153,catapult,LUT,622,catapult_fpga_latency
Throughput,0.7360810749139153,catapult,FF,256,catapult_fpga_latency
Throughput,0.7360810749139153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7360810749139153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7443832561407897,catapult,CLB,211,catapult_fpga_latency
Throughput,0.7443832561407897,catapult,LUT,890,catapult_fpga_latency
Throughput,0.7443832561407897,catapult,FF,263,catapult_fpga_latency
Throughput,0.7443832561407897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7443832561407897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8546497218115156,catapult,CLB,107,catapult_fpga_latency
Throughput,0.8546497218115156,catapult,LUT,535,catapult_fpga_latency
Throughput,0.8546497218115156,catapult,FF,273,catapult_fpga_latency
Throughput,0.8546497218115156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8546497218115156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7859633238074578,catapult,CLB,164,catapult_fpga_latency
Throughput,0.7859633238074578,catapult,LUT,707,catapult_fpga_latency
Throughput,0.7859633238074578,catapult,FF,275,catapult_fpga_latency
Throughput,0.7859633238074578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7859633238074578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7657472084685515,catapult,CLB,213,catapult_fpga_latency
Throughput,0.7657472084685515,catapult,LUT,962,catapult_fpga_latency
Throughput,0.7657472084685515,catapult,FF,284,catapult_fpga_latency
Throughput,0.7657472084685515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7657472084685515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7473539931871209,catapult,CLB,139,catapult_fpga_latency
Throughput,0.7473539931871209,catapult,LUT,696,catapult_fpga_latency
Throughput,0.7473539931871209,catapult,FF,232,catapult_fpga_latency
Throughput,0.7473539931871209,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7473539931871209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6806842237817454,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6806842237817454,catapult,LUT,852,catapult_fpga_latency
Throughput,0.6806842237817454,catapult,FF,234,catapult_fpga_latency
Throughput,0.6806842237817454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6806842237817454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7511432400112972,catapult,CLB,270,catapult_fpga_latency
Throughput,0.7511432400112972,catapult,LUT,1220,catapult_fpga_latency
Throughput,0.7511432400112972,catapult,FF,243,catapult_fpga_latency
Throughput,0.7511432400112972,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7511432400112972,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6777556528210223,catapult,CLB,153,catapult_fpga_latency
Throughput,0.6777556528210223,catapult,LUT,829,catapult_fpga_latency
Throughput,0.6777556528210223,catapult,FF,240,catapult_fpga_latency
Throughput,0.6777556528210223,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6777556528210223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7237901124480319,catapult,CLB,225,catapult_fpga_latency
Throughput,0.7237901124480319,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.7237901124480319,catapult,FF,242,catapult_fpga_latency
Throughput,0.7237901124480319,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7237901124480319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6852487864243992,catapult,CLB,381,catapult_fpga_latency
Throughput,0.6852487864243992,catapult,LUT,1721,catapult_fpga_latency
Throughput,0.6852487864243992,catapult,FF,251,catapult_fpga_latency
Throughput,0.6852487864243992,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6852487864243992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8107807900085862,catapult,CLB,92,catapult_fpga_latency
Throughput,0.8107807900085862,catapult,LUT,493,catapult_fpga_latency
Throughput,0.8107807900085862,catapult,FF,274,catapult_fpga_latency
Throughput,0.8107807900085862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8107807900085862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7481440416686306,catapult,CLB,165,catapult_fpga_latency
Throughput,0.7481440416686306,catapult,LUT,675,catapult_fpga_latency
Throughput,0.7481440416686306,catapult,FF,276,catapult_fpga_latency
Throughput,0.7481440416686306,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7481440416686306,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7527819055318932,catapult,CLB,174,catapult_fpga_latency
Throughput,0.7527819055318932,catapult,LUT,936,catapult_fpga_latency
Throughput,0.7527819055318932,catapult,FF,285,catapult_fpga_latency
Throughput,0.7527819055318932,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7527819055318932,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6973413164967246,catapult,CLB,142,catapult_fpga_latency
Throughput,0.6973413164967246,catapult,LUT,725,catapult_fpga_latency
Throughput,0.6973413164967246,catapult,FF,232,catapult_fpga_latency
Throughput,0.6973413164967246,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6973413164967246,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6504386558294915,catapult,CLB,186,catapult_fpga_latency
Throughput,0.6504386558294915,catapult,LUT,943,catapult_fpga_latency
Throughput,0.6504386558294915,catapult,FF,234,catapult_fpga_latency
Throughput,0.6504386558294915,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6504386558294915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,CLB,292,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,LUT,1192,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,FF,244,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642113117215181,catapult,CLB,176,catapult_fpga_latency
Throughput,0.642113117215181,catapult,LUT,983,catapult_fpga_latency
Throughput,0.642113117215181,catapult,FF,240,catapult_fpga_latency
Throughput,0.642113117215181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642113117215181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6275183094154729,catapult,CLB,245,catapult_fpga_latency
Throughput,0.6275183094154729,catapult,LUT,1264,catapult_fpga_latency
Throughput,0.6275183094154729,catapult,FF,242,catapult_fpga_latency
Throughput,0.6275183094154729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6275183094154729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205302430927226,catapult,CLB,320,catapult_fpga_latency
Throughput,0.6205302430927226,catapult,LUT,1720,catapult_fpga_latency
Throughput,0.6205302430927226,catapult,FF,249,catapult_fpga_latency
Throughput,0.6205302430927226,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205302430927226,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6761718396066302,catapult,CLB,248,catapult_fpga_latency
Throughput,0.6761718396066302,catapult,LUT,1321,catapult_fpga_latency
Throughput,0.6761718396066302,catapult,FF,241,catapult_fpga_latency
Throughput,0.6761718396066302,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6761718396066302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342332468873417,catapult,CLB,328,catapult_fpga_latency
Throughput,0.6342332468873417,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.6342332468873417,catapult,FF,244,catapult_fpga_latency
Throughput,0.6342332468873417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342332468873417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6555202011660394,catapult,CLB,493,catapult_fpga_latency
Throughput,0.6555202011660394,catapult,LUT,2387,catapult_fpga_latency
Throughput,0.6555202011660394,catapult,FF,250,catapult_fpga_latency
Throughput,0.6555202011660394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6555202011660394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6992904300006784,catapult,CLB,152,catapult_fpga_latency
Throughput,0.6992904300006784,catapult,LUT,767,catapult_fpga_latency
Throughput,0.6992904300006784,catapult,FF,232,catapult_fpga_latency
Throughput,0.6992904300006784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6992904300006784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6679799151799104,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6679799151799104,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6679799151799104,catapult,FF,238,catapult_fpga_latency
Throughput,0.6679799151799104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6679799151799104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6262960413706113,catapult,CLB,245,catapult_fpga_latency
Throughput,0.6262960413706113,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.6262960413706113,catapult,FF,241,catapult_fpga_latency
Throughput,0.6262960413706113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6262960413706113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6538704224983735,catapult,CLB,172,catapult_fpga_latency
Throughput,0.6538704224983735,catapult,LUT,930,catapult_fpga_latency
Throughput,0.6538704224983735,catapult,FF,240,catapult_fpga_latency
Throughput,0.6538704224983735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6538704224983735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6288853321929546,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6288853321929546,catapult,LUT,1194,catapult_fpga_latency
Throughput,0.6288853321929546,catapult,FF,242,catapult_fpga_latency
Throughput,0.6288853321929546,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6288853321929546,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535887906908041,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6535887906908041,catapult,LUT,1660,catapult_fpga_latency
Throughput,0.6535887906908041,catapult,FF,249,catapult_fpga_latency
Throughput,0.6535887906908041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535887906908041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,CLB,265,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,LUT,1467,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,FF,242,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659545335827294,catapult,CLB,383,catapult_fpga_latency
Throughput,0.659545335827294,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.659545335827294,catapult,FF,243,catapult_fpga_latency
Throughput,0.659545335827294,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659545335827294,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6195809897682396,catapult,CLB,450,catapult_fpga_latency
Throughput,0.6195809897682396,catapult,LUT,2345,catapult_fpga_latency
Throughput,0.6195809897682396,catapult,FF,250,catapult_fpga_latency
Throughput,0.6195809897682396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6195809897682396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6534756080427164,catapult,CLB,352,catapult_fpga_latency
Throughput,0.6534756080427164,catapult,LUT,1945,catapult_fpga_latency
Throughput,0.6534756080427164,catapult,FF,244,catapult_fpga_latency
Throughput,0.6534756080427164,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6534756080427164,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652352317220666,catapult,CLB,469,catapult_fpga_latency
Throughput,0.652352317220666,catapult,LUT,2490,catapult_fpga_latency
Throughput,0.652352317220666,catapult,FF,249,catapult_fpga_latency
Throughput,0.652352317220666,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652352317220666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6187912037592803,catapult,CLB,651,catapult_fpga_latency
Throughput,0.6187912037592803,catapult,LUT,3398,catapult_fpga_latency
Throughput,0.6187912037592803,catapult,FF,257,catapult_fpga_latency
Throughput,0.6187912037592803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6187912037592803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.69101384860854,catapult,CLB,182,catapult_fpga_latency
Throughput,0.69101384860854,catapult,LUT,944,catapult_fpga_latency
Throughput,0.69101384860854,catapult,FF,240,catapult_fpga_latency
Throughput,0.69101384860854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.69101384860854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,LUT,1179,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,FF,242,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6551512908118308,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6551512908118308,catapult,LUT,1600,catapult_fpga_latency
Throughput,0.6551512908118308,catapult,FF,249,catapult_fpga_latency
Throughput,0.6551512908118308,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6551512908118308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.66958651024233,catapult,CLB,222,catapult_fpga_latency
Throughput,0.66958651024233,catapult,LUT,1297,catapult_fpga_latency
Throughput,0.66958651024233,catapult,FF,241,catapult_fpga_latency
Throughput,0.66958651024233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.66958651024233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6515553603785276,catapult,CLB,309,catapult_fpga_latency
Throughput,0.6515553603785276,catapult,LUT,1660,catapult_fpga_latency
Throughput,0.6515553603785276,catapult,FF,243,catapult_fpga_latency
Throughput,0.6515553603785276,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6515553603785276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6200885114341221,catapult,CLB,480,catapult_fpga_latency
Throughput,0.6200885114341221,catapult,LUT,2271,catapult_fpga_latency
Throughput,0.6200885114341221,catapult,FF,252,catapult_fpga_latency
Throughput,0.6200885114341221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6200885114341221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453199141208258,catapult,CLB,405,catapult_fpga_latency
Throughput,0.6453199141208258,catapult,LUT,2209,catapult_fpga_latency
Throughput,0.6453199141208258,catapult,FF,247,catapult_fpga_latency
Throughput,0.6453199141208258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453199141208258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6192019477616469,catapult,CLB,507,catapult_fpga_latency
Throughput,0.6192019477616469,catapult,LUT,2733,catapult_fpga_latency
Throughput,0.6192019477616469,catapult,FF,255,catapult_fpga_latency
Throughput,0.6192019477616469,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6192019477616469,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62435769202433,catapult,CLB,620,catapult_fpga_latency
Throughput,0.62435769202433,catapult,LUT,3488,catapult_fpga_latency
Throughput,0.62435769202433,catapult,FF,262,catapult_fpga_latency
Throughput,0.62435769202433,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62435769202433,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6256107524971253,catapult,CLB,590,catapult_fpga_latency
Throughput,0.6256107524971253,catapult,LUT,3226,catapult_fpga_latency
Throughput,0.6256107524971253,catapult,FF,249,catapult_fpga_latency
Throughput,0.6256107524971253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6256107524971253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7550725775761566,catapult,CLB,97,catapult_fpga_latency
Throughput,0.7550725775761566,catapult,LUT,428,catapult_fpga_latency
Throughput,0.7550725775761566,catapult,FF,256,catapult_fpga_latency
Throughput,0.7550725775761566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7550725775761566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6641663019286725,catapult,CLB,135,catapult_fpga_latency
Throughput,0.6641663019286725,catapult,LUT,496,catapult_fpga_latency
Throughput,0.6641663019286725,catapult,FF,258,catapult_fpga_latency
Throughput,0.6641663019286725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6641663019286725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7492533690177737,catapult,CLB,151,catapult_fpga_latency
Throughput,0.7492533690177737,catapult,LUT,649,catapult_fpga_latency
Throughput,0.7492533690177737,catapult,FF,269,catapult_fpga_latency
Throughput,0.7492533690177737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7492533690177737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8423024505947497,catapult,CLB,87,catapult_fpga_latency
Throughput,0.8423024505947497,catapult,LUT,437,catapult_fpga_latency
Throughput,0.8423024505947497,catapult,FF,281,catapult_fpga_latency
Throughput,0.8423024505947497,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8423024505947497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7249439437095527,catapult,CLB,123,catapult_fpga_latency
Throughput,0.7249439437095527,catapult,LUT,569,catapult_fpga_latency
Throughput,0.7249439437095527,catapult,FF,283,catapult_fpga_latency
Throughput,0.7249439437095527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7249439437095527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7935109845725594,catapult,CLB,175,catapult_fpga_latency
Throughput,0.7935109845725594,catapult,LUT,699,catapult_fpga_latency
Throughput,0.7935109845725594,catapult,FF,292,catapult_fpga_latency
Throughput,0.7935109845725594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7935109845725594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6813771449752524,catapult,CLB,148,catapult_fpga_latency
Throughput,0.6813771449752524,catapult,LUT,701,catapult_fpga_latency
Throughput,0.6813771449752524,catapult,FF,332,catapult_fpga_latency
Throughput,0.6813771449752524,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6813771449752524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6181168821937215,catapult,CLB,253,catapult_fpga_latency
Throughput,0.6181168821937215,catapult,LUT,1178,catapult_fpga_latency
Throughput,0.6181168821937215,catapult,FF,341,catapult_fpga_latency
Throughput,0.6181168821937215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6181168821937215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6069854311356819,catapult,CLB,308,catapult_fpga_latency
Throughput,0.6069854311356819,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.6069854311356819,catapult,FF,350,catapult_fpga_latency
Throughput,0.6069854311356819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6069854311356819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7530284923390647,catapult,CLB,167,catapult_fpga_latency
Throughput,0.7530284923390647,catapult,LUT,835,catapult_fpga_latency
Throughput,0.7530284923390647,catapult,FF,240,catapult_fpga_latency
Throughput,0.7530284923390647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7530284923390647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6971040901885387,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6971040901885387,catapult,LUT,1227,catapult_fpga_latency
Throughput,0.6971040901885387,catapult,FF,249,catapult_fpga_latency
Throughput,0.6971040901885387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6971040901885387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6720696586759825,catapult,CLB,297,catapult_fpga_latency
Throughput,0.6720696586759825,catapult,LUT,1517,catapult_fpga_latency
Throughput,0.6720696586759825,catapult,FF,255,catapult_fpga_latency
Throughput,0.6720696586759825,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6720696586759825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7179596162075076,catapult,CLB,92,catapult_fpga_latency
Throughput,0.7179596162075076,catapult,LUT,437,catapult_fpga_latency
Throughput,0.7179596162075076,catapult,FF,282,catapult_fpga_latency
Throughput,0.7179596162075076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7179596162075076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6716891100387967,catapult,CLB,134,catapult_fpga_latency
Throughput,0.6716891100387967,catapult,LUT,556,catapult_fpga_latency
Throughput,0.6716891100387967,catapult,FF,284,catapult_fpga_latency
Throughput,0.6716891100387967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6716891100387967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6897355622827763,catapult,CLB,190,catapult_fpga_latency
Throughput,0.6897355622827763,catapult,LUT,692,catapult_fpga_latency
Throughput,0.6897355622827763,catapult,FF,295,catapult_fpga_latency
Throughput,0.6897355622827763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6897355622827763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6318843803236259,catapult,CLB,127,catapult_fpga_latency
Throughput,0.6318843803236259,catapult,LUT,686,catapult_fpga_latency
Throughput,0.6318843803236259,catapult,FF,333,catapult_fpga_latency
Throughput,0.6318843803236259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6318843803236259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6132647948598599,catapult,CLB,185,catapult_fpga_latency
Throughput,0.6132647948598599,catapult,LUT,827,catapult_fpga_latency
Throughput,0.6132647948598599,catapult,FF,335,catapult_fpga_latency
Throughput,0.6132647948598599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6132647948598599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6440979054580213,catapult,CLB,248,catapult_fpga_latency
Throughput,0.6440979054580213,catapult,LUT,1038,catapult_fpga_latency
Throughput,0.6440979054580213,catapult,FF,344,catapult_fpga_latency
Throughput,0.6440979054580213,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6440979054580213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6757889159805157,catapult,CLB,171,catapult_fpga_latency
Throughput,0.6757889159805157,catapult,LUT,885,catapult_fpga_latency
Throughput,0.6757889159805157,catapult,FF,240,catapult_fpga_latency
Throughput,0.6757889159805157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6757889159805157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6097311878112297,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6097311878112297,catapult,LUT,1188,catapult_fpga_latency
Throughput,0.6097311878112297,catapult,FF,242,catapult_fpga_latency
Throughput,0.6097311878112297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6097311878112297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080435651053526,catapult,CLB,308,catapult_fpga_latency
Throughput,0.6080435651053526,catapult,LUT,1521,catapult_fpga_latency
Throughput,0.6080435651053526,catapult,FF,251,catapult_fpga_latency
Throughput,0.6080435651053526,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080435651053526,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6187923524690744,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6187923524690744,catapult,LUT,1287,catapult_fpga_latency
Throughput,0.6187923524690744,catapult,FF,241,catapult_fpga_latency
Throughput,0.6187923524690744,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6187923524690744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6277633357334819,catapult,CLB,587,catapult_fpga_latency
Throughput,0.6277633357334819,catapult,LUT,3196,catapult_fpga_latency
Throughput,0.6277633357334819,catapult,FF,339,catapult_fpga_latency
Throughput,0.6277633357334819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6277633357334819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087594395760599,catapult,CLB,622,catapult_fpga_latency
Throughput,0.6087594395760599,catapult,LUT,3588,catapult_fpga_latency
Throughput,0.6087594395760599,catapult,FF,345,catapult_fpga_latency
Throughput,0.6087594395760599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087594395760599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6386332227220591,catapult,CLB,134,catapult_fpga_latency
Throughput,0.6386332227220591,catapult,LUT,698,catapult_fpga_latency
Throughput,0.6386332227220591,catapult,FF,335,catapult_fpga_latency
Throughput,0.6386332227220591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6386332227220591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.605693885944207,catapult,CLB,185,catapult_fpga_latency
Throughput,0.605693885944207,catapult,LUT,830,catapult_fpga_latency
Throughput,0.605693885944207,catapult,FF,337,catapult_fpga_latency
Throughput,0.605693885944207,catapult,DSP,1,catapult_fpga_latency
Throughput,0.605693885944207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6284142531893594,catapult,CLB,206,catapult_fpga_latency
Throughput,0.6284142531893594,catapult,LUT,1040,catapult_fpga_latency
Throughput,0.6284142531893594,catapult,FF,346,catapult_fpga_latency
Throughput,0.6284142531893594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6284142531893594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6768798815730959,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6768798815730959,catapult,LUT,850,catapult_fpga_latency
Throughput,0.6768798815730959,catapult,FF,240,catapult_fpga_latency
Throughput,0.6768798815730959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6768798815730959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6496712663392323,catapult,CLB,236,catapult_fpga_latency
Throughput,0.6496712663392323,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.6496712663392323,catapult,FF,242,catapult_fpga_latency
Throughput,0.6496712663392323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6496712663392323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406199150794241,catapult,CLB,335,catapult_fpga_latency
Throughput,0.6406199150794241,catapult,LUT,1537,catapult_fpga_latency
Throughput,0.6406199150794241,catapult,FF,251,catapult_fpga_latency
Throughput,0.6406199150794241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406199150794241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6312732782021336,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6312732782021336,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.6312732782021336,catapult,FF,241,catapult_fpga_latency
Throughput,0.6312732782021336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6312732782021336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622071597952638,catapult,CLB,493,catapult_fpga_latency
Throughput,0.622071597952638,catapult,LUT,2805,catapult_fpga_latency
Throughput,0.622071597952638,catapult,FF,337,catapult_fpga_latency
Throughput,0.622071597952638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622071597952638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6192146005849101,catapult,CLB,540,catapult_fpga_latency
Throughput,0.6192146005849101,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.6192146005849101,catapult,FF,338,catapult_fpga_latency
Throughput,0.6192146005849101,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6192146005849101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6776748163840085,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6776748163840085,catapult,LUT,1975,catapult_fpga_latency
Throughput,0.6776748163840085,catapult,FF,245,catapult_fpga_latency
Throughput,0.6776748163840085,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6776748163840085,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655147857044117,catapult,CLB,565,catapult_fpga_latency
Throughput,0.655147857044117,catapult,LUT,3156,catapult_fpga_latency
Throughput,0.655147857044117,catapult,FF,254,catapult_fpga_latency
Throughput,0.655147857044117,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655147857044117,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6666328906002096,catapult,CLB,739,catapult_fpga_latency
Throughput,0.6666328906002096,catapult,LUT,4202,catapult_fpga_latency
Throughput,0.6666328906002096,catapult,FF,265,catapult_fpga_latency
Throughput,0.6666328906002096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6666328906002096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6472764226326674,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6472764226326674,catapult,LUT,862,catapult_fpga_latency
Throughput,0.6472764226326674,catapult,FF,240,catapult_fpga_latency
Throughput,0.6472764226326674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6472764226326674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6668556090892419,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6668556090892419,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.6668556090892419,catapult,FF,242,catapult_fpga_latency
Throughput,0.6668556090892419,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6668556090892419,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666331279922439,catapult,CLB,377,catapult_fpga_latency
Throughput,0.666331279922439,catapult,LUT,1467,catapult_fpga_latency
Throughput,0.666331279922439,catapult,FF,252,catapult_fpga_latency
Throughput,0.666331279922439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666331279922439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6949618048992028,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6949618048992028,catapult,LUT,1342,catapult_fpga_latency
Throughput,0.6949618048992028,catapult,FF,241,catapult_fpga_latency
Throughput,0.6949618048992028,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6949618048992028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363590082981215,catapult,CLB,407,catapult_fpga_latency
Throughput,0.6363590082981215,catapult,LUT,2007,catapult_fpga_latency
Throughput,0.6363590082981215,catapult,FF,270,catapult_fpga_latency
Throughput,0.6363590082981215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363590082981215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661924200412114,catapult,CLB,572,catapult_fpga_latency
Throughput,0.661924200412114,catapult,LUT,2670,catapult_fpga_latency
Throughput,0.661924200412114,catapult,FF,278,catapult_fpga_latency
Throughput,0.661924200412114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661924200412114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6627278541203447,catapult,CLB,398,catapult_fpga_latency
Throughput,0.6627278541203447,catapult,LUT,2132,catapult_fpga_latency
Throughput,0.6627278541203447,catapult,FF,248,catapult_fpga_latency
Throughput,0.6627278541203447,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6627278541203447,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426954131471059,catapult,CLB,780,catapult_fpga_latency
Throughput,0.6426954131471059,catapult,LUT,4320,catapult_fpga_latency
Throughput,0.6426954131471059,catapult,FF,345,catapult_fpga_latency
Throughput,0.6426954131471059,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426954131471059,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6479604795944286,catapult,CLB,772,catapult_fpga_latency
Throughput,0.6479604795944286,catapult,LUT,4259,catapult_fpga_latency
Throughput,0.6479604795944286,catapult,FF,349,catapult_fpga_latency
Throughput,0.6479604795944286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6479604795944286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,CLB,103,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,FF,278,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7845709416891185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,CLB,112,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,LUT,572,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,FF,280,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7630034869259352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,LUT,785,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,FF,271,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6848902257946096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.80094126617601,catapult,CLB,108,catapult_fpga_latency
Throughput,0.80094126617601,catapult,LUT,509,catapult_fpga_latency
Throughput,0.80094126617601,catapult,FF,323,catapult_fpga_latency
Throughput,0.80094126617601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.80094126617601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.758400805725016,catapult,CLB,165,catapult_fpga_latency
Throughput,0.758400805725016,catapult,LUT,641,catapult_fpga_latency
Throughput,0.758400805725016,catapult,FF,325,catapult_fpga_latency
Throughput,0.758400805725016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.758400805725016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768755323630616,catapult,CLB,205,catapult_fpga_latency
Throughput,0.768755323630616,catapult,LUT,853,catapult_fpga_latency
Throughput,0.768755323630616,catapult,FF,296,catapult_fpga_latency
Throughput,0.768755323630616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768755323630616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,LUT,800,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,FF,414,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7435474948397803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,FF,422,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6066260550743663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,CLB,311,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,FF,355,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084190595788279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,CLB,210,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,LUT,1101,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,FF,394,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7203438056915805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,LUT,1739,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,FF,406,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6587389628286778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,CLB,430,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,LUT,1833,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,FF,259,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372897342183164,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,CLB,102,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,LUT,514,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,FF,324,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7524211030041917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,CLB,145,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,LUT,748,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,FF,326,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844195984920867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,LUT,852,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,FF,297,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6835569020107509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621796195104723,catapult,CLB,145,catapult_fpga_latency
Throughput,0.621796195104723,catapult,LUT,798,catapult_fpga_latency
Throughput,0.621796195104723,catapult,FF,415,catapult_fpga_latency
Throughput,0.621796195104723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621796195104723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,FF,418,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6116017176222638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,LUT,1204,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,FF,352,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6354326120537754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,LUT,1130,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,FF,396,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880924906402219,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,LUT,1627,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,FF,400,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234153560917344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,LUT,1918,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,FF,263,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363079883377472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,FF,554,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351880188295136,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,CLB,646,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,LUT,3999,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,FF,656,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080154679135037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627971482559034,catapult,CLB,715,catapult_fpga_latency
Throughput,0.627971482559034,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.627971482559034,catapult,FF,381,catapult_fpga_latency
Throughput,0.627971482559034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627971482559034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647369865709595,catapult,CLB,145,catapult_fpga_latency
Throughput,0.647369865709595,catapult,LUT,762,catapult_fpga_latency
Throughput,0.647369865709595,catapult,FF,417,catapult_fpga_latency
Throughput,0.647369865709595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647369865709595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,LUT,899,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,FF,419,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6494130604759418,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,FF,352,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376847452417559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,LUT,1114,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,FF,397,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6300669194075104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,CLB,347,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,FF,397,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6523795544247644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,LUT,1796,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,FF,255,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426165288682624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,CLB,328,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,FF,562,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6245901127385153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,FF,657,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6293975218101976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,CLB,716,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,LUT,3773,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,FF,382,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6236112955961194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,CLB,560,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,LUT,2835,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,FF,875,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6212403311707958,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,CLB,820,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,LUT,4702,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,FF,890,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6335702252405507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,CLB,891,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,LUT,4835,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,FF,313,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325630823533877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,LUT,998,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,FF,396,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556925588729957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,LUT,1302,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,FF,398,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374124115669956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,CLB,273,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,LUT,1454,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,FF,255,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6918792061931491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,LUT,1701,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,FF,556,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6413738741483357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,LUT,2649,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,FF,591,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529507825288653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,CLB,547,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,LUT,2933,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,FF,295,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6361780458773436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,CLB,604,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,LUT,3118,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,FF,878,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682196090380712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,CLB,939,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,LUT,5129,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,FF,972,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6408165540858785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,CLB,969,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,LUT,5336,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,FF,390,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295302571127476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7832301036056781,catapult,CLB,102,catapult_fpga_latency
Throughput,0.7832301036056781,catapult,LUT,545,catapult_fpga_latency
Throughput,0.7832301036056781,catapult,FF,265,catapult_fpga_latency
Throughput,0.7832301036056781,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7832301036056781,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6303163242473235,catapult,CLB,131,catapult_fpga_latency
Throughput,0.6303163242473235,catapult,LUT,657,catapult_fpga_latency
Throughput,0.6303163242473235,catapult,FF,268,catapult_fpga_latency
Throughput,0.6303163242473235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6303163242473235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406724498033136,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6406724498033136,catapult,LUT,925,catapult_fpga_latency
Throughput,0.6406724498033136,catapult,FF,271,catapult_fpga_latency
Throughput,0.6406724498033136,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406724498033136,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7640510905683241,catapult,CLB,118,catapult_fpga_latency
Throughput,0.7640510905683241,catapult,LUT,600,catapult_fpga_latency
Throughput,0.7640510905683241,catapult,FF,293,catapult_fpga_latency
Throughput,0.7640510905683241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7640510905683241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7724029688080509,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7724029688080509,catapult,LUT,719,catapult_fpga_latency
Throughput,0.7724029688080509,catapult,FF,294,catapult_fpga_latency
Throughput,0.7724029688080509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7724029688080509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7556876833487242,catapult,CLB,202,catapult_fpga_latency
Throughput,0.7556876833487242,catapult,LUT,985,catapult_fpga_latency
Throughput,0.7556876833487242,catapult,FF,297,catapult_fpga_latency
Throughput,0.7556876833487242,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7556876833487242,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632294305178111,catapult,CLB,166,catapult_fpga_latency
Throughput,0.632294305178111,catapult,LUT,933,catapult_fpga_latency
Throughput,0.632294305178111,catapult,FF,350,catapult_fpga_latency
Throughput,0.632294305178111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632294305178111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080986579262619,catapult,CLB,247,catapult_fpga_latency
Throughput,0.6080986579262619,catapult,LUT,1233,catapult_fpga_latency
Throughput,0.6080986579262619,catapult,FF,371,catapult_fpga_latency
Throughput,0.6080986579262619,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080986579262619,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622917896929513,catapult,CLB,275,catapult_fpga_latency
Throughput,0.622917896929513,catapult,LUT,1461,catapult_fpga_latency
Throughput,0.622917896929513,catapult,FF,381,catapult_fpga_latency
Throughput,0.622917896929513,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622917896929513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6954262510892114,catapult,CLB,218,catapult_fpga_latency
Throughput,0.6954262510892114,catapult,LUT,1157,catapult_fpga_latency
Throughput,0.6954262510892114,catapult,FF,246,catapult_fpga_latency
Throughput,0.6954262510892114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6954262510892114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6648693033167006,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6648693033167006,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6648693033167006,catapult,FF,272,catapult_fpga_latency
Throughput,0.6648693033167006,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6648693033167006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645854646536669,catapult,CLB,444,catapult_fpga_latency
Throughput,0.645854646536669,catapult,LUT,2001,catapult_fpga_latency
Throughput,0.645854646536669,catapult,FF,279,catapult_fpga_latency
Throughput,0.645854646536669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645854646536669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.764387492480338,catapult,CLB,115,catapult_fpga_latency
Throughput,0.764387492480338,catapult,LUT,612,catapult_fpga_latency
Throughput,0.764387492480338,catapult,FF,238,catapult_fpga_latency
Throughput,0.764387492480338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.764387492480338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7350995324766973,catapult,CLB,162,catapult_fpga_latency
Throughput,0.7350995324766973,catapult,LUT,708,catapult_fpga_latency
Throughput,0.7350995324766973,catapult,FF,239,catapult_fpga_latency
Throughput,0.7350995324766973,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7350995324766973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6213171426370191,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6213171426370191,catapult,LUT,1012,catapult_fpga_latency
Throughput,0.6213171426370191,catapult,FF,246,catapult_fpga_latency
Throughput,0.6213171426370191,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6213171426370191,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612191424912273,catapult,CLB,160,catapult_fpga_latency
Throughput,0.612191424912273,catapult,LUT,884,catapult_fpga_latency
Throughput,0.612191424912273,catapult,FF,351,catapult_fpga_latency
Throughput,0.612191424912273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612191424912273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624151543994882,catapult,CLB,206,catapult_fpga_latency
Throughput,0.624151543994882,catapult,LUT,1072,catapult_fpga_latency
Throughput,0.624151543994882,catapult,FF,352,catapult_fpga_latency
Throughput,0.624151543994882,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624151543994882,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6478492377081945,catapult,CLB,268,catapult_fpga_latency
Throughput,0.6478492377081945,catapult,LUT,1381,catapult_fpga_latency
Throughput,0.6478492377081945,catapult,FF,359,catapult_fpga_latency
Throughput,0.6478492377081945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6478492377081945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7273917550144569,catapult,CLB,228,catapult_fpga_latency
Throughput,0.7273917550144569,catapult,LUT,1240,catapult_fpga_latency
Throughput,0.7273917550144569,catapult,FF,474,catapult_fpga_latency
Throughput,0.7273917550144569,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7273917550144569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6181745799194642,catapult,CLB,291,catapult_fpga_latency
Throughput,0.6181745799194642,catapult,LUT,1550,catapult_fpga_latency
Throughput,0.6181745799194642,catapult,FF,475,catapult_fpga_latency
Throughput,0.6181745799194642,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6181745799194642,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6465181442084581,catapult,CLB,443,catapult_fpga_latency
Throughput,0.6465181442084581,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.6465181442084581,catapult,FF,483,catapult_fpga_latency
Throughput,0.6465181442084581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6465181442084581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502593234181792,catapult,CLB,315,catapult_fpga_latency
Throughput,0.6502593234181792,catapult,LUT,1700,catapult_fpga_latency
Throughput,0.6502593234181792,catapult,FF,253,catapult_fpga_latency
Throughput,0.6502593234181792,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502593234181792,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6135326905555846,catapult,CLB,644,catapult_fpga_latency
Throughput,0.6135326905555846,catapult,LUT,3871,catapult_fpga_latency
Throughput,0.6135326905555846,catapult,FF,385,catapult_fpga_latency
Throughput,0.6135326905555846,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6135326905555846,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6525196065828788,catapult,CLB,788,catapult_fpga_latency
Throughput,0.6525196065828788,catapult,LUT,4663,catapult_fpga_latency
Throughput,0.6525196065828788,catapult,FF,401,catapult_fpga_latency
Throughput,0.6525196065828788,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6525196065828788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,CLB,142,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,LUT,817,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,FF,353,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6100812262144581,catapult,CLB,187,catapult_fpga_latency
Throughput,0.6100812262144581,catapult,LUT,937,catapult_fpga_latency
Throughput,0.6100812262144581,catapult,FF,354,catapult_fpga_latency
Throughput,0.6100812262144581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6100812262144581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6133840397472857,catapult,CLB,274,catapult_fpga_latency
Throughput,0.6133840397472857,catapult,LUT,1240,catapult_fpga_latency
Throughput,0.6133840397472857,catapult,FF,357,catapult_fpga_latency
Throughput,0.6133840397472857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6133840397472857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6941190761275097,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6941190761275097,catapult,LUT,1235,catapult_fpga_latency
Throughput,0.6941190761275097,catapult,FF,248,catapult_fpga_latency
Throughput,0.6941190761275097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6941190761275097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6347719169286687,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6347719169286687,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.6347719169286687,catapult,FF,251,catapult_fpga_latency
Throughput,0.6347719169286687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6347719169286687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628462040264306,catapult,CLB,470,catapult_fpga_latency
Throughput,0.628462040264306,catapult,LUT,2173,catapult_fpga_latency
Throughput,0.628462040264306,catapult,FF,260,catapult_fpga_latency
Throughput,0.628462040264306,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628462040264306,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234359550477738,catapult,CLB,352,catapult_fpga_latency
Throughput,0.6234359550477738,catapult,LUT,1858,catapult_fpga_latency
Throughput,0.6234359550477738,catapult,FF,256,catapult_fpga_latency
Throughput,0.6234359550477738,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234359550477738,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6273423394599587,catapult,CLB,558,catapult_fpga_latency
Throughput,0.6273423394599587,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.6273423394599587,catapult,FF,381,catapult_fpga_latency
Throughput,0.6273423394599587,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6273423394599587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615073104513837,catapult,CLB,713,catapult_fpga_latency
Throughput,0.615073104513837,catapult,LUT,3824,catapult_fpga_latency
Throughput,0.615073104513837,catapult,FF,396,catapult_fpga_latency
Throughput,0.615073104513837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615073104513837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6634014049514955,catapult,CLB,551,catapult_fpga_latency
Throughput,0.6634014049514955,catapult,LUT,3116,catapult_fpga_latency
Throughput,0.6634014049514955,catapult,FF,264,catapult_fpga_latency
Throughput,0.6634014049514955,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6634014049514955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6708842925860578,catapult,CLB,794,catapult_fpga_latency
Throughput,0.6708842925860578,catapult,LUT,4517,catapult_fpga_latency
Throughput,0.6708842925860578,catapult,FF,319,catapult_fpga_latency
Throughput,0.6708842925860578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6708842925860578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6356046666094622,catapult,CLB,1055,catapult_fpga_latency
Throughput,0.6356046666094622,catapult,LUT,5555,catapult_fpga_latency
Throughput,0.6356046666094622,catapult,FF,339,catapult_fpga_latency
Throughput,0.6356046666094622,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6356046666094622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6708784415225452,catapult,CLB,199,catapult_fpga_latency
Throughput,0.6708784415225452,catapult,LUT,1070,catapult_fpga_latency
Throughput,0.6708784415225452,catapult,FF,250,catapult_fpga_latency
Throughput,0.6708784415225452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6708784415225452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6466757632390695,catapult,CLB,258,catapult_fpga_latency
Throughput,0.6466757632390695,catapult,LUT,1274,catapult_fpga_latency
Throughput,0.6466757632390695,catapult,FF,250,catapult_fpga_latency
Throughput,0.6466757632390695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6466757632390695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6103914257095647,catapult,CLB,382,catapult_fpga_latency
Throughput,0.6103914257095647,catapult,LUT,1854,catapult_fpga_latency
Throughput,0.6103914257095647,catapult,FF,254,catapult_fpga_latency
Throughput,0.6103914257095647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6103914257095647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6095204658686825,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6095204658686825,catapult,LUT,1842,catapult_fpga_latency
Throughput,0.6095204658686825,catapult,FF,257,catapult_fpga_latency
Throughput,0.6095204658686825,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6095204658686825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6474306391370527,catapult,CLB,491,catapult_fpga_latency
Throughput,0.6474306391370527,catapult,LUT,2648,catapult_fpga_latency
Throughput,0.6474306391370527,catapult,FF,302,catapult_fpga_latency
Throughput,0.6474306391370527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6474306391370527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6473606459105581,catapult,CLB,617,catapult_fpga_latency
Throughput,0.6473606459105581,catapult,LUT,3387,catapult_fpga_latency
Throughput,0.6473606459105581,catapult,FF,314,catapult_fpga_latency
Throughput,0.6473606459105581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6473606459105581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6278015644814987,catapult,CLB,567,catapult_fpga_latency
Throughput,0.6278015644814987,catapult,LUT,3131,catapult_fpga_latency
Throughput,0.6278015644814987,catapult,FF,276,catapult_fpga_latency
Throughput,0.6278015644814987,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6278015644814987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6322951047712989,catapult,CLB,928,catapult_fpga_latency
Throughput,0.6322951047712989,catapult,LUT,5242,catapult_fpga_latency
Throughput,0.6322951047712989,catapult,FF,402,catapult_fpga_latency
Throughput,0.6322951047712989,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6322951047712989,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6311656999312029,catapult,CLB,1151,catapult_fpga_latency
Throughput,0.6311656999312029,catapult,LUT,6616,catapult_fpga_latency
Throughput,0.6311656999312029,catapult,FF,411,catapult_fpga_latency
Throughput,0.6311656999312029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6311656999312029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7731518385164144,catapult,CLB,90,catapult_fpga_latency
Throughput,0.7731518385164144,catapult,LUT,479,catapult_fpga_latency
Throughput,0.7731518385164144,catapult,FF,260,catapult_fpga_latency
Throughput,0.7731518385164144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7731518385164144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7182721245771172,catapult,CLB,142,catapult_fpga_latency
Throughput,0.7182721245771172,catapult,LUT,657,catapult_fpga_latency
Throughput,0.7182721245771172,catapult,FF,262,catapult_fpga_latency
Throughput,0.7182721245771172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7182721245771172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6691913023868047,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6691913023868047,catapult,LUT,902,catapult_fpga_latency
Throughput,0.6691913023868047,catapult,FF,271,catapult_fpga_latency
Throughput,0.6691913023868047,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6691913023868047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.826134261687941,catapult,CLB,113,catapult_fpga_latency
Throughput,0.826134261687941,catapult,LUT,543,catapult_fpga_latency
Throughput,0.826134261687941,catapult,FF,232,catapult_fpga_latency
Throughput,0.826134261687941,catapult,DSP,1,catapult_fpga_latency
Throughput,0.826134261687941,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7226832941638988,catapult,CLB,178,catapult_fpga_latency
Throughput,0.7226832941638988,catapult,LUT,769,catapult_fpga_latency
Throughput,0.7226832941638988,catapult,FF,234,catapult_fpga_latency
Throughput,0.7226832941638988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7226832941638988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.783970008443357,catapult,CLB,231,catapult_fpga_latency
Throughput,0.783970008443357,catapult,LUT,1123,catapult_fpga_latency
Throughput,0.783970008443357,catapult,FF,243,catapult_fpga_latency
Throughput,0.783970008443357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.783970008443357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415767389937511,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6415767389937511,catapult,LUT,763,catapult_fpga_latency
Throughput,0.6415767389937511,catapult,FF,348,catapult_fpga_latency
Throughput,0.6415767389937511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415767389937511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6196201480644306,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6196201480644306,catapult,LUT,1269,catapult_fpga_latency
Throughput,0.6196201480644306,catapult,FF,357,catapult_fpga_latency
Throughput,0.6196201480644306,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6196201480644306,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6444312121235556,catapult,CLB,301,catapult_fpga_latency
Throughput,0.6444312121235556,catapult,LUT,1609,catapult_fpga_latency
Throughput,0.6444312121235556,catapult,FF,363,catapult_fpga_latency
Throughput,0.6444312121235556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6444312121235556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7233069012881372,catapult,CLB,168,catapult_fpga_latency
Throughput,0.7233069012881372,catapult,LUT,905,catapult_fpga_latency
Throughput,0.7233069012881372,catapult,FF,240,catapult_fpga_latency
Throughput,0.7233069012881372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7233069012881372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6696461455837507,catapult,CLB,284,catapult_fpga_latency
Throughput,0.6696461455837507,catapult,LUT,1472,catapult_fpga_latency
Throughput,0.6696461455837507,catapult,FF,249,catapult_fpga_latency
Throughput,0.6696461455837507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6696461455837507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.690627289861108,catapult,CLB,425,catapult_fpga_latency
Throughput,0.690627289861108,catapult,LUT,2155,catapult_fpga_latency
Throughput,0.690627289861108,catapult,FF,259,catapult_fpga_latency
Throughput,0.690627289861108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.690627289861108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61968772696063,catapult,CLB,124,catapult_fpga_latency
Throughput,0.61968772696063,catapult,LUT,646,catapult_fpga_latency
Throughput,0.61968772696063,catapult,FF,290,catapult_fpga_latency
Throughput,0.61968772696063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61968772696063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394969972418495,catapult,CLB,193,catapult_fpga_latency
Throughput,0.6394969972418495,catapult,LUT,896,catapult_fpga_latency
Throughput,0.6394969972418495,catapult,FF,292,catapult_fpga_latency
Throughput,0.6394969972418495,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394969972418495,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6638594264387327,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6638594264387327,catapult,LUT,1194,catapult_fpga_latency
Throughput,0.6638594264387327,catapult,FF,299,catapult_fpga_latency
Throughput,0.6638594264387327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6638594264387327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6680022257834163,catapult,CLB,148,catapult_fpga_latency
Throughput,0.6680022257834163,catapult,LUT,803,catapult_fpga_latency
Throughput,0.6680022257834163,catapult,FF,349,catapult_fpga_latency
Throughput,0.6680022257834163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6680022257834163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6665382469644182,catapult,CLB,198,catapult_fpga_latency
Throughput,0.6665382469644182,catapult,LUT,1006,catapult_fpga_latency
Throughput,0.6665382469644182,catapult,FF,351,catapult_fpga_latency
Throughput,0.6665382469644182,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6665382469644182,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325738862113442,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6325738862113442,catapult,LUT,1512,catapult_fpga_latency
Throughput,0.6325738862113442,catapult,FF,360,catapult_fpga_latency
Throughput,0.6325738862113442,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325738862113442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6879381736204604,catapult,CLB,160,catapult_fpga_latency
Throughput,0.6879381736204604,catapult,LUT,883,catapult_fpga_latency
Throughput,0.6879381736204604,catapult,FF,240,catapult_fpga_latency
Throughput,0.6879381736204604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6879381736204604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6307345597756603,catapult,CLB,263,catapult_fpga_latency
Throughput,0.6307345597756603,catapult,LUT,1368,catapult_fpga_latency
Throughput,0.6307345597756603,catapult,FF,247,catapult_fpga_latency
Throughput,0.6307345597756603,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6307345597756603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292339579948579,catapult,CLB,383,catapult_fpga_latency
Throughput,0.6292339579948579,catapult,LUT,1905,catapult_fpga_latency
Throughput,0.6292339579948579,catapult,FF,249,catapult_fpga_latency
Throughput,0.6292339579948579,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292339579948579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6511548556943166,catapult,CLB,252,catapult_fpga_latency
Throughput,0.6511548556943166,catapult,LUT,1345,catapult_fpga_latency
Throughput,0.6511548556943166,catapult,FF,241,catapult_fpga_latency
Throughput,0.6511548556943166,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6511548556943166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6640185606468072,catapult,CLB,565,catapult_fpga_latency
Throughput,0.6640185606468072,catapult,LUT,3327,catapult_fpga_latency
Throughput,0.6640185606468072,catapult,FF,352,catapult_fpga_latency
Throughput,0.6640185606468072,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6640185606468072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6361080365889342,catapult,CLB,716,catapult_fpga_latency
Throughput,0.6361080365889342,catapult,LUT,3928,catapult_fpga_latency
Throughput,0.6361080365889342,catapult,FF,360,catapult_fpga_latency
Throughput,0.6361080365889342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6361080365889342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6148639674958312,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6148639674958312,catapult,LUT,743,catapult_fpga_latency
Throughput,0.6148639674958312,catapult,FF,351,catapult_fpga_latency
Throughput,0.6148639674958312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6148639674958312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462244337458399,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6462244337458399,catapult,LUT,1070,catapult_fpga_latency
Throughput,0.6462244337458399,catapult,FF,353,catapult_fpga_latency
Throughput,0.6462244337458399,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462244337458399,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629762976108682,catapult,CLB,272,catapult_fpga_latency
Throughput,0.629762976108682,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.629762976108682,catapult,FF,360,catapult_fpga_latency
Throughput,0.629762976108682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629762976108682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6570349720004547,catapult,CLB,177,catapult_fpga_latency
Throughput,0.6570349720004547,catapult,LUT,965,catapult_fpga_latency
Throughput,0.6570349720004547,catapult,FF,240,catapult_fpga_latency
Throughput,0.6570349720004547,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6570349720004547,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292367295546829,catapult,CLB,271,catapult_fpga_latency
Throughput,0.6292367295546829,catapult,LUT,1337,catapult_fpga_latency
Throughput,0.6292367295546829,catapult,FF,247,catapult_fpga_latency
Throughput,0.6292367295546829,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292367295546829,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6219029234412625,catapult,CLB,415,catapult_fpga_latency
Throughput,0.6219029234412625,catapult,LUT,1917,catapult_fpga_latency
Throughput,0.6219029234412625,catapult,FF,249,catapult_fpga_latency
Throughput,0.6219029234412625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6219029234412625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6790309142404326,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6790309142404326,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.6790309142404326,catapult,FF,241,catapult_fpga_latency
Throughput,0.6790309142404326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6790309142404326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6488307421196262,catapult,CLB,496,catapult_fpga_latency
Throughput,0.6488307421196262,catapult,LUT,2821,catapult_fpga_latency
Throughput,0.6488307421196262,catapult,FF,350,catapult_fpga_latency
Throughput,0.6488307421196262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6488307421196262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6481393862638524,catapult,CLB,655,catapult_fpga_latency
Throughput,0.6481393862638524,catapult,LUT,3575,catapult_fpga_latency
Throughput,0.6481393862638524,catapult,FF,357,catapult_fpga_latency
Throughput,0.6481393862638524,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6481393862638524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629395937249225,catapult,CLB,339,catapult_fpga_latency
Throughput,0.629395937249225,catapult,LUT,1957,catapult_fpga_latency
Throughput,0.629395937249225,catapult,FF,245,catapult_fpga_latency
Throughput,0.629395937249225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629395937249225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6599131158391687,catapult,CLB,568,catapult_fpga_latency
Throughput,0.6599131158391687,catapult,LUT,3250,catapult_fpga_latency
Throughput,0.6599131158391687,catapult,FF,274,catapult_fpga_latency
Throughput,0.6599131158391687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6599131158391687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,CLB,159,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,LUT,850,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,FF,240,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6576857485417462,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6576857485417462,catapult,LUT,1139,catapult_fpga_latency
Throughput,0.6576857485417462,catapult,FF,242,catapult_fpga_latency
Throughput,0.6576857485417462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6576857485417462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6572595300988716,catapult,CLB,325,catapult_fpga_latency
Throughput,0.6572595300988716,catapult,LUT,1635,catapult_fpga_latency
Throughput,0.6572595300988716,catapult,FF,249,catapult_fpga_latency
Throughput,0.6572595300988716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6572595300988716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6769985674710312,catapult,CLB,266,catapult_fpga_latency
Throughput,0.6769985674710312,catapult,LUT,1453,catapult_fpga_latency
Throughput,0.6769985674710312,catapult,FF,243,catapult_fpga_latency
Throughput,0.6769985674710312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6769985674710312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6969330763044148,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6969330763044148,catapult,LUT,2435,catapult_fpga_latency
Throughput,0.6969330763044148,catapult,FF,274,catapult_fpga_latency
Throughput,0.6969330763044148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6969330763044148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6769234101776789,catapult,CLB,553,catapult_fpga_latency
Throughput,0.6769234101776789,catapult,LUT,3078,catapult_fpga_latency
Throughput,0.6769234101776789,catapult,FF,277,catapult_fpga_latency
Throughput,0.6769234101776789,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6769234101776789,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6725750139727459,catapult,CLB,410,catapult_fpga_latency
Throughput,0.6725750139727459,catapult,LUT,2266,catapult_fpga_latency
Throughput,0.6725750139727459,catapult,FF,248,catapult_fpga_latency
Throughput,0.6725750139727459,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6725750139727459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6249039210221429,catapult,CLB,709,catapult_fpga_latency
Throughput,0.6249039210221429,catapult,LUT,4215,catapult_fpga_latency
Throughput,0.6249039210221429,catapult,FF,364,catapult_fpga_latency
Throughput,0.6249039210221429,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6249039210221429,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7608010931190107,catapult,CLB,98,catapult_fpga_latency
Throughput,0.7608010931190107,catapult,LUT,430,catapult_fpga_latency
Throughput,0.7608010931190107,catapult,FF,272,catapult_fpga_latency
Throughput,0.7608010931190107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7608010931190107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706080537344821,catapult,CLB,129,catapult_fpga_latency
Throughput,0.6706080537344821,catapult,LUT,545,catapult_fpga_latency
Throughput,0.6706080537344821,catapult,FF,274,catapult_fpga_latency
Throughput,0.6706080537344821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6706080537344821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7406875209707153,catapult,CLB,166,catapult_fpga_latency
Throughput,0.7406875209707153,catapult,LUT,692,catapult_fpga_latency
Throughput,0.7406875209707153,catapult,FF,284,catapult_fpga_latency
Throughput,0.7406875209707153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7406875209707153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7682308871837578,catapult,CLB,104,catapult_fpga_latency
Throughput,0.7682308871837578,catapult,LUT,520,catapult_fpga_latency
Throughput,0.7682308871837578,catapult,FF,234,catapult_fpga_latency
Throughput,0.7682308871837578,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7682308871837578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647138193125451,catapult,CLB,156,catapult_fpga_latency
Throughput,0.647138193125451,catapult,LUT,685,catapult_fpga_latency
Throughput,0.647138193125451,catapult,FF,236,catapult_fpga_latency
Throughput,0.647138193125451,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647138193125451,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7155783554721351,catapult,CLB,215,catapult_fpga_latency
Throughput,0.7155783554721351,catapult,LUT,938,catapult_fpga_latency
Throughput,0.7155783554721351,catapult,FF,243,catapult_fpga_latency
Throughput,0.7155783554721351,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7155783554721351,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7577232840030217,catapult,CLB,139,catapult_fpga_latency
Throughput,0.7577232840030217,catapult,LUT,708,catapult_fpga_latency
Throughput,0.7577232840030217,catapult,FF,242,catapult_fpga_latency
Throughput,0.7577232840030217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7577232840030217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6711067086511023,catapult,CLB,199,catapult_fpga_latency
Throughput,0.6711067086511023,catapult,LUT,858,catapult_fpga_latency
Throughput,0.6711067086511023,catapult,FF,244,catapult_fpga_latency
Throughput,0.6711067086511023,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6711067086511023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6420261317476144,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6420261317476144,catapult,LUT,1137,catapult_fpga_latency
Throughput,0.6420261317476144,catapult,FF,252,catapult_fpga_latency
Throughput,0.6420261317476144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6420261317476144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6847523456191599,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6847523456191599,catapult,LUT,1030,catapult_fpga_latency
Throughput,0.6847523456191599,catapult,FF,244,catapult_fpga_latency
Throughput,0.6847523456191599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6847523456191599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6316816122536126,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6316816122536126,catapult,LUT,1232,catapult_fpga_latency
Throughput,0.6316816122536126,catapult,FF,245,catapult_fpga_latency
Throughput,0.6316816122536126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6316816122536126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6686471996720954,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6686471996720954,catapult,LUT,1731,catapult_fpga_latency
Throughput,0.6686471996720954,catapult,FF,252,catapult_fpga_latency
Throughput,0.6686471996720954,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6686471996720954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6118232393715596,catapult,CLB,132,catapult_fpga_latency
Throughput,0.6118232393715596,catapult,LUT,632,catapult_fpga_latency
Throughput,0.6118232393715596,catapult,FF,313,catapult_fpga_latency
Throughput,0.6118232393715596,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6118232393715596,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6270669694982084,catapult,CLB,148,catapult_fpga_latency
Throughput,0.6270669694982084,catapult,LUT,728,catapult_fpga_latency
Throughput,0.6270669694982084,catapult,FF,315,catapult_fpga_latency
Throughput,0.6270669694982084,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6270669694982084,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6103143118706134,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6103143118706134,catapult,LUT,941,catapult_fpga_latency
Throughput,0.6103143118706134,catapult,FF,324,catapult_fpga_latency
Throughput,0.6103143118706134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6103143118706134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6378970829604294,catapult,CLB,129,catapult_fpga_latency
Throughput,0.6378970829604294,catapult,LUT,686,catapult_fpga_latency
Throughput,0.6378970829604294,catapult,FF,242,catapult_fpga_latency
Throughput,0.6378970829604294,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6378970829604294,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6812768763727729,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6812768763727729,catapult,LUT,888,catapult_fpga_latency
Throughput,0.6812768763727729,catapult,FF,244,catapult_fpga_latency
Throughput,0.6812768763727729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6812768763727729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6237645563256276,catapult,CLB,322,catapult_fpga_latency
Throughput,0.6237645563256276,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.6237645563256276,catapult,FF,255,catapult_fpga_latency
Throughput,0.6237645563256276,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6237645563256276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6575158001046766,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6575158001046766,catapult,LUT,1012,catapult_fpga_latency
Throughput,0.6575158001046766,catapult,FF,243,catapult_fpga_latency
Throughput,0.6575158001046766,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6575158001046766,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6293095907410938,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6293095907410938,catapult,LUT,1208,catapult_fpga_latency
Throughput,0.6293095907410938,catapult,FF,245,catapult_fpga_latency
Throughput,0.6293095907410938,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6293095907410938,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6196612312049002,catapult,CLB,420,catapult_fpga_latency
Throughput,0.6196612312049002,catapult,LUT,1797,catapult_fpga_latency
Throughput,0.6196612312049002,catapult,FF,254,catapult_fpga_latency
Throughput,0.6196612312049002,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6196612312049002,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6308774116866255,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6308774116866255,catapult,LUT,1462,catapult_fpga_latency
Throughput,0.6308774116866255,catapult,FF,244,catapult_fpga_latency
Throughput,0.6308774116866255,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6308774116866255,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6007687436844186,catapult,CLB,429,catapult_fpga_latency
Throughput,0.6007687436844186,catapult,LUT,2177,catapult_fpga_latency
Throughput,0.6007687436844186,catapult,FF,250,catapult_fpga_latency
Throughput,0.6007687436844186,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6007687436844186,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6332981852840501,catapult,CLB,608,catapult_fpga_latency
Throughput,0.6332981852840501,catapult,LUT,2941,catapult_fpga_latency
Throughput,0.6332981852840501,catapult,FF,258,catapult_fpga_latency
Throughput,0.6332981852840501,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6332981852840501,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7018292477513391,catapult,CLB,131,catapult_fpga_latency
Throughput,0.7018292477513391,catapult,LUT,695,catapult_fpga_latency
Throughput,0.7018292477513391,catapult,FF,242,catapult_fpga_latency
Throughput,0.7018292477513391,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7018292477513391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6419779082562211,catapult,CLB,207,catapult_fpga_latency
Throughput,0.6419779082562211,catapult,LUT,958,catapult_fpga_latency
Throughput,0.6419779082562211,catapult,FF,244,catapult_fpga_latency
Throughput,0.6419779082562211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6419779082562211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6607612233597594,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6607612233597594,catapult,LUT,1336,catapult_fpga_latency
Throughput,0.6607612233597594,catapult,FF,251,catapult_fpga_latency
Throughput,0.6607612233597594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6607612233597594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.681746443499241,catapult,CLB,198,catapult_fpga_latency
Throughput,0.681746443499241,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.681746443499241,catapult,FF,243,catapult_fpga_latency
Throughput,0.681746443499241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.681746443499241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6724854591831588,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6724854591831588,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.6724854591831588,catapult,FF,251,catapult_fpga_latency
Throughput,0.6724854591831588,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6724854591831588,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6403036576065834,catapult,CLB,404,catapult_fpga_latency
Throughput,0.6403036576065834,catapult,LUT,2071,catapult_fpga_latency
Throughput,0.6403036576065834,catapult,FF,258,catapult_fpga_latency
Throughput,0.6403036576065834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6403036576065834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370019122797407,catapult,CLB,263,catapult_fpga_latency
Throughput,0.6370019122797407,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.6370019122797407,catapult,FF,244,catapult_fpga_latency
Throughput,0.6370019122797407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370019122797407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6255332671102115,catapult,CLB,435,catapult_fpga_latency
Throughput,0.6255332671102115,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.6255332671102115,catapult,FF,247,catapult_fpga_latency
Throughput,0.6255332671102115,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6255332671102115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6528199209304512,catapult,CLB,619,catapult_fpga_latency
Throughput,0.6528199209304512,catapult,LUT,3092,catapult_fpga_latency
Throughput,0.6528199209304512,catapult,FF,256,catapult_fpga_latency
Throughput,0.6528199209304512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6528199209304512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6531320293334657,catapult,CLB,184,catapult_fpga_latency
Throughput,0.6531320293334657,catapult,LUT,936,catapult_fpga_latency
Throughput,0.6531320293334657,catapult,FF,243,catapult_fpga_latency
Throughput,0.6531320293334657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6531320293334657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6211002667004545,catapult,CLB,264,catapult_fpga_latency
Throughput,0.6211002667004545,catapult,LUT,1209,catapult_fpga_latency
Throughput,0.6211002667004545,catapult,FF,245,catapult_fpga_latency
Throughput,0.6211002667004545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6211002667004545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080028989578222,catapult,CLB,416,catapult_fpga_latency
Throughput,0.6080028989578222,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.6080028989578222,catapult,FF,254,catapult_fpga_latency
Throughput,0.6080028989578222,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080028989578222,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513966269379864,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6513966269379864,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.6513966269379864,catapult,FF,246,catapult_fpga_latency
Throughput,0.6513966269379864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513966269379864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6661515094993204,catapult,CLB,495,catapult_fpga_latency
Throughput,0.6661515094993204,catapult,LUT,2937,catapult_fpga_latency
Throughput,0.6661515094993204,catapult,FF,281,catapult_fpga_latency
Throughput,0.6661515094993204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6661515094993204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6434244593947692,catapult,CLB,721,catapult_fpga_latency
Throughput,0.6434244593947692,catapult,LUT,3686,catapult_fpga_latency
Throughput,0.6434244593947692,catapult,FF,286,catapult_fpga_latency
Throughput,0.6434244593947692,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6434244593947692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7774193874401678,catapult,CLB,100,catapult_fpga_latency
Throughput,0.7774193874401678,catapult,LUT,496,catapult_fpga_latency
Throughput,0.7774193874401678,catapult,FF,292,catapult_fpga_latency
Throughput,0.7774193874401678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7774193874401678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7416301475621504,catapult,CLB,151,catapult_fpga_latency
Throughput,0.7416301475621504,catapult,LUT,626,catapult_fpga_latency
Throughput,0.7416301475621504,catapult,FF,294,catapult_fpga_latency
Throughput,0.7416301475621504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7416301475621504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7027392071555717,catapult,CLB,193,catapult_fpga_latency
Throughput,0.7027392071555717,catapult,LUT,880,catapult_fpga_latency
Throughput,0.7027392071555717,catapult,FF,285,catapult_fpga_latency
Throughput,0.7027392071555717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7027392071555717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339980168542033,catapult,CLB,136,catapult_fpga_latency
Throughput,0.6339980168542033,catapult,LUT,703,catapult_fpga_latency
Throughput,0.6339980168542033,catapult,FF,354,catapult_fpga_latency
Throughput,0.6339980168542033,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339980168542033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604873953341233,catapult,CLB,197,catapult_fpga_latency
Throughput,0.604873953341233,catapult,LUT,900,catapult_fpga_latency
Throughput,0.604873953341233,catapult,FF,354,catapult_fpga_latency
Throughput,0.604873953341233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604873953341233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6795463348668429,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6795463348668429,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6795463348668429,catapult,FF,329,catapult_fpga_latency
Throughput,0.6795463348668429,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6795463348668429,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7636420840097929,catapult,CLB,161,catapult_fpga_latency
Throughput,0.7636420840097929,catapult,LUT,823,catapult_fpga_latency
Throughput,0.7636420840097929,catapult,FF,318,catapult_fpga_latency
Throughput,0.7636420840097929,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7636420840097929,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6704668729022768,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6704668729022768,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.6704668729022768,catapult,FF,321,catapult_fpga_latency
Throughput,0.6704668729022768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6704668729022768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6737917902513109,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6737917902513109,catapult,LUT,1431,catapult_fpga_latency
Throughput,0.6737917902513109,catapult,FF,253,catapult_fpga_latency
Throughput,0.6737917902513109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6737917902513109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6463618553429241,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6463618553429241,catapult,LUT,1291,catapult_fpga_latency
Throughput,0.6463618553429241,catapult,FF,399,catapult_fpga_latency
Throughput,0.6463618553429241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6463618553429241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6594800922744545,catapult,CLB,335,catapult_fpga_latency
Throughput,0.6594800922744545,catapult,LUT,1606,catapult_fpga_latency
Throughput,0.6594800922744545,catapult,FF,404,catapult_fpga_latency
Throughput,0.6594800922744545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6594800922744545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6154876385462674,catapult,CLB,382,catapult_fpga_latency
Throughput,0.6154876385462674,catapult,LUT,1985,catapult_fpga_latency
Throughput,0.6154876385462674,catapult,FF,258,catapult_fpga_latency
Throughput,0.6154876385462674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6154876385462674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108127290929493,catapult,CLB,127,catapult_fpga_latency
Throughput,0.6108127290929493,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6108127290929493,catapult,FF,353,catapult_fpga_latency
Throughput,0.6108127290929493,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108127290929493,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6469803486188911,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6469803486188911,catapult,LUT,874,catapult_fpga_latency
Throughput,0.6469803486188911,catapult,FF,355,catapult_fpga_latency
Throughput,0.6469803486188911,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6469803486188911,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334714934660582,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6334714934660582,catapult,LUT,1156,catapult_fpga_latency
Throughput,0.6334714934660582,catapult,FF,329,catapult_fpga_latency
Throughput,0.6334714934660582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334714934660582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6245269208574504,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6245269208574504,catapult,LUT,922,catapult_fpga_latency
Throughput,0.6245269208574504,catapult,FF,318,catapult_fpga_latency
Throughput,0.6245269208574504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6245269208574504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6708532381079524,catapult,CLB,238,catapult_fpga_latency
Throughput,0.6708532381079524,catapult,LUT,1123,catapult_fpga_latency
Throughput,0.6708532381079524,catapult,FF,322,catapult_fpga_latency
Throughput,0.6708532381079524,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6708532381079524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6761649815508385,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6761649815508385,catapult,LUT,1405,catapult_fpga_latency
Throughput,0.6761649815508385,catapult,FF,251,catapult_fpga_latency
Throughput,0.6761649815508385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6761649815508385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6546824855413373,catapult,CLB,238,catapult_fpga_latency
Throughput,0.6546824855413373,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.6546824855413373,catapult,FF,398,catapult_fpga_latency
Throughput,0.6546824855413373,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6546824855413373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6221184252191879,catapult,CLB,334,catapult_fpga_latency
Throughput,0.6221184252191879,catapult,LUT,1669,catapult_fpga_latency
Throughput,0.6221184252191879,catapult,FF,403,catapult_fpga_latency
Throughput,0.6221184252191879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6221184252191879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6505503656093055,catapult,CLB,419,catapult_fpga_latency
Throughput,0.6505503656093055,catapult,LUT,2006,catapult_fpga_latency
Throughput,0.6505503656093055,catapult,FF,257,catapult_fpga_latency
Throughput,0.6505503656093055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6505503656093055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6652036620792005,catapult,CLB,386,catapult_fpga_latency
Throughput,0.6652036620792005,catapult,LUT,2045,catapult_fpga_latency
Throughput,0.6652036620792005,catapult,FF,558,catapult_fpga_latency
Throughput,0.6652036620792005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6652036620792005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6433714723942169,catapult,CLB,537,catapult_fpga_latency
Throughput,0.6433714723942169,catapult,LUT,2967,catapult_fpga_latency
Throughput,0.6433714723942169,catapult,FF,569,catapult_fpga_latency
Throughput,0.6433714723942169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6433714723942169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6195702412978261,catapult,CLB,695,catapult_fpga_latency
Throughput,0.6195702412978261,catapult,LUT,3489,catapult_fpga_latency
Throughput,0.6195702412978261,catapult,FF,276,catapult_fpga_latency
Throughput,0.6195702412978261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6195702412978261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6721554883848171,catapult,CLB,180,catapult_fpga_latency
Throughput,0.6721554883848171,catapult,LUT,949,catapult_fpga_latency
Throughput,0.6721554883848171,catapult,FF,318,catapult_fpga_latency
Throughput,0.6721554883848171,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6721554883848171,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6829071082435082,catapult,CLB,283,catapult_fpga_latency
Throughput,0.6829071082435082,catapult,LUT,1315,catapult_fpga_latency
Throughput,0.6829071082435082,catapult,FF,321,catapult_fpga_latency
Throughput,0.6829071082435082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6829071082435082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6210312223447034,catapult,CLB,306,catapult_fpga_latency
Throughput,0.6210312223447034,catapult,LUT,1581,catapult_fpga_latency
Throughput,0.6210312223447034,catapult,FF,255,catapult_fpga_latency
Throughput,0.6210312223447034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6210312223447034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6683781603425839,catapult,CLB,264,catapult_fpga_latency
Throughput,0.6683781603425839,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.6683781603425839,catapult,FF,399,catapult_fpga_latency
Throughput,0.6683781603425839,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6683781603425839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333270633954058,catapult,CLB,384,catapult_fpga_latency
Throughput,0.6333270633954058,catapult,LUT,2038,catapult_fpga_latency
Throughput,0.6333270633954058,catapult,FF,407,catapult_fpga_latency
Throughput,0.6333270633954058,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333270633954058,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6425859715771374,catapult,CLB,432,catapult_fpga_latency
Throughput,0.6425859715771374,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.6425859715771374,catapult,FF,268,catapult_fpga_latency
Throughput,0.6425859715771374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6425859715771374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6634000846498509,catapult,CLB,417,catapult_fpga_latency
Throughput,0.6634000846498509,catapult,LUT,2072,catapult_fpga_latency
Throughput,0.6634000846498509,catapult,FF,563,catapult_fpga_latency
Throughput,0.6634000846498509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6634000846498509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6368980517288598,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6368980517288598,catapult,LUT,2971,catapult_fpga_latency
Throughput,0.6368980517288598,catapult,FF,569,catapult_fpga_latency
Throughput,0.6368980517288598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6368980517288598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6326519250332775,catapult,CLB,744,catapult_fpga_latency
Throughput,0.6326519250332775,catapult,LUT,3568,catapult_fpga_latency
Throughput,0.6326519250332775,catapult,FF,287,catapult_fpga_latency
Throughput,0.6326519250332775,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6326519250332775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649229235052146,catapult,CLB,242,catapult_fpga_latency
Throughput,0.649229235052146,catapult,LUT,1303,catapult_fpga_latency
Throughput,0.649229235052146,catapult,FF,398,catapult_fpga_latency
Throughput,0.649229235052146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649229235052146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6475413179926478,catapult,CLB,302,catapult_fpga_latency
Throughput,0.6475413179926478,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.6475413179926478,catapult,FF,402,catapult_fpga_latency
Throughput,0.6475413179926478,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6475413179926478,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6399836164194197,catapult,CLB,468,catapult_fpga_latency
Throughput,0.6399836164194197,catapult,LUT,2204,catapult_fpga_latency
Throughput,0.6399836164194197,catapult,FF,261,catapult_fpga_latency
Throughput,0.6399836164194197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6399836164194197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682289860360189,catapult,CLB,389,catapult_fpga_latency
Throughput,0.6682289860360189,catapult,LUT,1950,catapult_fpga_latency
Throughput,0.6682289860360189,catapult,FF,569,catapult_fpga_latency
Throughput,0.6682289860360189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682289860360189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6269509931217206,catapult,CLB,631,catapult_fpga_latency
Throughput,0.6269509931217206,catapult,LUT,3502,catapult_fpga_latency
Throughput,0.6269509931217206,catapult,FF,603,catapult_fpga_latency
Throughput,0.6269509931217206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6269509931217206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6436928400758013,catapult,CLB,771,catapult_fpga_latency
Throughput,0.6436928400758013,catapult,LUT,4075,catapult_fpga_latency
Throughput,0.6436928400758013,catapult,FF,305,catapult_fpga_latency
Throughput,0.6436928400758013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6436928400758013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,CLB,101,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,LUT,544,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,FF,280,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7727730419669856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,LUT,687,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,FF,282,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7176339894421688,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,CLB,235,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,LUT,960,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,FF,284,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7230694587752795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,CLB,114,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,LUT,643,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,FF,239,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6722178416026211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,CLB,162,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,LUT,776,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,FF,241,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6865642129777113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,CLB,214,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,FF,245,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844552010381816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,LUT,894,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,FF,250,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7125750252429702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,LUT,971,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,FF,249,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6630231335401523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,CLB,312,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,LUT,1363,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,FF,252,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6978620298852435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,LUT,1175,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,FF,252,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6939524129072372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,CLB,292,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,LUT,1407,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,FF,254,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6380240649916833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,CLB,403,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,FF,260,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186702302071926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,CLB,143,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,LUT,760,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,FF,324,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6497945349680431,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,LUT,896,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,FF,326,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6445022348114993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,CLB,247,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,FF,332,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6085697576127512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,LUT,929,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,FF,247,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880569821270318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,CLB,220,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,LUT,1088,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,FF,249,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6318995532470159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,CLB,272,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,FF,251,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6826693463714076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,LUT,1304,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,FF,252,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462164993289041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64084735400536,catapult,CLB,328,catapult_fpga_latency
Throughput,0.64084735400536,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.64084735400536,catapult,FF,257,catapult_fpga_latency
Throughput,0.64084735400536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64084735400536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,LUT,2233,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,FF,260,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6238361556720743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,FF,261,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480579000850252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,FF,266,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6450705642690253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,CLB,658,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,FF,277,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6175908398926627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,CLB,182,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,FF,247,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6671657066152149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,CLB,253,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,FF,249,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305826268180484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625597836932919,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625597836932919,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.625597836932919,catapult,FF,256,catapult_fpga_latency
Throughput,0.625597836932919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625597836932919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63955834658818,catapult,CLB,263,catapult_fpga_latency
Throughput,0.63955834658818,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.63955834658818,catapult,FF,252,catapult_fpga_latency
Throughput,0.63955834658818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63955834658818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,FF,279,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6355715408859994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,LUT,2629,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,FF,291,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453902997837943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,LUT,2152,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,FF,265,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342939927284537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,CLB,543,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,FF,262,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259130506626541,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,CLB,683,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,LUT,3609,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,FF,277,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246135203842623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648114182164157,catapult,CLB,268,catapult_fpga_latency
Throughput,0.648114182164157,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.648114182164157,catapult,FF,248,catapult_fpga_latency
Throughput,0.648114182164157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648114182164157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,FF,254,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6191578586301628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,CLB,450,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,LUT,2461,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,FF,256,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351779323942016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,LUT,2408,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,FF,262,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6563760036809566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,CLB,663,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,LUT,3711,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,FF,312,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6365805946044701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,CLB,807,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,FF,319,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451829351694379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7925217646289612,catapult,CLB,96,catapult_fpga_latency
Throughput,0.7925217646289612,catapult,LUT,488,catapult_fpga_latency
Throughput,0.7925217646289612,catapult,FF,276,catapult_fpga_latency
Throughput,0.7925217646289612,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7925217646289612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7385213473288051,catapult,CLB,147,catapult_fpga_latency
Throughput,0.7385213473288051,catapult,LUT,673,catapult_fpga_latency
Throughput,0.7385213473288051,catapult,FF,278,catapult_fpga_latency
Throughput,0.7385213473288051,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7385213473288051,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6928254460929841,catapult,CLB,215,catapult_fpga_latency
Throughput,0.6928254460929841,catapult,LUT,923,catapult_fpga_latency
Throughput,0.6928254460929841,catapult,FF,286,catapult_fpga_latency
Throughput,0.6928254460929841,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6928254460929841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7091771063446529,catapult,CLB,145,catapult_fpga_latency
Throughput,0.7091771063446529,catapult,LUT,772,catapult_fpga_latency
Throughput,0.7091771063446529,catapult,FF,320,catapult_fpga_latency
Throughput,0.7091771063446529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7091771063446529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6528655247178152,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6528655247178152,catapult,LUT,1005,catapult_fpga_latency
Throughput,0.6528655247178152,catapult,FF,322,catapult_fpga_latency
Throughput,0.6528655247178152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6528655247178152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6720949535750411,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6720949535750411,catapult,LUT,1408,catapult_fpga_latency
Throughput,0.6720949535750411,catapult,FF,333,catapult_fpga_latency
Throughput,0.6720949535750411,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6720949535750411,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7108199592558,catapult,CLB,151,catapult_fpga_latency
Throughput,0.7108199592558,catapult,LUT,832,catapult_fpga_latency
Throughput,0.7108199592558,catapult,FF,242,catapult_fpga_latency
Throughput,0.7108199592558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7108199592558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7141525758412182,catapult,CLB,217,catapult_fpga_latency
Throughput,0.7141525758412182,catapult,LUT,1075,catapult_fpga_latency
Throughput,0.7141525758412182,catapult,FF,244,catapult_fpga_latency
Throughput,0.7141525758412182,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7141525758412182,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660432186823057,catapult,CLB,341,catapult_fpga_latency
Throughput,0.660432186823057,catapult,LUT,1538,catapult_fpga_latency
Throughput,0.660432186823057,catapult,FF,255,catapult_fpga_latency
Throughput,0.660432186823057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660432186823057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7284461878589874,catapult,CLB,229,catapult_fpga_latency
Throughput,0.7284461878589874,catapult,LUT,1210,catapult_fpga_latency
Throughput,0.7284461878589874,catapult,FF,243,catapult_fpga_latency
Throughput,0.7284461878589874,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7284461878589874,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6766742273733671,catapult,CLB,326,catapult_fpga_latency
Throughput,0.6766742273733671,catapult,LUT,1776,catapult_fpga_latency
Throughput,0.6766742273733671,catapult,FF,248,catapult_fpga_latency
Throughput,0.6766742273733671,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6766742273733671,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429049015069691,catapult,CLB,421,catapult_fpga_latency
Throughput,0.6429049015069691,catapult,LUT,2368,catapult_fpga_latency
Throughput,0.6429049015069691,catapult,FF,256,catapult_fpga_latency
Throughput,0.6429049015069691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429049015069691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6948019779622708,catapult,CLB,133,catapult_fpga_latency
Throughput,0.6948019779622708,catapult,LUT,683,catapult_fpga_latency
Throughput,0.6948019779622708,catapult,FF,234,catapult_fpga_latency
Throughput,0.6948019779622708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6948019779622708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6467753076710139,catapult,CLB,184,catapult_fpga_latency
Throughput,0.6467753076710139,catapult,LUT,890,catapult_fpga_latency
Throughput,0.6467753076710139,catapult,FF,236,catapult_fpga_latency
Throughput,0.6467753076710139,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6467753076710139,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6728519705479236,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6728519705479236,catapult,LUT,1244,catapult_fpga_latency
Throughput,0.6728519705479236,catapult,FF,243,catapult_fpga_latency
Throughput,0.6728519705479236,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6728519705479236,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6897479316183901,catapult,CLB,149,catapult_fpga_latency
Throughput,0.6897479316183901,catapult,LUT,805,catapult_fpga_latency
Throughput,0.6897479316183901,catapult,FF,242,catapult_fpga_latency
Throughput,0.6897479316183901,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6897479316183901,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6357659008230626,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6357659008230626,catapult,LUT,1106,catapult_fpga_latency
Throughput,0.6357659008230626,catapult,FF,244,catapult_fpga_latency
Throughput,0.6357659008230626,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6357659008230626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6287453575014665,catapult,CLB,301,catapult_fpga_latency
Throughput,0.6287453575014665,catapult,LUT,1549,catapult_fpga_latency
Throughput,0.6287453575014665,catapult,FF,253,catapult_fpga_latency
Throughput,0.6287453575014665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6287453575014665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6504915439351746,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6504915439351746,catapult,LUT,1254,catapult_fpga_latency
Throughput,0.6504915439351746,catapult,FF,243,catapult_fpga_latency
Throughput,0.6504915439351746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6504915439351746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6249386778922318,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6249386778922318,catapult,LUT,1628,catapult_fpga_latency
Throughput,0.6249386778922318,catapult,FF,247,catapult_fpga_latency
Throughput,0.6249386778922318,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6249386778922318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6560242046690554,catapult,CLB,438,catapult_fpga_latency
Throughput,0.6560242046690554,catapult,LUT,2242,catapult_fpga_latency
Throughput,0.6560242046690554,catapult,FF,260,catapult_fpga_latency
Throughput,0.6560242046690554,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6560242046690554,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6767497873313794,catapult,CLB,379,catapult_fpga_latency
Throughput,0.6767497873313794,catapult,LUT,2017,catapult_fpga_latency
Throughput,0.6767497873313794,catapult,FF,244,catapult_fpga_latency
Throughput,0.6767497873313794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6767497873313794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,CLB,471,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,LUT,2518,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,FF,248,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630010155763711,catapult,CLB,739,catapult_fpga_latency
Throughput,0.630010155763711,catapult,LUT,3790,catapult_fpga_latency
Throughput,0.630010155763711,catapult,FF,255,catapult_fpga_latency
Throughput,0.630010155763711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630010155763711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6812805894984685,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6812805894984685,catapult,LUT,823,catapult_fpga_latency
Throughput,0.6812805894984685,catapult,FF,242,catapult_fpga_latency
Throughput,0.6812805894984685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6812805894984685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6714428635695245,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6714428635695245,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.6714428635695245,catapult,FF,244,catapult_fpga_latency
Throughput,0.6714428635695245,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6714428635695245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6487730728033679,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6487730728033679,catapult,LUT,1698,catapult_fpga_latency
Throughput,0.6487730728033679,catapult,FF,251,catapult_fpga_latency
Throughput,0.6487730728033679,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6487730728033679,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6764984440535787,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6764984440535787,catapult,LUT,1217,catapult_fpga_latency
Throughput,0.6764984440535787,catapult,FF,243,catapult_fpga_latency
Throughput,0.6764984440535787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6764984440535787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6656340463827116,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6656340463827116,catapult,LUT,1920,catapult_fpga_latency
Throughput,0.6656340463827116,catapult,FF,253,catapult_fpga_latency
Throughput,0.6656340463827116,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6656340463827116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421993014156,catapult,CLB,482,catapult_fpga_latency
Throughput,0.6421993014156,catapult,LUT,2557,catapult_fpga_latency
Throughput,0.6421993014156,catapult,FF,260,catapult_fpga_latency
Throughput,0.6421993014156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421993014156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6466945823161366,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6466945823161366,catapult,LUT,1828,catapult_fpga_latency
Throughput,0.6466945823161366,catapult,FF,244,catapult_fpga_latency
Throughput,0.6466945823161366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6466945823161366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6227673789464768,catapult,CLB,457,catapult_fpga_latency
Throughput,0.6227673789464768,catapult,LUT,2593,catapult_fpga_latency
Throughput,0.6227673789464768,catapult,FF,247,catapult_fpga_latency
Throughput,0.6227673789464768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6227673789464768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6244266982376805,catapult,CLB,674,catapult_fpga_latency
Throughput,0.6244266982376805,catapult,LUT,3818,catapult_fpga_latency
Throughput,0.6244266982376805,catapult,FF,255,catapult_fpga_latency
Throughput,0.6244266982376805,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6244266982376805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6698188340999409,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6698188340999409,catapult,LUT,1195,catapult_fpga_latency
Throughput,0.6698188340999409,catapult,FF,243,catapult_fpga_latency
Throughput,0.6698188340999409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6698188340999409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,CLB,314,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,LUT,1603,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,FF,245,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6338533466188995,catapult,CLB,477,catapult_fpga_latency
Throughput,0.6338533466188995,catapult,LUT,2374,catapult_fpga_latency
Throughput,0.6338533466188995,catapult,FF,255,catapult_fpga_latency
Throughput,0.6338533466188995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6338533466188995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62835699725785,catapult,CLB,346,catapult_fpga_latency
Throughput,0.62835699725785,catapult,LUT,1921,catapult_fpga_latency
Throughput,0.62835699725785,catapult,FF,248,catapult_fpga_latency
Throughput,0.62835699725785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62835699725785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642877209810049,catapult,CLB,633,catapult_fpga_latency
Throughput,0.642877209810049,catapult,LUT,3682,catapult_fpga_latency
Throughput,0.642877209810049,catapult,FF,281,catapult_fpga_latency
Throughput,0.642877209810049,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642877209810049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6767992538965025,catapult,CLB,804,catapult_fpga_latency
Throughput,0.6767992538965025,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.6767992538965025,catapult,FF,298,catapult_fpga_latency
Throughput,0.6767992538965025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6767992538965025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6479298317909363,catapult,CLB,97,catapult_fpga_latency
Throughput,0.6479298317909363,catapult,LUT,498,catapult_fpga_latency
Throughput,0.6479298317909363,catapult,FF,303,catapult_fpga_latency
Throughput,0.6479298317909363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6479298317909363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6049061518350736,catapult,CLB,139,catapult_fpga_latency
Throughput,0.6049061518350736,catapult,LUT,706,catapult_fpga_latency
Throughput,0.6049061518350736,catapult,FF,305,catapult_fpga_latency
Throughput,0.6049061518350736,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6049061518350736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6200619813956604,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6200619813956604,catapult,LUT,900,catapult_fpga_latency
Throughput,0.6200619813956604,catapult,FF,312,catapult_fpga_latency
Throughput,0.6200619813956604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6200619813956604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.766150255855878,catapult,CLB,111,catapult_fpga_latency
Throughput,0.766150255855878,catapult,LUT,574,catapult_fpga_latency
Throughput,0.766150255855878,catapult,FF,242,catapult_fpga_latency
Throughput,0.766150255855878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.766150255855878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6398202361064635,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6398202361064635,catapult,LUT,760,catapult_fpga_latency
Throughput,0.6398202361064635,catapult,FF,244,catapult_fpga_latency
Throughput,0.6398202361064635,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6398202361064635,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6870278830266326,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6870278830266326,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.6870278830266326,catapult,FF,253,catapult_fpga_latency
Throughput,0.6870278830266326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6870278830266326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6955408873710641,catapult,CLB,153,catapult_fpga_latency
Throughput,0.6955408873710641,catapult,LUT,821,catapult_fpga_latency
Throughput,0.6955408873710641,catapult,FF,243,catapult_fpga_latency
Throughput,0.6955408873710641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6955408873710641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643207599111859,catapult,CLB,219,catapult_fpga_latency
Throughput,0.643207599111859,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.643207599111859,catapult,FF,245,catapult_fpga_latency
Throughput,0.643207599111859,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643207599111859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6279789752639081,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6279789752639081,catapult,LUT,1395,catapult_fpga_latency
Throughput,0.6279789752639081,catapult,FF,254,catapult_fpga_latency
Throughput,0.6279789752639081,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6279789752639081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6786521154604417,catapult,CLB,215,catapult_fpga_latency
Throughput,0.6786521154604417,catapult,LUT,1151,catapult_fpga_latency
Throughput,0.6786521154604417,catapult,FF,244,catapult_fpga_latency
Throughput,0.6786521154604417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6786521154604417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6195617963326898,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6195617963326898,catapult,LUT,1571,catapult_fpga_latency
Throughput,0.6195617963326898,catapult,FF,246,catapult_fpga_latency
Throughput,0.6195617963326898,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6195617963326898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453349062296114,catapult,CLB,510,catapult_fpga_latency
Throughput,0.6453349062296114,catapult,LUT,2307,catapult_fpga_latency
Throughput,0.6453349062296114,catapult,FF,259,catapult_fpga_latency
Throughput,0.6453349062296114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453349062296114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6741092825522317,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6741092825522317,catapult,LUT,631,catapult_fpga_latency
Throughput,0.6741092825522317,catapult,FF,242,catapult_fpga_latency
Throughput,0.6741092825522317,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6741092825522317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246271756545312,catapult,CLB,169,catapult_fpga_latency
Throughput,0.6246271756545312,catapult,LUT,769,catapult_fpga_latency
Throughput,0.6246271756545312,catapult,FF,244,catapult_fpga_latency
Throughput,0.6246271756545312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246271756545312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194804293742753,catapult,CLB,195,catapult_fpga_latency
Throughput,0.6194804293742753,catapult,LUT,1047,catapult_fpga_latency
Throughput,0.6194804293742753,catapult,FF,253,catapult_fpga_latency
Throughput,0.6194804293742753,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194804293742753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6527564272029713,catapult,CLB,152,catapult_fpga_latency
Throughput,0.6527564272029713,catapult,LUT,854,catapult_fpga_latency
Throughput,0.6527564272029713,catapult,FF,243,catapult_fpga_latency
Throughput,0.6527564272029713,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6527564272029713,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6176041898268239,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6176041898268239,catapult,LUT,1089,catapult_fpga_latency
Throughput,0.6176041898268239,catapult,FF,245,catapult_fpga_latency
Throughput,0.6176041898268239,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6176041898268239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283167269222408,catapult,CLB,328,catapult_fpga_latency
Throughput,0.6283167269222408,catapult,LUT,1462,catapult_fpga_latency
Throughput,0.6283167269222408,catapult,FF,255,catapult_fpga_latency
Throughput,0.6283167269222408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6283167269222408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6386450506605187,catapult,CLB,234,catapult_fpga_latency
Throughput,0.6386450506605187,catapult,LUT,1282,catapult_fpga_latency
Throughput,0.6386450506605187,catapult,FF,244,catapult_fpga_latency
Throughput,0.6386450506605187,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6386450506605187,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6242844139904634,catapult,CLB,352,catapult_fpga_latency
Throughput,0.6242844139904634,catapult,LUT,1793,catapult_fpga_latency
Throughput,0.6242844139904634,catapult,FF,249,catapult_fpga_latency
Throughput,0.6242844139904634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6242844139904634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6346877146037835,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6346877146037835,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.6346877146037835,catapult,FF,255,catapult_fpga_latency
Throughput,0.6346877146037835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6346877146037835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128521218472589,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6128521218472589,catapult,LUT,1641,catapult_fpga_latency
Throughput,0.6128521218472589,catapult,FF,245,catapult_fpga_latency
Throughput,0.6128521218472589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128521218472589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6640855873504977,catapult,CLB,150,catapult_fpga_latency
Throughput,0.6640855873504977,catapult,LUT,821,catapult_fpga_latency
Throughput,0.6640855873504977,catapult,FF,243,catapult_fpga_latency
Throughput,0.6640855873504977,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6640855873504977,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128333430365279,catapult,CLB,241,catapult_fpga_latency
Throughput,0.6128333430365279,catapult,LUT,1097,catapult_fpga_latency
Throughput,0.6128333430365279,catapult,FF,245,catapult_fpga_latency
Throughput,0.6128333430365279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128333430365279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6038614524437971,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6038614524437971,catapult,LUT,1529,catapult_fpga_latency
Throughput,0.6038614524437971,catapult,FF,252,catapult_fpga_latency
Throughput,0.6038614524437971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6038614524437971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6465051869111146,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6465051869111146,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6465051869111146,catapult,FF,244,catapult_fpga_latency
Throughput,0.6465051869111146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6465051869111146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627387995558093,catapult,CLB,358,catapult_fpga_latency
Throughput,0.627387995558093,catapult,LUT,1836,catapult_fpga_latency
Throughput,0.627387995558093,catapult,FF,248,catapult_fpga_latency
Throughput,0.627387995558093,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627387995558093,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6481982034538594,catapult,CLB,506,catapult_fpga_latency
Throughput,0.6481982034538594,catapult,LUT,2501,catapult_fpga_latency
Throughput,0.6481982034538594,catapult,FF,259,catapult_fpga_latency
Throughput,0.6481982034538594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6481982034538594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327952464421087,catapult,CLB,341,catapult_fpga_latency
Throughput,0.6327952464421087,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.6327952464421087,catapult,FF,245,catapult_fpga_latency
Throughput,0.6327952464421087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327952464421087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6490636283565514,catapult,CLB,248,catapult_fpga_latency
Throughput,0.6490636283565514,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.6490636283565514,catapult,FF,245,catapult_fpga_latency
Throughput,0.6490636283565514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6490636283565514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627597469024927,catapult,CLB,318,catapult_fpga_latency
Throughput,0.627597469024927,catapult,LUT,1581,catapult_fpga_latency
Throughput,0.627597469024927,catapult,FF,247,catapult_fpga_latency
Throughput,0.627597469024927,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627597469024927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627464760010416,catapult,CLB,485,catapult_fpga_latency
Throughput,0.627464760010416,catapult,LUT,2478,catapult_fpga_latency
Throughput,0.627464760010416,catapult,FF,256,catapult_fpga_latency
Throughput,0.627464760010416,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627464760010416,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6541223444268122,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6541223444268122,catapult,LUT,2088,catapult_fpga_latency
Throughput,0.6541223444268122,catapult,FF,249,catapult_fpga_latency
Throughput,0.6541223444268122,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6541223444268122,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6908792198039148,catapult,CLB,124,catapult_fpga_latency
Throughput,0.6908792198039148,catapult,LUT,658,catapult_fpga_latency
Throughput,0.6908792198039148,catapult,FF,325,catapult_fpga_latency
Throughput,0.6908792198039148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6908792198039148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334036833690995,catapult,CLB,149,catapult_fpga_latency
Throughput,0.6334036833690995,catapult,LUT,703,catapult_fpga_latency
Throughput,0.6334036833690995,catapult,FF,325,catapult_fpga_latency
Throughput,0.6334036833690995,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334036833690995,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6191007437876336,catapult,CLB,258,catapult_fpga_latency
Throughput,0.6191007437876336,catapult,LUT,968,catapult_fpga_latency
Throughput,0.6191007437876336,catapult,FF,317,catapult_fpga_latency
Throughput,0.6191007437876336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6191007437876336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7253935622772135,catapult,CLB,131,catapult_fpga_latency
Throughput,0.7253935622772135,catapult,LUT,683,catapult_fpga_latency
Throughput,0.7253935622772135,catapult,FF,280,catapult_fpga_latency
Throughput,0.7253935622772135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7253935622772135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6361570010032196,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6361570010032196,catapult,LUT,830,catapult_fpga_latency
Throughput,0.6361570010032196,catapult,FF,282,catapult_fpga_latency
Throughput,0.6361570010032196,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6361570010032196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,CLB,295,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,FF,256,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7197874611584691,catapult,CLB,174,catapult_fpga_latency
Throughput,0.7197874611584691,catapult,LUT,923,catapult_fpga_latency
Throughput,0.7197874611584691,catapult,FF,319,catapult_fpga_latency
Throughput,0.7197874611584691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7197874611584691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6538225407936229,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6538225407936229,catapult,LUT,1244,catapult_fpga_latency
Throughput,0.6538225407936229,catapult,FF,323,catapult_fpga_latency
Throughput,0.6538225407936229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6538225407936229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6425100038807605,catapult,CLB,344,catapult_fpga_latency
Throughput,0.6425100038807605,catapult,LUT,1625,catapult_fpga_latency
Throughput,0.6425100038807605,catapult,FF,254,catapult_fpga_latency
Throughput,0.6425100038807605,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6425100038807605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6617428586365053,catapult,CLB,291,catapult_fpga_latency
Throughput,0.6617428586365053,catapult,LUT,1469,catapult_fpga_latency
Throughput,0.6617428586365053,catapult,FF,398,catapult_fpga_latency
Throughput,0.6617428586365053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6617428586365053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6180324565924904,catapult,CLB,400,catapult_fpga_latency
Throughput,0.6180324565924904,catapult,LUT,1928,catapult_fpga_latency
Throughput,0.6180324565924904,catapult,FF,401,catapult_fpga_latency
Throughput,0.6180324565924904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6180324565924904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6179686751678558,catapult,CLB,506,catapult_fpga_latency
Throughput,0.6179686751678558,catapult,LUT,2529,catapult_fpga_latency
Throughput,0.6179686751678558,catapult,FF,259,catapult_fpga_latency
Throughput,0.6179686751678558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6179686751678558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7010091026031973,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7010091026031973,catapult,LUT,729,catapult_fpga_latency
Throughput,0.7010091026031973,catapult,FF,280,catapult_fpga_latency
Throughput,0.7010091026031973,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7010091026031973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6703455228963217,catapult,CLB,216,catapult_fpga_latency
Throughput,0.6703455228963217,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6703455228963217,catapult,FF,282,catapult_fpga_latency
Throughput,0.6703455228963217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6703455228963217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6263023173812046,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6263023173812046,catapult,LUT,1215,catapult_fpga_latency
Throughput,0.6263023173812046,catapult,FF,253,catapult_fpga_latency
Throughput,0.6263023173812046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6263023173812046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6561989805292638,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6561989805292638,catapult,LUT,986,catapult_fpga_latency
Throughput,0.6561989805292638,catapult,FF,319,catapult_fpga_latency
Throughput,0.6561989805292638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6561989805292638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6124343776564342,catapult,CLB,266,catapult_fpga_latency
Throughput,0.6124343776564342,catapult,LUT,1351,catapult_fpga_latency
Throughput,0.6124343776564342,catapult,FF,325,catapult_fpga_latency
Throughput,0.6124343776564342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6124343776564342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376505891572618,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6376505891572618,catapult,LUT,1623,catapult_fpga_latency
Throughput,0.6376505891572618,catapult,FF,252,catapult_fpga_latency
Throughput,0.6376505891572618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376505891572618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6534657864918166,catapult,CLB,310,catapult_fpga_latency
Throughput,0.6534657864918166,catapult,LUT,1567,catapult_fpga_latency
Throughput,0.6534657864918166,catapult,FF,400,catapult_fpga_latency
Throughput,0.6534657864918166,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6534657864918166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615965328543587,catapult,CLB,430,catapult_fpga_latency
Throughput,0.615965328543587,catapult,LUT,2136,catapult_fpga_latency
Throughput,0.615965328543587,catapult,FF,408,catapult_fpga_latency
Throughput,0.615965328543587,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615965328543587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6378490708771509,catapult,CLB,602,catapult_fpga_latency
Throughput,0.6378490708771509,catapult,LUT,2903,catapult_fpga_latency
Throughput,0.6378490708771509,catapult,FF,262,catapult_fpga_latency
Throughput,0.6378490708771509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6378490708771509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6447590438739187,catapult,CLB,499,catapult_fpga_latency
Throughput,0.6447590438739187,catapult,LUT,2470,catapult_fpga_latency
Throughput,0.6447590438739187,catapult,FF,558,catapult_fpga_latency
Throughput,0.6447590438739187,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6447590438739187,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301987457784561,catapult,CLB,204,catapult_fpga_latency
Throughput,0.6301987457784561,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.6301987457784561,catapult,FF,319,catapult_fpga_latency
Throughput,0.6301987457784561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301987457784561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.613005775740419,catapult,CLB,278,catapult_fpga_latency
Throughput,0.613005775740419,catapult,LUT,1404,catapult_fpga_latency
Throughput,0.613005775740419,catapult,FF,322,catapult_fpga_latency
Throughput,0.613005775740419,catapult,DSP,1,catapult_fpga_latency
Throughput,0.613005775740419,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6247313655128295,catapult,CLB,389,catapult_fpga_latency
Throughput,0.6247313655128295,catapult,LUT,1773,catapult_fpga_latency
Throughput,0.6247313655128295,catapult,FF,253,catapult_fpga_latency
Throughput,0.6247313655128295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6247313655128295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6610613074867177,catapult,CLB,299,catapult_fpga_latency
Throughput,0.6610613074867177,catapult,LUT,1640,catapult_fpga_latency
Throughput,0.6610613074867177,catapult,FF,400,catapult_fpga_latency
Throughput,0.6610613074867177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6610613074867177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6221873244265145,catapult,CLB,403,catapult_fpga_latency
Throughput,0.6221873244265145,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.6221873244265145,catapult,FF,404,catapult_fpga_latency
Throughput,0.6221873244265145,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6221873244265145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6670357597870822,catapult,CLB,593,catapult_fpga_latency
Throughput,0.6670357597870822,catapult,LUT,2746,catapult_fpga_latency
Throughput,0.6670357597870822,catapult,FF,259,catapult_fpga_latency
Throughput,0.6670357597870822,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6670357597870822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6461213015209049,catapult,CLB,470,catapult_fpga_latency
Throughput,0.6461213015209049,catapult,LUT,2522,catapult_fpga_latency
Throughput,0.6461213015209049,catapult,FF,561,catapult_fpga_latency
Throughput,0.6461213015209049,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6461213015209049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6253850026422516,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6253850026422516,catapult,LUT,1682,catapult_fpga_latency
Throughput,0.6253850026422516,catapult,FF,399,catapult_fpga_latency
Throughput,0.6253850026422516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6253850026422516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6269596407270475,catapult,CLB,452,catapult_fpga_latency
Throughput,0.6269596407270475,catapult,LUT,2568,catapult_fpga_latency
Throughput,0.6269596407270475,catapult,FF,409,catapult_fpga_latency
Throughput,0.6269596407270475,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6269596407270475,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639709725315041,catapult,CLB,574,catapult_fpga_latency
Throughput,0.639709725315041,catapult,LUT,2937,catapult_fpga_latency
Throughput,0.639709725315041,catapult,FF,265,catapult_fpga_latency
Throughput,0.639709725315041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639709725315041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6061627352972198,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6061627352972198,catapult,LUT,2598,catapult_fpga_latency
Throughput,0.6061627352972198,catapult,FF,566,catapult_fpga_latency
Throughput,0.6061627352972198,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6061627352972198,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6702129869851341,catapult,CLB,98,catapult_fpga_latency
Throughput,0.6702129869851341,catapult,LUT,539,catapult_fpga_latency
Throughput,0.6702129869851341,catapult,FF,240,catapult_fpga_latency
Throughput,0.6702129869851341,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6702129869851341,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309128362371097,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6309128362371097,catapult,LUT,773,catapult_fpga_latency
Throughput,0.6309128362371097,catapult,FF,241,catapult_fpga_latency
Throughput,0.6309128362371097,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6309128362371097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6797569732869104,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6797569732869104,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.6797569732869104,catapult,FF,244,catapult_fpga_latency
Throughput,0.6797569732869104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6797569732869104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696823321840394,catapult,CLB,158,catapult_fpga_latency
Throughput,0.696823321840394,catapult,LUT,790,catapult_fpga_latency
Throughput,0.696823321840394,catapult,FF,248,catapult_fpga_latency
Throughput,0.696823321840394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696823321840394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6375241621657461,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6375241621657461,catapult,LUT,916,catapult_fpga_latency
Throughput,0.6375241621657461,catapult,FF,249,catapult_fpga_latency
Throughput,0.6375241621657461,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6375241621657461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6887654774212345,catapult,CLB,276,catapult_fpga_latency
Throughput,0.6887654774212345,catapult,LUT,1307,catapult_fpga_latency
Throughput,0.6887654774212345,catapult,FF,254,catapult_fpga_latency
Throughput,0.6887654774212345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6887654774212345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.678042410196673,catapult,CLB,178,catapult_fpga_latency
Throughput,0.678042410196673,catapult,LUT,963,catapult_fpga_latency
Throughput,0.678042410196673,catapult,FF,249,catapult_fpga_latency
Throughput,0.678042410196673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.678042410196673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6713838093108849,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6713838093108849,catapult,LUT,1249,catapult_fpga_latency
Throughput,0.6713838093108849,catapult,FF,250,catapult_fpga_latency
Throughput,0.6713838093108849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6713838093108849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6576597965332122,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6576597965332122,catapult,LUT,1561,catapult_fpga_latency
Throughput,0.6576597965332122,catapult,FF,255,catapult_fpga_latency
Throughput,0.6576597965332122,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6576597965332122,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6933923179065099,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6933923179065099,catapult,LUT,1391,catapult_fpga_latency
Throughput,0.6933923179065099,catapult,FF,259,catapult_fpga_latency
Throughput,0.6933923179065099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6933923179065099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410831741310118,catapult,CLB,330,catapult_fpga_latency
Throughput,0.6410831741310118,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.6410831741310118,catapult,FF,258,catapult_fpga_latency
Throughput,0.6410831741310118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6410831741310118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6517783119463143,catapult,CLB,543,catapult_fpga_latency
Throughput,0.6517783119463143,catapult,LUT,2553,catapult_fpga_latency
Throughput,0.6517783119463143,catapult,FF,260,catapult_fpga_latency
Throughput,0.6517783119463143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6517783119463143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6819156647620762,catapult,CLB,154,catapult_fpga_latency
Throughput,0.6819156647620762,catapult,LUT,835,catapult_fpga_latency
Throughput,0.6819156647620762,catapult,FF,248,catapult_fpga_latency
Throughput,0.6819156647620762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6819156647620762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6405895473722376,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6405895473722376,catapult,LUT,936,catapult_fpga_latency
Throughput,0.6405895473722376,catapult,FF,249,catapult_fpga_latency
Throughput,0.6405895473722376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6405895473722376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6317749971254237,catapult,CLB,289,catapult_fpga_latency
Throughput,0.6317749971254237,catapult,LUT,1361,catapult_fpga_latency
Throughput,0.6317749971254237,catapult,FF,254,catapult_fpga_latency
Throughput,0.6317749971254237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6317749971254237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370518260772069,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6370518260772069,catapult,LUT,1063,catapult_fpga_latency
Throughput,0.6370518260772069,catapult,FF,249,catapult_fpga_latency
Throughput,0.6370518260772069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370518260772069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6446293671222262,catapult,CLB,293,catapult_fpga_latency
Throughput,0.6446293671222262,catapult,LUT,1348,catapult_fpga_latency
Throughput,0.6446293671222262,catapult,FF,251,catapult_fpga_latency
Throughput,0.6446293671222262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6446293671222262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6766037199672523,catapult,CLB,408,catapult_fpga_latency
Throughput,0.6766037199672523,catapult,LUT,1899,catapult_fpga_latency
Throughput,0.6766037199672523,catapult,FF,255,catapult_fpga_latency
Throughput,0.6766037199672523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6766037199672523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283972727558362,catapult,CLB,282,catapult_fpga_latency
Throughput,0.6283972727558362,catapult,LUT,1515,catapult_fpga_latency
Throughput,0.6283972727558362,catapult,FF,253,catapult_fpga_latency
Throughput,0.6283972727558362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6283972727558362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6663277279623765,catapult,CLB,342,catapult_fpga_latency
Throughput,0.6663277279623765,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.6663277279623765,catapult,FF,256,catapult_fpga_latency
Throughput,0.6663277279623765,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6663277279623765,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6525949786731962,catapult,CLB,522,catapult_fpga_latency
Throughput,0.6525949786731962,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.6525949786731962,catapult,FF,263,catapult_fpga_latency
Throughput,0.6525949786731962,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6525949786731962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6797615940137475,catapult,CLB,433,catapult_fpga_latency
Throughput,0.6797615940137475,catapult,LUT,2405,catapult_fpga_latency
Throughput,0.6797615940137475,catapult,FF,271,catapult_fpga_latency
Throughput,0.6797615940137475,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6797615940137475,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,CLB,217,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,LUT,1182,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,FF,249,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6634859151892494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230059914486198,catapult,CLB,282,catapult_fpga_latency
Throughput,0.6230059914486198,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.6230059914486198,catapult,FF,251,catapult_fpga_latency
Throughput,0.6230059914486198,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230059914486198,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325722856165081,catapult,CLB,419,catapult_fpga_latency
Throughput,0.6325722856165081,catapult,LUT,1853,catapult_fpga_latency
Throughput,0.6325722856165081,catapult,FF,254,catapult_fpga_latency
Throughput,0.6325722856165081,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325722856165081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6693763019369073,catapult,CLB,321,catapult_fpga_latency
Throughput,0.6693763019369073,catapult,LUT,1827,catapult_fpga_latency
Throughput,0.6693763019369073,catapult,FF,257,catapult_fpga_latency
Throughput,0.6693763019369073,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6693763019369073,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6418098009491083,catapult,CLB,400,catapult_fpga_latency
Throughput,0.6418098009491083,catapult,LUT,2083,catapult_fpga_latency
Throughput,0.6418098009491083,catapult,FF,259,catapult_fpga_latency
Throughput,0.6418098009491083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6418098009491083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6242925984493821,catapult,CLB,608,catapult_fpga_latency
Throughput,0.6242925984493821,catapult,LUT,2910,catapult_fpga_latency
Throughput,0.6242925984493821,catapult,FF,260,catapult_fpga_latency
Throughput,0.6242925984493821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6242925984493821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6757583190917268,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6757583190917268,catapult,LUT,2655,catapult_fpga_latency
Throughput,0.6757583190917268,catapult,FF,262,catapult_fpga_latency
Throughput,0.6757583190917268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6757583190917268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.670363497903103,catapult,CLB,300,catapult_fpga_latency
Throughput,0.670363497903103,catapult,LUT,1705,catapult_fpga_latency
Throughput,0.670363497903103,catapult,FF,250,catapult_fpga_latency
Throughput,0.670363497903103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.670363497903103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6488833690543627,catapult,CLB,421,catapult_fpga_latency
Throughput,0.6488833690543627,catapult,LUT,2239,catapult_fpga_latency
Throughput,0.6488833690543627,catapult,FF,252,catapult_fpga_latency
Throughput,0.6488833690543627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6488833690543627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243643190776391,catapult,CLB,588,catapult_fpga_latency
Throughput,0.6243643190776391,catapult,LUT,3033,catapult_fpga_latency
Throughput,0.6243643190776391,catapult,FF,259,catapult_fpga_latency
Throughput,0.6243643190776391,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243643190776391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6498523860305132,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6498523860305132,catapult,LUT,2892,catapult_fpga_latency
Throughput,0.6498523860305132,catapult,FF,265,catapult_fpga_latency
Throughput,0.6498523860305132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6498523860305132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,CLB,104,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,LUT,590,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,FF,307,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363023199582586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,LUT,882,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,FF,310,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6537857792440014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,CLB,294,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,LUT,1377,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,FF,318,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422735455876128,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7859312027262382,catapult,CLB,137,catapult_fpga_latency
Throughput,0.7859312027262382,catapult,LUT,717,catapult_fpga_latency
Throughput,0.7859312027262382,catapult,FF,242,catapult_fpga_latency
Throughput,0.7859312027262382,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7859312027262382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,CLB,177,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,LUT,870,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,FF,244,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6661426344608908,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,CLB,275,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,LUT,1330,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,FF,255,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6861741400179503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,LUT,910,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,FF,243,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7291940874026617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64464100264883,catapult,CLB,255,catapult_fpga_latency
Throughput,0.64464100264883,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.64464100264883,catapult,FF,245,catapult_fpga_latency
Throughput,0.64464100264883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64464100264883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633317437065663,catapult,CLB,365,catapult_fpga_latency
Throughput,0.633317437065663,catapult,LUT,1698,catapult_fpga_latency
Throughput,0.633317437065663,catapult,FF,253,catapult_fpga_latency
Throughput,0.633317437065663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633317437065663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6995927670503,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6995927670503,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6995927670503,catapult,FF,244,catapult_fpga_latency
Throughput,0.6995927670503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6995927670503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,FF,247,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642814533946776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,FF,259,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379243472758078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,LUT,695,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,FF,242,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6796839741393842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,CLB,183,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,LUT,926,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,FF,245,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6868886690845147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,LUT,1319,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,FF,253,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6522463691075248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,FF,243,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6940699358748786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,FF,245,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6527960560673477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,FF,252,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6368956179033906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,LUT,1385,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,FF,246,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6465570192169677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,LUT,1875,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,FF,248,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618676847074147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,LUT,2606,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,FF,253,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305651313877035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6644990706980496,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6644990706980496,catapult,LUT,2191,catapult_fpga_latency
Throughput,0.6644990706980496,catapult,FF,245,catapult_fpga_latency
Throughput,0.6644990706980496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6644990706980496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,LUT,943,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,FF,243,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6769651112490616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,FF,245,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426809564635066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,CLB,334,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,LUT,1717,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,FF,252,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6668124763281571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,FF,246,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370956592761446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679137902346761,catapult,CLB,365,catapult_fpga_latency
Throughput,0.679137902346761,catapult,LUT,1856,catapult_fpga_latency
Throughput,0.679137902346761,catapult,FF,248,catapult_fpga_latency
Throughput,0.679137902346761,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679137902346761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,CLB,582,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,FF,257,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6395702088196732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6349020917484315,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6349020917484315,catapult,LUT,2216,catapult_fpga_latency
Throughput,0.6349020917484315,catapult,FF,245,catapult_fpga_latency
Throughput,0.6349020917484315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6349020917484315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,CLB,275,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,FF,244,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,CLB,394,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,FF,246,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,CLB,565,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,LUT,2623,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,FF,255,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6572435468542352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6436924257355956,catapult,CLB,415,catapult_fpga_latency
Throughput,0.6436924257355956,catapult,LUT,2330,catapult_fpga_latency
Throughput,0.6436924257355956,catapult,FF,246,catapult_fpga_latency
Throughput,0.6436924257355956,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6436924257355956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,CLB,92,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,LUT,420,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,FF,256,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7193525251791367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,CLB,109,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,LUT,539,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,FF,258,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7951647621145339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,CLB,180,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,LUT,651,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,FF,267,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7631374105221386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,CLB,93,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,LUT,428,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,FF,281,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8130901001401768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,LUT,525,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,FF,283,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7280585009566689,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,CLB,197,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,LUT,698,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,FF,292,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7560859246288185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,CLB,136,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,LUT,680,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,FF,332,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6622832346972836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,LUT,854,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,FF,334,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6654032876245635,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,FF,341,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6048194432516061,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,CLB,167,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,LUT,888,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,FF,240,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7061488618292645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,FF,242,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,CLB,358,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,FF,251,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6319087372125368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,CLB,86,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,LUT,436,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,FF,282,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7624514032536852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,CLB,133,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,LUT,560,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,FF,284,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442526862115752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,CLB,190,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,LUT,678,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,FF,293,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7023976343247677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641312176017105,catapult,CLB,135,catapult_fpga_latency
Throughput,0.641312176017105,catapult,LUT,697,catapult_fpga_latency
Throughput,0.641312176017105,catapult,FF,333,catapult_fpga_latency
Throughput,0.641312176017105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641312176017105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,FF,335,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6014498550205124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,LUT,1050,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,FF,346,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6130114124334652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,FF,240,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625794349920127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,FF,242,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6842069972481194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,CLB,314,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,FF,251,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6182464305542332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627033155005104,catapult,CLB,254,catapult_fpga_latency
Throughput,0.627033155005104,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.627033155005104,catapult,FF,241,catapult_fpga_latency
Throughput,0.627033155005104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627033155005104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,FF,243,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400909441213407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,CLB,459,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,FF,256,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6095100636206604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,LUT,778,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,FF,335,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6348726667635906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,FF,337,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6015160610803469,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,FF,346,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6439029792746949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650312605269353,catapult,CLB,175,catapult_fpga_latency
Throughput,0.650312605269353,catapult,LUT,904,catapult_fpga_latency
Throughput,0.650312605269353,catapult,FF,240,catapult_fpga_latency
Throughput,0.650312605269353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650312605269353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,FF,242,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392390498350763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625289978227403,catapult,CLB,320,catapult_fpga_latency
Throughput,0.625289978227403,catapult,LUT,1417,catapult_fpga_latency
Throughput,0.625289978227403,catapult,FF,251,catapult_fpga_latency
Throughput,0.625289978227403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625289978227403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,FF,241,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6244290376986542,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,FF,243,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6056847144559983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,CLB,471,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,FF,256,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392325118769401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,CLB,337,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,LUT,1894,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,FF,245,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388502739389974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,LUT,2546,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,FF,250,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6067051843564708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,CLB,670,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,LUT,3306,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,FF,256,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6075751251452863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,LUT,823,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,FF,240,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6315599340904053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,FF,242,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421601239112175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,LUT,1463,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,FF,249,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062509321108082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631346611815273,catapult,CLB,256,catapult_fpga_latency
Throughput,0.631346611815273,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.631346611815273,catapult,FF,241,catapult_fpga_latency
Throughput,0.631346611815273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631346611815273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614472171477062,catapult,CLB,341,catapult_fpga_latency
Throughput,0.614472171477062,catapult,LUT,1730,catapult_fpga_latency
Throughput,0.614472171477062,catapult,FF,243,catapult_fpga_latency
Throughput,0.614472171477062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614472171477062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,LUT,2314,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,FF,258,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6047616513379747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,FF,248,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557678057353453,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,CLB,525,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,FF,248,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6111763372079876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,CLB,627,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,LUT,3281,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,FF,259,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6280653514559498,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7555643536826961,catapult,CLB,98,catapult_fpga_latency
Throughput,0.7555643536826961,catapult,LUT,486,catapult_fpga_latency
Throughput,0.7555643536826961,catapult,FF,296,catapult_fpga_latency
Throughput,0.7555643536826961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7555643536826961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7672212397528013,catapult,CLB,149,catapult_fpga_latency
Throughput,0.7672212397528013,catapult,LUT,642,catapult_fpga_latency
Throughput,0.7672212397528013,catapult,FF,300,catapult_fpga_latency
Throughput,0.7672212397528013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7672212397528013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7624182687615888,catapult,CLB,179,catapult_fpga_latency
Throughput,0.7624182687615888,catapult,LUT,826,catapult_fpga_latency
Throughput,0.7624182687615888,catapult,FF,271,catapult_fpga_latency
Throughput,0.7624182687615888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7624182687615888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8055901511770478,catapult,CLB,111,catapult_fpga_latency
Throughput,0.8055901511770478,catapult,LUT,558,catapult_fpga_latency
Throughput,0.8055901511770478,catapult,FF,361,catapult_fpga_latency
Throughput,0.8055901511770478,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8055901511770478,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7785827458277697,catapult,CLB,161,catapult_fpga_latency
Throughput,0.7785827458277697,catapult,LUT,745,catapult_fpga_latency
Throughput,0.7785827458277697,catapult,FF,369,catapult_fpga_latency
Throughput,0.7785827458277697,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7785827458277697,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7352324878649877,catapult,CLB,226,catapult_fpga_latency
Throughput,0.7352324878649877,catapult,LUT,869,catapult_fpga_latency
Throughput,0.7352324878649877,catapult,FF,294,catapult_fpga_latency
Throughput,0.7352324878649877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7352324878649877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6829747374474365,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6829747374474365,catapult,LUT,807,catapult_fpga_latency
Throughput,0.6829747374474365,catapult,FF,384,catapult_fpga_latency
Throughput,0.6829747374474365,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6829747374474365,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6653882340729345,catapult,CLB,204,catapult_fpga_latency
Throughput,0.6653882340729345,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.6653882340729345,catapult,FF,389,catapult_fpga_latency
Throughput,0.6653882340729345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6653882340729345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6982338175584858,catapult,CLB,315,catapult_fpga_latency
Throughput,0.6982338175584858,catapult,LUT,1217,catapult_fpga_latency
Throughput,0.6982338175584858,catapult,FF,247,catapult_fpga_latency
Throughput,0.6982338175584858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6982338175584858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6616592296169258,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6616592296169258,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.6616592296169258,catapult,FF,546,catapult_fpga_latency
Throughput,0.6616592296169258,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6616592296169258,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6116907560681252,catapult,CLB,314,catapult_fpga_latency
Throughput,0.6116907560681252,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.6116907560681252,catapult,FF,548,catapult_fpga_latency
Throughput,0.6116907560681252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6116907560681252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6933206871639994,catapult,CLB,371,catapult_fpga_latency
Throughput,0.6933206871639994,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.6933206871639994,catapult,FF,255,catapult_fpga_latency
Throughput,0.6933206871639994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6933206871639994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7478010908922315,catapult,CLB,122,catapult_fpga_latency
Throughput,0.7478010908922315,catapult,LUT,553,catapult_fpga_latency
Throughput,0.7478010908922315,catapult,FF,308,catapult_fpga_latency
Throughput,0.7478010908922315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7478010908922315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6745171469003913,catapult,CLB,169,catapult_fpga_latency
Throughput,0.6745171469003913,catapult,LUT,729,catapult_fpga_latency
Throughput,0.6745171469003913,catapult,FF,310,catapult_fpga_latency
Throughput,0.6745171469003913,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6745171469003913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64520000232272,catapult,CLB,229,catapult_fpga_latency
Throughput,0.64520000232272,catapult,LUT,870,catapult_fpga_latency
Throughput,0.64520000232272,catapult,FF,243,catapult_fpga_latency
Throughput,0.64520000232272,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64520000232272,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6336115732955532,catapult,CLB,174,catapult_fpga_latency
Throughput,0.6336115732955532,catapult,LUT,860,catapult_fpga_latency
Throughput,0.6336115732955532,catapult,FF,493,catapult_fpga_latency
Throughput,0.6336115732955532,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6336115732955532,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6256416737416313,catapult,CLB,241,catapult_fpga_latency
Throughput,0.6256416737416313,catapult,LUT,1140,catapult_fpga_latency
Throughput,0.6256416737416313,catapult,FF,495,catapult_fpga_latency
Throughput,0.6256416737416313,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6256416737416313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6042949660416443,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6042949660416443,catapult,LUT,1232,catapult_fpga_latency
Throughput,0.6042949660416443,catapult,FF,352,catapult_fpga_latency
Throughput,0.6042949660416443,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6042949660416443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6587797554346037,catapult,CLB,241,catapult_fpga_latency
Throughput,0.6587797554346037,catapult,LUT,1188,catapult_fpga_latency
Throughput,0.6587797554346037,catapult,FF,546,catapult_fpga_latency
Throughput,0.6587797554346037,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6587797554346037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6395804352344862,catapult,CLB,358,catapult_fpga_latency
Throughput,0.6395804352344862,catapult,LUT,1610,catapult_fpga_latency
Throughput,0.6395804352344862,catapult,FF,552,catapult_fpga_latency
Throughput,0.6395804352344862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6395804352344862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6783956756346052,catapult,CLB,435,catapult_fpga_latency
Throughput,0.6783956756346052,catapult,LUT,1945,catapult_fpga_latency
Throughput,0.6783956756346052,catapult,FF,259,catapult_fpga_latency
Throughput,0.6783956756346052,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6783956756346052,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6238369340161436,catapult,CLB,367,catapult_fpga_latency
Throughput,0.6238369340161436,catapult,LUT,1916,catapult_fpga_latency
Throughput,0.6238369340161436,catapult,FF,862,catapult_fpga_latency
Throughput,0.6238369340161436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6238369340161436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6120048421823113,catapult,CLB,500,catapult_fpga_latency
Throughput,0.6120048421823113,catapult,LUT,2634,catapult_fpga_latency
Throughput,0.6120048421823113,catapult,FF,867,catapult_fpga_latency
Throughput,0.6120048421823113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6120048421823113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6241632311682151,catapult,CLB,528,catapult_fpga_latency
Throughput,0.6241632311682151,catapult,LUT,2611,catapult_fpga_latency
Throughput,0.6241632311682151,catapult,FF,271,catapult_fpga_latency
Throughput,0.6241632311682151,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6241632311682151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334879466248395,catapult,CLB,162,catapult_fpga_latency
Throughput,0.6334879466248395,catapult,LUT,881,catapult_fpga_latency
Throughput,0.6334879466248395,catapult,FF,495,catapult_fpga_latency
Throughput,0.6334879466248395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334879466248395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6126122152425271,catapult,CLB,207,catapult_fpga_latency
Throughput,0.6126122152425271,catapult,LUT,1065,catapult_fpga_latency
Throughput,0.6126122152425271,catapult,FF,497,catapult_fpga_latency
Throughput,0.6126122152425271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6126122152425271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6153918107350178,catapult,CLB,350,catapult_fpga_latency
Throughput,0.6153918107350178,catapult,LUT,1342,catapult_fpga_latency
Throughput,0.6153918107350178,catapult,FF,358,catapult_fpga_latency
Throughput,0.6153918107350178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6153918107350178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6934615589986693,catapult,CLB,266,catapult_fpga_latency
Throughput,0.6934615589986693,catapult,LUT,1337,catapult_fpga_latency
Throughput,0.6934615589986693,catapult,FF,549,catapult_fpga_latency
Throughput,0.6934615589986693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6934615589986693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6049687291663893,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6049687291663893,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.6049687291663893,catapult,FF,555,catapult_fpga_latency
Throughput,0.6049687291663893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6049687291663893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6435867863909712,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6435867863909712,catapult,LUT,2038,catapult_fpga_latency
Throughput,0.6435867863909712,catapult,FF,259,catapult_fpga_latency
Throughput,0.6435867863909712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6435867863909712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6356305232319779,catapult,CLB,389,catapult_fpga_latency
Throughput,0.6356305232319779,catapult,LUT,2030,catapult_fpga_latency
Throughput,0.6356305232319779,catapult,FF,859,catapult_fpga_latency
Throughput,0.6356305232319779,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6356305232319779,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6356980027640149,catapult,CLB,532,catapult_fpga_latency
Throughput,0.6356980027640149,catapult,LUT,2758,catapult_fpga_latency
Throughput,0.6356980027640149,catapult,FF,867,catapult_fpga_latency
Throughput,0.6356980027640149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6356980027640149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529431084140207,catapult,CLB,609,catapult_fpga_latency
Throughput,0.6529431084140207,catapult,LUT,2911,catapult_fpga_latency
Throughput,0.6529431084140207,catapult,FF,270,catapult_fpga_latency
Throughput,0.6529431084140207,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529431084140207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659467480009892,catapult,CLB,771,catapult_fpga_latency
Throughput,0.659467480009892,catapult,LUT,3416,catapult_fpga_latency
Throughput,0.659467480009892,catapult,FF,1472,catapult_fpga_latency
Throughput,0.659467480009892,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659467480009892,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659685870782051,catapult,CLB,859,catapult_fpga_latency
Throughput,0.659685870782051,catapult,LUT,4746,catapult_fpga_latency
Throughput,0.659685870782051,catapult,FF,1488,catapult_fpga_latency
Throughput,0.659685870782051,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659685870782051,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6349855445540782,catapult,CLB,917,catapult_fpga_latency
Throughput,0.6349855445540782,catapult,LUT,4866,catapult_fpga_latency
Throughput,0.6349855445540782,catapult,FF,285,catapult_fpga_latency
Throughput,0.6349855445540782,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6349855445540782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6786599452185692,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6786599452185692,catapult,LUT,1370,catapult_fpga_latency
Throughput,0.6786599452185692,catapult,FF,552,catapult_fpga_latency
Throughput,0.6786599452185692,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6786599452185692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6446426649012053,catapult,CLB,334,catapult_fpga_latency
Throughput,0.6446426649012053,catapult,LUT,1722,catapult_fpga_latency
Throughput,0.6446426649012053,catapult,FF,554,catapult_fpga_latency
Throughput,0.6446426649012053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6446426649012053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6253885226196775,catapult,CLB,427,catapult_fpga_latency
Throughput,0.6253885226196775,catapult,LUT,1945,catapult_fpga_latency
Throughput,0.6253885226196775,catapult,FF,259,catapult_fpga_latency
Throughput,0.6253885226196775,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6253885226196775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6553887372756277,catapult,CLB,413,catapult_fpga_latency
Throughput,0.6553887372756277,catapult,LUT,2095,catapult_fpga_latency
Throughput,0.6553887372756277,catapult,FF,858,catapult_fpga_latency
Throughput,0.6553887372756277,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6553887372756277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6247903047539669,catapult,CLB,573,catapult_fpga_latency
Throughput,0.6247903047539669,catapult,LUT,2926,catapult_fpga_latency
Throughput,0.6247903047539669,catapult,FF,862,catapult_fpga_latency
Throughput,0.6247903047539669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6247903047539669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6223150992934857,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6223150992934857,catapult,LUT,2917,catapult_fpga_latency
Throughput,0.6223150992934857,catapult,FF,261,catapult_fpga_latency
Throughput,0.6223150992934857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6223150992934857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6585619640952017,catapult,CLB,754,catapult_fpga_latency
Throughput,0.6585619640952017,catapult,LUT,3408,catapult_fpga_latency
Throughput,0.6585619640952017,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6585619640952017,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6585619640952017,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6048443191207015,catapult,CLB,964,catapult_fpga_latency
Throughput,0.6048443191207015,catapult,LUT,5018,catapult_fpga_latency
Throughput,0.6048443191207015,catapult,FF,1492,catapult_fpga_latency
Throughput,0.6048443191207015,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6048443191207015,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6055805458460808,catapult,CLB,927,catapult_fpga_latency
Throughput,0.6055805458460808,catapult,LUT,4989,catapult_fpga_latency
Throughput,0.6055805458460808,catapult,FF,287,catapult_fpga_latency
Throughput,0.6055805458460808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6055805458460808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7577318962695343,catapult,CLB,111,catapult_fpga_latency
Throughput,0.7577318962695343,catapult,LUT,567,catapult_fpga_latency
Throughput,0.7577318962695343,catapult,FF,268,catapult_fpga_latency
Throughput,0.7577318962695343,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7577318962695343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7406293720277617,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7406293720277617,catapult,LUT,662,catapult_fpga_latency
Throughput,0.7406293720277617,catapult,FF,271,catapult_fpga_latency
Throughput,0.7406293720277617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7406293720277617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7267362637761943,catapult,CLB,212,catapult_fpga_latency
Throughput,0.7267362637761943,catapult,LUT,947,catapult_fpga_latency
Throughput,0.7267362637761943,catapult,FF,274,catapult_fpga_latency
Throughput,0.7267362637761943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7267362637761943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6405936509482066,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6405936509482066,catapult,LUT,665,catapult_fpga_latency
Throughput,0.6405936509482066,catapult,FF,239,catapult_fpga_latency
Throughput,0.6405936509482066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6405936509482066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557708159690686,catapult,CLB,162,catapult_fpga_latency
Throughput,0.6557708159690686,catapult,LUT,820,catapult_fpga_latency
Throughput,0.6557708159690686,catapult,FF,240,catapult_fpga_latency
Throughput,0.6557708159690686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557708159690686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667504607450553,catapult,CLB,256,catapult_fpga_latency
Throughput,0.667504607450553,catapult,LUT,1077,catapult_fpga_latency
Throughput,0.667504607450553,catapult,FF,245,catapult_fpga_latency
Throughput,0.667504607450553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667504607450553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.704609413863613,catapult,CLB,160,catapult_fpga_latency
Throughput,0.704609413863613,catapult,LUT,823,catapult_fpga_latency
Throughput,0.704609413863613,catapult,FF,247,catapult_fpga_latency
Throughput,0.704609413863613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.704609413863613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556921289405457,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6556921289405457,catapult,LUT,992,catapult_fpga_latency
Throughput,0.6556921289405457,catapult,FF,248,catapult_fpga_latency
Throughput,0.6556921289405457,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556921289405457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6799635811505936,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6799635811505936,catapult,LUT,1226,catapult_fpga_latency
Throughput,0.6799635811505936,catapult,FF,256,catapult_fpga_latency
Throughput,0.6799635811505936,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6799635811505936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.721139631382266,catapult,CLB,181,catapult_fpga_latency
Throughput,0.721139631382266,catapult,LUT,971,catapult_fpga_latency
Throughput,0.721139631382266,catapult,FF,248,catapult_fpga_latency
Throughput,0.721139631382266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.721139631382266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7050580156988218,catapult,CLB,193,catapult_fpga_latency
Throughput,0.7050580156988218,catapult,LUT,1003,catapult_fpga_latency
Throughput,0.7050580156988218,catapult,FF,249,catapult_fpga_latency
Throughput,0.7050580156988218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7050580156988218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6701352869117218,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6701352869117218,catapult,LUT,1440,catapult_fpga_latency
Throughput,0.6701352869117218,catapult,FF,259,catapult_fpga_latency
Throughput,0.6701352869117218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6701352869117218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652507684909259,catapult,CLB,139,catapult_fpga_latency
Throughput,0.652507684909259,catapult,LUT,772,catapult_fpga_latency
Throughput,0.652507684909259,catapult,FF,300,catapult_fpga_latency
Throughput,0.652507684909259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652507684909259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6384933599883028,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6384933599883028,catapult,LUT,898,catapult_fpga_latency
Throughput,0.6384933599883028,catapult,FF,301,catapult_fpga_latency
Throughput,0.6384933599883028,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6384933599883028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6077963250203003,catapult,CLB,311,catapult_fpga_latency
Throughput,0.6077963250203003,catapult,LUT,1264,catapult_fpga_latency
Throughput,0.6077963250203003,catapult,FF,309,catapult_fpga_latency
Throughput,0.6077963250203003,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6077963250203003,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6914816377051107,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6914816377051107,catapult,LUT,891,catapult_fpga_latency
Throughput,0.6914816377051107,catapult,FF,247,catapult_fpga_latency
Throughput,0.6914816377051107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6914816377051107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453432354799385,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6453432354799385,catapult,LUT,1035,catapult_fpga_latency
Throughput,0.6453432354799385,catapult,FF,248,catapult_fpga_latency
Throughput,0.6453432354799385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453432354799385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6500226207872034,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6500226207872034,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.6500226207872034,catapult,FF,251,catapult_fpga_latency
Throughput,0.6500226207872034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6500226207872034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679041519314657,catapult,CLB,213,catapult_fpga_latency
Throughput,0.679041519314657,catapult,LUT,1111,catapult_fpga_latency
Throughput,0.679041519314657,catapult,FF,249,catapult_fpga_latency
Throughput,0.679041519314657,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679041519314657,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661178007632639,catapult,CLB,238,catapult_fpga_latency
Throughput,0.661178007632639,catapult,LUT,1192,catapult_fpga_latency
Throughput,0.661178007632639,catapult,FF,253,catapult_fpga_latency
Throughput,0.661178007632639,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661178007632639,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6541929515943009,catapult,CLB,328,catapult_fpga_latency
Throughput,0.6541929515943009,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.6541929515943009,catapult,FF,258,catapult_fpga_latency
Throughput,0.6541929515943009,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6541929515943009,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.680690710477736,catapult,CLB,314,catapult_fpga_latency
Throughput,0.680690710477736,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.680690710477736,catapult,FF,271,catapult_fpga_latency
Throughput,0.680690710477736,catapult,DSP,1,catapult_fpga_latency
Throughput,0.680690710477736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6679745608568243,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6679745608568243,catapult,LUT,1486,catapult_fpga_latency
Throughput,0.6679745608568243,catapult,FF,258,catapult_fpga_latency
Throughput,0.6679745608568243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6679745608568243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6667142256147606,catapult,CLB,422,catapult_fpga_latency
Throughput,0.6667142256147606,catapult,LUT,2193,catapult_fpga_latency
Throughput,0.6667142256147606,catapult,FF,262,catapult_fpga_latency
Throughput,0.6667142256147606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6667142256147606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6963162779945256,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6963162779945256,catapult,LUT,958,catapult_fpga_latency
Throughput,0.6963162779945256,catapult,FF,247,catapult_fpga_latency
Throughput,0.6963162779945256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6963162779945256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6101433897980364,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6101433897980364,catapult,LUT,1208,catapult_fpga_latency
Throughput,0.6101433897980364,catapult,FF,248,catapult_fpga_latency
Throughput,0.6101433897980364,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6101433897980364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6274194863944084,catapult,CLB,344,catapult_fpga_latency
Throughput,0.6274194863944084,catapult,LUT,1508,catapult_fpga_latency
Throughput,0.6274194863944084,catapult,FF,253,catapult_fpga_latency
Throughput,0.6274194863944084,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6274194863944084,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6620604911429548,catapult,CLB,202,catapult_fpga_latency
Throughput,0.6620604911429548,catapult,LUT,1147,catapult_fpga_latency
Throughput,0.6620604911429548,catapult,FF,251,catapult_fpga_latency
Throughput,0.6620604911429548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6620604911429548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641689542898871,catapult,CLB,290,catapult_fpga_latency
Throughput,0.641689542898871,catapult,LUT,1386,catapult_fpga_latency
Throughput,0.641689542898871,catapult,FF,255,catapult_fpga_latency
Throughput,0.641689542898871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641689542898871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,CLB,347,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,FF,264,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672353431994476,catapult,CLB,267,catapult_fpga_latency
Throughput,0.672353431994476,catapult,LUT,1509,catapult_fpga_latency
Throughput,0.672353431994476,catapult,FF,264,catapult_fpga_latency
Throughput,0.672353431994476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672353431994476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6534107058730514,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6534107058730514,catapult,LUT,1839,catapult_fpga_latency
Throughput,0.6534107058730514,catapult,FF,269,catapult_fpga_latency
Throughput,0.6534107058730514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6534107058730514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6657213423605147,catapult,CLB,540,catapult_fpga_latency
Throughput,0.6657213423605147,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.6657213423605147,catapult,FF,268,catapult_fpga_latency
Throughput,0.6657213423605147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6657213423605147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6617936593549497,catapult,CLB,387,catapult_fpga_latency
Throughput,0.6617936593549497,catapult,LUT,2041,catapult_fpga_latency
Throughput,0.6617936593549497,catapult,FF,268,catapult_fpga_latency
Throughput,0.6617936593549497,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6617936593549497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6636946420595241,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6636946420595241,catapult,LUT,2292,catapult_fpga_latency
Throughput,0.6636946420595241,catapult,FF,278,catapult_fpga_latency
Throughput,0.6636946420595241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6636946420595241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6780787317215402,catapult,CLB,727,catapult_fpga_latency
Throughput,0.6780787317215402,catapult,LUT,3620,catapult_fpga_latency
Throughput,0.6780787317215402,catapult,FF,284,catapult_fpga_latency
Throughput,0.6780787317215402,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6780787317215402,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6720795957306815,catapult,CLB,241,catapult_fpga_latency
Throughput,0.6720795957306815,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.6720795957306815,catapult,FF,257,catapult_fpga_latency
Throughput,0.6720795957306815,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6720795957306815,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6597485434401532,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6597485434401532,catapult,LUT,1475,catapult_fpga_latency
Throughput,0.6597485434401532,catapult,FF,257,catapult_fpga_latency
Throughput,0.6597485434401532,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6597485434401532,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,CLB,406,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,LUT,1976,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,FF,259,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6427193713690372,catapult,CLB,314,catapult_fpga_latency
Throughput,0.6427193713690372,catapult,LUT,1734,catapult_fpga_latency
Throughput,0.6427193713690372,catapult,FF,260,catapult_fpga_latency
Throughput,0.6427193713690372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6427193713690372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489696957110891,catapult,CLB,381,catapult_fpga_latency
Throughput,0.6489696957110891,catapult,LUT,2076,catapult_fpga_latency
Throughput,0.6489696957110891,catapult,FF,264,catapult_fpga_latency
Throughput,0.6489696957110891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489696957110891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6297141979141346,catapult,CLB,600,catapult_fpga_latency
Throughput,0.6297141979141346,catapult,LUT,3099,catapult_fpga_latency
Throughput,0.6297141979141346,catapult,FF,269,catapult_fpga_latency
Throughput,0.6297141979141346,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6297141979141346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6631493226592818,catapult,CLB,447,catapult_fpga_latency
Throughput,0.6631493226592818,catapult,LUT,2475,catapult_fpga_latency
Throughput,0.6631493226592818,catapult,FF,270,catapult_fpga_latency
Throughput,0.6631493226592818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6631493226592818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6732578611271011,catapult,CLB,578,catapult_fpga_latency
Throughput,0.6732578611271011,catapult,LUT,3103,catapult_fpga_latency
Throughput,0.6732578611271011,catapult,FF,292,catapult_fpga_latency
Throughput,0.6732578611271011,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6732578611271011,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6449915119117032,catapult,CLB,896,catapult_fpga_latency
Throughput,0.6449915119117032,catapult,LUT,4698,catapult_fpga_latency
Throughput,0.6449915119117032,catapult,FF,295,catapult_fpga_latency
Throughput,0.6449915119117032,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6449915119117032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8032715644276007,catapult,CLB,99,catapult_fpga_latency
Throughput,0.8032715644276007,catapult,LUT,480,catapult_fpga_latency
Throughput,0.8032715644276007,catapult,FF,265,catapult_fpga_latency
Throughput,0.8032715644276007,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8032715644276007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.776462019748535,catapult,CLB,148,catapult_fpga_latency
Throughput,0.776462019748535,catapult,LUT,684,catapult_fpga_latency
Throughput,0.776462019748535,catapult,FF,268,catapult_fpga_latency
Throughput,0.776462019748535,catapult,DSP,1,catapult_fpga_latency
Throughput,0.776462019748535,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.733502430093551,catapult,CLB,268,catapult_fpga_latency
Throughput,0.733502430093551,catapult,LUT,1015,catapult_fpga_latency
Throughput,0.733502430093551,catapult,FF,278,catapult_fpga_latency
Throughput,0.733502430093551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.733502430093551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6623556147554285,catapult,CLB,142,catapult_fpga_latency
Throughput,0.6623556147554285,catapult,LUT,712,catapult_fpga_latency
Throughput,0.6623556147554285,catapult,FF,299,catapult_fpga_latency
Throughput,0.6623556147554285,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6623556147554285,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6315005083579092,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6315005083579092,catapult,LUT,956,catapult_fpga_latency
Throughput,0.6315005083579092,catapult,FF,301,catapult_fpga_latency
Throughput,0.6315005083579092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6315005083579092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464224396500011,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6464224396500011,catapult,LUT,1278,catapult_fpga_latency
Throughput,0.6464224396500011,catapult,FF,312,catapult_fpga_latency
Throughput,0.6464224396500011,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464224396500011,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7595978992560498,catapult,CLB,176,catapult_fpga_latency
Throughput,0.7595978992560498,catapult,LUT,895,catapult_fpga_latency
Throughput,0.7595978992560498,catapult,FF,241,catapult_fpga_latency
Throughput,0.7595978992560498,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7595978992560498,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6643781055524072,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6643781055524072,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6643781055524072,catapult,FF,244,catapult_fpga_latency
Throughput,0.6643781055524072,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6643781055524072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6970098278385725,catapult,CLB,350,catapult_fpga_latency
Throughput,0.6970098278385725,catapult,LUT,1857,catapult_fpga_latency
Throughput,0.6970098278385725,catapult,FF,253,catapult_fpga_latency
Throughput,0.6970098278385725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6970098278385725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6566535751832228,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6566535751832228,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.6566535751832228,catapult,FF,244,catapult_fpga_latency
Throughput,0.6566535751832228,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6566535751832228,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7006628270343745,catapult,CLB,355,catapult_fpga_latency
Throughput,0.7006628270343745,catapult,LUT,1817,catapult_fpga_latency
Throughput,0.7006628270343745,catapult,FF,245,catapult_fpga_latency
Throughput,0.7006628270343745,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7006628270343745,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6739207496155282,catapult,CLB,523,catapult_fpga_latency
Throughput,0.6739207496155282,catapult,LUT,2474,catapult_fpga_latency
Throughput,0.6739207496155282,catapult,FF,252,catapult_fpga_latency
Throughput,0.6739207496155282,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6739207496155282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.695366287668861,catapult,CLB,127,catapult_fpga_latency
Throughput,0.695366287668861,catapult,LUT,654,catapult_fpga_latency
Throughput,0.695366287668861,catapult,FF,233,catapult_fpga_latency
Throughput,0.695366287668861,catapult,DSP,1,catapult_fpga_latency
Throughput,0.695366287668861,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6170668345088456,catapult,CLB,184,catapult_fpga_latency
Throughput,0.6170668345088456,catapult,LUT,938,catapult_fpga_latency
Throughput,0.6170668345088456,catapult,FF,235,catapult_fpga_latency
Throughput,0.6170668345088456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6170668345088456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246205430201153,catapult,CLB,272,catapult_fpga_latency
Throughput,0.6246205430201153,catapult,LUT,1238,catapult_fpga_latency
Throughput,0.6246205430201153,catapult,FF,242,catapult_fpga_latency
Throughput,0.6246205430201153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246205430201153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6925696967514327,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6925696967514327,catapult,LUT,894,catapult_fpga_latency
Throughput,0.6925696967514327,catapult,FF,241,catapult_fpga_latency
Throughput,0.6925696967514327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6925696967514327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6254526713709047,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6254526713709047,catapult,LUT,1208,catapult_fpga_latency
Throughput,0.6254526713709047,catapult,FF,243,catapult_fpga_latency
Throughput,0.6254526713709047,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6254526713709047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6404246271447821,catapult,CLB,360,catapult_fpga_latency
Throughput,0.6404246271447821,catapult,LUT,1720,catapult_fpga_latency
Throughput,0.6404246271447821,catapult,FF,250,catapult_fpga_latency
Throughput,0.6404246271447821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6404246271447821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7055938065798034,catapult,CLB,229,catapult_fpga_latency
Throughput,0.7055938065798034,catapult,LUT,1234,catapult_fpga_latency
Throughput,0.7055938065798034,catapult,FF,242,catapult_fpga_latency
Throughput,0.7055938065798034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7055938065798034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342678424301085,catapult,CLB,336,catapult_fpga_latency
Throughput,0.6342678424301085,catapult,LUT,1656,catapult_fpga_latency
Throughput,0.6342678424301085,catapult,FF,246,catapult_fpga_latency
Throughput,0.6342678424301085,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342678424301085,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6661275474382733,catapult,CLB,529,catapult_fpga_latency
Throughput,0.6661275474382733,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.6661275474382733,catapult,FF,253,catapult_fpga_latency
Throughput,0.6661275474382733,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6661275474382733,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309391086975586,catapult,CLB,364,catapult_fpga_latency
Throughput,0.6309391086975586,catapult,LUT,2112,catapult_fpga_latency
Throughput,0.6309391086975586,catapult,FF,243,catapult_fpga_latency
Throughput,0.6309391086975586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6309391086975586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6536157040323514,catapult,CLB,559,catapult_fpga_latency
Throughput,0.6536157040323514,catapult,LUT,2895,catapult_fpga_latency
Throughput,0.6536157040323514,catapult,FF,249,catapult_fpga_latency
Throughput,0.6536157040323514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6536157040323514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6180981614052091,catapult,CLB,769,catapult_fpga_latency
Throughput,0.6180981614052091,catapult,LUT,3858,catapult_fpga_latency
Throughput,0.6180981614052091,catapult,FF,262,catapult_fpga_latency
Throughput,0.6180981614052091,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6180981614052091,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6112278895951287,catapult,CLB,147,catapult_fpga_latency
Throughput,0.6112278895951287,catapult,LUT,777,catapult_fpga_latency
Throughput,0.6112278895951287,catapult,FF,241,catapult_fpga_latency
Throughput,0.6112278895951287,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6112278895951287,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,CLB,214,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,FF,243,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6250711018378341,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6538105714631299,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6538105714631299,catapult,LUT,1577,catapult_fpga_latency
Throughput,0.6538105714631299,catapult,FF,250,catapult_fpga_latency
Throughput,0.6538105714631299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6538105714631299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429334223153189,catapult,CLB,264,catapult_fpga_latency
Throughput,0.6429334223153189,catapult,LUT,1422,catapult_fpga_latency
Throughput,0.6429334223153189,catapult,FF,243,catapult_fpga_latency
Throughput,0.6429334223153189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429334223153189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6357986425698982,catapult,CLB,379,catapult_fpga_latency
Throughput,0.6357986425698982,catapult,LUT,1853,catapult_fpga_latency
Throughput,0.6357986425698982,catapult,FF,244,catapult_fpga_latency
Throughput,0.6357986425698982,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6357986425698982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,CLB,528,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,FF,253,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6337416742187549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6362614296412566,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6362614296412566,catapult,LUT,1895,catapult_fpga_latency
Throughput,0.6362614296412566,catapult,FF,243,catapult_fpga_latency
Throughput,0.6362614296412566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6362614296412566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6338047361692715,catapult,CLB,510,catapult_fpga_latency
Throughput,0.6338047361692715,catapult,LUT,2582,catapult_fpga_latency
Throughput,0.6338047361692715,catapult,FF,249,catapult_fpga_latency
Throughput,0.6338047361692715,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6338047361692715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6147520827800566,catapult,CLB,734,catapult_fpga_latency
Throughput,0.6147520827800566,catapult,LUT,3726,catapult_fpga_latency
Throughput,0.6147520827800566,catapult,FF,253,catapult_fpga_latency
Throughput,0.6147520827800566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6147520827800566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6164050027430023,catapult,CLB,596,catapult_fpga_latency
Throughput,0.6164050027430023,catapult,LUT,3314,catapult_fpga_latency
Throughput,0.6164050027430023,catapult,FF,253,catapult_fpga_latency
Throughput,0.6164050027430023,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6164050027430023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6378299494328415,catapult,CLB,870,catapult_fpga_latency
Throughput,0.6378299494328415,catapult,LUT,4931,catapult_fpga_latency
Throughput,0.6378299494328415,catapult,FF,254,catapult_fpga_latency
Throughput,0.6378299494328415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6378299494328415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655009677767989,catapult,CLB,182,catapult_fpga_latency
Throughput,0.655009677767989,catapult,LUT,988,catapult_fpga_latency
Throughput,0.655009677767989,catapult,FF,242,catapult_fpga_latency
Throughput,0.655009677767989,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655009677767989,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6227631127444112,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6227631127444112,catapult,LUT,1278,catapult_fpga_latency
Throughput,0.6227631127444112,catapult,FF,244,catapult_fpga_latency
Throughput,0.6227631127444112,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6227631127444112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6651992371495148,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6651992371495148,catapult,LUT,2089,catapult_fpga_latency
Throughput,0.6651992371495148,catapult,FF,253,catapult_fpga_latency
Throughput,0.6651992371495148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6651992371495148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194562536896363,catapult,CLB,379,catapult_fpga_latency
Throughput,0.6194562536896363,catapult,LUT,2241,catapult_fpga_latency
Throughput,0.6194562536896363,catapult,FF,246,catapult_fpga_latency
Throughput,0.6194562536896363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194562536896363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339405427164987,catapult,CLB,553,catapult_fpga_latency
Throughput,0.6339405427164987,catapult,LUT,3023,catapult_fpga_latency
Throughput,0.6339405427164987,catapult,FF,248,catapult_fpga_latency
Throughput,0.6339405427164987,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339405427164987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6252598736349796,catapult,CLB,813,catapult_fpga_latency
Throughput,0.6252598736349796,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.6252598736349796,catapult,FF,262,catapult_fpga_latency
Throughput,0.6252598736349796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6252598736349796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6624227449473705,catapult,CLB,595,catapult_fpga_latency
Throughput,0.6624227449473705,catapult,LUT,3351,catapult_fpga_latency
Throughput,0.6624227449473705,catapult,FF,253,catapult_fpga_latency
Throughput,0.6624227449473705,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6624227449473705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,CLB,788,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,LUT,4352,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,FF,264,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462127409888865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.753753314630201,catapult,CLB,83,catapult_fpga_latency
Throughput,0.753753314630201,catapult,LUT,409,catapult_fpga_latency
Throughput,0.753753314630201,catapult,FF,263,catapult_fpga_latency
Throughput,0.753753314630201,catapult,DSP,1,catapult_fpga_latency
Throughput,0.753753314630201,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6578328486201627,catapult,CLB,127,catapult_fpga_latency
Throughput,0.6578328486201627,catapult,LUT,521,catapult_fpga_latency
Throughput,0.6578328486201627,catapult,FF,265,catapult_fpga_latency
Throughput,0.6578328486201627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6578328486201627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7221368897130878,catapult,CLB,212,catapult_fpga_latency
Throughput,0.7221368897130878,catapult,LUT,657,catapult_fpga_latency
Throughput,0.7221368897130878,catapult,FF,275,catapult_fpga_latency
Throughput,0.7221368897130878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7221368897130878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6776243034022161,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6776243034022161,catapult,LUT,596,catapult_fpga_latency
Throughput,0.6776243034022161,catapult,FF,297,catapult_fpga_latency
Throughput,0.6776243034022161,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6776243034022161,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6362569765577479,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6362569765577479,catapult,LUT,687,catapult_fpga_latency
Throughput,0.6362569765577479,catapult,FF,298,catapult_fpga_latency
Throughput,0.6362569765577479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6362569765577479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6294478357695062,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6294478357695062,catapult,LUT,860,catapult_fpga_latency
Throughput,0.6294478357695062,catapult,FF,305,catapult_fpga_latency
Throughput,0.6294478357695062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6294478357695062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6443236695521629,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6443236695521629,catapult,LUT,690,catapult_fpga_latency
Throughput,0.6443236695521629,catapult,FF,240,catapult_fpga_latency
Throughput,0.6443236695521629,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6443236695521629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7444314665225448,catapult,CLB,165,catapult_fpga_latency
Throughput,0.7444314665225448,catapult,LUT,767,catapult_fpga_latency
Throughput,0.7444314665225448,catapult,FF,242,catapult_fpga_latency
Throughput,0.7444314665225448,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7444314665225448,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6499626271489389,catapult,CLB,287,catapult_fpga_latency
Throughput,0.6499626271489389,catapult,LUT,1071,catapult_fpga_latency
Throughput,0.6499626271489389,catapult,FF,249,catapult_fpga_latency
Throughput,0.6499626271489389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6499626271489389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6821580205411424,catapult,CLB,151,catapult_fpga_latency
Throughput,0.6821580205411424,catapult,LUT,797,catapult_fpga_latency
Throughput,0.6821580205411424,catapult,FF,241,catapult_fpga_latency
Throughput,0.6821580205411424,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6821580205411424,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7166321727714172,catapult,CLB,212,catapult_fpga_latency
Throughput,0.7166321727714172,catapult,LUT,1040,catapult_fpga_latency
Throughput,0.7166321727714172,catapult,FF,243,catapult_fpga_latency
Throughput,0.7166321727714172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7166321727714172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6060382010119626,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6060382010119626,catapult,LUT,1327,catapult_fpga_latency
Throughput,0.6060382010119626,catapult,FF,251,catapult_fpga_latency
Throughput,0.6060382010119626,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6060382010119626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6030028335103147,catapult,CLB,120,catapult_fpga_latency
Throughput,0.6030028335103147,catapult,LUT,584,catapult_fpga_latency
Throughput,0.6030028335103147,catapult,FF,297,catapult_fpga_latency
Throughput,0.6030028335103147,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6030028335103147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6303946018049458,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6303946018049458,catapult,LUT,707,catapult_fpga_latency
Throughput,0.6303946018049458,catapult,FF,299,catapult_fpga_latency
Throughput,0.6303946018049458,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6303946018049458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6086879244837413,catapult,CLB,210,catapult_fpga_latency
Throughput,0.6086879244837413,catapult,LUT,864,catapult_fpga_latency
Throughput,0.6086879244837413,catapult,FF,308,catapult_fpga_latency
Throughput,0.6086879244837413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6086879244837413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648976855538401,catapult,CLB,135,catapult_fpga_latency
Throughput,0.648976855538401,catapult,LUT,713,catapult_fpga_latency
Throughput,0.648976855538401,catapult,FF,240,catapult_fpga_latency
Throughput,0.648976855538401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648976855538401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6383083297322105,catapult,CLB,184,catapult_fpga_latency
Throughput,0.6383083297322105,catapult,LUT,870,catapult_fpga_latency
Throughput,0.6383083297322105,catapult,FF,242,catapult_fpga_latency
Throughput,0.6383083297322105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6383083297322105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6483394082735888,catapult,CLB,297,catapult_fpga_latency
Throughput,0.6483394082735888,catapult,LUT,1160,catapult_fpga_latency
Throughput,0.6483394082735888,catapult,FF,249,catapult_fpga_latency
Throughput,0.6483394082735888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6483394082735888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6277140787479866,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6277140787479866,catapult,LUT,932,catapult_fpga_latency
Throughput,0.6277140787479866,catapult,FF,241,catapult_fpga_latency
Throughput,0.6277140787479866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6277140787479866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,CLB,236,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,LUT,1120,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,FF,245,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6261262445824427,catapult,CLB,298,catapult_fpga_latency
Throughput,0.6261262445824427,catapult,LUT,1467,catapult_fpga_latency
Throughput,0.6261262445824427,catapult,FF,250,catapult_fpga_latency
Throughput,0.6261262445824427,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6261262445824427,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6669961627710757,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6669961627710757,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.6669961627710757,catapult,FF,242,catapult_fpga_latency
Throughput,0.6669961627710757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6669961627710757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6454756994536048,catapult,CLB,287,catapult_fpga_latency
Throughput,0.6454756994536048,catapult,LUT,1487,catapult_fpga_latency
Throughput,0.6454756994536048,catapult,FF,245,catapult_fpga_latency
Throughput,0.6454756994536048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6454756994536048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6231360443074653,catapult,CLB,414,catapult_fpga_latency
Throughput,0.6231360443074653,catapult,LUT,2103,catapult_fpga_latency
Throughput,0.6231360443074653,catapult,FF,253,catapult_fpga_latency
Throughput,0.6231360443074653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6231360443074653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6678938102273243,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6678938102273243,catapult,LUT,704,catapult_fpga_latency
Throughput,0.6678938102273243,catapult,FF,240,catapult_fpga_latency
Throughput,0.6678938102273243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6678938102273243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6441364899456735,catapult,CLB,190,catapult_fpga_latency
Throughput,0.6441364899456735,catapult,LUT,902,catapult_fpga_latency
Throughput,0.6441364899456735,catapult,FF,242,catapult_fpga_latency
Throughput,0.6441364899456735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6441364899456735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6523429549570237,catapult,CLB,285,catapult_fpga_latency
Throughput,0.6523429549570237,catapult,LUT,1158,catapult_fpga_latency
Throughput,0.6523429549570237,catapult,FF,249,catapult_fpga_latency
Throughput,0.6523429549570237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6523429549570237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6581805257546041,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6581805257546041,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.6581805257546041,catapult,FF,241,catapult_fpga_latency
Throughput,0.6581805257546041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6581805257546041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6549153030784294,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6549153030784294,catapult,LUT,1248,catapult_fpga_latency
Throughput,0.6549153030784294,catapult,FF,244,catapult_fpga_latency
Throughput,0.6549153030784294,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6549153030784294,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62771959514597,catapult,CLB,313,catapult_fpga_latency
Throughput,0.62771959514597,catapult,LUT,1557,catapult_fpga_latency
Throughput,0.62771959514597,catapult,FF,251,catapult_fpga_latency
Throughput,0.62771959514597,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62771959514597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6708802418389095,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6708802418389095,catapult,LUT,1282,catapult_fpga_latency
Throughput,0.6708802418389095,catapult,FF,242,catapult_fpga_latency
Throughput,0.6708802418389095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6708802418389095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6213464826818309,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6213464826818309,catapult,LUT,2005,catapult_fpga_latency
Throughput,0.6213464826818309,catapult,FF,247,catapult_fpga_latency
Throughput,0.6213464826818309,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6213464826818309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,CLB,527,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,LUT,2592,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,FF,257,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6566035604984672,catapult,CLB,263,catapult_fpga_latency
Throughput,0.6566035604984672,catapult,LUT,1415,catapult_fpga_latency
Throughput,0.6566035604984672,catapult,FF,243,catapult_fpga_latency
Throughput,0.6566035604984672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6566035604984672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557278152526224,catapult,CLB,174,catapult_fpga_latency
Throughput,0.6557278152526224,catapult,LUT,963,catapult_fpga_latency
Throughput,0.6557278152526224,catapult,FF,241,catapult_fpga_latency
Throughput,0.6557278152526224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557278152526224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668645858407553,catapult,CLB,256,catapult_fpga_latency
Throughput,0.668645858407553,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.668645858407553,catapult,FF,244,catapult_fpga_latency
Throughput,0.668645858407553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668645858407553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6505567139079267,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6505567139079267,catapult,LUT,1663,catapult_fpga_latency
Throughput,0.6505567139079267,catapult,FF,250,catapult_fpga_latency
Throughput,0.6505567139079267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6505567139079267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520401030744996,catapult,CLB,263,catapult_fpga_latency
Throughput,0.6520401030744996,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.6520401030744996,catapult,FF,242,catapult_fpga_latency
Throughput,0.6520401030744996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6520401030744996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604532055916797,catapult,CLB,398,catapult_fpga_latency
Throughput,0.604532055916797,catapult,LUT,2097,catapult_fpga_latency
Throughput,0.604532055916797,catapult,FF,244,catapult_fpga_latency
Throughput,0.604532055916797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604532055916797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6209614221506875,catapult,CLB,589,catapult_fpga_latency
Throughput,0.6209614221506875,catapult,LUT,2903,catapult_fpga_latency
Throughput,0.6209614221506875,catapult,FF,255,catapult_fpga_latency
Throughput,0.6209614221506875,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6209614221506875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6517460276079617,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6517460276079617,catapult,LUT,1978,catapult_fpga_latency
Throughput,0.6517460276079617,catapult,FF,245,catapult_fpga_latency
Throughput,0.6517460276079617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6517460276079617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7557916312704253,catapult,CLB,102,catapult_fpga_latency
Throughput,0.7557916312704253,catapult,LUT,504,catapult_fpga_latency
Throughput,0.7557916312704253,catapult,FF,303,catapult_fpga_latency
Throughput,0.7557916312704253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7557916312704253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730659800412969,catapult,CLB,145,catapult_fpga_latency
Throughput,0.730659800412969,catapult,LUT,628,catapult_fpga_latency
Throughput,0.730659800412969,catapult,FF,305,catapult_fpga_latency
Throughput,0.730659800412969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730659800412969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,LUT,825,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,FF,277,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6657160241841317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,CLB,145,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,LUT,706,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,FF,308,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7082062693251786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,CLB,195,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,LUT,815,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,FF,310,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6801647631122163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,CLB,287,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,FF,242,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6817938541738396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,CLB,171,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,LUT,929,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,FF,392,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7532514097100134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,LUT,1171,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,FF,396,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6792269310761264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,FF,252,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6222477205510376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,CLB,267,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,FF,548,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7207773439499031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,FF,554,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079153003770291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,CLB,435,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,FF,267,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6127124350601407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,CLB,132,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,LUT,733,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,FF,377,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6162921767254794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,FF,379,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6043888299274008,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,FF,312,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301983486282472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,LUT,977,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,FF,392,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268189502412314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,LUT,1265,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,FF,396,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6896599286891634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,CLB,285,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,LUT,1474,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,FF,251,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429309421445734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,CLB,276,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,LUT,1452,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,FF,549,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6554720775449687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,LUT,1892,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,FF,555,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412011492889399,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,CLB,416,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,FF,264,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6270119245127804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,LUT,2184,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,FF,862,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6506532233035356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,CLB,605,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,LUT,3245,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,FF,870,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6112719775198617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,CLB,679,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,LUT,3712,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,FF,275,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087824169027221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64803270232229,catapult,CLB,204,catapult_fpga_latency
Throughput,0.64803270232229,catapult,LUT,1044,catapult_fpga_latency
Throughput,0.64803270232229,catapult,FF,392,catapult_fpga_latency
Throughput,0.64803270232229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64803270232229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,FF,395,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412879113380986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,CLB,354,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,LUT,1505,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,FF,251,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6284099092701773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,CLB,309,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,LUT,1551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,FF,551,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6596749913252739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,CLB,423,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,LUT,2074,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,FF,557,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062854828578842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,CLB,436,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,LUT,2265,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,FF,261,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6177510772034408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,CLB,488,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,LUT,2447,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,FF,864,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6620775862240192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,CLB,600,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,LUT,3456,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,FF,867,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6330540298953435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,CLB,700,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,LUT,3577,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,FF,272,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388033424746092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,CLB,877,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,LUT,3926,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,FF,1492,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6286912032269463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650359551277924,catapult,CLB,299,catapult_fpga_latency
Throughput,0.650359551277924,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.650359551277924,catapult,FF,552,catapult_fpga_latency
Throughput,0.650359551277924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650359551277924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,LUT,2126,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,FF,556,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6088839826370643,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,CLB,440,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,FF,258,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421147664564383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,CLB,519,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,FF,866,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325902927754393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,LUT,3430,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,FF,870,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6271483751526322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,CLB,749,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,LUT,3755,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,FF,269,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108701906953474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6359494598245289,catapult,CLB,926,catapult_fpga_latency
Throughput,0.6359494598245289,catapult,LUT,4148,catapult_fpga_latency
Throughput,0.6359494598245289,catapult,FF,1493,catapult_fpga_latency
Throughput,0.6359494598245289,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6359494598245289,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.760558067087306,catapult,CLB,100,catapult_fpga_latency
Throughput,0.760558067087306,catapult,LUT,563,catapult_fpga_latency
Throughput,0.760558067087306,catapult,FF,275,catapult_fpga_latency
Throughput,0.760558067087306,catapult,DSP,1,catapult_fpga_latency
Throughput,0.760558067087306,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7797860734885992,catapult,CLB,139,catapult_fpga_latency
Throughput,0.7797860734885992,catapult,LUT,682,catapult_fpga_latency
Throughput,0.7797860734885992,catapult,FF,276,catapult_fpga_latency
Throughput,0.7797860734885992,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7797860734885992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6954780020307958,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6954780020307958,catapult,LUT,951,catapult_fpga_latency
Throughput,0.6954780020307958,catapult,FF,281,catapult_fpga_latency
Throughput,0.6954780020307958,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6954780020307958,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,LUT,738,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,FF,314,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458746693121693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394896361112123,catapult,CLB,186,catapult_fpga_latency
Throughput,0.6394896361112123,catapult,LUT,929,catapult_fpga_latency
Throughput,0.6394896361112123,catapult,FF,317,catapult_fpga_latency
Throughput,0.6394896361112123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394896361112123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6663357199257702,catapult,CLB,280,catapult_fpga_latency
Throughput,0.6663357199257702,catapult,LUT,1346,catapult_fpga_latency
Throughput,0.6663357199257702,catapult,FF,324,catapult_fpga_latency
Throughput,0.6663357199257702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6663357199257702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.707963098131473,catapult,CLB,167,catapult_fpga_latency
Throughput,0.707963098131473,catapult,LUT,919,catapult_fpga_latency
Throughput,0.707963098131473,catapult,FF,246,catapult_fpga_latency
Throughput,0.707963098131473,catapult,DSP,1,catapult_fpga_latency
Throughput,0.707963098131473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6897812358810403,catapult,CLB,216,catapult_fpga_latency
Throughput,0.6897812358810403,catapult,LUT,996,catapult_fpga_latency
Throughput,0.6897812358810403,catapult,FF,247,catapult_fpga_latency
Throughput,0.6897812358810403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6897812358810403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6860837516157272,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6860837516157272,catapult,LUT,1453,catapult_fpga_latency
Throughput,0.6860837516157272,catapult,FF,251,catapult_fpga_latency
Throughput,0.6860837516157272,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6860837516157272,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7031162110473619,catapult,CLB,223,catapult_fpga_latency
Throughput,0.7031162110473619,catapult,LUT,1301,catapult_fpga_latency
Throughput,0.7031162110473619,catapult,FF,250,catapult_fpga_latency
Throughput,0.7031162110473619,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7031162110473619,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6836232579570329,catapult,CLB,311,catapult_fpga_latency
Throughput,0.6836232579570329,catapult,LUT,1494,catapult_fpga_latency
Throughput,0.6836232579570329,catapult,FF,250,catapult_fpga_latency
Throughput,0.6836232579570329,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6836232579570329,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6548286738999042,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6548286738999042,catapult,LUT,2060,catapult_fpga_latency
Throughput,0.6548286738999042,catapult,FF,261,catapult_fpga_latency
Throughput,0.6548286738999042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6548286738999042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6188390702809344,catapult,CLB,147,catapult_fpga_latency
Throughput,0.6188390702809344,catapult,LUT,838,catapult_fpga_latency
Throughput,0.6188390702809344,catapult,FF,315,catapult_fpga_latency
Throughput,0.6188390702809344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6188390702809344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6217177190171638,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6217177190171638,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.6217177190171638,catapult,FF,316,catapult_fpga_latency
Throughput,0.6217177190171638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6217177190171638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625207490735988,catapult,CLB,286,catapult_fpga_latency
Throughput,0.625207490735988,catapult,LUT,1322,catapult_fpga_latency
Throughput,0.625207490735988,catapult,FF,323,catapult_fpga_latency
Throughput,0.625207490735988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625207490735988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6567337870488157,catapult,CLB,198,catapult_fpga_latency
Throughput,0.6567337870488157,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.6567337870488157,catapult,FF,246,catapult_fpga_latency
Throughput,0.6567337870488157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6567337870488157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6575953579028495,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6575953579028495,catapult,LUT,1149,catapult_fpga_latency
Throughput,0.6575953579028495,catapult,FF,247,catapult_fpga_latency
Throughput,0.6575953579028495,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6575953579028495,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6324306650451144,catapult,CLB,358,catapult_fpga_latency
Throughput,0.6324306650451144,catapult,LUT,1649,catapult_fpga_latency
Throughput,0.6324306650451144,catapult,FF,254,catapult_fpga_latency
Throughput,0.6324306650451144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6324306650451144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6299105464033053,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6299105464033053,catapult,LUT,1399,catapult_fpga_latency
Throughput,0.6299105464033053,catapult,FF,250,catapult_fpga_latency
Throughput,0.6299105464033053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6299105464033053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6830465789953614,catapult,CLB,349,catapult_fpga_latency
Throughput,0.6830465789953614,catapult,LUT,1711,catapult_fpga_latency
Throughput,0.6830465789953614,catapult,FF,255,catapult_fpga_latency
Throughput,0.6830465789953614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6830465789953614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451771075677984,catapult,CLB,519,catapult_fpga_latency
Throughput,0.6451771075677984,catapult,LUT,2424,catapult_fpga_latency
Throughput,0.6451771075677984,catapult,FF,267,catapult_fpga_latency
Throughput,0.6451771075677984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451771075677984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6660658752471937,catapult,CLB,372,catapult_fpga_latency
Throughput,0.6660658752471937,catapult,LUT,2011,catapult_fpga_latency
Throughput,0.6660658752471937,catapult,FF,257,catapult_fpga_latency
Throughput,0.6660658752471937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6660658752471937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351283117971909,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6351283117971909,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.6351283117971909,catapult,FF,270,catapult_fpga_latency
Throughput,0.6351283117971909,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351283117971909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292826618153169,catapult,CLB,704,catapult_fpga_latency
Throughput,0.6292826618153169,catapult,LUT,3898,catapult_fpga_latency
Throughput,0.6292826618153169,catapult,FF,279,catapult_fpga_latency
Throughput,0.6292826618153169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292826618153169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6890250708662286,catapult,CLB,199,catapult_fpga_latency
Throughput,0.6890250708662286,catapult,LUT,1107,catapult_fpga_latency
Throughput,0.6890250708662286,catapult,FF,246,catapult_fpga_latency
Throughput,0.6890250708662286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6890250708662286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6668698396778218,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6668698396778218,catapult,LUT,1296,catapult_fpga_latency
Throughput,0.6668698396778218,catapult,FF,247,catapult_fpga_latency
Throughput,0.6668698396778218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6668698396778218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6629009473517439,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6629009473517439,catapult,LUT,1782,catapult_fpga_latency
Throughput,0.6629009473517439,catapult,FF,251,catapult_fpga_latency
Throughput,0.6629009473517439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6629009473517439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6756158745408345,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6756158745408345,catapult,LUT,1662,catapult_fpga_latency
Throughput,0.6756158745408345,catapult,FF,253,catapult_fpga_latency
Throughput,0.6756158745408345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6756158745408345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6261772131607423,catapult,CLB,378,catapult_fpga_latency
Throughput,0.6261772131607423,catapult,LUT,1873,catapult_fpga_latency
Throughput,0.6261772131607423,catapult,FF,255,catapult_fpga_latency
Throughput,0.6261772131607423,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6261772131607423,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6349008824487365,catapult,CLB,489,catapult_fpga_latency
Throughput,0.6349008824487365,catapult,LUT,2514,catapult_fpga_latency
Throughput,0.6349008824487365,catapult,FF,261,catapult_fpga_latency
Throughput,0.6349008824487365,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6349008824487365,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6426272659037396,catapult,CLB,468,catapult_fpga_latency
Throughput,0.6426272659037396,catapult,LUT,2438,catapult_fpga_latency
Throughput,0.6426272659037396,catapult,FF,270,catapult_fpga_latency
Throughput,0.6426272659037396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6426272659037396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6240950621598682,catapult,CLB,571,catapult_fpga_latency
Throughput,0.6240950621598682,catapult,LUT,2928,catapult_fpga_latency
Throughput,0.6240950621598682,catapult,FF,270,catapult_fpga_latency
Throughput,0.6240950621598682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6240950621598682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6097988578467393,catapult,CLB,760,catapult_fpga_latency
Throughput,0.6097988578467393,catapult,LUT,4134,catapult_fpga_latency
Throughput,0.6097988578467393,catapult,FF,284,catapult_fpga_latency
Throughput,0.6097988578467393,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6097988578467393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6318604245596565,catapult,CLB,601,catapult_fpga_latency
Throughput,0.6318604245596565,catapult,LUT,3572,catapult_fpga_latency
Throughput,0.6318604245596565,catapult,FF,285,catapult_fpga_latency
Throughput,0.6318604245596565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6318604245596565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577536659900574,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6577536659900574,catapult,LUT,1614,catapult_fpga_latency
Throughput,0.6577536659900574,catapult,FF,252,catapult_fpga_latency
Throughput,0.6577536659900574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577536659900574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.670363497903103,catapult,CLB,373,catapult_fpga_latency
Throughput,0.670363497903103,catapult,LUT,2001,catapult_fpga_latency
Throughput,0.670363497903103,catapult,FF,258,catapult_fpga_latency
Throughput,0.670363497903103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.670363497903103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6399086722342987,catapult,CLB,514,catapult_fpga_latency
Throughput,0.6399086722342987,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.6399086722342987,catapult,FF,269,catapult_fpga_latency
Throughput,0.6399086722342987,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6399086722342987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759958602013522,catapult,CLB,483,catapult_fpga_latency
Throughput,0.6759958602013522,catapult,LUT,2644,catapult_fpga_latency
Throughput,0.6759958602013522,catapult,FF,265,catapult_fpga_latency
Throughput,0.6759958602013522,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6759958602013522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,CLB,562,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,LUT,3129,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,FF,270,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6578112121289863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6206858454455003,catapult,CLB,727,catapult_fpga_latency
Throughput,0.6206858454455003,catapult,LUT,4355,catapult_fpga_latency
Throughput,0.6206858454455003,catapult,FF,288,catapult_fpga_latency
Throughput,0.6206858454455003,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6206858454455003,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442792512444254,catapult,CLB,723,catapult_fpga_latency
Throughput,0.6442792512444254,catapult,LUT,4118,catapult_fpga_latency
Throughput,0.6442792512444254,catapult,FF,276,catapult_fpga_latency
Throughput,0.6442792512444254,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442792512444254,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7532343884640648,catapult,CLB,101,catapult_fpga_latency
Throughput,0.7532343884640648,catapult,LUT,502,catapult_fpga_latency
Throughput,0.7532343884640648,catapult,FF,272,catapult_fpga_latency
Throughput,0.7532343884640648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7532343884640648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6866448267835428,catapult,CLB,142,catapult_fpga_latency
Throughput,0.6866448267835428,catapult,LUT,665,catapult_fpga_latency
Throughput,0.6866448267835428,catapult,FF,274,catapult_fpga_latency
Throughput,0.6866448267835428,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6866448267835428,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.73788049730194,catapult,CLB,233,catapult_fpga_latency
Throughput,0.73788049730194,catapult,LUT,879,catapult_fpga_latency
Throughput,0.73788049730194,catapult,FF,283,catapult_fpga_latency
Throughput,0.73788049730194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.73788049730194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663484154339684,catapult,CLB,139,catapult_fpga_latency
Throughput,0.663484154339684,catapult,LUT,783,catapult_fpga_latency
Throughput,0.663484154339684,catapult,FF,314,catapult_fpga_latency
Throughput,0.663484154339684,catapult,DSP,1,catapult_fpga_latency
Throughput,0.663484154339684,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6353482343672567,catapult,CLB,234,catapult_fpga_latency
Throughput,0.6353482343672567,catapult,LUT,1054,catapult_fpga_latency
Throughput,0.6353482343672567,catapult,FF,316,catapult_fpga_latency
Throughput,0.6353482343672567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6353482343672567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556181889465397,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6556181889465397,catapult,LUT,1387,catapult_fpga_latency
Throughput,0.6556181889465397,catapult,FF,326,catapult_fpga_latency
Throughput,0.6556181889465397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556181889465397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.74360499702558,catapult,CLB,185,catapult_fpga_latency
Throughput,0.74360499702558,catapult,LUT,899,catapult_fpga_latency
Throughput,0.74360499702558,catapult,FF,240,catapult_fpga_latency
Throughput,0.74360499702558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.74360499702558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6647106448092082,catapult,CLB,272,catapult_fpga_latency
Throughput,0.6647106448092082,catapult,LUT,1244,catapult_fpga_latency
Throughput,0.6647106448092082,catapult,FF,244,catapult_fpga_latency
Throughput,0.6647106448092082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6647106448092082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6921641481120531,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6921641481120531,catapult,LUT,1706,catapult_fpga_latency
Throughput,0.6921641481120531,catapult,FF,249,catapult_fpga_latency
Throughput,0.6921641481120531,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6921641481120531,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7070820632371773,catapult,CLB,241,catapult_fpga_latency
Throughput,0.7070820632371773,catapult,LUT,1261,catapult_fpga_latency
Throughput,0.7070820632371773,catapult,FF,241,catapult_fpga_latency
Throughput,0.7070820632371773,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7070820632371773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6385781673956037,catapult,CLB,331,catapult_fpga_latency
Throughput,0.6385781673956037,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.6385781673956037,catapult,FF,246,catapult_fpga_latency
Throughput,0.6385781673956037,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6385781673956037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6361744033956445,catapult,CLB,512,catapult_fpga_latency
Throughput,0.6361744033956445,catapult,LUT,2259,catapult_fpga_latency
Throughput,0.6361744033956445,catapult,FF,251,catapult_fpga_latency
Throughput,0.6361744033956445,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6361744033956445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669560507178693,catapult,CLB,128,catapult_fpga_latency
Throughput,0.669560507178693,catapult,LUT,705,catapult_fpga_latency
Throughput,0.669560507178693,catapult,FF,232,catapult_fpga_latency
Throughput,0.669560507178693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669560507178693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6344267890518238,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6344267890518238,catapult,LUT,922,catapult_fpga_latency
Throughput,0.6344267890518238,catapult,FF,234,catapult_fpga_latency
Throughput,0.6344267890518238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6344267890518238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644444086419952,catapult,CLB,301,catapult_fpga_latency
Throughput,0.644444086419952,catapult,LUT,1219,catapult_fpga_latency
Throughput,0.644444086419952,catapult,FF,243,catapult_fpga_latency
Throughput,0.644444086419952,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644444086419952,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7174841561561217,catapult,CLB,172,catapult_fpga_latency
Throughput,0.7174841561561217,catapult,LUT,923,catapult_fpga_latency
Throughput,0.7174841561561217,catapult,FF,240,catapult_fpga_latency
Throughput,0.7174841561561217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7174841561561217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7106936654452212,catapult,CLB,263,catapult_fpga_latency
Throughput,0.7106936654452212,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.7106936654452212,catapult,FF,242,catapult_fpga_latency
Throughput,0.7106936654452212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7106936654452212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6329029804034251,catapult,CLB,371,catapult_fpga_latency
Throughput,0.6329029804034251,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.6329029804034251,catapult,FF,251,catapult_fpga_latency
Throughput,0.6329029804034251,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6329029804034251,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6357440748652223,catapult,CLB,247,catapult_fpga_latency
Throughput,0.6357440748652223,catapult,LUT,1386,catapult_fpga_latency
Throughput,0.6357440748652223,catapult,FF,241,catapult_fpga_latency
Throughput,0.6357440748652223,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6357440748652223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6382789955786414,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6382789955786414,catapult,LUT,1974,catapult_fpga_latency
Throughput,0.6382789955786414,catapult,FF,246,catapult_fpga_latency
Throughput,0.6382789955786414,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6382789955786414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6172942388545981,catapult,CLB,513,catapult_fpga_latency
Throughput,0.6172942388545981,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.6172942388545981,catapult,FF,260,catapult_fpga_latency
Throughput,0.6172942388545981,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6172942388545981,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309621984237302,catapult,CLB,371,catapult_fpga_latency
Throughput,0.6309621984237302,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.6309621984237302,catapult,FF,246,catapult_fpga_latency
Throughput,0.6309621984237302,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6309621984237302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6560702572517085,catapult,CLB,562,catapult_fpga_latency
Throughput,0.6560702572517085,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.6560702572517085,catapult,FF,257,catapult_fpga_latency
Throughput,0.6560702572517085,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6560702572517085,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654446835356883,catapult,CLB,729,catapult_fpga_latency
Throughput,0.654446835356883,catapult,LUT,3928,catapult_fpga_latency
Throughput,0.654446835356883,catapult,FF,266,catapult_fpga_latency
Throughput,0.654446835356883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654446835356883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679586512382406,catapult,CLB,157,catapult_fpga_latency
Throughput,0.679586512382406,catapult,LUT,819,catapult_fpga_latency
Throughput,0.679586512382406,catapult,FF,240,catapult_fpga_latency
Throughput,0.679586512382406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679586512382406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6424699629230585,catapult,CLB,245,catapult_fpga_latency
Throughput,0.6424699629230585,catapult,LUT,1145,catapult_fpga_latency
Throughput,0.6424699629230585,catapult,FF,242,catapult_fpga_latency
Throughput,0.6424699629230585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6424699629230585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6203200727511381,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6203200727511381,catapult,LUT,1706,catapult_fpga_latency
Throughput,0.6203200727511381,catapult,FF,251,catapult_fpga_latency
Throughput,0.6203200727511381,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6203200727511381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6588140424895529,catapult,CLB,252,catapult_fpga_latency
Throughput,0.6588140424895529,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.6588140424895529,catapult,FF,241,catapult_fpga_latency
Throughput,0.6588140424895529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6588140424895529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6542087868090574,catapult,CLB,365,catapult_fpga_latency
Throughput,0.6542087868090574,catapult,LUT,1908,catapult_fpga_latency
Throughput,0.6542087868090574,catapult,FF,244,catapult_fpga_latency
Throughput,0.6542087868090574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6542087868090574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631588653888786,catapult,CLB,539,catapult_fpga_latency
Throughput,0.631588653888786,catapult,LUT,2676,catapult_fpga_latency
Throughput,0.631588653888786,catapult,FF,258,catapult_fpga_latency
Throughput,0.631588653888786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631588653888786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230475248190982,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6230475248190982,catapult,LUT,2231,catapult_fpga_latency
Throughput,0.6230475248190982,catapult,FF,245,catapult_fpga_latency
Throughput,0.6230475248190982,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230475248190982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6250320328916857,catapult,CLB,600,catapult_fpga_latency
Throughput,0.6250320328916857,catapult,LUT,3091,catapult_fpga_latency
Throughput,0.6250320328916857,catapult,FF,257,catapult_fpga_latency
Throughput,0.6250320328916857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6250320328916857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128171941797075,catapult,CLB,726,catapult_fpga_latency
Throughput,0.6128171941797075,catapult,LUT,4025,catapult_fpga_latency
Throughput,0.6128171941797075,catapult,FF,264,catapult_fpga_latency
Throughput,0.6128171941797075,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128171941797075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6572755141209072,catapult,CLB,581,catapult_fpga_latency
Throughput,0.6572755141209072,catapult,LUT,3322,catapult_fpga_latency
Throughput,0.6572755141209072,catapult,FF,246,catapult_fpga_latency
Throughput,0.6572755141209072,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6572755141209072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6528847057840362,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6528847057840362,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.6528847057840362,catapult,FF,241,catapult_fpga_latency
Throughput,0.6528847057840362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6528847057840362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6921157632825666,catapult,CLB,315,catapult_fpga_latency
Throughput,0.6921157632825666,catapult,LUT,1525,catapult_fpga_latency
Throughput,0.6921157632825666,catapult,FF,243,catapult_fpga_latency
Throughput,0.6921157632825666,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6921157632825666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6432175284495113,catapult,CLB,477,catapult_fpga_latency
Throughput,0.6432175284495113,catapult,LUT,2227,catapult_fpga_latency
Throughput,0.6432175284495113,catapult,FF,250,catapult_fpga_latency
Throughput,0.6432175284495113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6432175284495113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6511272966887572,catapult,CLB,433,catapult_fpga_latency
Throughput,0.6511272966887572,catapult,LUT,2380,catapult_fpga_latency
Throughput,0.6511272966887572,catapult,FF,249,catapult_fpga_latency
Throughput,0.6511272966887572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6511272966887572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556190486180862,catapult,CLB,611,catapult_fpga_latency
Throughput,0.6556190486180862,catapult,LUT,3234,catapult_fpga_latency
Throughput,0.6556190486180862,catapult,FF,257,catapult_fpga_latency
Throughput,0.6556190486180862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556190486180862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6159831614842977,catapult,CLB,774,catapult_fpga_latency
Throughput,0.6159831614842977,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.6159831614842977,catapult,FF,265,catapult_fpga_latency
Throughput,0.6159831614842977,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6159831614842977,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7491293244426664,catapult,CLB,96,catapult_fpga_latency
Throughput,0.7491293244426664,catapult,LUT,423,catapult_fpga_latency
Throughput,0.7491293244426664,catapult,FF,279,catapult_fpga_latency
Throughput,0.7491293244426664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7491293244426664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6630446746240868,catapult,CLB,135,catapult_fpga_latency
Throughput,0.6630446746240868,catapult,LUT,545,catapult_fpga_latency
Throughput,0.6630446746240868,catapult,FF,281,catapult_fpga_latency
Throughput,0.6630446746240868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6630446746240868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6845610936548032,catapult,CLB,206,catapult_fpga_latency
Throughput,0.6845610936548032,catapult,LUT,663,catapult_fpga_latency
Throughput,0.6845610936548032,catapult,FF,291,catapult_fpga_latency
Throughput,0.6845610936548032,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6845610936548032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7041415493508167,catapult,CLB,129,catapult_fpga_latency
Throughput,0.7041415493508167,catapult,LUT,633,catapult_fpga_latency
Throughput,0.7041415493508167,catapult,FF,329,catapult_fpga_latency
Throughput,0.7041415493508167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7041415493508167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327764268001065,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6327764268001065,catapult,LUT,753,catapult_fpga_latency
Throughput,0.6327764268001065,catapult,FF,329,catapult_fpga_latency
Throughput,0.6327764268001065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327764268001065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6606704219173448,catapult,CLB,252,catapult_fpga_latency
Throughput,0.6606704219173448,catapult,LUT,1014,catapult_fpga_latency
Throughput,0.6606704219173448,catapult,FF,338,catapult_fpga_latency
Throughput,0.6606704219173448,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6606704219173448,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7204086734322647,catapult,CLB,141,catapult_fpga_latency
Throughput,0.7204086734322647,catapult,LUT,683,catapult_fpga_latency
Throughput,0.7204086734322647,catapult,FF,241,catapult_fpga_latency
Throughput,0.7204086734322647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7204086734322647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6905624285699489,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6905624285699489,catapult,LUT,861,catapult_fpga_latency
Throughput,0.6905624285699489,catapult,FF,243,catapult_fpga_latency
Throughput,0.6905624285699489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6905624285699489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682285395063395,catapult,CLB,309,catapult_fpga_latency
Throughput,0.6682285395063395,catapult,LUT,1197,catapult_fpga_latency
Throughput,0.6682285395063395,catapult,FF,254,catapult_fpga_latency
Throughput,0.6682285395063395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682285395063395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6864534587987202,catapult,CLB,187,catapult_fpga_latency
Throughput,0.6864534587987202,catapult,LUT,1000,catapult_fpga_latency
Throughput,0.6864534587987202,catapult,FF,242,catapult_fpga_latency
Throughput,0.6864534587987202,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6864534587987202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6278610844793368,catapult,CLB,271,catapult_fpga_latency
Throughput,0.6278610844793368,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.6278610844793368,catapult,FF,244,catapult_fpga_latency
Throughput,0.6278610844793368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6278610844793368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6277948642613334,catapult,CLB,417,catapult_fpga_latency
Throughput,0.6277948642613334,catapult,LUT,1837,catapult_fpga_latency
Throughput,0.6277948642613334,catapult,FF,251,catapult_fpga_latency
Throughput,0.6277948642613334,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6277948642613334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6098873720989945,catapult,CLB,120,catapult_fpga_latency
Throughput,0.6098873720989945,catapult,LUT,632,catapult_fpga_latency
Throughput,0.6098873720989945,catapult,FF,328,catapult_fpga_latency
Throughput,0.6098873720989945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6098873720989945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6137887645966641,catapult,CLB,163,catapult_fpga_latency
Throughput,0.6137887645966641,catapult,LUT,720,catapult_fpga_latency
Throughput,0.6137887645966641,catapult,FF,330,catapult_fpga_latency
Throughput,0.6137887645966641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6137887645966641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6181898658898904,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6181898658898904,catapult,LUT,992,catapult_fpga_latency
Throughput,0.6181898658898904,catapult,FF,339,catapult_fpga_latency
Throughput,0.6181898658898904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6181898658898904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339228604628017,catapult,CLB,137,catapult_fpga_latency
Throughput,0.6339228604628017,catapult,LUT,718,catapult_fpga_latency
Throughput,0.6339228604628017,catapult,FF,241,catapult_fpga_latency
Throughput,0.6339228604628017,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339228604628017,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6232976183798001,catapult,CLB,210,catapult_fpga_latency
Throughput,0.6232976183798001,catapult,LUT,906,catapult_fpga_latency
Throughput,0.6232976183798001,catapult,FF,243,catapult_fpga_latency
Throughput,0.6232976183798001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6232976183798001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6165805920160212,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6165805920160212,catapult,LUT,1234,catapult_fpga_latency
Throughput,0.6165805920160212,catapult,FF,250,catapult_fpga_latency
Throughput,0.6165805920160212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6165805920160212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6337822412948425,catapult,CLB,189,catapult_fpga_latency
Throughput,0.6337822412948425,catapult,LUT,1037,catapult_fpga_latency
Throughput,0.6337822412948425,catapult,FF,242,catapult_fpga_latency
Throughput,0.6337822412948425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6337822412948425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557114764589744,catapult,CLB,289,catapult_fpga_latency
Throughput,0.6557114764589744,catapult,LUT,1414,catapult_fpga_latency
Throughput,0.6557114764589744,catapult,FF,244,catapult_fpga_latency
Throughput,0.6557114764589744,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557114764589744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6198521280763261,catapult,CLB,382,catapult_fpga_latency
Throughput,0.6198521280763261,catapult,LUT,1890,catapult_fpga_latency
Throughput,0.6198521280763261,catapult,FF,251,catapult_fpga_latency
Throughput,0.6198521280763261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6198521280763261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6307898624499626,catapult,CLB,283,catapult_fpga_latency
Throughput,0.6307898624499626,catapult,LUT,1593,catapult_fpga_latency
Throughput,0.6307898624499626,catapult,FF,244,catapult_fpga_latency
Throughput,0.6307898624499626,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6307898624499626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6062421112745271,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6062421112745271,catapult,LUT,2442,catapult_fpga_latency
Throughput,0.6062421112745271,catapult,FF,249,catapult_fpga_latency
Throughput,0.6062421112745271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6062421112745271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295219347475334,catapult,CLB,604,catapult_fpga_latency
Throughput,0.6295219347475334,catapult,LUT,2990,catapult_fpga_latency
Throughput,0.6295219347475334,catapult,FF,257,catapult_fpga_latency
Throughput,0.6295219347475334,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295219347475334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,CLB,143,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,LUT,797,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,FF,241,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458412987093508,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394544686037448,catapult,CLB,226,catapult_fpga_latency
Throughput,0.6394544686037448,catapult,LUT,933,catapult_fpga_latency
Throughput,0.6394544686037448,catapult,FF,243,catapult_fpga_latency
Throughput,0.6394544686037448,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394544686037448,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626457688734474,catapult,CLB,294,catapult_fpga_latency
Throughput,0.626457688734474,catapult,LUT,1292,catapult_fpga_latency
Throughput,0.626457688734474,catapult,FF,250,catapult_fpga_latency
Throughput,0.626457688734474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626457688734474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6248691680179462,catapult,CLB,204,catapult_fpga_latency
Throughput,0.6248691680179462,catapult,LUT,1095,catapult_fpga_latency
Throughput,0.6248691680179462,catapult,FF,242,catapult_fpga_latency
Throughput,0.6248691680179462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6248691680179462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6490678412198322,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6490678412198322,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.6490678412198322,catapult,FF,244,catapult_fpga_latency
Throughput,0.6490678412198322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6490678412198322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63023012222683,catapult,CLB,383,catapult_fpga_latency
Throughput,0.63023012222683,catapult,LUT,1916,catapult_fpga_latency
Throughput,0.63023012222683,catapult,FF,253,catapult_fpga_latency
Throughput,0.63023012222683,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63023012222683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6055339749975022,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6055339749975022,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.6055339749975022,catapult,FF,246,catapult_fpga_latency
Throughput,0.6055339749975022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6055339749975022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6123259999130497,catapult,CLB,479,catapult_fpga_latency
Throughput,0.6123259999130497,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.6123259999130497,catapult,FF,248,catapult_fpga_latency
Throughput,0.6123259999130497,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6123259999130497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6104413552042263,catapult,CLB,610,catapult_fpga_latency
Throughput,0.6104413552042263,catapult,LUT,2919,catapult_fpga_latency
Throughput,0.6104413552042263,catapult,FF,254,catapult_fpga_latency
Throughput,0.6104413552042263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6104413552042263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654582206360968,catapult,CLB,200,catapult_fpga_latency
Throughput,0.654582206360968,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.654582206360968,catapult,FF,242,catapult_fpga_latency
Throughput,0.654582206360968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654582206360968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6294407041679047,catapult,CLB,272,catapult_fpga_latency
Throughput,0.6294407041679047,catapult,LUT,1426,catapult_fpga_latency
Throughput,0.6294407041679047,catapult,FF,244,catapult_fpga_latency
Throughput,0.6294407041679047,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6294407041679047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6320489256432362,catapult,CLB,384,catapult_fpga_latency
Throughput,0.6320489256432362,catapult,LUT,1929,catapult_fpga_latency
Throughput,0.6320489256432362,catapult,FF,252,catapult_fpga_latency
Throughput,0.6320489256432362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6320489256432362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6393040280628897,catapult,CLB,277,catapult_fpga_latency
Throughput,0.6393040280628897,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.6393040280628897,catapult,FF,246,catapult_fpga_latency
Throughput,0.6393040280628897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6393040280628897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6423407926228445,catapult,CLB,465,catapult_fpga_latency
Throughput,0.6423407926228445,catapult,LUT,2227,catapult_fpga_latency
Throughput,0.6423407926228445,catapult,FF,253,catapult_fpga_latency
Throughput,0.6423407926228445,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6423407926228445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6152418792686251,catapult,CLB,585,catapult_fpga_latency
Throughput,0.6152418792686251,catapult,LUT,2986,catapult_fpga_latency
Throughput,0.6152418792686251,catapult,FF,260,catapult_fpga_latency
Throughput,0.6152418792686251,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6152418792686251,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7403135524019844,catapult,CLB,101,catapult_fpga_latency
Throughput,0.7403135524019844,catapult,LUT,502,catapult_fpga_latency
Throughput,0.7403135524019844,catapult,FF,319,catapult_fpga_latency
Throughput,0.7403135524019844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7403135524019844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6784739221763272,catapult,CLB,156,catapult_fpga_latency
Throughput,0.6784739221763272,catapult,LUT,633,catapult_fpga_latency
Throughput,0.6784739221763272,catapult,FF,321,catapult_fpga_latency
Throughput,0.6784739221763272,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6784739221763272,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363533390096051,catapult,CLB,197,catapult_fpga_latency
Throughput,0.6363533390096051,catapult,LUT,847,catapult_fpga_latency
Throughput,0.6363533390096051,catapult,FF,294,catapult_fpga_latency
Throughput,0.6363533390096051,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363533390096051,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6019251975518498,catapult,CLB,159,catapult_fpga_latency
Throughput,0.6019251975518498,catapult,LUT,844,catapult_fpga_latency
Throughput,0.6019251975518498,catapult,FF,409,catapult_fpga_latency
Throughput,0.6019251975518498,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6019251975518498,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6242676560060479,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6242676560060479,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.6242676560060479,catapult,FF,409,catapult_fpga_latency
Throughput,0.6242676560060479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6242676560060479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6503041472496687,catapult,CLB,267,catapult_fpga_latency
Throughput,0.6503041472496687,catapult,LUT,1237,catapult_fpga_latency
Throughput,0.6503041472496687,catapult,FF,342,catapult_fpga_latency
Throughput,0.6503041472496687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6503041472496687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7244056613751249,catapult,CLB,185,catapult_fpga_latency
Throughput,0.7244056613751249,catapult,LUT,1030,catapult_fpga_latency
Throughput,0.7244056613751249,catapult,FF,395,catapult_fpga_latency
Throughput,0.7244056613751249,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7244056613751249,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7052932256585676,catapult,CLB,276,catapult_fpga_latency
Throughput,0.7052932256585676,catapult,LUT,1373,catapult_fpga_latency
Throughput,0.7052932256585676,catapult,FF,398,catapult_fpga_latency
Throughput,0.7052932256585676,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7052932256585676,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6739380084862274,catapult,CLB,358,catapult_fpga_latency
Throughput,0.6739380084862274,catapult,LUT,1668,catapult_fpga_latency
Throughput,0.6739380084862274,catapult,FF,254,catapult_fpga_latency
Throughput,0.6739380084862274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6739380084862274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7186169211289185,catapult,CLB,345,catapult_fpga_latency
Throughput,0.7186169211289185,catapult,LUT,1588,catapult_fpga_latency
Throughput,0.7186169211289185,catapult,FF,552,catapult_fpga_latency
Throughput,0.7186169211289185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7186169211289185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6486388314122813,catapult,CLB,408,catapult_fpga_latency
Throughput,0.6486388314122813,catapult,LUT,2153,catapult_fpga_latency
Throughput,0.6486388314122813,catapult,FF,559,catapult_fpga_latency
Throughput,0.6486388314122813,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6486388314122813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6308714416484923,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6308714416484923,catapult,LUT,2600,catapult_fpga_latency
Throughput,0.6308714416484923,catapult,FF,267,catapult_fpga_latency
Throughput,0.6308714416484923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6308714416484923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6137785928757491,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6137785928757491,catapult,LUT,846,catapult_fpga_latency
Throughput,0.6137785928757491,catapult,FF,411,catapult_fpga_latency
Throughput,0.6137785928757491,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6137785928757491,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6147872313610344,catapult,CLB,180,catapult_fpga_latency
Throughput,0.6147872313610344,catapult,LUT,998,catapult_fpga_latency
Throughput,0.6147872313610344,catapult,FF,410,catapult_fpga_latency
Throughput,0.6147872313610344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6147872313610344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243409301056573,catapult,CLB,238,catapult_fpga_latency
Throughput,0.6243409301056573,catapult,LUT,1147,catapult_fpga_latency
Throughput,0.6243409301056573,catapult,FF,341,catapult_fpga_latency
Throughput,0.6243409301056573,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243409301056573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363436204643018,catapult,CLB,218,catapult_fpga_latency
Throughput,0.6363436204643018,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.6363436204643018,catapult,FF,393,catapult_fpga_latency
Throughput,0.6363436204643018,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363436204643018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6515787100565961,catapult,CLB,263,catapult_fpga_latency
Throughput,0.6515787100565961,catapult,LUT,1398,catapult_fpga_latency
Throughput,0.6515787100565961,catapult,FF,396,catapult_fpga_latency
Throughput,0.6515787100565961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6515787100565961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6298502405083143,catapult,CLB,362,catapult_fpga_latency
Throughput,0.6298502405083143,catapult,LUT,1746,catapult_fpga_latency
Throughput,0.6298502405083143,catapult,FF,258,catapult_fpga_latency
Throughput,0.6298502405083143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6298502405083143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6331089384219253,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6331089384219253,catapult,LUT,1561,catapult_fpga_latency
Throughput,0.6331089384219253,catapult,FF,554,catapult_fpga_latency
Throughput,0.6331089384219253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6331089384219253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6365412892507272,catapult,CLB,429,catapult_fpga_latency
Throughput,0.6365412892507272,catapult,LUT,2175,catapult_fpga_latency
Throughput,0.6365412892507272,catapult,FF,558,catapult_fpga_latency
Throughput,0.6365412892507272,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6365412892507272,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6454611174222865,catapult,CLB,503,catapult_fpga_latency
Throughput,0.6454611174222865,catapult,LUT,2424,catapult_fpga_latency
Throughput,0.6454611174222865,catapult,FF,258,catapult_fpga_latency
Throughput,0.6454611174222865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6454611174222865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535951984282342,catapult,CLB,542,catapult_fpga_latency
Throughput,0.6535951984282342,catapult,LUT,2572,catapult_fpga_latency
Throughput,0.6535951984282342,catapult,FF,864,catapult_fpga_latency
Throughput,0.6535951984282342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535951984282342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6184280424959013,catapult,CLB,665,catapult_fpga_latency
Throughput,0.6184280424959013,catapult,LUT,3531,catapult_fpga_latency
Throughput,0.6184280424959013,catapult,FF,875,catapult_fpga_latency
Throughput,0.6184280424959013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6184280424959013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628752473355042,catapult,CLB,760,catapult_fpga_latency
Throughput,0.628752473355042,catapult,LUT,3829,catapult_fpga_latency
Throughput,0.628752473355042,catapult,FF,279,catapult_fpga_latency
Throughput,0.628752473355042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628752473355042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618225666935146,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6618225666935146,catapult,LUT,1000,catapult_fpga_latency
Throughput,0.6618225666935146,catapult,FF,393,catapult_fpga_latency
Throughput,0.6618225666935146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618225666935146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6484869825965548,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6484869825965548,catapult,LUT,1294,catapult_fpga_latency
Throughput,0.6484869825965548,catapult,FF,395,catapult_fpga_latency
Throughput,0.6484869825965548,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6484869825965548,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6664645057665841,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6664645057665841,catapult,LUT,1567,catapult_fpga_latency
Throughput,0.6664645057665841,catapult,FF,252,catapult_fpga_latency
Throughput,0.6664645057665841,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6664645057665841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6413882720871672,catapult,CLB,328,catapult_fpga_latency
Throughput,0.6413882720871672,catapult,LUT,1690,catapult_fpga_latency
Throughput,0.6413882720871672,catapult,FF,554,catapult_fpga_latency
Throughput,0.6413882720871672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6413882720871672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6533564882872782,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6533564882872782,catapult,LUT,2204,catapult_fpga_latency
Throughput,0.6533564882872782,catapult,FF,556,catapult_fpga_latency
Throughput,0.6533564882872782,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6533564882872782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6296515508317697,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6296515508317697,catapult,LUT,2562,catapult_fpga_latency
Throughput,0.6296515508317697,catapult,FF,263,catapult_fpga_latency
Throughput,0.6296515508317697,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6296515508317697,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6624565345706255,catapult,CLB,529,catapult_fpga_latency
Throughput,0.6624565345706255,catapult,LUT,2572,catapult_fpga_latency
Throughput,0.6624565345706255,catapult,FF,872,catapult_fpga_latency
Throughput,0.6624565345706255,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6624565345706255,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6125776901655552,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6125776901655552,catapult,LUT,3415,catapult_fpga_latency
Throughput,0.6125776901655552,catapult,FF,877,catapult_fpga_latency
Throughput,0.6125776901655552,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6125776901655552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6233547331013207,catapult,CLB,733,catapult_fpga_latency
Throughput,0.6233547331013207,catapult,LUT,3813,catapult_fpga_latency
Throughput,0.6233547331013207,catapult,FF,270,catapult_fpga_latency
Throughput,0.6233547331013207,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6233547331013207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618957223003259,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6618957223003259,catapult,LUT,1510,catapult_fpga_latency
Throughput,0.6618957223003259,catapult,FF,555,catapult_fpga_latency
Throughput,0.6618957223003259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618957223003259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6510259844001153,catapult,CLB,395,catapult_fpga_latency
Throughput,0.6510259844001153,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.6510259844001153,catapult,FF,559,catapult_fpga_latency
Throughput,0.6510259844001153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6510259844001153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334586525701001,catapult,CLB,509,catapult_fpga_latency
Throughput,0.6334586525701001,catapult,LUT,2205,catapult_fpga_latency
Throughput,0.6334586525701001,catapult,FF,261,catapult_fpga_latency
Throughput,0.6334586525701001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334586525701001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.714738041360461,catapult,CLB,555,catapult_fpga_latency
Throughput,0.714738041360461,catapult,LUT,2733,catapult_fpga_latency
Throughput,0.714738041360461,catapult,FF,871,catapult_fpga_latency
Throughput,0.714738041360461,catapult,DSP,1,catapult_fpga_latency
Throughput,0.714738041360461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,CLB,722,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,LUT,3826,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,FF,876,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6251160371643986,catapult,CLB,823,catapult_fpga_latency
Throughput,0.6251160371643986,catapult,LUT,4075,catapult_fpga_latency
Throughput,0.6251160371643986,catapult,FF,279,catapult_fpga_latency
Throughput,0.6251160371643986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6251160371643986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,CLB,120,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,LUT,595,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,FF,238,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7535636022751592,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,LUT,694,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,FF,240,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6897170091111617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,CLB,308,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,FF,246,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6643860508162315,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,CLB,144,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,LUT,809,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,FF,344,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6457161896545935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,LUT,1052,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,FF,349,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6093425620295494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,LUT,1519,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,FF,356,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6699853273213316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,CLB,203,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,FF,246,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7113412695307638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,FF,248,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592748767485618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657691804305119,catapult,CLB,405,catapult_fpga_latency
Throughput,0.657691804305119,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.657691804305119,catapult,FF,257,catapult_fpga_latency
Throughput,0.657691804305119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657691804305119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614654217050385,catapult,CLB,322,catapult_fpga_latency
Throughput,0.614654217050385,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.614654217050385,catapult,FF,254,catapult_fpga_latency
Throughput,0.614654217050385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614654217050385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,FF,257,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6585151274095069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,FF,266,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6202215803618001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,CLB,137,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,LUT,742,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,FF,345,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392860453445591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,FF,347,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6216713385267757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,CLB,335,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,LUT,1495,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,FF,357,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194976988757975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,FF,246,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6659132967569357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,FF,248,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569106673752543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,CLB,388,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,LUT,1802,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,FF,252,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6087887174404574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,FF,252,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6540517524989682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,LUT,1994,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,FF,257,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,CLB,521,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,LUT,2797,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,FF,256,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6492595843699844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628239753880794,catapult,CLB,447,catapult_fpga_latency
Throughput,0.628239753880794,catapult,LUT,2580,catapult_fpga_latency
Throughput,0.628239753880794,catapult,FF,260,catapult_fpga_latency
Throughput,0.628239753880794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628239753880794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,CLB,609,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,FF,275,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194566374159243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,CLB,802,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,LUT,4282,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,FF,276,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268672809130197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653503793262768,catapult,CLB,193,catapult_fpga_latency
Throughput,0.653503793262768,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.653503793262768,catapult,FF,464,catapult_fpga_latency
Throughput,0.653503793262768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653503793262768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,LUT,1118,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,FF,466,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6983532829587832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,FF,468,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325734860618758,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,LUT,1674,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,FF,256,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625451938640364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,CLB,391,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,FF,261,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485668941623143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,CLB,621,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,LUT,3084,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,FF,275,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6364408192775379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,LUT,2705,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,FF,263,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333591532748152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,CLB,583,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,LUT,3301,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,FF,273,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289956951534623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,CLB,830,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,LUT,4383,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,FF,276,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400872566948327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,LUT,1290,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,FF,252,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6455898787001176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,CLB,315,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,FF,254,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6551384143684957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,CLB,453,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,LUT,2365,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,FF,257,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6766256947254321,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,FF,270,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559097468188377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,LUT,3224,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,FF,276,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618177486283827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,CLB,747,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,LUT,4231,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,FF,278,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6750909009898183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8101239570666708,catapult,CLB,96,catapult_fpga_latency
Throughput,0.8101239570666708,catapult,LUT,507,catapult_fpga_latency
Throughput,0.8101239570666708,catapult,FF,288,catapult_fpga_latency
Throughput,0.8101239570666708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8101239570666708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7249849384379039,catapult,CLB,171,catapult_fpga_latency
Throughput,0.7249849384379039,catapult,LUT,685,catapult_fpga_latency
Throughput,0.7249849384379039,catapult,FF,290,catapult_fpga_latency
Throughput,0.7249849384379039,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7249849384379039,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7175546884305788,catapult,CLB,198,catapult_fpga_latency
Throughput,0.7175546884305788,catapult,LUT,1024,catapult_fpga_latency
Throughput,0.7175546884305788,catapult,FF,302,catapult_fpga_latency
Throughput,0.7175546884305788,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7175546884305788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629134593909348,catapult,CLB,139,catapult_fpga_latency
Throughput,0.629134593909348,catapult,LUT,752,catapult_fpga_latency
Throughput,0.629134593909348,catapult,FF,345,catapult_fpga_latency
Throughput,0.629134593909348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629134593909348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6335176447334412,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6335176447334412,catapult,LUT,1106,catapult_fpga_latency
Throughput,0.6335176447334412,catapult,FF,347,catapult_fpga_latency
Throughput,0.6335176447334412,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6335176447334412,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292644464958466,catapult,CLB,295,catapult_fpga_latency
Throughput,0.6292644464958466,catapult,LUT,1352,catapult_fpga_latency
Throughput,0.6292644464958466,catapult,FF,354,catapult_fpga_latency
Throughput,0.6292644464958466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292644464958466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7542888866092602,catapult,CLB,177,catapult_fpga_latency
Throughput,0.7542888866092602,catapult,LUT,885,catapult_fpga_latency
Throughput,0.7542888866092602,catapult,FF,241,catapult_fpga_latency
Throughput,0.7542888866092602,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7542888866092602,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6850079837680508,catapult,CLB,266,catapult_fpga_latency
Throughput,0.6850079837680508,catapult,LUT,1284,catapult_fpga_latency
Throughput,0.6850079837680508,catapult,FF,243,catapult_fpga_latency
Throughput,0.6850079837680508,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6850079837680508,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6952473585814729,catapult,CLB,342,catapult_fpga_latency
Throughput,0.6952473585814729,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.6952473585814729,catapult,FF,250,catapult_fpga_latency
Throughput,0.6952473585814729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6952473585814729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7025772641781849,catapult,CLB,252,catapult_fpga_latency
Throughput,0.7025772641781849,catapult,LUT,1318,catapult_fpga_latency
Throughput,0.7025772641781849,catapult,FF,242,catapult_fpga_latency
Throughput,0.7025772641781849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7025772641781849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556328036694457,catapult,CLB,373,catapult_fpga_latency
Throughput,0.6556328036694457,catapult,LUT,1863,catapult_fpga_latency
Throughput,0.6556328036694457,catapult,FF,244,catapult_fpga_latency
Throughput,0.6556328036694457,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556328036694457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6146931328941966,catapult,CLB,536,catapult_fpga_latency
Throughput,0.6146931328941966,catapult,LUT,2687,catapult_fpga_latency
Throughput,0.6146931328941966,catapult,FF,257,catapult_fpga_latency
Throughput,0.6146931328941966,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6146931328941966,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6387050128124225,catapult,CLB,135,catapult_fpga_latency
Throughput,0.6387050128124225,catapult,LUT,765,catapult_fpga_latency
Throughput,0.6387050128124225,catapult,FF,346,catapult_fpga_latency
Throughput,0.6387050128124225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6387050128124225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6637602816467627,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6637602816467627,catapult,LUT,1076,catapult_fpga_latency
Throughput,0.6637602816467627,catapult,FF,348,catapult_fpga_latency
Throughput,0.6637602816467627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6637602816467627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6307679789373957,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6307679789373957,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.6307679789373957,catapult,FF,356,catapult_fpga_latency
Throughput,0.6307679789373957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6307679789373957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6813400050146625,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6813400050146625,catapult,LUT,1099,catapult_fpga_latency
Throughput,0.6813400050146625,catapult,FF,469,catapult_fpga_latency
Throughput,0.6813400050146625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6813400050146625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6449183017495344,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6449183017495344,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.6449183017495344,catapult,FF,471,catapult_fpga_latency
Throughput,0.6449183017495344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6449183017495344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6809595537263469,catapult,CLB,454,catapult_fpga_latency
Throughput,0.6809595537263469,catapult,LUT,2237,catapult_fpga_latency
Throughput,0.6809595537263469,catapult,FF,486,catapult_fpga_latency
Throughput,0.6809595537263469,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6809595537263469,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415195288167365,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6415195288167365,catapult,LUT,1395,catapult_fpga_latency
Throughput,0.6415195288167365,catapult,FF,242,catapult_fpga_latency
Throughput,0.6415195288167365,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415195288167365,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166535936104821,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6166535936104821,catapult,LUT,2023,catapult_fpga_latency
Throughput,0.6166535936104821,catapult,FF,246,catapult_fpga_latency
Throughput,0.6166535936104821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166535936104821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6580787391211359,catapult,CLB,592,catapult_fpga_latency
Throughput,0.6580787391211359,catapult,LUT,2803,catapult_fpga_latency
Throughput,0.6580787391211359,catapult,FF,257,catapult_fpga_latency
Throughput,0.6580787391211359,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6580787391211359,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6460407393290221,catapult,CLB,425,catapult_fpga_latency
Throughput,0.6460407393290221,catapult,LUT,2312,catapult_fpga_latency
Throughput,0.6460407393290221,catapult,FF,247,catapult_fpga_latency
Throughput,0.6460407393290221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6460407393290221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6197576251879415,catapult,CLB,668,catapult_fpga_latency
Throughput,0.6197576251879415,catapult,LUT,3516,catapult_fpga_latency
Throughput,0.6197576251879415,catapult,FF,252,catapult_fpga_latency
Throughput,0.6197576251879415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6197576251879415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6538746979916239,catapult,CLB,742,catapult_fpga_latency
Throughput,0.6538746979916239,catapult,LUT,3862,catapult_fpga_latency
Throughput,0.6538746979916239,catapult,FF,258,catapult_fpga_latency
Throughput,0.6538746979916239,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6538746979916239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6857290190920674,catapult,CLB,173,catapult_fpga_latency
Throughput,0.6857290190920674,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6857290190920674,catapult,FF,241,catapult_fpga_latency
Throughput,0.6857290190920674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6857290190920674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6293345416556533,catapult,CLB,258,catapult_fpga_latency
Throughput,0.6293345416556533,catapult,LUT,1255,catapult_fpga_latency
Throughput,0.6293345416556533,catapult,FF,243,catapult_fpga_latency
Throughput,0.6293345416556533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6293345416556533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6385043673698728,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6385043673698728,catapult,LUT,1800,catapult_fpga_latency
Throughput,0.6385043673698728,catapult,FF,250,catapult_fpga_latency
Throughput,0.6385043673698728,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6385043673698728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6562416124118913,catapult,CLB,275,catapult_fpga_latency
Throughput,0.6562416124118913,catapult,LUT,1507,catapult_fpga_latency
Throughput,0.6562416124118913,catapult,FF,242,catapult_fpga_latency
Throughput,0.6562416124118913,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6562416124118913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6428094372139096,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6428094372139096,catapult,LUT,2030,catapult_fpga_latency
Throughput,0.6428094372139096,catapult,FF,244,catapult_fpga_latency
Throughput,0.6428094372139096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6428094372139096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660367203787338,catapult,CLB,578,catapult_fpga_latency
Throughput,0.660367203787338,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.660367203787338,catapult,FF,255,catapult_fpga_latency
Throughput,0.660367203787338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660367203787338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6390972878628395,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6390972878628395,catapult,LUT,2493,catapult_fpga_latency
Throughput,0.6390972878628395,catapult,FF,245,catapult_fpga_latency
Throughput,0.6390972878628395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6390972878628395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6447099933272515,catapult,CLB,642,catapult_fpga_latency
Throughput,0.6447099933272515,catapult,LUT,3372,catapult_fpga_latency
Throughput,0.6447099933272515,catapult,FF,247,catapult_fpga_latency
Throughput,0.6447099933272515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6447099933272515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6142294859636278,catapult,CLB,815,catapult_fpga_latency
Throughput,0.6142294859636278,catapult,LUT,4456,catapult_fpga_latency
Throughput,0.6142294859636278,catapult,FF,258,catapult_fpga_latency
Throughput,0.6142294859636278,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6142294859636278,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6646297978794322,catapult,CLB,264,catapult_fpga_latency
Throughput,0.6646297978794322,catapult,LUT,1504,catapult_fpga_latency
Throughput,0.6646297978794322,catapult,FF,242,catapult_fpga_latency
Throughput,0.6646297978794322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6646297978794322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6256502852652476,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6256502852652476,catapult,LUT,2051,catapult_fpga_latency
Throughput,0.6256502852652476,catapult,FF,244,catapult_fpga_latency
Throughput,0.6256502852652476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6256502852652476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6202354289641262,catapult,CLB,585,catapult_fpga_latency
Throughput,0.6202354289641262,catapult,LUT,2880,catapult_fpga_latency
Throughput,0.6202354289641262,catapult,FF,251,catapult_fpga_latency
Throughput,0.6202354289641262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6202354289641262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6574453383509561,catapult,CLB,440,catapult_fpga_latency
Throughput,0.6574453383509561,catapult,LUT,2468,catapult_fpga_latency
Throughput,0.6574453383509561,catapult,FF,245,catapult_fpga_latency
Throughput,0.6574453383509561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6574453383509561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520975042272221,catapult,CLB,577,catapult_fpga_latency
Throughput,0.6520975042272221,catapult,LUT,3359,catapult_fpga_latency
Throughput,0.6520975042272221,catapult,FF,251,catapult_fpga_latency
Throughput,0.6520975042272221,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6520975042272221,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6418612950578606,catapult,CLB,805,catapult_fpga_latency
Throughput,0.6418612950578606,catapult,LUT,4281,catapult_fpga_latency
Throughput,0.6418612950578606,catapult,FF,262,catapult_fpga_latency
Throughput,0.6418612950578606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6418612950578606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6273820913782016,catapult,CLB,97,catapult_fpga_latency
Throughput,0.6273820913782016,catapult,LUT,523,catapult_fpga_latency
Throughput,0.6273820913782016,catapult,FF,310,catapult_fpga_latency
Throughput,0.6273820913782016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6273820913782016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6233065540060847,catapult,CLB,167,catapult_fpga_latency
Throughput,0.6233065540060847,catapult,LUT,684,catapult_fpga_latency
Throughput,0.6233065540060847,catapult,FF,312,catapult_fpga_latency
Throughput,0.6233065540060847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6233065540060847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6601749463607856,catapult,CLB,180,catapult_fpga_latency
Throughput,0.6601749463607856,catapult,LUT,894,catapult_fpga_latency
Throughput,0.6601749463607856,catapult,FF,323,catapult_fpga_latency
Throughput,0.6601749463607856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6601749463607856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7472992604726518,catapult,CLB,134,catapult_fpga_latency
Throughput,0.7472992604726518,catapult,LUT,637,catapult_fpga_latency
Throughput,0.7472992604726518,catapult,FF,241,catapult_fpga_latency
Throughput,0.7472992604726518,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7472992604726518,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6865910821430704,catapult,CLB,184,catapult_fpga_latency
Throughput,0.6865910821430704,catapult,LUT,777,catapult_fpga_latency
Throughput,0.6865910821430704,catapult,FF,243,catapult_fpga_latency
Throughput,0.6865910821430704,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6865910821430704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6487840165569682,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6487840165569682,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.6487840165569682,catapult,FF,250,catapult_fpga_latency
Throughput,0.6487840165569682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6487840165569682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7424301818656974,catapult,CLB,163,catapult_fpga_latency
Throughput,0.7424301818656974,catapult,LUT,859,catapult_fpga_latency
Throughput,0.7424301818656974,catapult,FF,244,catapult_fpga_latency
Throughput,0.7424301818656974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7424301818656974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617856421289108,catapult,CLB,214,catapult_fpga_latency
Throughput,0.617856421289108,catapult,LUT,1063,catapult_fpga_latency
Throughput,0.617856421289108,catapult,FF,244,catapult_fpga_latency
Throughput,0.617856421289108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617856421289108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6619842315356048,catapult,CLB,301,catapult_fpga_latency
Throughput,0.6619842315356048,catapult,LUT,1478,catapult_fpga_latency
Throughput,0.6619842315356048,catapult,FF,253,catapult_fpga_latency
Throughput,0.6619842315356048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6619842315356048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648171734397372,catapult,CLB,244,catapult_fpga_latency
Throughput,0.648171734397372,catapult,LUT,1316,catapult_fpga_latency
Throughput,0.648171734397372,catapult,FF,243,catapult_fpga_latency
Throughput,0.648171734397372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648171734397372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759277784687261,catapult,CLB,321,catapult_fpga_latency
Throughput,0.6759277784687261,catapult,LUT,1745,catapult_fpga_latency
Throughput,0.6759277784687261,catapult,FF,246,catapult_fpga_latency
Throughput,0.6759277784687261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6759277784687261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6617222778068935,catapult,CLB,571,catapult_fpga_latency
Throughput,0.6617222778068935,catapult,LUT,2581,catapult_fpga_latency
Throughput,0.6617222778068935,catapult,FF,259,catapult_fpga_latency
Throughput,0.6617222778068935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6617222778068935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6758510316190146,catapult,CLB,118,catapult_fpga_latency
Throughput,0.6758510316190146,catapult,LUT,649,catapult_fpga_latency
Throughput,0.6758510316190146,catapult,FF,241,catapult_fpga_latency
Throughput,0.6758510316190146,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6758510316190146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6438138502385974,catapult,CLB,163,catapult_fpga_latency
Throughput,0.6438138502385974,catapult,LUT,807,catapult_fpga_latency
Throughput,0.6438138502385974,catapult,FF,243,catapult_fpga_latency
Throughput,0.6438138502385974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6438138502385974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6103880725287524,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6103880725287524,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.6103880725287524,catapult,FF,252,catapult_fpga_latency
Throughput,0.6103880725287524,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6103880725287524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6542777003185678,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6542777003185678,catapult,LUT,818,catapult_fpga_latency
Throughput,0.6542777003185678,catapult,FF,242,catapult_fpga_latency
Throughput,0.6542777003185678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6542777003185678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63023012222683,catapult,CLB,250,catapult_fpga_latency
Throughput,0.63023012222683,catapult,LUT,1153,catapult_fpga_latency
Throughput,0.63023012222683,catapult,FF,244,catapult_fpga_latency
Throughput,0.63023012222683,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63023012222683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6240822091012406,catapult,CLB,367,catapult_fpga_latency
Throughput,0.6240822091012406,catapult,LUT,1510,catapult_fpga_latency
Throughput,0.6240822091012406,catapult,FF,253,catapult_fpga_latency
Throughput,0.6240822091012406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6240822091012406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6674796568887572,catapult,CLB,238,catapult_fpga_latency
Throughput,0.6674796568887572,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.6674796568887572,catapult,FF,243,catapult_fpga_latency
Throughput,0.6674796568887572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6674796568887572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6448397025225484,catapult,CLB,354,catapult_fpga_latency
Throughput,0.6448397025225484,catapult,LUT,1804,catapult_fpga_latency
Throughput,0.6448397025225484,catapult,FF,245,catapult_fpga_latency
Throughput,0.6448397025225484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6448397025225484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166406649852931,catapult,CLB,549,catapult_fpga_latency
Throughput,0.6166406649852931,catapult,LUT,2473,catapult_fpga_latency
Throughput,0.6166406649852931,catapult,FF,254,catapult_fpga_latency
Throughput,0.6166406649852931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166406649852931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646402800734055,catapult,CLB,171,catapult_fpga_latency
Throughput,0.646402800734055,catapult,LUT,868,catapult_fpga_latency
Throughput,0.646402800734055,catapult,FF,242,catapult_fpga_latency
Throughput,0.646402800734055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646402800734055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6630455538817339,catapult,CLB,241,catapult_fpga_latency
Throughput,0.6630455538817339,catapult,LUT,1094,catapult_fpga_latency
Throughput,0.6630455538817339,catapult,FF,244,catapult_fpga_latency
Throughput,0.6630455538817339,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6630455538817339,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485168419823863,catapult,CLB,389,catapult_fpga_latency
Throughput,0.6485168419823863,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.6485168419823863,catapult,FF,251,catapult_fpga_latency
Throughput,0.6485168419823863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485168419823863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6708005870846738,catapult,CLB,271,catapult_fpga_latency
Throughput,0.6708005870846738,catapult,LUT,1403,catapult_fpga_latency
Throughput,0.6708005870846738,catapult,FF,243,catapult_fpga_latency
Throughput,0.6708005870846738,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6708005870846738,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625328688391836,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625328688391836,catapult,LUT,1952,catapult_fpga_latency
Throughput,0.625328688391836,catapult,FF,247,catapult_fpga_latency
Throughput,0.625328688391836,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625328688391836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6054749466576572,catapult,CLB,557,catapult_fpga_latency
Throughput,0.6054749466576572,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.6054749466576572,catapult,FF,256,catapult_fpga_latency
Throughput,0.6054749466576572,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6054749466576572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6729461515219014,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6729461515219014,catapult,LUT,1279,catapult_fpga_latency
Throughput,0.6729461515219014,catapult,FF,243,catapult_fpga_latency
Throughput,0.6729461515219014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6729461515219014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6077069394055411,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6077069394055411,catapult,LUT,1725,catapult_fpga_latency
Throughput,0.6077069394055411,catapult,FF,246,catapult_fpga_latency
Throughput,0.6077069394055411,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6077069394055411,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6587137954430179,catapult,CLB,532,catapult_fpga_latency
Throughput,0.6587137954430179,catapult,LUT,2665,catapult_fpga_latency
Throughput,0.6587137954430179,catapult,FF,254,catapult_fpga_latency
Throughput,0.6587137954430179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6587137954430179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6398222829626843,catapult,CLB,116,catapult_fpga_latency
Throughput,0.6398222829626843,catapult,LUT,641,catapult_fpga_latency
Throughput,0.6398222829626843,catapult,FF,350,catapult_fpga_latency
Throughput,0.6398222829626843,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6398222829626843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230409256892857,catapult,CLB,177,catapult_fpga_latency
Throughput,0.6230409256892857,catapult,LUT,794,catapult_fpga_latency
Throughput,0.6230409256892857,catapult,FF,352,catapult_fpga_latency
Throughput,0.6230409256892857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230409256892857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462461499885614,catapult,CLB,197,catapult_fpga_latency
Throughput,0.6462461499885614,catapult,LUT,1005,catapult_fpga_latency
Throughput,0.6462461499885614,catapult,FF,321,catapult_fpga_latency
Throughput,0.6462461499885614,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462461499885614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7161902688363412,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7161902688363412,catapult,LUT,816,catapult_fpga_latency
Throughput,0.7161902688363412,catapult,FF,317,catapult_fpga_latency
Throughput,0.7161902688363412,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7161902688363412,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.707390175906715,catapult,CLB,224,catapult_fpga_latency
Throughput,0.707390175906715,catapult,LUT,1120,catapult_fpga_latency
Throughput,0.707390175906715,catapult,FF,320,catapult_fpga_latency
Throughput,0.707390175906715,catapult,DSP,1,catapult_fpga_latency
Throughput,0.707390175906715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6991300724508493,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6991300724508493,catapult,LUT,1401,catapult_fpga_latency
Throughput,0.6991300724508493,catapult,FF,254,catapult_fpga_latency
Throughput,0.6991300724508493,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6991300724508493,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7200502307040939,catapult,CLB,224,catapult_fpga_latency
Throughput,0.7200502307040939,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.7200502307040939,catapult,FF,394,catapult_fpga_latency
Throughput,0.7200502307040939,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7200502307040939,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451825189086867,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6451825189086867,catapult,LUT,1565,catapult_fpga_latency
Throughput,0.6451825189086867,catapult,FF,397,catapult_fpga_latency
Throughput,0.6451825189086867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451825189086867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6882686670507207,catapult,CLB,437,catapult_fpga_latency
Throughput,0.6882686670507207,catapult,LUT,1943,catapult_fpga_latency
Throughput,0.6882686670507207,catapult,FF,253,catapult_fpga_latency
Throughput,0.6882686670507207,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6882686670507207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6267120991157719,catapult,CLB,378,catapult_fpga_latency
Throughput,0.6267120991157719,catapult,LUT,1954,catapult_fpga_latency
Throughput,0.6267120991157719,catapult,FF,552,catapult_fpga_latency
Throughput,0.6267120991157719,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6267120991157719,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6199639552956391,catapult,CLB,480,catapult_fpga_latency
Throughput,0.6199639552956391,catapult,LUT,2486,catapult_fpga_latency
Throughput,0.6199639552956391,catapult,FF,556,catapult_fpga_latency
Throughput,0.6199639552956391,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6199639552956391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6154402890599949,catapult,CLB,622,catapult_fpga_latency
Throughput,0.6154402890599949,catapult,LUT,3102,catapult_fpga_latency
Throughput,0.6154402890599949,catapult,FF,266,catapult_fpga_latency
Throughput,0.6154402890599949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6154402890599949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625548512597487,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6625548512597487,catapult,LUT,804,catapult_fpga_latency
Throughput,0.6625548512597487,catapult,FF,317,catapult_fpga_latency
Throughput,0.6625548512597487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625548512597487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437446368024946,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6437446368024946,catapult,LUT,1077,catapult_fpga_latency
Throughput,0.6437446368024946,catapult,FF,319,catapult_fpga_latency
Throughput,0.6437446368024946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437446368024946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6194950124456549,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6194950124456549,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.6194950124456549,catapult,FF,252,catapult_fpga_latency
Throughput,0.6194950124456549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6194950124456549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6337167742295271,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6337167742295271,catapult,LUT,1195,catapult_fpga_latency
Throughput,0.6337167742295271,catapult,FF,394,catapult_fpga_latency
Throughput,0.6337167742295271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6337167742295271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429722808220015,catapult,CLB,326,catapult_fpga_latency
Throughput,0.6429722808220015,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.6429722808220015,catapult,FF,398,catapult_fpga_latency
Throughput,0.6429722808220015,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429722808220015,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6176350876022727,catapult,CLB,379,catapult_fpga_latency
Throughput,0.6176350876022727,catapult,LUT,2044,catapult_fpga_latency
Throughput,0.6176350876022727,catapult,FF,259,catapult_fpga_latency
Throughput,0.6176350876022727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6176350876022727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6232245889522224,catapult,CLB,375,catapult_fpga_latency
Throughput,0.6232245889522224,catapult,LUT,1900,catapult_fpga_latency
Throughput,0.6232245889522224,catapult,FF,558,catapult_fpga_latency
Throughput,0.6232245889522224,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6232245889522224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6235490792362521,catapult,CLB,504,catapult_fpga_latency
Throughput,0.6235490792362521,catapult,LUT,2591,catapult_fpga_latency
Throughput,0.6235490792362521,catapult,FF,561,catapult_fpga_latency
Throughput,0.6235490792362521,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6235490792362521,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60368428519253,catapult,CLB,596,catapult_fpga_latency
Throughput,0.60368428519253,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.60368428519253,catapult,FF,264,catapult_fpga_latency
Throughput,0.60368428519253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60368428519253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652658440994782,catapult,CLB,227,catapult_fpga_latency
Throughput,0.652658440994782,catapult,LUT,1146,catapult_fpga_latency
Throughput,0.652658440994782,catapult,FF,394,catapult_fpga_latency
Throughput,0.652658440994782,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652658440994782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6092189447596814,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6092189447596814,catapult,LUT,1606,catapult_fpga_latency
Throughput,0.6092189447596814,catapult,FF,399,catapult_fpga_latency
Throughput,0.6092189447596814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6092189447596814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6381861218769564,catapult,CLB,421,catapult_fpga_latency
Throughput,0.6381861218769564,catapult,LUT,1900,catapult_fpga_latency
Throughput,0.6381861218769564,catapult,FF,253,catapult_fpga_latency
Throughput,0.6381861218769564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6381861218769564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6532852079896782,catapult,CLB,378,catapult_fpga_latency
Throughput,0.6532852079896782,catapult,LUT,1966,catapult_fpga_latency
Throughput,0.6532852079896782,catapult,FF,554,catapult_fpga_latency
Throughput,0.6532852079896782,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6532852079896782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6651142899140073,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6651142899140073,catapult,LUT,2671,catapult_fpga_latency
Throughput,0.6651142899140073,catapult,FF,558,catapult_fpga_latency
Throughput,0.6651142899140073,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6651142899140073,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6353982930660255,catapult,CLB,616,catapult_fpga_latency
Throughput,0.6353982930660255,catapult,LUT,3175,catapult_fpga_latency
Throughput,0.6353982930660255,catapult,FF,261,catapult_fpga_latency
Throughput,0.6353982930660255,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6353982930660255,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660508089242569,catapult,CLB,350,catapult_fpga_latency
Throughput,0.660508089242569,catapult,LUT,1784,catapult_fpga_latency
Throughput,0.660508089242569,catapult,FF,556,catapult_fpga_latency
Throughput,0.660508089242569,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660508089242569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6347348490378372,catapult,CLB,427,catapult_fpga_latency
Throughput,0.6347348490378372,catapult,LUT,2327,catapult_fpga_latency
Throughput,0.6347348490378372,catapult,FF,556,catapult_fpga_latency
Throughput,0.6347348490378372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6347348490378372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6306558000467947,catapult,CLB,555,catapult_fpga_latency
Throughput,0.6306558000467947,catapult,LUT,2969,catapult_fpga_latency
Throughput,0.6306558000467947,catapult,FF,262,catapult_fpga_latency
Throughput,0.6306558000467947,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6306558000467947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400327696778075,catapult,CLB,112,catapult_fpga_latency
Throughput,0.6400327696778075,catapult,LUT,648,catapult_fpga_latency
Throughput,0.6400327696778075,catapult,FF,239,catapult_fpga_latency
Throughput,0.6400327696778075,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400327696778075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6675518404070464,catapult,CLB,161,catapult_fpga_latency
Throughput,0.6675518404070464,catapult,LUT,767,catapult_fpga_latency
Throughput,0.6675518404070464,catapult,FF,240,catapult_fpga_latency
Throughput,0.6675518404070464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6675518404070464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6250898566668959,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6250898566668959,catapult,LUT,1120,catapult_fpga_latency
Throughput,0.6250898566668959,catapult,FF,246,catapult_fpga_latency
Throughput,0.6250898566668959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6250898566668959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6742588209910256,catapult,CLB,163,catapult_fpga_latency
Throughput,0.6742588209910256,catapult,LUT,880,catapult_fpga_latency
Throughput,0.6742588209910256,catapult,FF,247,catapult_fpga_latency
Throughput,0.6742588209910256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6742588209910256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6359029535784485,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6359029535784485,catapult,LUT,1098,catapult_fpga_latency
Throughput,0.6359029535784485,catapult,FF,248,catapult_fpga_latency
Throughput,0.6359029535784485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6359029535784485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6611631446505951,catapult,CLB,321,catapult_fpga_latency
Throughput,0.6611631446505951,catapult,LUT,1482,catapult_fpga_latency
Throughput,0.6611631446505951,catapult,FF,254,catapult_fpga_latency
Throughput,0.6611631446505951,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6611631446505951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7084977933836225,catapult,CLB,232,catapult_fpga_latency
Throughput,0.7084977933836225,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.7084977933836225,catapult,FF,248,catapult_fpga_latency
Throughput,0.7084977933836225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7084977933836225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6613008713961582,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6613008713961582,catapult,LUT,1625,catapult_fpga_latency
Throughput,0.6613008713961582,catapult,FF,251,catapult_fpga_latency
Throughput,0.6613008713961582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6613008713961582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6949342765907914,catapult,CLB,432,catapult_fpga_latency
Throughput,0.6949342765907914,catapult,LUT,2204,catapult_fpga_latency
Throughput,0.6949342765907914,catapult,FF,257,catapult_fpga_latency
Throughput,0.6949342765907914,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6949342765907914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6308041870258718,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6308041870258718,catapult,LUT,2060,catapult_fpga_latency
Throughput,0.6308041870258718,catapult,FF,261,catapult_fpga_latency
Throughput,0.6308041870258718,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6308041870258718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6220139443086036,catapult,CLB,437,catapult_fpga_latency
Throughput,0.6220139443086036,catapult,LUT,2512,catapult_fpga_latency
Throughput,0.6220139443086036,catapult,FF,264,catapult_fpga_latency
Throughput,0.6220139443086036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6220139443086036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453278265358802,catapult,CLB,722,catapult_fpga_latency
Throughput,0.6453278265358802,catapult,LUT,3627,catapult_fpga_latency
Throughput,0.6453278265358802,catapult,FF,269,catapult_fpga_latency
Throughput,0.6453278265358802,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453278265358802,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7030806180359864,catapult,CLB,166,catapult_fpga_latency
Throughput,0.7030806180359864,catapult,LUT,882,catapult_fpga_latency
Throughput,0.7030806180359864,catapult,FF,247,catapult_fpga_latency
Throughput,0.7030806180359864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7030806180359864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6717211443710104,catapult,CLB,210,catapult_fpga_latency
Throughput,0.6717211443710104,catapult,LUT,1019,catapult_fpga_latency
Throughput,0.6717211443710104,catapult,FF,248,catapult_fpga_latency
Throughput,0.6717211443710104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6717211443710104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6267160268209391,catapult,CLB,264,catapult_fpga_latency
Throughput,0.6267160268209391,catapult,LUT,1389,catapult_fpga_latency
Throughput,0.6267160268209391,catapult,FF,253,catapult_fpga_latency
Throughput,0.6267160268209391,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6267160268209391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6817362185319084,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6817362185319084,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.6817362185319084,catapult,FF,248,catapult_fpga_latency
Throughput,0.6817362185319084,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6817362185319084,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376530287562386,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6376530287562386,catapult,LUT,1597,catapult_fpga_latency
Throughput,0.6376530287562386,catapult,FF,250,catapult_fpga_latency
Throughput,0.6376530287562386,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376530287562386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6278847379428864,catapult,CLB,454,catapult_fpga_latency
Throughput,0.6278847379428864,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.6278847379428864,catapult,FF,256,catapult_fpga_latency
Throughput,0.6278847379428864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6278847379428864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,CLB,362,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,LUT,2019,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,FF,258,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6259898464446907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6354964148469756,catapult,CLB,468,catapult_fpga_latency
Throughput,0.6354964148469756,catapult,LUT,2502,catapult_fpga_latency
Throughput,0.6354964148469756,catapult,FF,259,catapult_fpga_latency
Throughput,0.6354964148469756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6354964148469756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6407676909551796,catapult,CLB,689,catapult_fpga_latency
Throughput,0.6407676909551796,catapult,LUT,3408,catapult_fpga_latency
Throughput,0.6407676909551796,catapult,FF,271,catapult_fpga_latency
Throughput,0.6407676909551796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6407676909551796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663581895627858,catapult,CLB,218,catapult_fpga_latency
Throughput,0.663581895627858,catapult,LUT,1155,catapult_fpga_latency
Throughput,0.663581895627858,catapult,FF,249,catapult_fpga_latency
Throughput,0.663581895627858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.663581895627858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6993261293417663,catapult,CLB,281,catapult_fpga_latency
Throughput,0.6993261293417663,catapult,LUT,1373,catapult_fpga_latency
Throughput,0.6993261293417663,catapult,FF,251,catapult_fpga_latency
Throughput,0.6993261293417663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6993261293417663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339047773599641,catapult,CLB,436,catapult_fpga_latency
Throughput,0.6339047773599641,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.6339047773599641,catapult,FF,258,catapult_fpga_latency
Throughput,0.6339047773599641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339047773599641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6703590040610349,catapult,CLB,365,catapult_fpga_latency
Throughput,0.6703590040610349,catapult,LUT,2030,catapult_fpga_latency
Throughput,0.6703590040610349,catapult,FF,252,catapult_fpga_latency
Throughput,0.6703590040610349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6703590040610349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6233380249908681,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6233380249908681,catapult,LUT,2534,catapult_fpga_latency
Throughput,0.6233380249908681,catapult,FF,263,catapult_fpga_latency
Throughput,0.6233380249908681,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6233380249908681,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6353672073006233,catapult,CLB,706,catapult_fpga_latency
Throughput,0.6353672073006233,catapult,LUT,3553,catapult_fpga_latency
Throughput,0.6353672073006233,catapult,FF,265,catapult_fpga_latency
Throughput,0.6353672073006233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6353672073006233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6654143568470805,catapult,CLB,290,catapult_fpga_latency
Throughput,0.6654143568470805,catapult,LUT,1600,catapult_fpga_latency
Throughput,0.6654143568470805,catapult,FF,258,catapult_fpga_latency
Throughput,0.6654143568470805,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6654143568470805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6829929296571923,catapult,CLB,428,catapult_fpga_latency
Throughput,0.6829929296571923,catapult,LUT,2008,catapult_fpga_latency
Throughput,0.6829929296571923,catapult,FF,257,catapult_fpga_latency
Throughput,0.6829929296571923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6829929296571923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6312477748515937,catapult,CLB,575,catapult_fpga_latency
Throughput,0.6312477748515937,catapult,LUT,3060,catapult_fpga_latency
Throughput,0.6312477748515937,catapult,FF,264,catapult_fpga_latency
Throughput,0.6312477748515937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6312477748515937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,CLB,114,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,LUT,590,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,FF,233,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7173858459772589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,LUT,798,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,FF,235,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6688618713283664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,FF,242,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6724800323866383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,CLB,160,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,LUT,776,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,FF,241,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7105830689372165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,FF,243,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6758976258419994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68772338115074,catapult,CLB,343,catapult_fpga_latency
Throughput,0.68772338115074,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.68772338115074,catapult,FF,252,catapult_fpga_latency
Throughput,0.68772338115074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68772338115074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,CLB,207,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,FF,242,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7034342362849668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,LUT,1490,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,FF,244,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6678153089981435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,FF,251,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535610252803941,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,LUT,1658,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,FF,243,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6991110104391256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705178833352138,catapult,CLB,455,catapult_fpga_latency
Throughput,0.705178833352138,catapult,LUT,2369,catapult_fpga_latency
Throughput,0.705178833352138,catapult,FF,248,catapult_fpga_latency
Throughput,0.705178833352138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705178833352138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,CLB,622,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,LUT,3182,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,FF,262,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334807231815935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,CLB,137,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,LUT,739,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,FF,241,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7157847721084443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,FF,243,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6432915944303814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675613135811077,catapult,CLB,345,catapult_fpga_latency
Throughput,0.675613135811077,catapult,LUT,1563,catapult_fpga_latency
Throughput,0.675613135811077,catapult,FF,250,catapult_fpga_latency
Throughput,0.675613135811077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675613135811077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,FF,242,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205483413363384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6638206462825048,catapult,CLB,321,catapult_fpga_latency
Throughput,0.6638206462825048,catapult,LUT,1582,catapult_fpga_latency
Throughput,0.6638206462825048,catapult,FF,244,catapult_fpga_latency
Throughput,0.6638206462825048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6638206462825048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,LUT,2165,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,FF,255,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6384974367520402,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,CLB,321,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,LUT,1769,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,FF,243,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6566604743583935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,LUT,2535,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,FF,247,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6399696910354326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,CLB,650,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,LUT,3228,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,FF,256,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6453244949690502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650296958105919,catapult,CLB,211,catapult_fpga_latency
Throughput,0.650296958105919,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.650296958105919,catapult,FF,242,catapult_fpga_latency
Throughput,0.650296958105919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650296958105919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,LUT,1608,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,FF,244,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422067250603835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,FF,253,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342493373680048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,FF,243,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738798768686689,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649109972860712,catapult,CLB,481,catapult_fpga_latency
Throughput,0.649109972860712,catapult,LUT,2388,catapult_fpga_latency
Throughput,0.649109972860712,catapult,FF,247,catapult_fpga_latency
Throughput,0.649109972860712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649109972860712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,LUT,3158,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,FF,254,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246201528695362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,CLB,341,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,FF,244,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6231542948728734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,CLB,464,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,LUT,2588,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,FF,247,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6201723458949242,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,LUT,3419,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,FF,259,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243039011502175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.767981912489997,catapult,CLB,88,catapult_fpga_latency
Throughput,0.767981912489997,catapult,LUT,423,catapult_fpga_latency
Throughput,0.767981912489997,catapult,FF,272,catapult_fpga_latency
Throughput,0.767981912489997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.767981912489997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,LUT,549,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,FF,274,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7167338724127699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,LUT,664,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,FF,281,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6352485441691489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7337860793442887,catapult,CLB,96,catapult_fpga_latency
Throughput,0.7337860793442887,catapult,LUT,480,catapult_fpga_latency
Throughput,0.7337860793442887,catapult,FF,234,catapult_fpga_latency
Throughput,0.7337860793442887,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7337860793442887,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,CLB,154,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,LUT,727,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,FF,236,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6476323209976647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,LUT,893,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,FF,245,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6974327500470767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,CLB,128,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,LUT,616,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,FF,242,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7306982406247762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,LUT,843,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,FF,244,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6867768668827267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,CLB,258,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,FF,254,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6232358530135634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,CLB,163,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,LUT,905,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,FF,243,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6892003002156507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,CLB,266,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,FF,245,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6834134863450568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,LUT,1799,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,FF,255,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6625333419904357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,LUT,570,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,FF,313,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6693991540133492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,CLB,134,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,FF,315,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333523339033504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,CLB,215,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,LUT,879,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,FF,322,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292592988792892,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,LUT,629,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,FF,242,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6895001537585342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,LUT,832,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682490804892652,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64968646131377,catapult,CLB,217,catapult_fpga_latency
Throughput,0.64968646131377,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.64968646131377,catapult,FF,251,catapult_fpga_latency
Throughput,0.64968646131377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64968646131377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,CLB,169,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,LUT,888,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,FF,243,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502474841924837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,FF,245,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6209567950681127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,LUT,1694,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,FF,254,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6236287961843896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619239524324967,catapult,CLB,257,catapult_fpga_latency
Throughput,0.619239524324967,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.619239524324967,catapult,FF,244,catapult_fpga_latency
Throughput,0.619239524324967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619239524324967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624314814491096,catapult,CLB,473,catapult_fpga_latency
Throughput,0.624314814491096,catapult,LUT,2444,catapult_fpga_latency
Throughput,0.624314814491096,catapult,FF,255,catapult_fpga_latency
Throughput,0.624314814491096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624314814491096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,FF,255,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6110243456540283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,CLB,120,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,LUT,660,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,FF,242,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7089498538499877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,CLB,197,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,LUT,856,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,FF,244,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6038001976841847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,FF,251,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374993704693717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,CLB,167,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,FF,243,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6484810951548735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,CLB,280,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,LUT,1299,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,FF,246,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313888660887355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,CLB,392,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,FF,254,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6089941122449228,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,FF,244,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6597063251323041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,CLB,437,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,LUT,2183,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,FF,247,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128859266069102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,CLB,536,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,FF,255,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6152339303973551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,CLB,158,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,LUT,880,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,FF,243,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900073140775292,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,LUT,1163,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,FF,245,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6199335927135485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,FF,252,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6269348777665069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,277,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1528,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,CLB,499,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,LUT,2419,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,FF,255,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6108101174587856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612194797935924,catapult,CLB,596,catapult_fpga_latency
Throughput,0.612194797935924,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.612194797935924,catapult,FF,258,catapult_fpga_latency
Throughput,0.612194797935924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612194797935924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7701069139428627,catapult,CLB,105,catapult_fpga_latency
Throughput,0.7701069139428627,catapult,LUT,532,catapult_fpga_latency
Throughput,0.7701069139428627,catapult,FF,352,catapult_fpga_latency
Throughput,0.7701069139428627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7701069139428627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8047389467093822,catapult,CLB,169,catapult_fpga_latency
Throughput,0.8047389467093822,catapult,LUT,697,catapult_fpga_latency
Throughput,0.8047389467093822,catapult,FF,357,catapult_fpga_latency
Throughput,0.8047389467093822,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8047389467093822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7600199125217081,catapult,CLB,257,catapult_fpga_latency
Throughput,0.7600199125217081,catapult,LUT,863,catapult_fpga_latency
Throughput,0.7600199125217081,catapult,FF,289,catapult_fpga_latency
Throughput,0.7600199125217081,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7600199125217081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7228499370759129,catapult,CLB,166,catapult_fpga_latency
Throughput,0.7228499370759129,catapult,LUT,858,catapult_fpga_latency
Throughput,0.7228499370759129,catapult,FF,472,catapult_fpga_latency
Throughput,0.7228499370759129,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7228499370759129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628598332580063,catapult,CLB,238,catapult_fpga_latency
Throughput,0.628598332580063,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.628598332580063,catapult,FF,478,catapult_fpga_latency
Throughput,0.628598332580063,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628598332580063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6656982975431739,catapult,CLB,325,catapult_fpga_latency
Throughput,0.6656982975431739,catapult,LUT,1349,catapult_fpga_latency
Throughput,0.6656982975431739,catapult,FF,337,catapult_fpga_latency
Throughput,0.6656982975431739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6656982975431739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7183170119736263,catapult,CLB,228,catapult_fpga_latency
Throughput,0.7183170119736263,catapult,LUT,1165,catapult_fpga_latency
Throughput,0.7183170119736263,catapult,FF,548,catapult_fpga_latency
Throughput,0.7183170119736263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7183170119736263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6888527776954981,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6888527776954981,catapult,LUT,1535,catapult_fpga_latency
Throughput,0.6888527776954981,catapult,FF,553,catapult_fpga_latency
Throughput,0.6888527776954981,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6888527776954981,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6564070248679802,catapult,CLB,383,catapult_fpga_latency
Throughput,0.6564070248679802,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.6564070248679802,catapult,FF,258,catapult_fpga_latency
Throughput,0.6564070248679802,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6564070248679802,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557192157860467,catapult,CLB,393,catapult_fpga_latency
Throughput,0.6557192157860467,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.6557192157860467,catapult,FF,862,catapult_fpga_latency
Throughput,0.6557192157860467,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557192157860467,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6245530542205734,catapult,CLB,480,catapult_fpga_latency
Throughput,0.6245530542205734,catapult,LUT,2486,catapult_fpga_latency
Throughput,0.6245530542205734,catapult,FF,861,catapult_fpga_latency
Throughput,0.6245530542205734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6245530542205734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6181604410698379,catapult,CLB,577,catapult_fpga_latency
Throughput,0.6181604410698379,catapult,LUT,2742,catapult_fpga_latency
Throughput,0.6181604410698379,catapult,FF,275,catapult_fpga_latency
Throughput,0.6181604410698379,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6181604410698379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6932038983014425,catapult,CLB,183,catapult_fpga_latency
Throughput,0.6932038983014425,catapult,LUT,964,catapult_fpga_latency
Throughput,0.6932038983014425,catapult,FF,393,catapult_fpga_latency
Throughput,0.6932038983014425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6932038983014425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623167886413943,catapult,CLB,186,catapult_fpga_latency
Throughput,0.623167886413943,catapult,LUT,964,catapult_fpga_latency
Throughput,0.623167886413943,catapult,FF,388,catapult_fpga_latency
Throughput,0.623167886413943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623167886413943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6580207131760094,catapult,CLB,218,catapult_fpga_latency
Throughput,0.6580207131760094,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.6580207131760094,catapult,FF,245,catapult_fpga_latency
Throughput,0.6580207131760094,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6580207131760094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6528310016386059,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6528310016386059,catapult,LUT,1179,catapult_fpga_latency
Throughput,0.6528310016386059,catapult,FF,548,catapult_fpga_latency
Throughput,0.6528310016386059,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6528310016386059,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6549050093029256,catapult,CLB,267,catapult_fpga_latency
Throughput,0.6549050093029256,catapult,LUT,1478,catapult_fpga_latency
Throughput,0.6549050093029256,catapult,FF,551,catapult_fpga_latency
Throughput,0.6549050093029256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6549050093029256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6462674500289851,catapult,CLB,314,catapult_fpga_latency
Throughput,0.6462674500289851,catapult,LUT,1682,catapult_fpga_latency
Throughput,0.6462674500289851,catapult,FF,258,catapult_fpga_latency
Throughput,0.6462674500289851,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6462674500289851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6537515861647859,catapult,CLB,409,catapult_fpga_latency
Throughput,0.6537515861647859,catapult,LUT,1806,catapult_fpga_latency
Throughput,0.6537515861647859,catapult,FF,861,catapult_fpga_latency
Throughput,0.6537515861647859,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6537515861647859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363553637439077,catapult,CLB,522,catapult_fpga_latency
Throughput,0.6363553637439077,catapult,LUT,2513,catapult_fpga_latency
Throughput,0.6363553637439077,catapult,FF,867,catapult_fpga_latency
Throughput,0.6363553637439077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363553637439077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6167277535506558,catapult,CLB,521,catapult_fpga_latency
Throughput,0.6167277535506558,catapult,LUT,2729,catapult_fpga_latency
Throughput,0.6167277535506558,catapult,FF,273,catapult_fpga_latency
Throughput,0.6167277535506558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6167277535506558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6072983905985351,catapult,CLB,692,catapult_fpga_latency
Throughput,0.6072983905985351,catapult,LUT,3042,catapult_fpga_latency
Throughput,0.6072983905985351,catapult,FF,1478,catapult_fpga_latency
Throughput,0.6072983905985351,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6072983905985351,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6242275184459232,catapult,CLB,907,catapult_fpga_latency
Throughput,0.6242275184459232,catapult,LUT,4596,catapult_fpga_latency
Throughput,0.6242275184459232,catapult,FF,1495,catapult_fpga_latency
Throughput,0.6242275184459232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6242275184459232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6213086499832867,catapult,CLB,871,catapult_fpga_latency
Throughput,0.6213086499832867,catapult,LUT,4603,catapult_fpga_latency
Throughput,0.6213086499832867,catapult,FF,290,catapult_fpga_latency
Throughput,0.6213086499832867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6213086499832867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,CLB,207,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,LUT,1065,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,FF,546,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624079093287967,catapult,CLB,303,catapult_fpga_latency
Throughput,0.624079093287967,catapult,LUT,1503,catapult_fpga_latency
Throughput,0.624079093287967,catapult,FF,550,catapult_fpga_latency
Throughput,0.624079093287967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624079093287967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6760328768308661,catapult,CLB,360,catapult_fpga_latency
Throughput,0.6760328768308661,catapult,LUT,1742,catapult_fpga_latency
Throughput,0.6760328768308661,catapult,FF,258,catapult_fpga_latency
Throughput,0.6760328768308661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6760328768308661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6741065560233106,catapult,CLB,423,catapult_fpga_latency
Throughput,0.6741065560233106,catapult,LUT,1789,catapult_fpga_latency
Throughput,0.6741065560233106,catapult,FF,863,catapult_fpga_latency
Throughput,0.6741065560233106,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6741065560233106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412759853045196,catapult,CLB,495,catapult_fpga_latency
Throughput,0.6412759853045196,catapult,LUT,2517,catapult_fpga_latency
Throughput,0.6412759853045196,catapult,FF,865,catapult_fpga_latency
Throughput,0.6412759853045196,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412759853045196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632523071279025,catapult,CLB,533,catapult_fpga_latency
Throughput,0.632523071279025,catapult,LUT,2626,catapult_fpga_latency
Throughput,0.632523071279025,catapult,FF,271,catapult_fpga_latency
Throughput,0.632523071279025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632523071279025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642027780542064,catapult,CLB,664,catapult_fpga_latency
Throughput,0.642027780542064,catapult,LUT,3061,catapult_fpga_latency
Throughput,0.642027780542064,catapult,FF,1482,catapult_fpga_latency
Throughput,0.642027780542064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642027780542064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616283061275176,catapult,CLB,944,catapult_fpga_latency
Throughput,0.616283061275176,catapult,LUT,5030,catapult_fpga_latency
Throughput,0.616283061275176,catapult,FF,1485,catapult_fpga_latency
Throughput,0.616283061275176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616283061275176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6225723569157516,catapult,CLB,872,catapult_fpga_latency
Throughput,0.6225723569157516,catapult,LUT,4648,catapult_fpga_latency
Throughput,0.6225723569157516,catapult,FF,276,catapult_fpga_latency
Throughput,0.6225723569157516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6225723569157516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6270913496510864,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6270913496510864,catapult,LUT,1720,catapult_fpga_latency
Throughput,0.6270913496510864,catapult,FF,861,catapult_fpga_latency
Throughput,0.6270913496510864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6270913496510864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607460710959867,catapult,CLB,472,catapult_fpga_latency
Throughput,0.607460710959867,catapult,LUT,2421,catapult_fpga_latency
Throughput,0.607460710959867,catapult,FF,863,catapult_fpga_latency
Throughput,0.607460710959867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607460710959867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6512099807046482,catapult,CLB,478,catapult_fpga_latency
Throughput,0.6512099807046482,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.6512099807046482,catapult,FF,262,catapult_fpga_latency
Throughput,0.6512099807046482,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6512099807046482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6245928435401172,catapult,CLB,700,catapult_fpga_latency
Throughput,0.6245928435401172,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.6245928435401172,catapult,FF,1477,catapult_fpga_latency
Throughput,0.6245928435401172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6245928435401172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6273454879430471,catapult,CLB,859,catapult_fpga_latency
Throughput,0.6273454879430471,catapult,LUT,4542,catapult_fpga_latency
Throughput,0.6273454879430471,catapult,FF,1485,catapult_fpga_latency
Throughput,0.6273454879430471,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6273454879430471,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342006661643798,catapult,CLB,852,catapult_fpga_latency
Throughput,0.6342006661643798,catapult,LUT,4583,catapult_fpga_latency
Throughput,0.6342006661643798,catapult,FF,280,catapult_fpga_latency
Throughput,0.6342006661643798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342006661643798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7966216867508271,catapult,CLB,111,catapult_fpga_latency
Throughput,0.7966216867508271,catapult,LUT,600,catapult_fpga_latency
Throughput,0.7966216867508271,catapult,FF,290,catapult_fpga_latency
Throughput,0.7966216867508271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7966216867508271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7758632060064227,catapult,CLB,147,catapult_fpga_latency
Throughput,0.7758632060064227,catapult,LUT,706,catapult_fpga_latency
Throughput,0.7758632060064227,catapult,FF,291,catapult_fpga_latency
Throughput,0.7758632060064227,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7758632060064227,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6393632964548585,catapult,CLB,293,catapult_fpga_latency
Throughput,0.6393632964548585,catapult,LUT,1112,catapult_fpga_latency
Throughput,0.6393632964548585,catapult,FF,299,catapult_fpga_latency
Throughput,0.6393632964548585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6393632964548585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6375916378581511,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6375916378581511,catapult,LUT,918,catapult_fpga_latency
Throughput,0.6375916378581511,catapult,FF,342,catapult_fpga_latency
Throughput,0.6375916378581511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6375916378581511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6105427297487556,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6105427297487556,catapult,LUT,1134,catapult_fpga_latency
Throughput,0.6105427297487556,catapult,FF,345,catapult_fpga_latency
Throughput,0.6105427297487556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6105427297487556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622032516127748,catapult,CLB,310,catapult_fpga_latency
Throughput,0.622032516127748,catapult,LUT,1425,catapult_fpga_latency
Throughput,0.622032516127748,catapult,FF,348,catapult_fpga_latency
Throughput,0.622032516127748,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622032516127748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.692002732026786,catapult,CLB,199,catapult_fpga_latency
Throughput,0.692002732026786,catapult,LUT,1065,catapult_fpga_latency
Throughput,0.692002732026786,catapult,FF,248,catapult_fpga_latency
Throughput,0.692002732026786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.692002732026786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6452457967075688,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6452457967075688,catapult,LUT,1256,catapult_fpga_latency
Throughput,0.6452457967075688,catapult,FF,249,catapult_fpga_latency
Throughput,0.6452457967075688,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6452457967075688,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6246127401011373,catapult,CLB,417,catapult_fpga_latency
Throughput,0.6246127401011373,catapult,LUT,1917,catapult_fpga_latency
Throughput,0.6246127401011373,catapult,FF,256,catapult_fpga_latency
Throughput,0.6246127401011373,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6246127401011373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6481973631331268,catapult,CLB,291,catapult_fpga_latency
Throughput,0.6481973631331268,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.6481973631331268,catapult,FF,257,catapult_fpga_latency
Throughput,0.6481973631331268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6481973631331268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6675433736307017,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6675433736307017,catapult,LUT,1919,catapult_fpga_latency
Throughput,0.6675433736307017,catapult,FF,256,catapult_fpga_latency
Throughput,0.6675433736307017,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6675433736307017,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6432080128281406,catapult,CLB,630,catapult_fpga_latency
Throughput,0.6432080128281406,catapult,LUT,3060,catapult_fpga_latency
Throughput,0.6432080128281406,catapult,FF,260,catapult_fpga_latency
Throughput,0.6432080128281406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6432080128281406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6418200991098597,catapult,CLB,150,catapult_fpga_latency
Throughput,0.6418200991098597,catapult,LUT,855,catapult_fpga_latency
Throughput,0.6418200991098597,catapult,FF,343,catapult_fpga_latency
Throughput,0.6418200991098597,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6418200991098597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6142253359351919,catapult,CLB,202,catapult_fpga_latency
Throughput,0.6142253359351919,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.6142253359351919,catapult,FF,344,catapult_fpga_latency
Throughput,0.6142253359351919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6142253359351919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6265098888320854,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6265098888320854,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.6265098888320854,catapult,FF,351,catapult_fpga_latency
Throughput,0.6265098888320854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6265098888320854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6604108151516733,catapult,CLB,203,catapult_fpga_latency
Throughput,0.6604108151516733,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.6604108151516733,catapult,FF,248,catapult_fpga_latency
Throughput,0.6604108151516733,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6604108151516733,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6631044694567451,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6631044694567451,catapult,LUT,1261,catapult_fpga_latency
Throughput,0.6631044694567451,catapult,FF,249,catapult_fpga_latency
Throughput,0.6631044694567451,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6631044694567451,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6663361639293577,catapult,CLB,387,catapult_fpga_latency
Throughput,0.6663361639293577,catapult,LUT,1921,catapult_fpga_latency
Throughput,0.6663361639293577,catapult,FF,260,catapult_fpga_latency
Throughput,0.6663361639293577,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6663361639293577,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6433143555598443,catapult,CLB,268,catapult_fpga_latency
Throughput,0.6433143555598443,catapult,LUT,1523,catapult_fpga_latency
Throughput,0.6433143555598443,catapult,FF,255,catapult_fpga_latency
Throughput,0.6433143555598443,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6433143555598443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,CLB,362,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,LUT,1855,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,FF,260,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289229066301053,catapult,CLB,628,catapult_fpga_latency
Throughput,0.6289229066301053,catapult,LUT,3012,catapult_fpga_latency
Throughput,0.6289229066301053,catapult,FF,263,catapult_fpga_latency
Throughput,0.6289229066301053,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289229066301053,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6378893517130519,catapult,CLB,490,catapult_fpga_latency
Throughput,0.6378893517130519,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.6378893517130519,catapult,FF,271,catapult_fpga_latency
Throughput,0.6378893517130519,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6378893517130519,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6314622265610693,catapult,CLB,614,catapult_fpga_latency
Throughput,0.6314622265610693,catapult,LUT,3303,catapult_fpga_latency
Throughput,0.6314622265610693,catapult,FF,274,catapult_fpga_latency
Throughput,0.6314622265610693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6314622265610693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6185431823551897,catapult,CLB,986,catapult_fpga_latency
Throughput,0.6185431823551897,catapult,LUT,5191,catapult_fpga_latency
Throughput,0.6185431823551897,catapult,FF,278,catapult_fpga_latency
Throughput,0.6185431823551897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6185431823551897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268366313297963,catapult,CLB,207,catapult_fpga_latency
Throughput,0.6268366313297963,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.6268366313297963,catapult,FF,249,catapult_fpga_latency
Throughput,0.6268366313297963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268366313297963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6553883077415122,catapult,CLB,263,catapult_fpga_latency
Throughput,0.6553883077415122,catapult,LUT,1381,catapult_fpga_latency
Throughput,0.6553883077415122,catapult,FF,252,catapult_fpga_latency
Throughput,0.6553883077415122,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6553883077415122,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6418888993017533,catapult,CLB,375,catapult_fpga_latency
Throughput,0.6418888993017533,catapult,LUT,2032,catapult_fpga_latency
Throughput,0.6418888993017533,catapult,FF,256,catapult_fpga_latency
Throughput,0.6418888993017533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6418888993017533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6812007662146218,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6812007662146218,catapult,LUT,1543,catapult_fpga_latency
Throughput,0.6812007662146218,catapult,FF,257,catapult_fpga_latency
Throughput,0.6812007662146218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6812007662146218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6753124670785172,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6753124670785172,catapult,LUT,1908,catapult_fpga_latency
Throughput,0.6753124670785172,catapult,FF,256,catapult_fpga_latency
Throughput,0.6753124670785172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6753124670785172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6447677739908417,catapult,CLB,580,catapult_fpga_latency
Throughput,0.6447677739908417,catapult,LUT,2873,catapult_fpga_latency
Throughput,0.6447677739908417,catapult,FF,269,catapult_fpga_latency
Throughput,0.6447677739908417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6447677739908417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6319618497270557,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6319618497270557,catapult,LUT,2213,catapult_fpga_latency
Throughput,0.6319618497270557,catapult,FF,278,catapult_fpga_latency
Throughput,0.6319618497270557,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6319618497270557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,CLB,528,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,LUT,2809,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,FF,276,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6590289603686345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6222233283970282,catapult,CLB,885,catapult_fpga_latency
Throughput,0.6222233283970282,catapult,LUT,5001,catapult_fpga_latency
Throughput,0.6222233283970282,catapult,FF,278,catapult_fpga_latency
Throughput,0.6222233283970282,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6222233283970282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6272290151124559,catapult,CLB,311,catapult_fpga_latency
Throughput,0.6272290151124559,catapult,LUT,1664,catapult_fpga_latency
Throughput,0.6272290151124559,catapult,FF,258,catapult_fpga_latency
Throughput,0.6272290151124559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6272290151124559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640862960427994,catapult,CLB,369,catapult_fpga_latency
Throughput,0.640862960427994,catapult,LUT,2053,catapult_fpga_latency
Throughput,0.640862960427994,catapult,FF,257,catapult_fpga_latency
Throughput,0.640862960427994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640862960427994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6561034018961389,catapult,CLB,595,catapult_fpga_latency
Throughput,0.6561034018961389,catapult,LUT,3115,catapult_fpga_latency
Throughput,0.6561034018961389,catapult,FF,268,catapult_fpga_latency
Throughput,0.6561034018961389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6561034018961389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6821277748105219,catapult,CLB,422,catapult_fpga_latency
Throughput,0.6821277748105219,catapult,LUT,2440,catapult_fpga_latency
Throughput,0.6821277748105219,catapult,FF,265,catapult_fpga_latency
Throughput,0.6821277748105219,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6821277748105219,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640579699004411,catapult,CLB,575,catapult_fpga_latency
Throughput,0.640579699004411,catapult,LUT,3200,catapult_fpga_latency
Throughput,0.640579699004411,catapult,FF,278,catapult_fpga_latency
Throughput,0.640579699004411,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640579699004411,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144725490533436,catapult,CLB,1012,catapult_fpga_latency
Throughput,0.6144725490533436,catapult,LUT,4984,catapult_fpga_latency
Throughput,0.6144725490533436,catapult,FF,277,catapult_fpga_latency
Throughput,0.6144725490533436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6144725490533436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6511455277697289,catapult,CLB,142,catapult_fpga_latency
Throughput,0.6511455277697289,catapult,LUT,702,catapult_fpga_latency
Throughput,0.6511455277697289,catapult,FF,292,catapult_fpga_latency
Throughput,0.6511455277697289,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6511455277697289,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6315060915077587,catapult,CLB,176,catapult_fpga_latency
Throughput,0.6315060915077587,catapult,LUT,906,catapult_fpga_latency
Throughput,0.6315060915077587,catapult,FF,294,catapult_fpga_latency
Throughput,0.6315060915077587,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6315060915077587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6140706930463249,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6140706930463249,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.6140706930463249,catapult,FF,304,catapult_fpga_latency
Throughput,0.6140706930463249,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6140706930463249,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684220573554738,catapult,CLB,156,catapult_fpga_latency
Throughput,0.684220573554738,catapult,LUT,860,catapult_fpga_latency
Throughput,0.684220573554738,catapult,FF,355,catapult_fpga_latency
Throughput,0.684220573554738,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684220573554738,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6849920301177296,catapult,CLB,253,catapult_fpga_latency
Throughput,0.6849920301177296,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.6849920301177296,catapult,FF,355,catapult_fpga_latency
Throughput,0.6849920301177296,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6849920301177296,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6115336468870186,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6115336468870186,catapult,LUT,1607,catapult_fpga_latency
Throughput,0.6115336468870186,catapult,FF,365,catapult_fpga_latency
Throughput,0.6115336468870186,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6115336468870186,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7068246749666731,catapult,CLB,226,catapult_fpga_latency
Throughput,0.7068246749666731,catapult,LUT,1139,catapult_fpga_latency
Throughput,0.7068246749666731,catapult,FF,481,catapult_fpga_latency
Throughput,0.7068246749666731,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7068246749666731,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6715028300486772,catapult,CLB,350,catapult_fpga_latency
Throughput,0.6715028300486772,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.6715028300486772,catapult,FF,485,catapult_fpga_latency
Throughput,0.6715028300486772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6715028300486772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624164399909621,catapult,CLB,559,catapult_fpga_latency
Throughput,0.624164399909621,catapult,LUT,2539,catapult_fpga_latency
Throughput,0.624164399909621,catapult,FF,498,catapult_fpga_latency
Throughput,0.624164399909621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624164399909621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605098343309234,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6605098343309234,catapult,LUT,1428,catapult_fpga_latency
Throughput,0.6605098343309234,catapult,FF,243,catapult_fpga_latency
Throughput,0.6605098343309234,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605098343309234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62106824981104,catapult,CLB,467,catapult_fpga_latency
Throughput,0.62106824981104,catapult,LUT,2325,catapult_fpga_latency
Throughput,0.62106824981104,catapult,FF,247,catapult_fpga_latency
Throughput,0.62106824981104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62106824981104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6859453905155702,catapult,CLB,688,catapult_fpga_latency
Throughput,0.6859453905155702,catapult,LUT,3505,catapult_fpga_latency
Throughput,0.6859453905155702,catapult,FF,258,catapult_fpga_latency
Throughput,0.6859453905155702,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6859453905155702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6384790917251832,catapult,CLB,130,catapult_fpga_latency
Throughput,0.6384790917251832,catapult,LUT,755,catapult_fpga_latency
Throughput,0.6384790917251832,catapult,FF,353,catapult_fpga_latency
Throughput,0.6384790917251832,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6384790917251832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234662729684974,catapult,CLB,216,catapult_fpga_latency
Throughput,0.6234662729684974,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.6234662729684974,catapult,FF,355,catapult_fpga_latency
Throughput,0.6234662729684974,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234662729684974,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6330868937085091,catapult,CLB,297,catapult_fpga_latency
Throughput,0.6330868937085091,catapult,LUT,1517,catapult_fpga_latency
Throughput,0.6330868937085091,catapult,FF,366,catapult_fpga_latency
Throughput,0.6330868937085091,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6330868937085091,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6673785371062467,catapult,CLB,229,catapult_fpga_latency
Throughput,0.6673785371062467,catapult,LUT,1156,catapult_fpga_latency
Throughput,0.6673785371062467,catapult,FF,482,catapult_fpga_latency
Throughput,0.6673785371062467,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6673785371062467,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6670121789753759,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6670121789753759,catapult,LUT,1636,catapult_fpga_latency
Throughput,0.6670121789753759,catapult,FF,485,catapult_fpga_latency
Throughput,0.6670121789753759,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6670121789753759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6701770540759163,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6701770540759163,catapult,LUT,2323,catapult_fpga_latency
Throughput,0.6701770540759163,catapult,FF,495,catapult_fpga_latency
Throughput,0.6701770540759163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6701770540759163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6958128764347662,catapult,CLB,274,catapult_fpga_latency
Throughput,0.6958128764347662,catapult,LUT,1508,catapult_fpga_latency
Throughput,0.6958128764347662,catapult,FF,243,catapult_fpga_latency
Throughput,0.6958128764347662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6958128764347662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6369954200029302,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6369954200029302,catapult,LUT,2252,catapult_fpga_latency
Throughput,0.6369954200029302,catapult,FF,247,catapult_fpga_latency
Throughput,0.6369954200029302,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6369954200029302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6590441618902441,catapult,CLB,703,catapult_fpga_latency
Throughput,0.6590441618902441,catapult,LUT,3494,catapult_fpga_latency
Throughput,0.6590441618902441,catapult,FF,252,catapult_fpga_latency
Throughput,0.6590441618902441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6590441618902441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638701341336687,catapult,CLB,428,catapult_fpga_latency
Throughput,0.638701341336687,catapult,LUT,2438,catapult_fpga_latency
Throughput,0.638701341336687,catapult,FF,244,catapult_fpga_latency
Throughput,0.638701341336687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638701341336687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6445300666830808,catapult,CLB,684,catapult_fpga_latency
Throughput,0.6445300666830808,catapult,LUT,3632,catapult_fpga_latency
Throughput,0.6445300666830808,catapult,FF,246,catapult_fpga_latency
Throughput,0.6445300666830808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6445300666830808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6461572061713182,catapult,CLB,161,catapult_fpga_latency
Throughput,0.6461572061713182,catapult,LUT,827,catapult_fpga_latency
Throughput,0.6461572061713182,catapult,FF,242,catapult_fpga_latency
Throughput,0.6461572061713182,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6461572061713182,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6644712536446249,catapult,CLB,252,catapult_fpga_latency
Throughput,0.6644712536446249,catapult,LUT,1229,catapult_fpga_latency
Throughput,0.6644712536446249,catapult,FF,244,catapult_fpga_latency
Throughput,0.6644712536446249,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6644712536446249,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6323618779377161,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6323618779377161,catapult,LUT,2020,catapult_fpga_latency
Throughput,0.6323618779377161,catapult,FF,251,catapult_fpga_latency
Throughput,0.6323618779377161,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6323618779377161,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6746441083667338,catapult,CLB,272,catapult_fpga_latency
Throughput,0.6746441083667338,catapult,LUT,1487,catapult_fpga_latency
Throughput,0.6746441083667338,catapult,FF,243,catapult_fpga_latency
Throughput,0.6746441083667338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6746441083667338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6913085918597031,catapult,CLB,398,catapult_fpga_latency
Throughput,0.6913085918597031,catapult,LUT,2033,catapult_fpga_latency
Throughput,0.6913085918597031,catapult,FF,245,catapult_fpga_latency
Throughput,0.6913085918597031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6913085918597031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6249378967965058,catapult,CLB,757,catapult_fpga_latency
Throughput,0.6249378967965058,catapult,LUT,3501,catapult_fpga_latency
Throughput,0.6249378967965058,catapult,FF,252,catapult_fpga_latency
Throughput,0.6249378967965058,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6249378967965058,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429970865802007,catapult,CLB,505,catapult_fpga_latency
Throughput,0.6429970865802007,catapult,LUT,2789,catapult_fpga_latency
Throughput,0.6429970865802007,catapult,FF,245,catapult_fpga_latency
Throughput,0.6429970865802007,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429970865802007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6321556063668183,catapult,CLB,814,catapult_fpga_latency
Throughput,0.6321556063668183,catapult,LUT,4664,catapult_fpga_latency
Throughput,0.6321556063668183,catapult,FF,260,catapult_fpga_latency
Throughput,0.6321556063668183,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6321556063668183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6843938358015997,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6843938358015997,catapult,LUT,1127,catapult_fpga_latency
Throughput,0.6843938358015997,catapult,FF,243,catapult_fpga_latency
Throughput,0.6843938358015997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6843938358015997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6839309065640953,catapult,CLB,334,catapult_fpga_latency
Throughput,0.6839309065640953,catapult,LUT,1606,catapult_fpga_latency
Throughput,0.6839309065640953,catapult,FF,245,catapult_fpga_latency
Throughput,0.6839309065640953,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6839309065640953,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6584188729185733,catapult,CLB,665,catapult_fpga_latency
Throughput,0.6584188729185733,catapult,LUT,3292,catapult_fpga_latency
Throughput,0.6584188729185733,catapult,FF,252,catapult_fpga_latency
Throughput,0.6584188729185733,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6584188729185733,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6401548662652469,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6401548662652469,catapult,LUT,2633,catapult_fpga_latency
Throughput,0.6401548662652469,catapult,FF,247,catapult_fpga_latency
Throughput,0.6401548662652469,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6401548662652469,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6448446923800637,catapult,CLB,787,catapult_fpga_latency
Throughput,0.6448446923800637,catapult,LUT,4338,catapult_fpga_latency
Throughput,0.6448446923800637,catapult,FF,255,catapult_fpga_latency
Throughput,0.6448446923800637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6448446923800637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7602348517504027,catapult,CLB,85,catapult_fpga_latency
Throughput,0.7602348517504027,catapult,LUT,419,catapult_fpga_latency
Throughput,0.7602348517504027,catapult,FF,279,catapult_fpga_latency
Throughput,0.7602348517504027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7602348517504027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6425616104136105,catapult,CLB,137,catapult_fpga_latency
Throughput,0.6425616104136105,catapult,LUT,554,catapult_fpga_latency
Throughput,0.6425616104136105,catapult,FF,281,catapult_fpga_latency
Throughput,0.6425616104136105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6425616104136105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7419349812698514,catapult,CLB,143,catapult_fpga_latency
Throughput,0.7419349812698514,catapult,LUT,660,catapult_fpga_latency
Throughput,0.7419349812698514,catapult,FF,291,catapult_fpga_latency
Throughput,0.7419349812698514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7419349812698514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7089237190989012,catapult,CLB,104,catapult_fpga_latency
Throughput,0.7089237190989012,catapult,LUT,591,catapult_fpga_latency
Throughput,0.7089237190989012,catapult,FF,327,catapult_fpga_latency
Throughput,0.7089237190989012,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7089237190989012,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6199850955583027,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6199850955583027,catapult,LUT,716,catapult_fpga_latency
Throughput,0.6199850955583027,catapult,FF,329,catapult_fpga_latency
Throughput,0.6199850955583027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6199850955583027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325074683319323,catapult,CLB,258,catapult_fpga_latency
Throughput,0.6325074683319323,catapult,LUT,985,catapult_fpga_latency
Throughput,0.6325074683319323,catapult,FF,337,catapult_fpga_latency
Throughput,0.6325074683319323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325074683319323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7477479700511983,catapult,CLB,126,catapult_fpga_latency
Throughput,0.7477479700511983,catapult,LUT,634,catapult_fpga_latency
Throughput,0.7477479700511983,catapult,FF,241,catapult_fpga_latency
Throughput,0.7477479700511983,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7477479700511983,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7205830958411547,catapult,CLB,199,catapult_fpga_latency
Throughput,0.7205830958411547,catapult,LUT,874,catapult_fpga_latency
Throughput,0.7205830958411547,catapult,FF,243,catapult_fpga_latency
Throughput,0.7205830958411547,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7205830958411547,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6695067141480828,catapult,CLB,281,catapult_fpga_latency
Throughput,0.6695067141480828,catapult,LUT,1155,catapult_fpga_latency
Throughput,0.6695067141480828,catapult,FF,250,catapult_fpga_latency
Throughput,0.6695067141480828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6695067141480828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6753904601097509,catapult,CLB,171,catapult_fpga_latency
Throughput,0.6753904601097509,catapult,LUT,895,catapult_fpga_latency
Throughput,0.6753904601097509,catapult,FF,242,catapult_fpga_latency
Throughput,0.6753904601097509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6753904601097509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6690126710999906,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6690126710999906,catapult,LUT,1336,catapult_fpga_latency
Throughput,0.6690126710999906,catapult,FF,244,catapult_fpga_latency
Throughput,0.6690126710999906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6690126710999906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6385736818242773,catapult,CLB,392,catapult_fpga_latency
Throughput,0.6385736818242773,catapult,LUT,1859,catapult_fpga_latency
Throughput,0.6385736818242773,catapult,FF,257,catapult_fpga_latency
Throughput,0.6385736818242773,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6385736818242773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6468242546158997,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6468242546158997,catapult,LUT,626,catapult_fpga_latency
Throughput,0.6468242546158997,catapult,FF,328,catapult_fpga_latency
Throughput,0.6468242546158997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6468242546158997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6211592944375807,catapult,CLB,156,catapult_fpga_latency
Throughput,0.6211592944375807,catapult,LUT,715,catapult_fpga_latency
Throughput,0.6211592944375807,catapult,FF,330,catapult_fpga_latency
Throughput,0.6211592944375807,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6211592944375807,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6424926659462182,catapult,CLB,171,catapult_fpga_latency
Throughput,0.6424926659462182,catapult,LUT,898,catapult_fpga_latency
Throughput,0.6424926659462182,catapult,FF,337,catapult_fpga_latency
Throughput,0.6424926659462182,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6424926659462182,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6664427419053864,catapult,CLB,120,catapult_fpga_latency
Throughput,0.6664427419053864,catapult,LUT,613,catapult_fpga_latency
Throughput,0.6664427419053864,catapult,FF,241,catapult_fpga_latency
Throughput,0.6664427419053864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6664427419053864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6215399647089608,catapult,CLB,177,catapult_fpga_latency
Throughput,0.6215399647089608,catapult,LUT,861,catapult_fpga_latency
Throughput,0.6215399647089608,catapult,FF,243,catapult_fpga_latency
Throughput,0.6215399647089608,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6215399647089608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6264478776572352,catapult,CLB,276,catapult_fpga_latency
Throughput,0.6264478776572352,catapult,LUT,1112,catapult_fpga_latency
Throughput,0.6264478776572352,catapult,FF,250,catapult_fpga_latency
Throughput,0.6264478776572352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6264478776572352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379267889699907,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6379267889699907,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.6379267889699907,catapult,FF,242,catapult_fpga_latency
Throughput,0.6379267889699907,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379267889699907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6751282743721306,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6751282743721306,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.6751282743721306,catapult,FF,244,catapult_fpga_latency
Throughput,0.6751282743721306,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6751282743721306,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6051027101340182,catapult,CLB,407,catapult_fpga_latency
Throughput,0.6051027101340182,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.6051027101340182,catapult,FF,251,catapult_fpga_latency
Throughput,0.6051027101340182,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6051027101340182,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6282590940503864,catapult,CLB,285,catapult_fpga_latency
Throughput,0.6282590940503864,catapult,LUT,1572,catapult_fpga_latency
Throughput,0.6282590940503864,catapult,FF,244,catapult_fpga_latency
Throughput,0.6282590940503864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6282590940503864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632869334632825,catapult,CLB,448,catapult_fpga_latency
Throughput,0.632869334632825,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.632869334632825,catapult,FF,249,catapult_fpga_latency
Throughput,0.632869334632825,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632869334632825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6169263618186742,catapult,CLB,624,catapult_fpga_latency
Throughput,0.6169263618186742,catapult,LUT,3141,catapult_fpga_latency
Throughput,0.6169263618186742,catapult,FF,256,catapult_fpga_latency
Throughput,0.6169263618186742,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6169263618186742,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6927731292700804,catapult,CLB,135,catapult_fpga_latency
Throughput,0.6927731292700804,catapult,LUT,684,catapult_fpga_latency
Throughput,0.6927731292700804,catapult,FF,241,catapult_fpga_latency
Throughput,0.6927731292700804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6927731292700804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6737082654572256,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6737082654572256,catapult,LUT,876,catapult_fpga_latency
Throughput,0.6737082654572256,catapult,FF,243,catapult_fpga_latency
Throughput,0.6737082654572256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6737082654572256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6517137464677115,catapult,CLB,211,catapult_fpga_latency
Throughput,0.6517137464677115,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.6517137464677115,catapult,FF,250,catapult_fpga_latency
Throughput,0.6517137464677115,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6517137464677115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6574587378896101,catapult,CLB,195,catapult_fpga_latency
Throughput,0.6574587378896101,catapult,LUT,1049,catapult_fpga_latency
Throughput,0.6574587378896101,catapult,FF,242,catapult_fpga_latency
Throughput,0.6574587378896101,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6574587378896101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6282338336587585,catapult,CLB,275,catapult_fpga_latency
Throughput,0.6282338336587585,catapult,LUT,1372,catapult_fpga_latency
Throughput,0.6282338336587585,catapult,FF,244,catapult_fpga_latency
Throughput,0.6282338336587585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6282338336587585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6332484569318226,catapult,CLB,357,catapult_fpga_latency
Throughput,0.6332484569318226,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.6332484569318226,catapult,FF,251,catapult_fpga_latency
Throughput,0.6332484569318226,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6332484569318226,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6158113252629206,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6158113252629206,catapult,LUT,1546,catapult_fpga_latency
Throughput,0.6158113252629206,catapult,FF,245,catapult_fpga_latency
Throughput,0.6158113252629206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6158113252629206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6063979838479834,catapult,CLB,430,catapult_fpga_latency
Throughput,0.6063979838479834,catapult,LUT,2282,catapult_fpga_latency
Throughput,0.6063979838479834,catapult,FF,253,catapult_fpga_latency
Throughput,0.6063979838479834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6063979838479834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6006442510236479,catapult,CLB,586,catapult_fpga_latency
Throughput,0.6006442510236479,catapult,LUT,3140,catapult_fpga_latency
Throughput,0.6006442510236479,catapult,FF,260,catapult_fpga_latency
Throughput,0.6006442510236479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6006442510236479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67332721952218,catapult,CLB,177,catapult_fpga_latency
Throughput,0.67332721952218,catapult,LUT,918,catapult_fpga_latency
Throughput,0.67332721952218,catapult,FF,242,catapult_fpga_latency
Throughput,0.67332721952218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67332721952218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6693117868482911,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6693117868482911,catapult,LUT,1252,catapult_fpga_latency
Throughput,0.6693117868482911,catapult,FF,244,catapult_fpga_latency
Throughput,0.6693117868482911,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6693117868482911,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627912730177109,catapult,CLB,338,catapult_fpga_latency
Throughput,0.627912730177109,catapult,LUT,1701,catapult_fpga_latency
Throughput,0.627912730177109,catapult,FF,251,catapult_fpga_latency
Throughput,0.627912730177109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627912730177109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6568783040978696,catapult,CLB,274,catapult_fpga_latency
Throughput,0.6568783040978696,catapult,LUT,1610,catapult_fpga_latency
Throughput,0.6568783040978696,catapult,FF,246,catapult_fpga_latency
Throughput,0.6568783040978696,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6568783040978696,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410260519397769,catapult,CLB,469,catapult_fpga_latency
Throughput,0.6410260519397769,catapult,LUT,2325,catapult_fpga_latency
Throughput,0.6410260519397769,catapult,FF,249,catapult_fpga_latency
Throughput,0.6410260519397769,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6410260519397769,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6100064233676381,catapult,CLB,610,catapult_fpga_latency
Throughput,0.6100064233676381,catapult,LUT,3008,catapult_fpga_latency
Throughput,0.6100064233676381,catapult,FF,257,catapult_fpga_latency
Throughput,0.6100064233676381,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6100064233676381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,CLB,107,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,LUT,538,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,FF,359,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7602458330925889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,CLB,154,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,LUT,727,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,FF,364,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7360355652385123,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,LUT,864,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,FF,296,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374376028266533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,FF,487,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6748594605173472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,206,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1117,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,491,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,LUT,1259,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,FF,346,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6562920026881721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,CLB,228,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,FF,546,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7369772436166716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,FF,551,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6976512176455527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,LUT,1851,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,FF,260,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6313063559292609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,CLB,396,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,FF,860,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7134794824705225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,CLB,484,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,FF,866,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6421696085526717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624946098399013,catapult,CLB,576,catapult_fpga_latency
Throughput,0.624946098399013,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.624946098399013,catapult,FF,268,catapult_fpga_latency
Throughput,0.624946098399013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624946098399013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632521470941331,catapult,CLB,176,catapult_fpga_latency
Throughput,0.632521470941331,catapult,LUT,906,catapult_fpga_latency
Throughput,0.632521470941331,catapult,FF,488,catapult_fpga_latency
Throughput,0.632521470941331,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632521470941331,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,FF,490,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6275482380641895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,FF,345,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6174505097980134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648403306856865,catapult,CLB,229,catapult_fpga_latency
Throughput,0.648403306856865,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.648403306856865,catapult,FF,547,catapult_fpga_latency
Throughput,0.648403306856865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648403306856865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,LUT,1533,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,FF,549,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6544275623947599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,CLB,356,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,FF,256,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372239466210244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688348260165355,catapult,CLB,410,catapult_fpga_latency
Throughput,0.688348260165355,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.688348260165355,catapult,FF,860,catapult_fpga_latency
Throughput,0.688348260165355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688348260165355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,LUT,2551,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,FF,859,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6285896397112762,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,LUT,2771,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,FF,266,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6328412992231872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,LUT,3219,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6283566024255821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,CLB,911,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,LUT,5245,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,FF,1494,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6442427248890291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6168354122742845,catapult,CLB,874,catapult_fpga_latency
Throughput,0.6168354122742845,catapult,LUT,4842,catapult_fpga_latency
Throughput,0.6168354122742845,catapult,FF,282,catapult_fpga_latency
Throughput,0.6168354122742845,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6168354122742845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,FF,546,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6822641344660737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,CLB,324,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,FF,551,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6214248650731262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,CLB,365,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,FF,254,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605809545262676,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,LUT,1926,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,FF,862,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6549285996840625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,FF,869,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6456765818914838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,FF,266,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6097728291325066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620898576838372,catapult,CLB,678,catapult_fpga_latency
Throughput,0.620898576838372,catapult,LUT,3070,catapult_fpga_latency
Throughput,0.620898576838372,catapult,FF,1476,catapult_fpga_latency
Throughput,0.620898576838372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620898576838372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,CLB,914,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,FF,1495,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6221242307433886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,CLB,839,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,FF,278,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6150946692205397,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635071439186194,catapult,CLB,403,catapult_fpga_latency
Throughput,0.635071439186194,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.635071439186194,catapult,FF,855,catapult_fpga_latency
Throughput,0.635071439186194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635071439186194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,CLB,537,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,LUT,2699,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,FF,862,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342642217895131,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,CLB,539,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,LUT,2753,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,FF,264,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079197351415297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,LUT,3157,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,FF,1484,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6529290396719685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,CLB,1020,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,LUT,5285,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,FF,1498,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6583131121489052,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,CLB,772,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,LUT,4287,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,FF,280,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6404279083112172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6981100067786482,catapult,CLB,122,catapult_fpga_latency
Throughput,0.6981100067786482,catapult,LUT,714,catapult_fpga_latency
Throughput,0.6981100067786482,catapult,FF,240,catapult_fpga_latency
Throughput,0.6981100067786482,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6981100067786482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6748813221195054,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6748813221195054,catapult,LUT,887,catapult_fpga_latency
Throughput,0.6748813221195054,catapult,FF,241,catapult_fpga_latency
Throughput,0.6748813221195054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6748813221195054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,CLB,268,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,LUT,1188,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,FF,248,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6130038968657724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530650629130228,catapult,CLB,161,catapult_fpga_latency
Throughput,0.6530650629130228,catapult,LUT,928,catapult_fpga_latency
Throughput,0.6530650629130228,catapult,FF,357,catapult_fpga_latency
Throughput,0.6530650629130228,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6530650629130228,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283427836087988,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6283427836087988,catapult,LUT,1159,catapult_fpga_latency
Throughput,0.6283427836087988,catapult,FF,360,catapult_fpga_latency
Throughput,0.6283427836087988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6283427836087988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6551242508654191,catapult,CLB,309,catapult_fpga_latency
Throughput,0.6551242508654191,catapult,LUT,1513,catapult_fpga_latency
Throughput,0.6551242508654191,catapult,FF,369,catapult_fpga_latency
Throughput,0.6551242508654191,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6551242508654191,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6776624170456494,catapult,CLB,212,catapult_fpga_latency
Throughput,0.6776624170456494,catapult,LUT,1172,catapult_fpga_latency
Throughput,0.6776624170456494,catapult,FF,248,catapult_fpga_latency
Throughput,0.6776624170456494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6776624170456494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6835816671599848,catapult,CLB,256,catapult_fpga_latency
Throughput,0.6835816671599848,catapult,LUT,1400,catapult_fpga_latency
Throughput,0.6835816671599848,catapult,FF,250,catapult_fpga_latency
Throughput,0.6835816671599848,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6835816671599848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6676757472793883,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6676757472793883,catapult,LUT,2220,catapult_fpga_latency
Throughput,0.6676757472793883,catapult,FF,255,catapult_fpga_latency
Throughput,0.6676757472793883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6676757472793883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6380847248897709,catapult,CLB,316,catapult_fpga_latency
Throughput,0.6380847248897709,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.6380847248897709,catapult,FF,259,catapult_fpga_latency
Throughput,0.6380847248897709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6380847248897709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620796432158745,catapult,CLB,441,catapult_fpga_latency
Throughput,0.620796432158745,catapult,LUT,2148,catapult_fpga_latency
Throughput,0.620796432158745,catapult,FF,262,catapult_fpga_latency
Throughput,0.620796432158745,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620796432158745,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6731536237542451,catapult,CLB,698,catapult_fpga_latency
Throughput,0.6731536237542451,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.6731536237542451,catapult,FF,271,catapult_fpga_latency
Throughput,0.6731536237542451,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6731536237542451,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6411234534499494,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6411234534499494,catapult,LUT,900,catapult_fpga_latency
Throughput,0.6411234534499494,catapult,FF,358,catapult_fpga_latency
Throughput,0.6411234534499494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6411234534499494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6125056503646246,catapult,CLB,194,catapult_fpga_latency
Throughput,0.6125056503646246,catapult,LUT,1053,catapult_fpga_latency
Throughput,0.6125056503646246,catapult,FF,359,catapult_fpga_latency
Throughput,0.6125056503646246,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6125056503646246,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6106430193121961,catapult,CLB,276,catapult_fpga_latency
Throughput,0.6106430193121961,catapult,LUT,1411,catapult_fpga_latency
Throughput,0.6106430193121961,catapult,FF,364,catapult_fpga_latency
Throughput,0.6106430193121961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6106430193121961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6798128883006241,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6798128883006241,catapult,LUT,1143,catapult_fpga_latency
Throughput,0.6798128883006241,catapult,FF,248,catapult_fpga_latency
Throughput,0.6798128883006241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6798128883006241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6491255629541445,catapult,CLB,287,catapult_fpga_latency
Throughput,0.6491255629541445,catapult,LUT,1418,catapult_fpga_latency
Throughput,0.6491255629541445,catapult,FF,250,catapult_fpga_latency
Throughput,0.6491255629541445,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6491255629541445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682767681600871,catapult,CLB,460,catapult_fpga_latency
Throughput,0.6682767681600871,catapult,LUT,2108,catapult_fpga_latency
Throughput,0.6682767681600871,catapult,FF,262,catapult_fpga_latency
Throughput,0.6682767681600871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682767681600871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644744078509197,catapult,CLB,321,catapult_fpga_latency
Throughput,0.644744078509197,catapult,LUT,1788,catapult_fpga_latency
Throughput,0.644744078509197,catapult,FF,259,catapult_fpga_latency
Throughput,0.644744078509197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644744078509197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6377160582005184,catapult,CLB,411,catapult_fpga_latency
Throughput,0.6377160582005184,catapult,LUT,2107,catapult_fpga_latency
Throughput,0.6377160582005184,catapult,FF,261,catapult_fpga_latency
Throughput,0.6377160582005184,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6377160582005184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6244976696869456,catapult,CLB,667,catapult_fpga_latency
Throughput,0.6244976696869456,catapult,LUT,3326,catapult_fpga_latency
Throughput,0.6244976696869456,catapult,FF,273,catapult_fpga_latency
Throughput,0.6244976696869456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6244976696869456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372755196981863,catapult,CLB,512,catapult_fpga_latency
Throughput,0.6372755196981863,catapult,LUT,2920,catapult_fpga_latency
Throughput,0.6372755196981863,catapult,FF,269,catapult_fpga_latency
Throughput,0.6372755196981863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372755196981863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6416862487920256,catapult,CLB,651,catapult_fpga_latency
Throughput,0.6416862487920256,catapult,LUT,3634,catapult_fpga_latency
Throughput,0.6416862487920256,catapult,FF,272,catapult_fpga_latency
Throughput,0.6416862487920256,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6416862487920256,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6536456103448569,catapult,CLB,202,catapult_fpga_latency
Throughput,0.6536456103448569,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.6536456103448569,catapult,FF,252,catapult_fpga_latency
Throughput,0.6536456103448569,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6536456103448569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6630706137050065,catapult,CLB,296,catapult_fpga_latency
Throughput,0.6630706137050065,catapult,LUT,1370,catapult_fpga_latency
Throughput,0.6630706137050065,catapult,FF,251,catapult_fpga_latency
Throughput,0.6630706137050065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6630706137050065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6224421517825187,catapult,CLB,463,catapult_fpga_latency
Throughput,0.6224421517825187,catapult,LUT,2086,catapult_fpga_latency
Throughput,0.6224421517825187,catapult,FF,255,catapult_fpga_latency
Throughput,0.6224421517825187,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6224421517825187,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6161979967403126,catapult,CLB,342,catapult_fpga_latency
Throughput,0.6161979967403126,catapult,LUT,1808,catapult_fpga_latency
Throughput,0.6161979967403126,catapult,FF,257,catapult_fpga_latency
Throughput,0.6161979967403126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6161979967403126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577714047037233,catapult,CLB,429,catapult_fpga_latency
Throughput,0.6577714047037233,catapult,LUT,2266,catapult_fpga_latency
Throughput,0.6577714047037233,catapult,FF,263,catapult_fpga_latency
Throughput,0.6577714047037233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577714047037233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334963741835024,catapult,CLB,624,catapult_fpga_latency
Throughput,0.6334963741835024,catapult,LUT,3414,catapult_fpga_latency
Throughput,0.6334963741835024,catapult,FF,265,catapult_fpga_latency
Throughput,0.6334963741835024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334963741835024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6304434854698537,catapult,CLB,553,catapult_fpga_latency
Throughput,0.6304434854698537,catapult,LUT,2872,catapult_fpga_latency
Throughput,0.6304434854698537,catapult,FF,280,catapult_fpga_latency
Throughput,0.6304434854698537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6304434854698537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,CLB,649,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,LUT,3398,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,FF,287,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6178388614465462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6261301649477307,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6261301649477307,catapult,LUT,1569,catapult_fpga_latency
Throughput,0.6261301649477307,catapult,FF,259,catapult_fpga_latency
Throughput,0.6261301649477307,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6261301649477307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6248961110215426,catapult,CLB,367,catapult_fpga_latency
Throughput,0.6248961110215426,catapult,LUT,1952,catapult_fpga_latency
Throughput,0.6248961110215426,catapult,FF,258,catapult_fpga_latency
Throughput,0.6248961110215426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6248961110215426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6182261730996191,catapult,CLB,610,catapult_fpga_latency
Throughput,0.6182261730996191,catapult,LUT,2896,catapult_fpga_latency
Throughput,0.6182261730996191,catapult,FF,263,catapult_fpga_latency
Throughput,0.6182261730996191,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6182261730996191,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642686739058901,catapult,CLB,514,catapult_fpga_latency
Throughput,0.642686739058901,catapult,LUT,3012,catapult_fpga_latency
Throughput,0.642686739058901,catapult,FF,276,catapult_fpga_latency
Throughput,0.642686739058901,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642686739058901,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642138681406746,catapult,CLB,743,catapult_fpga_latency
Throughput,0.642138681406746,catapult,LUT,4383,catapult_fpga_latency
Throughput,0.642138681406746,catapult,FF,290,catapult_fpga_latency
Throughput,0.642138681406746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642138681406746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6216512424632558,catapult,CLB,121,catapult_fpga_latency
Throughput,0.6216512424632558,catapult,LUT,660,catapult_fpga_latency
Throughput,0.6216512424632558,catapult,FF,299,catapult_fpga_latency
Throughput,0.6216512424632558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6216512424632558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6516245652035089,catapult,CLB,183,catapult_fpga_latency
Throughput,0.6516245652035089,catapult,LUT,889,catapult_fpga_latency
Throughput,0.6516245652035089,catapult,FF,301,catapult_fpga_latency
Throughput,0.6516245652035089,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6516245652035089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6262599567504874,catapult,CLB,308,catapult_fpga_latency
Throughput,0.6262599567504874,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.6262599567504874,catapult,FF,308,catapult_fpga_latency
Throughput,0.6262599567504874,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6262599567504874,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6850797843916903,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6850797843916903,catapult,LUT,848,catapult_fpga_latency
Throughput,0.6850797843916903,catapult,FF,242,catapult_fpga_latency
Throughput,0.6850797843916903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6850797843916903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.727088707730698,catapult,CLB,224,catapult_fpga_latency
Throughput,0.727088707730698,catapult,LUT,1132,catapult_fpga_latency
Throughput,0.727088707730698,catapult,FF,244,catapult_fpga_latency
Throughput,0.727088707730698,catapult,DSP,1,catapult_fpga_latency
Throughput,0.727088707730698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6858522399934158,catapult,CLB,349,catapult_fpga_latency
Throughput,0.6858522399934158,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.6858522399934158,catapult,FF,251,catapult_fpga_latency
Throughput,0.6858522399934158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6858522399934158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6679214684654237,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6679214684654237,catapult,LUT,1174,catapult_fpga_latency
Throughput,0.6679214684654237,catapult,FF,243,catapult_fpga_latency
Throughput,0.6679214684654237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6679214684654237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6515400778590392,catapult,CLB,337,catapult_fpga_latency
Throughput,0.6515400778590392,catapult,LUT,1623,catapult_fpga_latency
Throughput,0.6515400778590392,catapult,FF,246,catapult_fpga_latency
Throughput,0.6515400778590392,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6515400778590392,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6472424881036831,catapult,CLB,486,catapult_fpga_latency
Throughput,0.6472424881036831,catapult,LUT,2328,catapult_fpga_latency
Throughput,0.6472424881036831,catapult,FF,254,catapult_fpga_latency
Throughput,0.6472424881036831,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6472424881036831,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688828578120049,catapult,CLB,319,catapult_fpga_latency
Throughput,0.688828578120049,catapult,LUT,1822,catapult_fpga_latency
Throughput,0.688828578120049,catapult,FF,244,catapult_fpga_latency
Throughput,0.688828578120049,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688828578120049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6922772321094796,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6922772321094796,catapult,LUT,2625,catapult_fpga_latency
Throughput,0.6922772321094796,catapult,FF,246,catapult_fpga_latency
Throughput,0.6922772321094796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6922772321094796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6337882665510637,catapult,CLB,691,catapult_fpga_latency
Throughput,0.6337882665510637,catapult,LUT,3551,catapult_fpga_latency
Throughput,0.6337882665510637,catapult,FF,256,catapult_fpga_latency
Throughput,0.6337882665510637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6337882665510637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7073291322698404,catapult,CLB,153,catapult_fpga_latency
Throughput,0.7073291322698404,catapult,LUT,839,catapult_fpga_latency
Throughput,0.7073291322698404,catapult,FF,242,catapult_fpga_latency
Throughput,0.7073291322698404,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7073291322698404,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648152829251915,catapult,CLB,247,catapult_fpga_latency
Throughput,0.648152829251915,catapult,LUT,1150,catapult_fpga_latency
Throughput,0.648152829251915,catapult,FF,244,catapult_fpga_latency
Throughput,0.648152829251915,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648152829251915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7029145649521175,catapult,CLB,325,catapult_fpga_latency
Throughput,0.7029145649521175,catapult,LUT,1558,catapult_fpga_latency
Throughput,0.7029145649521175,catapult,FF,251,catapult_fpga_latency
Throughput,0.7029145649521175,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7029145649521175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6398935217179862,catapult,CLB,213,catapult_fpga_latency
Throughput,0.6398935217179862,catapult,LUT,1122,catapult_fpga_latency
Throughput,0.6398935217179862,catapult,FF,243,catapult_fpga_latency
Throughput,0.6398935217179862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6398935217179862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652804152878899,catapult,CLB,298,catapult_fpga_latency
Throughput,0.652804152878899,catapult,LUT,1539,catapult_fpga_latency
Throughput,0.652804152878899,catapult,FF,245,catapult_fpga_latency
Throughput,0.652804152878899,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652804152878899,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6694726496991055,catapult,CLB,440,catapult_fpga_latency
Throughput,0.6694726496991055,catapult,LUT,2296,catapult_fpga_latency
Throughput,0.6694726496991055,catapult,FF,254,catapult_fpga_latency
Throughput,0.6694726496991055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6694726496991055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6797893196940404,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6797893196940404,catapult,LUT,1817,catapult_fpga_latency
Throughput,0.6797893196940404,catapult,FF,244,catapult_fpga_latency
Throughput,0.6797893196940404,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6797893196940404,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6730208811458585,catapult,CLB,504,catapult_fpga_latency
Throughput,0.6730208811458585,catapult,LUT,2620,catapult_fpga_latency
Throughput,0.6730208811458585,catapult,FF,253,catapult_fpga_latency
Throughput,0.6730208811458585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6730208811458585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6561791736604431,catapult,CLB,672,catapult_fpga_latency
Throughput,0.6561791736604431,catapult,LUT,3364,catapult_fpga_latency
Throughput,0.6561791736604431,catapult,FF,253,catapult_fpga_latency
Throughput,0.6561791736604431,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6561791736604431,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6508065119699589,catapult,CLB,541,catapult_fpga_latency
Throughput,0.6508065119699589,catapult,LUT,3002,catapult_fpga_latency
Throughput,0.6508065119699589,catapult,FF,249,catapult_fpga_latency
Throughput,0.6508065119699589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6508065119699589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6183290029692159,catapult,CLB,879,catapult_fpga_latency
Throughput,0.6183290029692159,catapult,LUT,5075,catapult_fpga_latency
Throughput,0.6183290029692159,catapult,FF,262,catapult_fpga_latency
Throughput,0.6183290029692159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6183290029692159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7179338438321585,catapult,CLB,195,catapult_fpga_latency
Throughput,0.7179338438321585,catapult,LUT,1158,catapult_fpga_latency
Throughput,0.7179338438321585,catapult,FF,243,catapult_fpga_latency
Throughput,0.7179338438321585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7179338438321585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669560507178693,catapult,CLB,317,catapult_fpga_latency
Throughput,0.669560507178693,catapult,LUT,1611,catapult_fpga_latency
Throughput,0.669560507178693,catapult,FF,246,catapult_fpga_latency
Throughput,0.669560507178693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669560507178693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6575434701988149,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6575434701988149,catapult,LUT,2375,catapult_fpga_latency
Throughput,0.6575434701988149,catapult,FF,253,catapult_fpga_latency
Throughput,0.6575434701988149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6575434701988149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6913095476761629,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6913095476761629,catapult,LUT,1962,catapult_fpga_latency
Throughput,0.6913095476761629,catapult,FF,244,catapult_fpga_latency
Throughput,0.6913095476761629,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6913095476761629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6586001322469065,catapult,CLB,501,catapult_fpga_latency
Throughput,0.6586001322469065,catapult,LUT,2578,catapult_fpga_latency
Throughput,0.6586001322469065,catapult,FF,246,catapult_fpga_latency
Throughput,0.6586001322469065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6586001322469065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6374798636048083,catapult,CLB,712,catapult_fpga_latency
Throughput,0.6374798636048083,catapult,LUT,3594,catapult_fpga_latency
Throughput,0.6374798636048083,catapult,FF,257,catapult_fpga_latency
Throughput,0.6374798636048083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6374798636048083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6250964992720751,catapult,CLB,537,catapult_fpga_latency
Throughput,0.6250964992720751,catapult,LUT,2995,catapult_fpga_latency
Throughput,0.6250964992720751,catapult,FF,247,catapult_fpga_latency
Throughput,0.6250964992720751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6250964992720751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628844203219808,catapult,CLB,936,catapult_fpga_latency
Throughput,0.628844203219808,catapult,LUT,5075,catapult_fpga_latency
Throughput,0.628844203219808,catapult,FF,259,catapult_fpga_latency
Throughput,0.628844203219808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628844203219808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679282758920511,catapult,CLB,316,catapult_fpga_latency
Throughput,0.679282758920511,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.679282758920511,catapult,FF,244,catapult_fpga_latency
Throughput,0.679282758920511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679282758920511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351561467871262,catapult,CLB,571,catapult_fpga_latency
Throughput,0.6351561467871262,catapult,LUT,2849,catapult_fpga_latency
Throughput,0.6351561467871262,catapult,FF,249,catapult_fpga_latency
Throughput,0.6351561467871262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351561467871262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6420628194262527,catapult,CLB,668,catapult_fpga_latency
Throughput,0.6420628194262527,catapult,LUT,3526,catapult_fpga_latency
Throughput,0.6420628194262527,catapult,FF,259,catapult_fpga_latency
Throughput,0.6420628194262527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6420628194262527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530851087452014,catapult,CLB,609,catapult_fpga_latency
Throughput,0.6530851087452014,catapult,LUT,3345,catapult_fpga_latency
Throughput,0.6530851087452014,catapult,FF,248,catapult_fpga_latency
Throughput,0.6530851087452014,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6530851087452014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513368036558232,catapult,CLB,943,catapult_fpga_latency
Throughput,0.6513368036558232,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.6513368036558232,catapult,FF,257,catapult_fpga_latency
Throughput,0.6513368036558232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513368036558232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6737677293555883,catapult,CLB,87,catapult_fpga_latency
Throughput,0.6737677293555883,catapult,LUT,454,catapult_fpga_latency
Throughput,0.6737677293555883,catapult,FF,292,catapult_fpga_latency
Throughput,0.6737677293555883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6737677293555883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636687999959252,catapult,CLB,145,catapult_fpga_latency
Throughput,0.636687999959252,catapult,LUT,615,catapult_fpga_latency
Throughput,0.636687999959252,catapult,FF,294,catapult_fpga_latency
Throughput,0.636687999959252,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636687999959252,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6403147274948583,catapult,CLB,164,catapult_fpga_latency
Throughput,0.6403147274948583,catapult,LUT,717,catapult_fpga_latency
Throughput,0.6403147274948583,catapult,FF,304,catapult_fpga_latency
Throughput,0.6403147274948583,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6403147274948583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8631650362917739,catapult,CLB,85,catapult_fpga_latency
Throughput,0.8631650362917739,catapult,LUT,432,catapult_fpga_latency
Throughput,0.8631650362917739,catapult,FF,240,catapult_fpga_latency
Throughput,0.8631650362917739,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8631650362917739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6978912517935806,catapult,CLB,141,catapult_fpga_latency
Throughput,0.6978912517935806,catapult,LUT,634,catapult_fpga_latency
Throughput,0.6978912517935806,catapult,FF,245,catapult_fpga_latency
Throughput,0.6978912517935806,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6978912517935806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.681607038546923,catapult,CLB,171,catapult_fpga_latency
Throughput,0.681607038546923,catapult,LUT,713,catapult_fpga_latency
Throughput,0.681607038546923,catapult,FF,250,catapult_fpga_latency
Throughput,0.681607038546923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.681607038546923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7058114396506516,catapult,CLB,95,catapult_fpga_latency
Throughput,0.7058114396506516,catapult,LUT,477,catapult_fpga_latency
Throughput,0.7058114396506516,catapult,FF,241,catapult_fpga_latency
Throughput,0.7058114396506516,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7058114396506516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7404489490067617,catapult,CLB,122,catapult_fpga_latency
Throughput,0.7404489490067617,catapult,LUT,511,catapult_fpga_latency
Throughput,0.7404489490067617,catapult,FF,243,catapult_fpga_latency
Throughput,0.7404489490067617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7404489490067617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6693480750553383,catapult,CLB,234,catapult_fpga_latency
Throughput,0.6693480750553383,catapult,LUT,826,catapult_fpga_latency
Throughput,0.6693480750553383,catapult,FF,250,catapult_fpga_latency
Throughput,0.6693480750553383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6693480750553383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7763661715520802,catapult,CLB,90,catapult_fpga_latency
Throughput,0.7763661715520802,catapult,LUT,436,catapult_fpga_latency
Throughput,0.7763661715520802,catapult,FF,242,catapult_fpga_latency
Throughput,0.7763661715520802,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7763661715520802,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6977480878213653,catapult,CLB,140,catapult_fpga_latency
Throughput,0.6977480878213653,catapult,LUT,548,catapult_fpga_latency
Throughput,0.6977480878213653,catapult,FF,244,catapult_fpga_latency
Throughput,0.6977480878213653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6977480878213653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.66564246479417,catapult,CLB,239,catapult_fpga_latency
Throughput,0.66564246479417,catapult,LUT,993,catapult_fpga_latency
Throughput,0.66564246479417,catapult,FF,253,catapult_fpga_latency
Throughput,0.66564246479417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.66564246479417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7226357706151726,catapult,CLB,109,catapult_fpga_latency
Throughput,0.7226357706151726,catapult,LUT,513,catapult_fpga_latency
Throughput,0.7226357706151726,catapult,FF,240,catapult_fpga_latency
Throughput,0.7226357706151726,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7226357706151726,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6472010173999994,catapult,CLB,151,catapult_fpga_latency
Throughput,0.6472010173999994,catapult,LUT,623,catapult_fpga_latency
Throughput,0.6472010173999994,catapult,FF,242,catapult_fpga_latency
Throughput,0.6472010173999994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6472010173999994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6145571378353331,catapult,CLB,215,catapult_fpga_latency
Throughput,0.6145571378353331,catapult,LUT,802,catapult_fpga_latency
Throughput,0.6145571378353331,catapult,FF,251,catapult_fpga_latency
Throughput,0.6145571378353331,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6145571378353331,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7097781162630751,catapult,CLB,96,catapult_fpga_latency
Throughput,0.7097781162630751,catapult,LUT,496,catapult_fpga_latency
Throughput,0.7097781162630751,catapult,FF,241,catapult_fpga_latency
Throughput,0.7097781162630751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7097781162630751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6414051390662552,catapult,CLB,162,catapult_fpga_latency
Throughput,0.6414051390662552,catapult,LUT,686,catapult_fpga_latency
Throughput,0.6414051390662552,catapult,FF,244,catapult_fpga_latency
Throughput,0.6414051390662552,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6414051390662552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6550834805633455,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6550834805633455,catapult,LUT,891,catapult_fpga_latency
Throughput,0.6550834805633455,catapult,FF,250,catapult_fpga_latency
Throughput,0.6550834805633455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6550834805633455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7337941560633411,catapult,CLB,112,catapult_fpga_latency
Throughput,0.7337941560633411,catapult,LUT,604,catapult_fpga_latency
Throughput,0.7337941560633411,catapult,FF,242,catapult_fpga_latency
Throughput,0.7337941560633411,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7337941560633411,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631610594383466,catapult,CLB,183,catapult_fpga_latency
Throughput,0.631610594383466,catapult,LUT,765,catapult_fpga_latency
Throughput,0.631610594383466,catapult,FF,246,catapult_fpga_latency
Throughput,0.631610594383466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631610594383466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6409159457964566,catapult,CLB,294,catapult_fpga_latency
Throughput,0.6409159457964566,catapult,LUT,1240,catapult_fpga_latency
Throughput,0.6409159457964566,catapult,FF,254,catapult_fpga_latency
Throughput,0.6409159457964566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6409159457964566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.707354649229903,catapult,CLB,147,catapult_fpga_latency
Throughput,0.707354649229903,catapult,LUT,762,catapult_fpga_latency
Throughput,0.707354649229903,catapult,FF,245,catapult_fpga_latency
Throughput,0.707354649229903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.707354649229903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7128660923817427,catapult,CLB,116,catapult_fpga_latency
Throughput,0.7128660923817427,catapult,LUT,600,catapult_fpga_latency
Throughput,0.7128660923817427,catapult,FF,241,catapult_fpga_latency
Throughput,0.7128660923817427,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7128660923817427,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6267761268494596,catapult,CLB,162,catapult_fpga_latency
Throughput,0.6267761268494596,catapult,LUT,749,catapult_fpga_latency
Throughput,0.6267761268494596,catapult,FF,243,catapult_fpga_latency
Throughput,0.6267761268494596,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6267761268494596,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620897805809244,catapult,CLB,243,catapult_fpga_latency
Throughput,0.620897805809244,catapult,LUT,938,catapult_fpga_latency
Throughput,0.620897805809244,catapult,FF,250,catapult_fpga_latency
Throughput,0.620897805809244,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620897805809244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6931030013439267,catapult,CLB,136,catapult_fpga_latency
Throughput,0.6931030013439267,catapult,LUT,671,catapult_fpga_latency
Throughput,0.6931030013439267,catapult,FF,242,catapult_fpga_latency
Throughput,0.6931030013439267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6931030013439267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334289599919934,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6334289599919934,catapult,LUT,897,catapult_fpga_latency
Throughput,0.6334289599919934,catapult,FF,246,catapult_fpga_latency
Throughput,0.6334289599919934,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334289599919934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6705635348890855,catapult,CLB,276,catapult_fpga_latency
Throughput,0.6705635348890855,catapult,LUT,1201,catapult_fpga_latency
Throughput,0.6705635348890855,catapult,FF,255,catapult_fpga_latency
Throughput,0.6705635348890855,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6705635348890855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.715299907368662,catapult,CLB,153,catapult_fpga_latency
Throughput,0.715299907368662,catapult,LUT,777,catapult_fpga_latency
Throughput,0.715299907368662,catapult,FF,243,catapult_fpga_latency
Throughput,0.715299907368662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.715299907368662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6629725834317848,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6629725834317848,catapult,LUT,802,catapult_fpga_latency
Throughput,0.6629725834317848,catapult,FF,242,catapult_fpga_latency
Throughput,0.6629725834317848,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6629725834317848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6543089516007669,catapult,CLB,274,catapult_fpga_latency
Throughput,0.6543089516007669,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.6543089516007669,catapult,FF,246,catapult_fpga_latency
Throughput,0.6543089516007669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6543089516007669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6091540008321044,catapult,CLB,381,catapult_fpga_latency
Throughput,0.6091540008321044,catapult,LUT,1770,catapult_fpga_latency
Throughput,0.6091540008321044,catapult,FF,260,catapult_fpga_latency
Throughput,0.6091540008321044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6091540008321044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234227404666195,catapult,CLB,204,catapult_fpga_latency
Throughput,0.6234227404666195,catapult,LUT,1033,catapult_fpga_latency
Throughput,0.6234227404666195,catapult,FF,244,catapult_fpga_latency
Throughput,0.6234227404666195,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234227404666195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6360016357962073,catapult,CLB,123,catapult_fpga_latency
Throughput,0.6360016357962073,catapult,LUT,676,catapult_fpga_latency
Throughput,0.6360016357962073,catapult,FF,372,catapult_fpga_latency
Throughput,0.6360016357962073,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6360016357962073,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6219485648536865,catapult,CLB,165,catapult_fpga_latency
Throughput,0.6219485648536865,catapult,LUT,849,catapult_fpga_latency
Throughput,0.6219485648536865,catapult,FF,375,catapult_fpga_latency
Throughput,0.6219485648536865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6219485648536865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6083801938177621,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6083801938177621,catapult,LUT,1039,catapult_fpga_latency
Throughput,0.6083801938177621,catapult,FF,309,catapult_fpga_latency
Throughput,0.6083801938177621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6083801938177621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7064990850836849,catapult,CLB,181,catapult_fpga_latency
Throughput,0.7064990850836849,catapult,LUT,872,catapult_fpga_latency
Throughput,0.7064990850836849,catapult,FF,392,catapult_fpga_latency
Throughput,0.7064990850836849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7064990850836849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6791351349882951,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6791351349882951,catapult,LUT,1179,catapult_fpga_latency
Throughput,0.6791351349882951,catapult,FF,398,catapult_fpga_latency
Throughput,0.6791351349882951,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6791351349882951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6979472672921669,catapult,CLB,293,catapult_fpga_latency
Throughput,0.6979472672921669,catapult,LUT,1317,catapult_fpga_latency
Throughput,0.6979472672921669,catapult,FF,251,catapult_fpga_latency
Throughput,0.6979472672921669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6979472672921669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.692294964731033,catapult,CLB,233,catapult_fpga_latency
Throughput,0.692294964731033,catapult,LUT,1145,catapult_fpga_latency
Throughput,0.692294964731033,catapult,FF,546,catapult_fpga_latency
Throughput,0.692294964731033,catapult,DSP,1,catapult_fpga_latency
Throughput,0.692294964731033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6428718370705616,catapult,CLB,299,catapult_fpga_latency
Throughput,0.6428718370705616,catapult,LUT,1552,catapult_fpga_latency
Throughput,0.6428718370705616,catapult,FF,553,catapult_fpga_latency
Throughput,0.6428718370705616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6428718370705616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557351249765574,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6557351249765574,catapult,LUT,1669,catapult_fpga_latency
Throughput,0.6557351249765574,catapult,FF,251,catapult_fpga_latency
Throughput,0.6557351249765574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557351249765574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6886725079868794,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6886725079868794,catapult,LUT,1628,catapult_fpga_latency
Throughput,0.6886725079868794,catapult,FF,853,catapult_fpga_latency
Throughput,0.6886725079868794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6886725079868794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6085893871748307,catapult,CLB,485,catapult_fpga_latency
Throughput,0.6085893871748307,catapult,LUT,2464,catapult_fpga_latency
Throughput,0.6085893871748307,catapult,FF,856,catapult_fpga_latency
Throughput,0.6085893871748307,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6085893871748307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556237768518912,catapult,CLB,531,catapult_fpga_latency
Throughput,0.6556237768518912,catapult,LUT,2555,catapult_fpga_latency
Throughput,0.6556237768518912,catapult,FF,260,catapult_fpga_latency
Throughput,0.6556237768518912,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556237768518912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7077781992990165,catapult,CLB,181,catapult_fpga_latency
Throughput,0.7077781992990165,catapult,LUT,896,catapult_fpga_latency
Throughput,0.7077781992990165,catapult,FF,392,catapult_fpga_latency
Throughput,0.7077781992990165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7077781992990165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6248660443417442,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6248660443417442,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.6248660443417442,catapult,FF,396,catapult_fpga_latency
Throughput,0.6248660443417442,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6248660443417442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6922513536975222,catapult,CLB,347,catapult_fpga_latency
Throughput,0.6922513536975222,catapult,LUT,1442,catapult_fpga_latency
Throughput,0.6922513536975222,catapult,FF,253,catapult_fpga_latency
Throughput,0.6922513536975222,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6922513536975222,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6749318824997588,catapult,CLB,276,catapult_fpga_latency
Throughput,0.6749318824997588,catapult,LUT,1297,catapult_fpga_latency
Throughput,0.6749318824997588,catapult,FF,545,catapult_fpga_latency
Throughput,0.6749318824997588,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6749318824997588,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577566944831973,catapult,CLB,376,catapult_fpga_latency
Throughput,0.6577566944831973,catapult,LUT,1724,catapult_fpga_latency
Throughput,0.6577566944831973,catapult,FF,550,catapult_fpga_latency
Throughput,0.6577566944831973,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577566944831973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6274738155176784,catapult,CLB,376,catapult_fpga_latency
Throughput,0.6274738155176784,catapult,LUT,1785,catapult_fpga_latency
Throughput,0.6274738155176784,catapult,FF,254,catapult_fpga_latency
Throughput,0.6274738155176784,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6274738155176784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305043025613606,catapult,CLB,417,catapult_fpga_latency
Throughput,0.6305043025613606,catapult,LUT,1816,catapult_fpga_latency
Throughput,0.6305043025613606,catapult,FF,850,catapult_fpga_latency
Throughput,0.6305043025613606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305043025613606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6053045256803472,catapult,CLB,490,catapult_fpga_latency
Throughput,0.6053045256803472,catapult,LUT,2596,catapult_fpga_latency
Throughput,0.6053045256803472,catapult,FF,857,catapult_fpga_latency
Throughput,0.6053045256803472,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6053045256803472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624334693342407,catapult,CLB,556,catapult_fpga_latency
Throughput,0.624334693342407,catapult,LUT,2817,catapult_fpga_latency
Throughput,0.624334693342407,catapult,FF,257,catapult_fpga_latency
Throughput,0.624334693342407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624334693342407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6340683665194148,catapult,CLB,649,catapult_fpga_latency
Throughput,0.6340683665194148,catapult,LUT,2937,catapult_fpga_latency
Throughput,0.6340683665194148,catapult,FF,1464,catapult_fpga_latency
Throughput,0.6340683665194148,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6340683665194148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6472625970246634,catapult,CLB,269,catapult_fpga_latency
Throughput,0.6472625970246634,catapult,LUT,1325,catapult_fpga_latency
Throughput,0.6472625970246634,catapult,FF,546,catapult_fpga_latency
Throughput,0.6472625970246634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6472625970246634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6360020402945452,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6360020402945452,catapult,LUT,1823,catapult_fpga_latency
Throughput,0.6360020402945452,catapult,FF,549,catapult_fpga_latency
Throughput,0.6360020402945452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6360020402945452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6587116259308419,catapult,CLB,403,catapult_fpga_latency
Throughput,0.6587116259308419,catapult,LUT,1927,catapult_fpga_latency
Throughput,0.6587116259308419,catapult,FF,256,catapult_fpga_latency
Throughput,0.6587116259308419,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6587116259308419,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649563655614341,catapult,CLB,417,catapult_fpga_latency
Throughput,0.649563655614341,catapult,LUT,1955,catapult_fpga_latency
Throughput,0.649563655614341,catapult,FF,855,catapult_fpga_latency
Throughput,0.649563655614341,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649563655614341,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406806591322621,catapult,CLB,507,catapult_fpga_latency
Throughput,0.6406806591322621,catapult,LUT,2804,catapult_fpga_latency
Throughput,0.6406806591322621,catapult,FF,864,catapult_fpga_latency
Throughput,0.6406806591322621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406806591322621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400651330279369,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6400651330279369,catapult,LUT,2890,catapult_fpga_latency
Throughput,0.6400651330279369,catapult,FF,264,catapult_fpga_latency
Throughput,0.6400651330279369,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400651330279369,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6550912050730263,catapult,CLB,723,catapult_fpga_latency
Throughput,0.6550912050730263,catapult,LUT,3264,catapult_fpga_latency
Throughput,0.6550912050730263,catapult,FF,1473,catapult_fpga_latency
Throughput,0.6550912050730263,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6550912050730263,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6617651924744062,catapult,CLB,441,catapult_fpga_latency
Throughput,0.6617651924744062,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.6617651924744062,catapult,FF,861,catapult_fpga_latency
Throughput,0.6617651924744062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6617651924744062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6293927681512154,catapult,CLB,579,catapult_fpga_latency
Throughput,0.6293927681512154,catapult,LUT,3082,catapult_fpga_latency
Throughput,0.6293927681512154,catapult,FF,878,catapult_fpga_latency
Throughput,0.6293927681512154,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6293927681512154,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6466343651246808,catapult,CLB,628,catapult_fpga_latency
Throughput,0.6466343651246808,catapult,LUT,3291,catapult_fpga_latency
Throughput,0.6466343651246808,catapult,FF,272,catapult_fpga_latency
Throughput,0.6466343651246808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6466343651246808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6223945010201046,catapult,CLB,842,catapult_fpga_latency
Throughput,0.6223945010201046,catapult,LUT,3651,catapult_fpga_latency
Throughput,0.6223945010201046,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6223945010201046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6223945010201046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,LUT,720,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,FF,238,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6618602376210625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,CLB,192,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,LUT,920,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,FF,242,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6170500810186756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610989252699045,catapult,CLB,270,catapult_fpga_latency
Throughput,0.610989252699045,catapult,LUT,1196,catapult_fpga_latency
Throughput,0.610989252699045,catapult,FF,242,catapult_fpga_latency
Throughput,0.610989252699045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610989252699045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,CLB,183,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,LUT,964,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,FF,246,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7068891293882793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,FF,248,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6559467476192413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,FF,260,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6541689862408637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,FF,247,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502863861244492,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,CLB,331,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,LUT,1703,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,FF,248,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6646081536786727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,FF,253,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6640234108093716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,CLB,340,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,LUT,1979,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,FF,256,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186556859406783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621778797218659,catapult,CLB,505,catapult_fpga_latency
Throughput,0.621778797218659,catapult,LUT,2931,catapult_fpga_latency
Throughput,0.621778797218659,catapult,FF,261,catapult_fpga_latency
Throughput,0.621778797218659,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621778797218659,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,CLB,710,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,LUT,3586,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,FF,268,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6435234194260415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,FF,246,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6517090744623237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,CLB,238,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,FF,247,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6531904762215804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,LUT,1657,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,FF,250,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6370522319124945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,FF,249,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489637995013362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,FF,253,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6390000926550135,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,LUT,2420,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,FF,256,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301915971512819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,LUT,2134,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,FF,258,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6471490817925253,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,CLB,524,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,LUT,2782,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,FF,262,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6394691894152501,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,LUT,3717,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,FF,278,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6295964475650042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6249336008049144,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6249336008049144,catapult,LUT,3507,catapult_fpga_latency
Throughput,0.6249336008049144,catapult,FF,276,catapult_fpga_latency
Throughput,0.6249336008049144,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6249336008049144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,LUT,1499,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,FF,251,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376583146180618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,FF,255,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6128517462597658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623684415685663,catapult,CLB,532,catapult_fpga_latency
Throughput,0.623684415685663,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.623684415685663,catapult,FF,259,catapult_fpga_latency
Throughput,0.623684415685663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623684415685663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,CLB,422,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,LUT,2404,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,FF,265,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6168574812475326,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,CLB,587,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,LUT,3038,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,FF,263,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6227778507811814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,FF,272,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379870233439452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,LUT,3236,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,FF,277,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6290716663605185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,CLB,412,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,FF,260,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489755920279838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,CLB,562,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,FF,268,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342400852418675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,CLB,773,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,LUT,4132,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,FF,280,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6257544251788563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,CLB,699,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,LUT,3860,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,FF,294,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451483873548336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6428838225357781,catapult,CLB,130,catapult_fpga_latency
Throughput,0.6428838225357781,catapult,LUT,732,catapult_fpga_latency
Throughput,0.6428838225357781,catapult,FF,312,catapult_fpga_latency
Throughput,0.6428838225357781,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6428838225357781,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6526652564746025,catapult,CLB,200,catapult_fpga_latency
Throughput,0.6526652564746025,catapult,LUT,969,catapult_fpga_latency
Throughput,0.6526652564746025,catapult,FF,314,catapult_fpga_latency
Throughput,0.6526652564746025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6526652564746025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6708505378544187,catapult,CLB,243,catapult_fpga_latency
Throughput,0.6708505378544187,catapult,LUT,1284,catapult_fpga_latency
Throughput,0.6708505378544187,catapult,FF,321,catapult_fpga_latency
Throughput,0.6708505378544187,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6708505378544187,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6902945279662474,catapult,CLB,157,catapult_fpga_latency
Throughput,0.6902945279662474,catapult,LUT,818,catapult_fpga_latency
Throughput,0.6902945279662474,catapult,FF,240,catapult_fpga_latency
Throughput,0.6902945279662474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6902945279662474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6844781572752842,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6844781572752842,catapult,LUT,1185,catapult_fpga_latency
Throughput,0.6844781572752842,catapult,FF,243,catapult_fpga_latency
Throughput,0.6844781572752842,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6844781572752842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7042585812147475,catapult,CLB,322,catapult_fpga_latency
Throughput,0.7042585812147475,catapult,LUT,1677,catapult_fpga_latency
Throughput,0.7042585812147475,catapult,FF,249,catapult_fpga_latency
Throughput,0.7042585812147475,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7042585812147475,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6998792008499334,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6998792008499334,catapult,LUT,1233,catapult_fpga_latency
Throughput,0.6998792008499334,catapult,FF,241,catapult_fpga_latency
Throughput,0.6998792008499334,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6998792008499334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6785241015153479,catapult,CLB,355,catapult_fpga_latency
Throughput,0.6785241015153479,catapult,LUT,1700,catapult_fpga_latency
Throughput,0.6785241015153479,catapult,FF,243,catapult_fpga_latency
Throughput,0.6785241015153479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6785241015153479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6517430542113355,catapult,CLB,551,catapult_fpga_latency
Throughput,0.6517430542113355,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.6517430542113355,catapult,FF,256,catapult_fpga_latency
Throughput,0.6517430542113355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6517430542113355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6810611204681342,catapult,CLB,310,catapult_fpga_latency
Throughput,0.6810611204681342,catapult,LUT,1623,catapult_fpga_latency
Throughput,0.6810611204681342,catapult,FF,242,catapult_fpga_latency
Throughput,0.6810611204681342,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6810611204681342,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7071430642347545,catapult,CLB,470,catapult_fpga_latency
Throughput,0.7071430642347545,catapult,LUT,2394,catapult_fpga_latency
Throughput,0.7071430642347545,catapult,FF,247,catapult_fpga_latency
Throughput,0.7071430642347545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7071430642347545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6427011960026556,catapult,CLB,686,catapult_fpga_latency
Throughput,0.6427011960026556,catapult,LUT,3382,catapult_fpga_latency
Throughput,0.6427011960026556,catapult,FF,268,catapult_fpga_latency
Throughput,0.6427011960026556,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6427011960026556,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6854972768620676,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6854972768620676,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6854972768620676,catapult,FF,240,catapult_fpga_latency
Throughput,0.6854972768620676,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6854972768620676,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6412599475449362,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6412599475449362,catapult,LUT,1197,catapult_fpga_latency
Throughput,0.6412599475449362,catapult,FF,242,catapult_fpga_latency
Throughput,0.6412599475449362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6412599475449362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6500188180447825,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6500188180447825,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.6500188180447825,catapult,FF,249,catapult_fpga_latency
Throughput,0.6500188180447825,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6500188180447825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6597946850898938,catapult,CLB,239,catapult_fpga_latency
Throughput,0.6597946850898938,catapult,LUT,1315,catapult_fpga_latency
Throughput,0.6597946850898938,catapult,FF,241,catapult_fpga_latency
Throughput,0.6597946850898938,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6597946850898938,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6747752155063345,catapult,CLB,376,catapult_fpga_latency
Throughput,0.6747752155063345,catapult,LUT,1886,catapult_fpga_latency
Throughput,0.6747752155063345,catapult,FF,243,catapult_fpga_latency
Throughput,0.6747752155063345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6747752155063345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638631591316654,catapult,CLB,542,catapult_fpga_latency
Throughput,0.638631591316654,catapult,LUT,2593,catapult_fpga_latency
Throughput,0.638631591316654,catapult,FF,250,catapult_fpga_latency
Throughput,0.638631591316654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638631591316654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6870170270299979,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6870170270299979,catapult,LUT,1958,catapult_fpga_latency
Throughput,0.6870170270299979,catapult,FF,242,catapult_fpga_latency
Throughput,0.6870170270299979,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6870170270299979,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6670847064160207,catapult,CLB,590,catapult_fpga_latency
Throughput,0.6670847064160207,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.6670847064160207,catapult,FF,250,catapult_fpga_latency
Throughput,0.6670847064160207,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6670847064160207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627448618232653,catapult,CLB,785,catapult_fpga_latency
Throughput,0.627448618232653,catapult,LUT,4010,catapult_fpga_latency
Throughput,0.627448618232653,catapult,FF,252,catapult_fpga_latency
Throughput,0.627448618232653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627448618232653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6478954089483426,catapult,CLB,577,catapult_fpga_latency
Throughput,0.6478954089483426,catapult,LUT,3373,catapult_fpga_latency
Throughput,0.6478954089483426,catapult,FF,248,catapult_fpga_latency
Throughput,0.6478954089483426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6478954089483426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6588782860730921,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6588782860730921,catapult,LUT,1344,catapult_fpga_latency
Throughput,0.6588782860730921,catapult,FF,241,catapult_fpga_latency
Throughput,0.6588782860730921,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6588782860730921,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,LUT,1817,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,FF,243,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6639052633745375,catapult,CLB,574,catapult_fpga_latency
Throughput,0.6639052633745375,catapult,LUT,2681,catapult_fpga_latency
Throughput,0.6639052633745375,catapult,FF,252,catapult_fpga_latency
Throughput,0.6639052633745375,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6639052633745375,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664399734771626,catapult,CLB,362,catapult_fpga_latency
Throughput,0.664399734771626,catapult,LUT,2019,catapult_fpga_latency
Throughput,0.664399734771626,catapult,FF,242,catapult_fpga_latency
Throughput,0.664399734771626,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664399734771626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6561709929113848,catapult,CLB,568,catapult_fpga_latency
Throughput,0.6561709929113848,catapult,LUT,2929,catapult_fpga_latency
Throughput,0.6561709929113848,catapult,FF,249,catapult_fpga_latency
Throughput,0.6561709929113848,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6561709929113848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6469045938635924,catapult,CLB,693,catapult_fpga_latency
Throughput,0.6469045938635924,catapult,LUT,3635,catapult_fpga_latency
Throughput,0.6469045938635924,catapult,FF,254,catapult_fpga_latency
Throughput,0.6469045938635924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6469045938635924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626545609700931,catapult,CLB,646,catapult_fpga_latency
Throughput,0.626545609700931,catapult,LUT,3502,catapult_fpga_latency
Throughput,0.626545609700931,catapult,FF,249,catapult_fpga_latency
Throughput,0.626545609700931,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626545609700931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6505055078301348,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6505055078301348,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.6505055078301348,catapult,FF,242,catapult_fpga_latency
Throughput,0.6505055078301348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6505055078301348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6663747945066728,catapult,CLB,456,catapult_fpga_latency
Throughput,0.6663747945066728,catapult,LUT,2397,catapult_fpga_latency
Throughput,0.6663747945066728,catapult,FF,245,catapult_fpga_latency
Throughput,0.6663747945066728,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6663747945066728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334578500313878,catapult,CLB,625,catapult_fpga_latency
Throughput,0.6334578500313878,catapult,LUT,3234,catapult_fpga_latency
Throughput,0.6334578500313878,catapult,FF,254,catapult_fpga_latency
Throughput,0.6334578500313878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334578500313878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6452603690114997,catapult,CLB,608,catapult_fpga_latency
Throughput,0.6452603690114997,catapult,LUT,3282,catapult_fpga_latency
Throughput,0.6452603690114997,catapult,FF,251,catapult_fpga_latency
Throughput,0.6452603690114997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6452603690114997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7566837878985075,catapult,CLB,119,catapult_fpga_latency
Throughput,0.7566837878985075,catapult,LUT,515,catapult_fpga_latency
Throughput,0.7566837878985075,catapult,FF,232,catapult_fpga_latency
Throughput,0.7566837878985075,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7566837878985075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6644505027564729,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6644505027564729,catapult,LUT,572,catapult_fpga_latency
Throughput,0.6644505027564729,catapult,FF,234,catapult_fpga_latency
Throughput,0.6644505027564729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6644505027564729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6798410803490577,catapult,CLB,189,catapult_fpga_latency
Throughput,0.6798410803490577,catapult,LUT,746,catapult_fpga_latency
Throughput,0.6798410803490577,catapult,FF,241,catapult_fpga_latency
Throughput,0.6798410803490577,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6798410803490577,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7409289915882331,catapult,CLB,96,catapult_fpga_latency
Throughput,0.7409289915882331,catapult,LUT,440,catapult_fpga_latency
Throughput,0.7409289915882331,catapult,FF,240,catapult_fpga_latency
Throughput,0.7409289915882331,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7409289915882331,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.805092046173639,catapult,CLB,125,catapult_fpga_latency
Throughput,0.805092046173639,catapult,LUT,642,catapult_fpga_latency
Throughput,0.805092046173639,catapult,FF,242,catapult_fpga_latency
Throughput,0.805092046173639,catapult,DSP,1,catapult_fpga_latency
Throughput,0.805092046173639,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7015057821614095,catapult,CLB,212,catapult_fpga_latency
Throughput,0.7015057821614095,catapult,LUT,856,catapult_fpga_latency
Throughput,0.7015057821614095,catapult,FF,249,catapult_fpga_latency
Throughput,0.7015057821614095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7015057821614095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7623270184704213,catapult,CLB,107,catapult_fpga_latency
Throughput,0.7623270184704213,catapult,LUT,549,catapult_fpga_latency
Throughput,0.7623270184704213,catapult,FF,242,catapult_fpga_latency
Throughput,0.7623270184704213,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7623270184704213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7752178362119756,catapult,CLB,149,catapult_fpga_latency
Throughput,0.7752178362119756,catapult,LUT,605,catapult_fpga_latency
Throughput,0.7752178362119756,catapult,FF,243,catapult_fpga_latency
Throughput,0.7752178362119756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7752178362119756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6163259822079016,catapult,CLB,291,catapult_fpga_latency
Throughput,0.6163259822079016,catapult,LUT,1155,catapult_fpga_latency
Throughput,0.6163259822079016,catapult,FF,252,catapult_fpga_latency
Throughput,0.6163259822079016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6163259822079016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7177462766911896,catapult,CLB,108,catapult_fpga_latency
Throughput,0.7177462766911896,catapult,LUT,556,catapult_fpga_latency
Throughput,0.7177462766911896,catapult,FF,242,catapult_fpga_latency
Throughput,0.7177462766911896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7177462766911896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7181787561287579,catapult,CLB,176,catapult_fpga_latency
Throughput,0.7181787561287579,catapult,LUT,730,catapult_fpga_latency
Throughput,0.7181787561287579,catapult,FF,244,catapult_fpga_latency
Throughput,0.7181787561287579,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7181787561287579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7050112907558215,catapult,CLB,405,catapult_fpga_latency
Throughput,0.7050112907558215,catapult,LUT,1866,catapult_fpga_latency
Throughput,0.7050112907558215,catapult,FF,258,catapult_fpga_latency
Throughput,0.7050112907558215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7050112907558215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7012042481758172,catapult,CLB,114,catapult_fpga_latency
Throughput,0.7012042481758172,catapult,LUT,559,catapult_fpga_latency
Throughput,0.7012042481758172,catapult,FF,240,catapult_fpga_latency
Throughput,0.7012042481758172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7012042481758172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6474117771971213,catapult,CLB,161,catapult_fpga_latency
Throughput,0.6474117771971213,catapult,LUT,695,catapult_fpga_latency
Throughput,0.6474117771971213,catapult,FF,242,catapult_fpga_latency
Throughput,0.6474117771971213,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6474117771971213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513754117506821,catapult,CLB,214,catapult_fpga_latency
Throughput,0.6513754117506821,catapult,LUT,1015,catapult_fpga_latency
Throughput,0.6513754117506821,catapult,FF,249,catapult_fpga_latency
Throughput,0.6513754117506821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513754117506821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6768849214407361,catapult,CLB,126,catapult_fpga_latency
Throughput,0.6768849214407361,catapult,LUT,651,catapult_fpga_latency
Throughput,0.6768849214407361,catapult,FF,241,catapult_fpga_latency
Throughput,0.6768849214407361,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6768849214407361,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6610420799556838,catapult,CLB,224,catapult_fpga_latency
Throughput,0.6610420799556838,catapult,LUT,949,catapult_fpga_latency
Throughput,0.6610420799556838,catapult,FF,243,catapult_fpga_latency
Throughput,0.6610420799556838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6610420799556838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6584856410621109,catapult,CLB,308,catapult_fpga_latency
Throughput,0.6584856410621109,catapult,LUT,1330,catapult_fpga_latency
Throughput,0.6584856410621109,catapult,FF,251,catapult_fpga_latency
Throughput,0.6584856410621109,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6584856410621109,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6518513883130869,catapult,CLB,187,catapult_fpga_latency
Throughput,0.6518513883130869,catapult,LUT,925,catapult_fpga_latency
Throughput,0.6518513883130869,catapult,FF,242,catapult_fpga_latency
Throughput,0.6518513883130869,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6518513883130869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556521476869576,catapult,CLB,274,catapult_fpga_latency
Throughput,0.6556521476869576,catapult,LUT,1308,catapult_fpga_latency
Throughput,0.6556521476869576,catapult,FF,244,catapult_fpga_latency
Throughput,0.6556521476869576,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556521476869576,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6873343524210666,catapult,CLB,396,catapult_fpga_latency
Throughput,0.6873343524210666,catapult,LUT,1959,catapult_fpga_latency
Throughput,0.6873343524210666,catapult,FF,251,catapult_fpga_latency
Throughput,0.6873343524210666,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6873343524210666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6687768806507467,catapult,CLB,130,catapult_fpga_latency
Throughput,0.6687768806507467,catapult,LUT,698,catapult_fpga_latency
Throughput,0.6687768806507467,catapult,FF,241,catapult_fpga_latency
Throughput,0.6687768806507467,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6687768806507467,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520885744952508,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6520885744952508,catapult,LUT,970,catapult_fpga_latency
Throughput,0.6520885744952508,catapult,FF,243,catapult_fpga_latency
Throughput,0.6520885744952508,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6520885744952508,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6143672232628921,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6143672232628921,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.6143672232628921,catapult,FF,253,catapult_fpga_latency
Throughput,0.6143672232628921,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6143672232628921,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759638737867294,catapult,CLB,179,catapult_fpga_latency
Throughput,0.6759638737867294,catapult,LUT,916,catapult_fpga_latency
Throughput,0.6759638737867294,catapult,FF,242,catapult_fpga_latency
Throughput,0.6759638737867294,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6759638737867294,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6145507173343248,catapult,CLB,285,catapult_fpga_latency
Throughput,0.6145507173343248,catapult,LUT,1402,catapult_fpga_latency
Throughput,0.6145507173343248,catapult,FF,237,catapult_fpga_latency
Throughput,0.6145507173343248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6145507173343248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6552998357163312,catapult,CLB,448,catapult_fpga_latency
Throughput,0.6552998357163312,catapult,LUT,2092,catapult_fpga_latency
Throughput,0.6552998357163312,catapult,FF,255,catapult_fpga_latency
Throughput,0.6552998357163312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6552998357163312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6253290794280489,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6253290794280489,catapult,LUT,1190,catapult_fpga_latency
Throughput,0.6253290794280489,catapult,FF,242,catapult_fpga_latency
Throughput,0.6253290794280489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6253290794280489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6653417494629028,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6653417494629028,catapult,LUT,1635,catapult_fpga_latency
Throughput,0.6653417494629028,catapult,FF,244,catapult_fpga_latency
Throughput,0.6653417494629028,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6653417494629028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6165927577481046,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6165927577481046,catapult,LUT,2558,catapult_fpga_latency
Throughput,0.6165927577481046,catapult,FF,257,catapult_fpga_latency
Throughput,0.6165927577481046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6165927577481046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6158792137685957,catapult,CLB,124,catapult_fpga_latency
Throughput,0.6158792137685957,catapult,LUT,670,catapult_fpga_latency
Throughput,0.6158792137685957,catapult,FF,404,catapult_fpga_latency
Throughput,0.6158792137685957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6158792137685957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6240202881476082,catapult,CLB,182,catapult_fpga_latency
Throughput,0.6240202881476082,catapult,LUT,921,catapult_fpga_latency
Throughput,0.6240202881476082,catapult,FF,406,catapult_fpga_latency
Throughput,0.6240202881476082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6240202881476082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617528674944021,catapult,CLB,325,catapult_fpga_latency
Throughput,0.617528674944021,catapult,LUT,1230,catapult_fpga_latency
Throughput,0.617528674944021,catapult,FF,342,catapult_fpga_latency
Throughput,0.617528674944021,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617528674944021,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7227626880989896,catapult,CLB,173,catapult_fpga_latency
Throughput,0.7227626880989896,catapult,LUT,909,catapult_fpga_latency
Throughput,0.7227626880989896,catapult,FF,392,catapult_fpga_latency
Throughput,0.7227626880989896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7227626880989896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6640198834113888,catapult,CLB,246,catapult_fpga_latency
Throughput,0.6640198834113888,catapult,LUT,1218,catapult_fpga_latency
Throughput,0.6640198834113888,catapult,FF,396,catapult_fpga_latency
Throughput,0.6640198834113888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6640198834113888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437056848867561,catapult,CLB,337,catapult_fpga_latency
Throughput,0.6437056848867561,catapult,LUT,1503,catapult_fpga_latency
Throughput,0.6437056848867561,catapult,FF,259,catapult_fpga_latency
Throughput,0.6437056848867561,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437056848867561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7147365088123439,catapult,CLB,244,catapult_fpga_latency
Throughput,0.7147365088123439,catapult,LUT,1276,catapult_fpga_latency
Throughput,0.7147365088123439,catapult,FF,545,catapult_fpga_latency
Throughput,0.7147365088123439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7147365088123439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64487671247011,catapult,CLB,388,catapult_fpga_latency
Throughput,0.64487671247011,catapult,LUT,1830,catapult_fpga_latency
Throughput,0.64487671247011,catapult,FF,555,catapult_fpga_latency
Throughput,0.64487671247011,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64487671247011,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6441149152538006,catapult,CLB,467,catapult_fpga_latency
Throughput,0.6441149152538006,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.6441149152538006,catapult,FF,259,catapult_fpga_latency
Throughput,0.6441149152538006,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6441149152538006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7243537135079653,catapult,CLB,404,catapult_fpga_latency
Throughput,0.7243537135079653,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.7243537135079653,catapult,FF,852,catapult_fpga_latency
Throughput,0.7243537135079653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7243537135079653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6634564221918212,catapult,CLB,543,catapult_fpga_latency
Throughput,0.6634564221918212,catapult,LUT,2829,catapult_fpga_latency
Throughput,0.6634564221918212,catapult,FF,857,catapult_fpga_latency
Throughput,0.6634564221918212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6634564221918212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,CLB,583,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,FF,262,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6477640480589103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7035426185012009,catapult,CLB,194,catapult_fpga_latency
Throughput,0.7035426185012009,catapult,LUT,919,catapult_fpga_latency
Throughput,0.7035426185012009,catapult,FF,392,catapult_fpga_latency
Throughput,0.7035426185012009,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7035426185012009,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6561882157783082,catapult,CLB,261,catapult_fpga_latency
Throughput,0.6561882157783082,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.6561882157783082,catapult,FF,398,catapult_fpga_latency
Throughput,0.6561882157783082,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6561882157783082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6226595783100272,catapult,CLB,349,catapult_fpga_latency
Throughput,0.6226595783100272,catapult,LUT,1486,catapult_fpga_latency
Throughput,0.6226595783100272,catapult,FF,253,catapult_fpga_latency
Throughput,0.6226595783100272,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6226595783100272,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6656420217145741,catapult,CLB,306,catapult_fpga_latency
Throughput,0.6656420217145741,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.6656420217145741,catapult,FF,545,catapult_fpga_latency
Throughput,0.6656420217145741,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6656420217145741,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268181644382236,catapult,CLB,361,catapult_fpga_latency
Throughput,0.6268181644382236,catapult,LUT,1998,catapult_fpga_latency
Throughput,0.6268181644382236,catapult,FF,549,catapult_fpga_latency
Throughput,0.6268181644382236,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268181644382236,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144857645155363,catapult,CLB,422,catapult_fpga_latency
Throughput,0.6144857645155363,catapult,LUT,2162,catapult_fpga_latency
Throughput,0.6144857645155363,catapult,FF,257,catapult_fpga_latency
Throughput,0.6144857645155363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6144857645155363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6288517167651867,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6288517167651867,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.6288517167651867,catapult,FF,852,catapult_fpga_latency
Throughput,0.6288517167651867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6288517167651867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634708259522052,catapult,CLB,573,catapult_fpga_latency
Throughput,0.634708259522052,catapult,LUT,2938,catapult_fpga_latency
Throughput,0.634708259522052,catapult,FF,858,catapult_fpga_latency
Throughput,0.634708259522052,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634708259522052,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6297760642270821,catapult,CLB,699,catapult_fpga_latency
Throughput,0.6297760642270821,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.6297760642270821,catapult,FF,263,catapult_fpga_latency
Throughput,0.6297760642270821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6297760642270821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,CLB,282,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,FF,550,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6834139533993694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6208546312340789,catapult,CLB,406,catapult_fpga_latency
Throughput,0.6208546312340789,catapult,LUT,1966,catapult_fpga_latency
Throughput,0.6208546312340789,catapult,FF,556,catapult_fpga_latency
Throughput,0.6208546312340789,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6208546312340789,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327800304746863,catapult,CLB,460,catapult_fpga_latency
Throughput,0.6327800304746863,catapult,LUT,2262,catapult_fpga_latency
Throughput,0.6327800304746863,catapult,FF,255,catapult_fpga_latency
Throughput,0.6327800304746863,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327800304746863,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6216203279793174,catapult,CLB,475,catapult_fpga_latency
Throughput,0.6216203279793174,catapult,LUT,2264,catapult_fpga_latency
Throughput,0.6216203279793174,catapult,FF,858,catapult_fpga_latency
Throughput,0.6216203279793174,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6216203279793174,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6499157384245132,catapult,CLB,639,catapult_fpga_latency
Throughput,0.6499157384245132,catapult,LUT,3264,catapult_fpga_latency
Throughput,0.6499157384245132,catapult,FF,864,catapult_fpga_latency
Throughput,0.6499157384245132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6499157384245132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6054896110092542,catapult,CLB,645,catapult_fpga_latency
Throughput,0.6054896110092542,catapult,LUT,3362,catapult_fpga_latency
Throughput,0.6054896110092542,catapult,FF,265,catapult_fpga_latency
Throughput,0.6054896110092542,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6054896110092542,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6507755943533503,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6507755943533503,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.6507755943533503,catapult,FF,862,catapult_fpga_latency
Throughput,0.6507755943533503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6507755943533503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6454511186958789,catapult,CLB,658,catapult_fpga_latency
Throughput,0.6454511186958789,catapult,LUT,3759,catapult_fpga_latency
Throughput,0.6454511186958789,catapult,FF,874,catapult_fpga_latency
Throughput,0.6454511186958789,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6454511186958789,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6329806997854828,catapult,CLB,731,catapult_fpga_latency
Throughput,0.6329806997854828,catapult,LUT,3648,catapult_fpga_latency
Throughput,0.6329806997854828,catapult,FF,270,catapult_fpga_latency
Throughput,0.6329806997854828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6329806997854828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6196485601226408,catapult,CLB,149,catapult_fpga_latency
Throughput,0.6196485601226408,catapult,LUT,871,catapult_fpga_latency
Throughput,0.6196485601226408,catapult,FF,342,catapult_fpga_latency
Throughput,0.6196485601226408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6196485601226408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6372535899680991,catapult,CLB,201,catapult_fpga_latency
Throughput,0.6372535899680991,catapult,LUT,958,catapult_fpga_latency
Throughput,0.6372535899680991,catapult,FF,343,catapult_fpga_latency
Throughput,0.6372535899680991,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6372535899680991,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6651434880789658,catapult,CLB,275,catapult_fpga_latency
Throughput,0.6651434880789658,catapult,LUT,1324,catapult_fpga_latency
Throughput,0.6651434880789658,catapult,FF,348,catapult_fpga_latency
Throughput,0.6651434880789658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6651434880789658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6845957735795323,catapult,CLB,183,catapult_fpga_latency
Throughput,0.6845957735795323,catapult,LUT,1024,catapult_fpga_latency
Throughput,0.6845957735795323,catapult,FF,246,catapult_fpga_latency
Throughput,0.6845957735795323,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6845957735795323,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6556616051776286,catapult,CLB,262,catapult_fpga_latency
Throughput,0.6556616051776286,catapult,LUT,1298,catapult_fpga_latency
Throughput,0.6556616051776286,catapult,FF,249,catapult_fpga_latency
Throughput,0.6556616051776286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6556616051776286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7016288313319371,catapult,CLB,382,catapult_fpga_latency
Throughput,0.7016288313319371,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.7016288313319371,catapult,FF,258,catapult_fpga_latency
Throughput,0.7016288313319371,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7016288313319371,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6186250686673826,catapult,CLB,284,catapult_fpga_latency
Throughput,0.6186250686673826,catapult,LUT,1471,catapult_fpga_latency
Throughput,0.6186250686673826,catapult,FF,247,catapult_fpga_latency
Throughput,0.6186250686673826,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6186250686673826,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6409627773686299,catapult,CLB,385,catapult_fpga_latency
Throughput,0.6409627773686299,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.6409627773686299,catapult,FF,248,catapult_fpga_latency
Throughput,0.6409627773686299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6409627773686299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6312421962683485,catapult,CLB,510,catapult_fpga_latency
Throughput,0.6312421962683485,catapult,LUT,2530,catapult_fpga_latency
Throughput,0.6312421962683485,catapult,FF,258,catapult_fpga_latency
Throughput,0.6312421962683485,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6312421962683485,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6562579776360407,catapult,CLB,404,catapult_fpga_latency
Throughput,0.6562579776360407,catapult,LUT,2260,catapult_fpga_latency
Throughput,0.6562579776360407,catapult,FF,253,catapult_fpga_latency
Throughput,0.6562579776360407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6562579776360407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6360635300253789,catapult,CLB,564,catapult_fpga_latency
Throughput,0.6360635300253789,catapult,LUT,3186,catapult_fpga_latency
Throughput,0.6360635300253789,catapult,FF,262,catapult_fpga_latency
Throughput,0.6360635300253789,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6360635300253789,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6877399352699173,catapult,CLB,737,catapult_fpga_latency
Throughput,0.6877399352699173,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6877399352699173,catapult,FF,269,catapult_fpga_latency
Throughput,0.6877399352699173,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6877399352699173,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6548921425385846,catapult,CLB,185,catapult_fpga_latency
Throughput,0.6548921425385846,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.6548921425385846,catapult,FF,246,catapult_fpga_latency
Throughput,0.6548921425385846,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6548921425385846,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631981020345997,catapult,CLB,261,catapult_fpga_latency
Throughput,0.631981020345997,catapult,LUT,1256,catapult_fpga_latency
Throughput,0.631981020345997,catapult,FF,247,catapult_fpga_latency
Throughput,0.631981020345997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631981020345997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6398898365657368,catapult,CLB,350,catapult_fpga_latency
Throughput,0.6398898365657368,catapult,LUT,1711,catapult_fpga_latency
Throughput,0.6398898365657368,catapult,FF,251,catapult_fpga_latency
Throughput,0.6398898365657368,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6398898365657368,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7045786337938459,catapult,CLB,300,catapult_fpga_latency
Throughput,0.7045786337938459,catapult,LUT,1585,catapult_fpga_latency
Throughput,0.7045786337938459,catapult,FF,247,catapult_fpga_latency
Throughput,0.7045786337938459,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7045786337938459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6263325224414943,catapult,CLB,367,catapult_fpga_latency
Throughput,0.6263325224414943,catapult,LUT,1929,catapult_fpga_latency
Throughput,0.6263325224414943,catapult,FF,251,catapult_fpga_latency
Throughput,0.6263325224414943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6263325224414943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6280925707954541,catapult,CLB,519,catapult_fpga_latency
Throughput,0.6280925707954541,catapult,LUT,2706,catapult_fpga_latency
Throughput,0.6280925707954541,catapult,FF,260,catapult_fpga_latency
Throughput,0.6280925707954541,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6280925707954541,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647426866661142,catapult,CLB,409,catapult_fpga_latency
Throughput,0.647426866661142,catapult,LUT,2300,catapult_fpga_latency
Throughput,0.647426866661142,catapult,FF,258,catapult_fpga_latency
Throughput,0.647426866661142,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647426866661142,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6083368921041521,catapult,CLB,654,catapult_fpga_latency
Throughput,0.6083368921041521,catapult,LUT,3395,catapult_fpga_latency
Throughput,0.6083368921041521,catapult,FF,264,catapult_fpga_latency
Throughput,0.6083368921041521,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6083368921041521,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6340945003715794,catapult,CLB,728,catapult_fpga_latency
Throughput,0.6340945003715794,catapult,LUT,3882,catapult_fpga_latency
Throughput,0.6340945003715794,catapult,FF,268,catapult_fpga_latency
Throughput,0.6340945003715794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6340945003715794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6321136489771769,catapult,CLB,285,catapult_fpga_latency
Throughput,0.6321136489771769,catapult,LUT,1507,catapult_fpga_latency
Throughput,0.6321136489771769,catapult,FF,251,catapult_fpga_latency
Throughput,0.6321136489771769,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6321136489771769,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6590415558653051,catapult,CLB,336,catapult_fpga_latency
Throughput,0.6590415558653051,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.6590415558653051,catapult,FF,252,catapult_fpga_latency
Throughput,0.6590415558653051,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6590415558653051,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6744384456891581,catapult,CLB,500,catapult_fpga_latency
Throughput,0.6744384456891581,catapult,LUT,2615,catapult_fpga_latency
Throughput,0.6744384456891581,catapult,FF,267,catapult_fpga_latency
Throughput,0.6744384456891581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6744384456891581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6373128849369825,catapult,CLB,440,catapult_fpga_latency
Throughput,0.6373128849369825,catapult,LUT,2438,catapult_fpga_latency
Throughput,0.6373128849369825,catapult,FF,259,catapult_fpga_latency
Throughput,0.6373128849369825,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6373128849369825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6486152712573926,catapult,CLB,622,catapult_fpga_latency
Throughput,0.6486152712573926,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.6486152712573926,catapult,FF,270,catapult_fpga_latency
Throughput,0.6486152712573926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6486152712573926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6142830640930663,catapult,CLB,744,catapult_fpga_latency
Throughput,0.6142830640930663,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.6142830640930663,catapult,FF,266,catapult_fpga_latency
Throughput,0.6142830640930663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6142830640930663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6322463332873901,catapult,CLB,475,catapult_fpga_latency
Throughput,0.6322463332873901,catapult,LUT,2591,catapult_fpga_latency
Throughput,0.6322463332873901,catapult,FF,255,catapult_fpga_latency
Throughput,0.6322463332873901,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6322463332873901,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363808765001089,catapult,CLB,585,catapult_fpga_latency
Throughput,0.6363808765001089,catapult,LUT,3463,catapult_fpga_latency
Throughput,0.6363808765001089,catapult,FF,274,catapult_fpga_latency
Throughput,0.6363808765001089,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363808765001089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6197130728472717,catapult,CLB,772,catapult_fpga_latency
Throughput,0.6197130728472717,catapult,LUT,4039,catapult_fpga_latency
Throughput,0.6197130728472717,catapult,FF,270,catapult_fpga_latency
Throughput,0.6197130728472717,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6197130728472717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,CLB,124,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,LUT,678,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,FF,344,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6410568720014564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,FF,349,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6316836073682103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,LUT,1413,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,FF,353,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6545586409268027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,CLB,149,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,LUT,823,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,FF,240,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7387581328035945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,CLB,232,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,FF,242,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6774755634564261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,FF,255,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6567359435522322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,CLB,205,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,FF,241,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7289325730080641,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,FF,244,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513253493872005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,CLB,552,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,LUT,2605,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,FF,254,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6248102138975286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,LUT,1831,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,FF,245,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6863540461257374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,LUT,2627,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,FF,245,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6458350421052156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,CLB,191,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,LUT,984,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,FF,468,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6698919732203985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,LUT,1323,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,FF,470,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6744912144146866,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,LUT,1963,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,FF,483,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6577398218051275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,FF,241,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6570198630244989,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,LUT,1844,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,FF,245,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6331891139594772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,CLB,586,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,LUT,2868,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,FF,254,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6299807855860396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,LUT,1924,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,FF,242,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6558830744125583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,FF,246,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464199324879022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,LUT,1257,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,FF,241,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6900011247018333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,LUT,1862,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,FF,243,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6460891577194087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,LUT,2608,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,FF,250,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485660528853731,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,CLB,380,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,LUT,1969,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,FF,242,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339140197058512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659152330103487,catapult,CLB,629,catapult_fpga_latency
Throughput,0.659152330103487,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.659152330103487,catapult,FF,248,catapult_fpga_latency
Throughput,0.659152330103487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659152330103487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,CLB,384,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,FF,242,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6765140045164074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,CLB,594,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,LUT,3349,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,FF,247,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6362367360546451,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,CLB,89,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,LUT,482,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,FF,303,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6542824092248586,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632542676072998,catapult,CLB,147,catapult_fpga_latency
Throughput,0.632542676072998,catapult,LUT,593,catapult_fpga_latency
Throughput,0.632542676072998,catapult,FF,305,catapult_fpga_latency
Throughput,0.632542676072998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632542676072998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,CLB,152,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,LUT,793,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,FF,317,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6322059625873155,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,CLB,118,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,LUT,588,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,FF,243,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7270506463480245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,LUT,757,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,FF,244,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6730181634141943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,LUT,964,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,FF,254,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6673478063276584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,CLB,158,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,LUT,764,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,FF,243,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7102580438499111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6122536444398186,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6122536444398186,catapult,LUT,991,catapult_fpga_latency
Throughput,0.6122536444398186,catapult,FF,245,catapult_fpga_latency
Throughput,0.6122536444398186,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6122536444398186,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,CLB,360,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,LUT,1423,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,FF,254,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6720177197632347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,CLB,223,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,LUT,1108,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,FF,244,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592253311288838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,LUT,1580,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,FF,247,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6438660810060793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,CLB,508,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,LUT,2261,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,FF,258,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6480801597387978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,CLB,104,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,LUT,521,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,FF,242,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7048269367939396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,LUT,710,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,FF,244,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6071947722958884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,CLB,242,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,LUT,928,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,FF,251,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415619209903662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,CLB,141,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,LUT,750,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,FF,243,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6736288453260599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,FF,246,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6084949546640834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,CLB,324,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,FF,256,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6188911574688094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,CLB,235,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,FF,244,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6276478895339714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,CLB,310,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,LUT,1710,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,FF,250,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6387135797532905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,FF,255,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6148518698875066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,CLB,149,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,LUT,838,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,FF,243,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6375676538976742,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,CLB,231,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,FF,245,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6627515722124172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,CLB,313,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,FF,252,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6489216868329897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,LUT,1224,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,FF,244,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6642148283303566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,LUT,1755,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,FF,246,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6158758000226642,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,CLB,470,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,FF,256,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301832572912203,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647908002246945,catapult,CLB,329,catapult_fpga_latency
Throughput,0.647908002246945,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.647908002246945,catapult,FF,247,catapult_fpga_latency
Throughput,0.647908002246945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647908002246945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,CLB,225,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,LUT,1223,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,FF,244,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6468020811503763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,LUT,2316,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,FF,250,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6416314892202701,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,LUT,2932,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,FF,255,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6349778837203099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6401659310093176,catapult,CLB,362,catapult_fpga_latency
Throughput,0.6401659310093176,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.6401659310093176,catapult,FF,245,catapult_fpga_latency
Throughput,0.6401659310093176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6401659310093176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6324654642233262,catapult,CLB,156,catapult_fpga_latency
Throughput,0.6324654642233262,catapult,LUT,751,catapult_fpga_latency
Throughput,0.6324654642233262,catapult,FF,463,catapult_fpga_latency
Throughput,0.6324654642233262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6324654642233262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6698942170041929,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6698942170041929,catapult,LUT,972,catapult_fpga_latency
Throughput,0.6698942170041929,catapult,FF,465,catapult_fpga_latency
Throughput,0.6698942170041929,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6698942170041929,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6323986691802406,catapult,CLB,281,catapult_fpga_latency
Throughput,0.6323986691802406,catapult,LUT,1255,catapult_fpga_latency
Throughput,0.6323986691802406,catapult,FF,322,catapult_fpga_latency
Throughput,0.6323986691802406,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6323986691802406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6366993505666624,catapult,CLB,217,catapult_fpga_latency
Throughput,0.6366993505666624,catapult,LUT,1012,catapult_fpga_latency
Throughput,0.6366993505666624,catapult,FF,546,catapult_fpga_latency
Throughput,0.6366993505666624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6366993505666624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7072846070821822,catapult,CLB,300,catapult_fpga_latency
Throughput,0.7072846070821822,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.7072846070821822,catapult,FF,550,catapult_fpga_latency
Throughput,0.7072846070821822,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7072846070821822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,CLB,367,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,LUT,1598,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,FF,260,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6311198906900349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6786102062975027,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6786102062975027,catapult,LUT,1553,catapult_fpga_latency
Throughput,0.6786102062975027,catapult,FF,853,catapult_fpga_latency
Throughput,0.6786102062975027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6786102062975027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6585762766336478,catapult,CLB,426,catapult_fpga_latency
Throughput,0.6585762766336478,catapult,LUT,2230,catapult_fpga_latency
Throughput,0.6585762766336478,catapult,FF,858,catapult_fpga_latency
Throughput,0.6585762766336478,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6585762766336478,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6654670513953513,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6654670513953513,catapult,LUT,2400,catapult_fpga_latency
Throughput,0.6654670513953513,catapult,FF,259,catapult_fpga_latency
Throughput,0.6654670513953513,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6654670513953513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6607193119004798,catapult,CLB,602,catapult_fpga_latency
Throughput,0.6607193119004798,catapult,LUT,2609,catapult_fpga_latency
Throughput,0.6607193119004798,catapult,FF,1475,catapult_fpga_latency
Throughput,0.6607193119004798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6607193119004798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6215662350303542,catapult,CLB,719,catapult_fpga_latency
Throughput,0.6215662350303542,catapult,LUT,3782,catapult_fpga_latency
Throughput,0.6215662350303542,catapult,FF,1479,catapult_fpga_latency
Throughput,0.6215662350303542,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6215662350303542,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6193127733878824,catapult,CLB,785,catapult_fpga_latency
Throughput,0.6193127733878824,catapult,LUT,3826,catapult_fpga_latency
Throughput,0.6193127733878824,catapult,FF,277,catapult_fpga_latency
Throughput,0.6193127733878824,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6193127733878824,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6475408986831609,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6475408986831609,catapult,LUT,1049,catapult_fpga_latency
Throughput,0.6475408986831609,catapult,FF,546,catapult_fpga_latency
Throughput,0.6475408986831609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6475408986831609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6392987148817233,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6392987148817233,catapult,LUT,1368,catapult_fpga_latency
Throughput,0.6392987148817233,catapult,FF,550,catapult_fpga_latency
Throughput,0.6392987148817233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6392987148817233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6209664349012943,catapult,CLB,360,catapult_fpga_latency
Throughput,0.6209664349012943,catapult,LUT,1591,catapult_fpga_latency
Throughput,0.6209664349012943,catapult,FF,256,catapult_fpga_latency
Throughput,0.6209664349012943,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6209664349012943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6695757501089735,catapult,CLB,386,catapult_fpga_latency
Throughput,0.6695757501089735,catapult,LUT,1687,catapult_fpga_latency
Throughput,0.6695757501089735,catapult,FF,855,catapult_fpga_latency
Throughput,0.6695757501089735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6695757501089735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6546897719780993,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6546897719780993,catapult,LUT,2297,catapult_fpga_latency
Throughput,0.6546897719780993,catapult,FF,859,catapult_fpga_latency
Throughput,0.6546897719780993,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6546897719780993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6319878102191165,catapult,CLB,515,catapult_fpga_latency
Throughput,0.6319878102191165,catapult,LUT,2364,catapult_fpga_latency
Throughput,0.6319878102191165,catapult,FF,264,catapult_fpga_latency
Throughput,0.6319878102191165,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6319878102191165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6382574041050163,catapult,CLB,655,catapult_fpga_latency
Throughput,0.6382574041050163,catapult,LUT,2818,catapult_fpga_latency
Throughput,0.6382574041050163,catapult,FF,1477,catapult_fpga_latency
Throughput,0.6382574041050163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6382574041050163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6401712586151047,catapult,CLB,834,catapult_fpga_latency
Throughput,0.6401712586151047,catapult,LUT,4098,catapult_fpga_latency
Throughput,0.6401712586151047,catapult,FF,1479,catapult_fpga_latency
Throughput,0.6401712586151047,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6401712586151047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6184502255797197,catapult,CLB,776,catapult_fpga_latency
Throughput,0.6184502255797197,catapult,LUT,4048,catapult_fpga_latency
Throughput,0.6184502255797197,catapult,FF,271,catapult_fpga_latency
Throughput,0.6184502255797197,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6184502255797197,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,CLB,359,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,FF,856,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6580211461675533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6382064866030885,catapult,CLB,425,catapult_fpga_latency
Throughput,0.6382064866030885,catapult,LUT,2266,catapult_fpga_latency
Throughput,0.6382064866030885,catapult,FF,856,catapult_fpga_latency
Throughput,0.6382064866030885,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6382064866030885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6142027004035926,catapult,CLB,458,catapult_fpga_latency
Throughput,0.6142027004035926,catapult,LUT,2437,catapult_fpga_latency
Throughput,0.6142027004035926,catapult,FF,264,catapult_fpga_latency
Throughput,0.6142027004035926,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6142027004035926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6637770240220905,catapult,CLB,615,catapult_fpga_latency
Throughput,0.6637770240220905,catapult,LUT,2774,catapult_fpga_latency
Throughput,0.6637770240220905,catapult,FF,1479,catapult_fpga_latency
Throughput,0.6637770240220905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6637770240220905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628268567220967,catapult,CLB,796,catapult_fpga_latency
Throughput,0.628268567220967,catapult,LUT,4202,catapult_fpga_latency
Throughput,0.628268567220967,catapult,FF,1482,catapult_fpga_latency
Throughput,0.628268567220967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628268567220967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6296582907421971,catapult,CLB,809,catapult_fpga_latency
Throughput,0.6296582907421971,catapult,LUT,4251,catapult_fpga_latency
Throughput,0.6296582907421971,catapult,FF,271,catapult_fpga_latency
Throughput,0.6296582907421971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6296582907421971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6231030406805282,catapult,CLB,707,catapult_fpga_latency
Throughput,0.6231030406805282,catapult,LUT,2728,catapult_fpga_latency
Throughput,0.6231030406805282,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6231030406805282,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6231030406805282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6279478225595279,catapult,CLB,946,catapult_fpga_latency
Throughput,0.6279478225595279,catapult,LUT,4959,catapult_fpga_latency
Throughput,0.6279478225595279,catapult,FF,1481,catapult_fpga_latency
Throughput,0.6279478225595279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6279478225595279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6359656375046744,catapult,CLB,819,catapult_fpga_latency
Throughput,0.6359656375046744,catapult,LUT,4719,catapult_fpga_latency
Throughput,0.6359656375046744,catapult,FF,277,catapult_fpga_latency
Throughput,0.6359656375046744,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6359656375046744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6586170490926563,catapult,CLB,160,catapult_fpga_latency
Throughput,0.6586170490926563,catapult,LUT,859,catapult_fpga_latency
Throughput,0.6586170490926563,catapult,FF,333,catapult_fpga_latency
Throughput,0.6586170490926563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6586170490926563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6191570919182043,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6191570919182043,catapult,LUT,1082,catapult_fpga_latency
Throughput,0.6191570919182043,catapult,FF,335,catapult_fpga_latency
Throughput,0.6191570919182043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6191570919182043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6321064568410354,catapult,CLB,323,catapult_fpga_latency
Throughput,0.6321064568410354,catapult,LUT,1425,catapult_fpga_latency
Throughput,0.6321064568410354,catapult,FF,349,catapult_fpga_latency
Throughput,0.6321064568410354,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6321064568410354,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,CLB,199,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,LUT,1063,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,FF,248,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6637620439622877,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6637620439622877,catapult,LUT,1214,catapult_fpga_latency
Throughput,0.6637620439622877,catapult,FF,249,catapult_fpga_latency
Throughput,0.6637620439622877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6637620439622877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6492203837022312,catapult,CLB,403,catapult_fpga_latency
Throughput,0.6492203837022312,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.6492203837022312,catapult,FF,259,catapult_fpga_latency
Throughput,0.6492203837022312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6492203837022312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6233831000841568,catapult,CLB,271,catapult_fpga_latency
Throughput,0.6233831000841568,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.6233831000841568,catapult,FF,255,catapult_fpga_latency
Throughput,0.6233831000841568,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6233831000841568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6383311470491547,catapult,CLB,341,catapult_fpga_latency
Throughput,0.6383311470491547,catapult,LUT,1703,catapult_fpga_latency
Throughput,0.6383311470491547,catapult,FF,257,catapult_fpga_latency
Throughput,0.6383311470491547,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6383311470491547,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6414619173681587,catapult,CLB,559,catapult_fpga_latency
Throughput,0.6414619173681587,catapult,LUT,2631,catapult_fpga_latency
Throughput,0.6414619173681587,catapult,FF,261,catapult_fpga_latency
Throughput,0.6414619173681587,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6414619173681587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6339899778864295,catapult,CLB,399,catapult_fpga_latency
Throughput,0.6339899778864295,catapult,LUT,2287,catapult_fpga_latency
Throughput,0.6339899778864295,catapult,FF,266,catapult_fpga_latency
Throughput,0.6339899778864295,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6339899778864295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6337231998458785,catapult,CLB,517,catapult_fpga_latency
Throughput,0.6337231998458785,catapult,LUT,2749,catapult_fpga_latency
Throughput,0.6337231998458785,catapult,FF,269,catapult_fpga_latency
Throughput,0.6337231998458785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6337231998458785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6355973948133982,catapult,CLB,911,catapult_fpga_latency
Throughput,0.6355973948133982,catapult,LUT,4900,catapult_fpga_latency
Throughput,0.6355973948133982,catapult,FF,272,catapult_fpga_latency
Throughput,0.6355973948133982,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6355973948133982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6524021119561169,catapult,CLB,206,catapult_fpga_latency
Throughput,0.6524021119561169,catapult,LUT,1143,catapult_fpga_latency
Throughput,0.6524021119561169,catapult,FF,248,catapult_fpga_latency
Throughput,0.6524021119561169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6524021119561169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6355804279363022,catapult,CLB,244,catapult_fpga_latency
Throughput,0.6355804279363022,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.6355804279363022,catapult,FF,249,catapult_fpga_latency
Throughput,0.6355804279363022,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6355804279363022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.681451901421168,catapult,CLB,398,catapult_fpga_latency
Throughput,0.681451901421168,catapult,LUT,1975,catapult_fpga_latency
Throughput,0.681451901421168,catapult,FF,258,catapult_fpga_latency
Throughput,0.681451901421168,catapult,DSP,1,catapult_fpga_latency
Throughput,0.681451901421168,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6545187977798722,catapult,CLB,274,catapult_fpga_latency
Throughput,0.6545187977798722,catapult,LUT,1574,catapult_fpga_latency
Throughput,0.6545187977798722,catapult,FF,253,catapult_fpga_latency
Throughput,0.6545187977798722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6545187977798722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6616456583142725,catapult,CLB,433,catapult_fpga_latency
Throughput,0.6616456583142725,catapult,LUT,2002,catapult_fpga_latency
Throughput,0.6616456583142725,catapult,FF,259,catapult_fpga_latency
Throughput,0.6616456583142725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6616456583142725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6271562415529893,catapult,CLB,564,catapult_fpga_latency
Throughput,0.6271562415529893,catapult,LUT,2818,catapult_fpga_latency
Throughput,0.6271562415529893,catapult,FF,261,catapult_fpga_latency
Throughput,0.6271562415529893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6271562415529893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6600411733683946,catapult,CLB,466,catapult_fpga_latency
Throughput,0.6600411733683946,catapult,LUT,2568,catapult_fpga_latency
Throughput,0.6600411733683946,catapult,FF,268,catapult_fpga_latency
Throughput,0.6600411733683946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6600411733683946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63806070381924,catapult,CLB,532,catapult_fpga_latency
Throughput,0.63806070381924,catapult,LUT,3082,catapult_fpga_latency
Throughput,0.63806070381924,catapult,FF,263,catapult_fpga_latency
Throughput,0.63806070381924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63806070381924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6522412640435697,catapult,CLB,929,catapult_fpga_latency
Throughput,0.6522412640435697,catapult,LUT,4762,catapult_fpga_latency
Throughput,0.6522412640435697,catapult,FF,278,catapult_fpga_latency
Throughput,0.6522412640435697,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6522412640435697,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6409311447671177,catapult,CLB,306,catapult_fpga_latency
Throughput,0.6409311447671177,catapult,LUT,1678,catapult_fpga_latency
Throughput,0.6409311447671177,catapult,FF,258,catapult_fpga_latency
Throughput,0.6409311447671177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6409311447671177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6699898161547944,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6699898161547944,catapult,LUT,1848,catapult_fpga_latency
Throughput,0.6699898161547944,catapult,FF,256,catapult_fpga_latency
Throughput,0.6699898161547944,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6699898161547944,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6275561144988682,catapult,CLB,575,catapult_fpga_latency
Throughput,0.6275561144988682,catapult,LUT,2899,catapult_fpga_latency
Throughput,0.6275561144988682,catapult,FF,270,catapult_fpga_latency
Throughput,0.6275561144988682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6275561144988682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706449324056973,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6706449324056973,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.6706449324056973,catapult,FF,272,catapult_fpga_latency
Throughput,0.6706449324056973,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6706449324056973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429760015637176,catapult,CLB,588,catapult_fpga_latency
Throughput,0.6429760015637176,catapult,LUT,3226,catapult_fpga_latency
Throughput,0.6429760015637176,catapult,FF,274,catapult_fpga_latency
Throughput,0.6429760015637176,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429760015637176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6369848703353598,catapult,CLB,954,catapult_fpga_latency
Throughput,0.6369848703353598,catapult,LUT,5109,catapult_fpga_latency
Throughput,0.6369848703353598,catapult,FF,273,catapult_fpga_latency
Throughput,0.6369848703353598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6369848703353598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645263283551271,catapult,CLB,443,catapult_fpga_latency
Throughput,0.645263283551271,catapult,LUT,2477,catapult_fpga_latency
Throughput,0.645263283551271,catapult,FF,268,catapult_fpga_latency
Throughput,0.645263283551271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645263283551271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6297245081221867,catapult,CLB,635,catapult_fpga_latency
Throughput,0.6297245081221867,catapult,LUT,3974,catapult_fpga_latency
Throughput,0.6297245081221867,catapult,FF,269,catapult_fpga_latency
Throughput,0.6297245081221867,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6297245081221867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6365222461342412,catapult,CLB,1035,catapult_fpga_latency
Throughput,0.6365222461342412,catapult,LUT,5649,catapult_fpga_latency
Throughput,0.6365222461342412,catapult,FF,282,catapult_fpga_latency
Throughput,0.6365222461342412,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6365222461342412,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6538802562164396,catapult,CLB,150,catapult_fpga_latency
Throughput,0.6538802562164396,catapult,LUT,773,catapult_fpga_latency
Throughput,0.6538802562164396,catapult,FF,343,catapult_fpga_latency
Throughput,0.6538802562164396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6538802562164396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6212329984059162,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6212329984059162,catapult,LUT,1076,catapult_fpga_latency
Throughput,0.6212329984059162,catapult,FF,345,catapult_fpga_latency
Throughput,0.6212329984059162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6212329984059162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6398914744059407,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6398914744059407,catapult,LUT,1555,catapult_fpga_latency
Throughput,0.6398914744059407,catapult,FF,352,catapult_fpga_latency
Throughput,0.6398914744059407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6398914744059407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7056047597274672,catapult,CLB,181,catapult_fpga_latency
Throughput,0.7056047597274672,catapult,LUT,937,catapult_fpga_latency
Throughput,0.7056047597274672,catapult,FF,242,catapult_fpga_latency
Throughput,0.7056047597274672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7056047597274672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706206459954559,catapult,CLB,336,catapult_fpga_latency
Throughput,0.6706206459954559,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.6706206459954559,catapult,FF,245,catapult_fpga_latency
Throughput,0.6706206459954559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6706206459954559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6499507987245365,catapult,CLB,510,catapult_fpga_latency
Throughput,0.6499507987245365,catapult,LUT,2317,catapult_fpga_latency
Throughput,0.6499507987245365,catapult,FF,253,catapult_fpga_latency
Throughput,0.6499507987245365,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6499507987245365,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6388037505445802,catapult,CLB,240,catapult_fpga_latency
Throughput,0.6388037505445802,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.6388037505445802,catapult,FF,243,catapult_fpga_latency
Throughput,0.6388037505445802,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6388037505445802,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6862494818816413,catapult,CLB,204,catapult_fpga_latency
Throughput,0.6862494818816413,catapult,LUT,1106,catapult_fpga_latency
Throughput,0.6862494818816413,catapult,FF,464,catapult_fpga_latency
Throughput,0.6862494818816413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6862494818816413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6443058184681243,catapult,CLB,299,catapult_fpga_latency
Throughput,0.6443058184681243,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.6443058184681243,catapult,FF,466,catapult_fpga_latency
Throughput,0.6443058184681243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6443058184681243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6263603764425862,catapult,CLB,472,catapult_fpga_latency
Throughput,0.6263603764425862,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.6263603764425862,catapult,FF,477,catapult_fpga_latency
Throughput,0.6263603764425862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6263603764425862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6826828617246344,catapult,CLB,302,catapult_fpga_latency
Throughput,0.6826828617246344,catapult,LUT,1594,catapult_fpga_latency
Throughput,0.6826828617246344,catapult,FF,243,catapult_fpga_latency
Throughput,0.6826828617246344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6826828617246344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6553517993994357,catapult,CLB,477,catapult_fpga_latency
Throughput,0.6553517993994357,catapult,LUT,2368,catapult_fpga_latency
Throughput,0.6553517993994357,catapult,FF,245,catapult_fpga_latency
Throughput,0.6553517993994357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6553517993994357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6588296681540844,catapult,CLB,476,catapult_fpga_latency
Throughput,0.6588296681540844,catapult,LUT,2650,catapult_fpga_latency
Throughput,0.6588296681540844,catapult,FF,244,catapult_fpga_latency
Throughput,0.6588296681540844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6588296681540844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6765391773689526,catapult,CLB,288,catapult_fpga_latency
Throughput,0.6765391773689526,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.6765391773689526,catapult,FF,243,catapult_fpga_latency
Throughput,0.6765391773689526,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6765391773689526,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292818698229767,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6292818698229767,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.6292818698229767,catapult,FF,245,catapult_fpga_latency
Throughput,0.6292818698229767,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292818698229767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6242314150701949,catapult,CLB,496,catapult_fpga_latency
Throughput,0.6242314150701949,catapult,LUT,2910,catapult_fpga_latency
Throughput,0.6242314150701949,catapult,FF,244,catapult_fpga_latency
Throughput,0.6242314150701949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6242314150701949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6547978017128201,catapult,CLB,430,catapult_fpga_latency
Throughput,0.6547978017128201,catapult,LUT,2407,catapult_fpga_latency
Throughput,0.6547978017128201,catapult,FF,244,catapult_fpga_latency
Throughput,0.6547978017128201,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6547978017128201,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6519274561203927,catapult,CLB,101,catapult_fpga_latency
Throughput,0.6519274561203927,catapult,LUT,492,catapult_fpga_latency
Throughput,0.6519274561203927,catapult,FF,310,catapult_fpga_latency
Throughput,0.6519274561203927,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6519274561203927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342042860794062,catapult,CLB,169,catapult_fpga_latency
Throughput,0.6342042860794062,catapult,LUT,649,catapult_fpga_latency
Throughput,0.6342042860794062,catapult,FF,312,catapult_fpga_latency
Throughput,0.6342042860794062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342042860794062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6565320010110592,catapult,CLB,196,catapult_fpga_latency
Throughput,0.6565320010110592,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6565320010110592,catapult,FF,321,catapult_fpga_latency
Throughput,0.6565320010110592,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6565320010110592,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696965620776824,catapult,CLB,121,catapult_fpga_latency
Throughput,0.696965620776824,catapult,LUT,605,catapult_fpga_latency
Throughput,0.696965620776824,catapult,FF,241,catapult_fpga_latency
Throughput,0.696965620776824,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696965620776824,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6586955719848869,catapult,CLB,181,catapult_fpga_latency
Throughput,0.6586955719848869,catapult,LUT,722,catapult_fpga_latency
Throughput,0.6586955719848869,catapult,FF,243,catapult_fpga_latency
Throughput,0.6586955719848869,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6586955719848869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6501308063182313,catapult,CLB,248,catapult_fpga_latency
Throughput,0.6501308063182313,catapult,LUT,965,catapult_fpga_latency
Throughput,0.6501308063182313,catapult,FF,252,catapult_fpga_latency
Throughput,0.6501308063182313,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6501308063182313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6624262553971179,catapult,CLB,139,catapult_fpga_latency
Throughput,0.6624262553971179,catapult,LUT,743,catapult_fpga_latency
Throughput,0.6624262553971179,catapult,FF,242,catapult_fpga_latency
Throughput,0.6624262553971179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6624262553971179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6540530358525712,catapult,CLB,186,catapult_fpga_latency
Throughput,0.6540530358525712,catapult,LUT,925,catapult_fpga_latency
Throughput,0.6540530358525712,catapult,FF,245,catapult_fpga_latency
Throughput,0.6540530358525712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6540530358525712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6352703361151821,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6352703361151821,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.6352703361151821,catapult,FF,251,catapult_fpga_latency
Throughput,0.6352703361151821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6352703361151821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6862951659427396,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6862951659427396,catapult,LUT,1192,catapult_fpga_latency
Throughput,0.6862951659427396,catapult,FF,243,catapult_fpga_latency
Throughput,0.6862951659427396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6862951659427396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6420875550590078,catapult,CLB,339,catapult_fpga_latency
Throughput,0.6420875550590078,catapult,LUT,1568,catapult_fpga_latency
Throughput,0.6420875550590078,catapult,FF,247,catapult_fpga_latency
Throughput,0.6420875550590078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6420875550590078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6772351468787587,catapult,CLB,495,catapult_fpga_latency
Throughput,0.6772351468787587,catapult,LUT,2374,catapult_fpga_latency
Throughput,0.6772351468787587,catapult,FF,254,catapult_fpga_latency
Throughput,0.6772351468787587,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6772351468787587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6537904810721118,catapult,CLB,118,catapult_fpga_latency
Throughput,0.6537904810721118,catapult,LUT,599,catapult_fpga_latency
Throughput,0.6537904810721118,catapult,FF,241,catapult_fpga_latency
Throughput,0.6537904810721118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6537904810721118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205760683527305,catapult,CLB,183,catapult_fpga_latency
Throughput,0.6205760683527305,catapult,LUT,723,catapult_fpga_latency
Throughput,0.6205760683527305,catapult,FF,243,catapult_fpga_latency
Throughput,0.6205760683527305,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205760683527305,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6060352627677994,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6060352627677994,catapult,LUT,962,catapult_fpga_latency
Throughput,0.6060352627677994,catapult,FF,250,catapult_fpga_latency
Throughput,0.6060352627677994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6060352627677994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6351408170705527,catapult,CLB,142,catapult_fpga_latency
Throughput,0.6351408170705527,catapult,LUT,750,catapult_fpga_latency
Throughput,0.6351408170705527,catapult,FF,242,catapult_fpga_latency
Throughput,0.6351408170705527,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6351408170705527,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6105695698232095,catapult,CLB,206,catapult_fpga_latency
Throughput,0.6105695698232095,catapult,LUT,1035,catapult_fpga_latency
Throughput,0.6105695698232095,catapult,FF,244,catapult_fpga_latency
Throughput,0.6105695698232095,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6105695698232095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6101940233936185,catapult,CLB,317,catapult_fpga_latency
Throughput,0.6101940233936185,catapult,LUT,1382,catapult_fpga_latency
Throughput,0.6101940233936185,catapult,FF,253,catapult_fpga_latency
Throughput,0.6101940233936185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6101940233936185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6732950318232896,catapult,CLB,245,catapult_fpga_latency
Throughput,0.6732950318232896,catapult,LUT,1320,catapult_fpga_latency
Throughput,0.6732950318232896,catapult,FF,243,catapult_fpga_latency
Throughput,0.6732950318232896,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6732950318232896,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6318975567680968,catapult,CLB,343,catapult_fpga_latency
Throughput,0.6318975567680968,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.6318975567680968,catapult,FF,247,catapult_fpga_latency
Throughput,0.6318975567680968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6318975567680968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.609378580099158,catapult,CLB,489,catapult_fpga_latency
Throughput,0.609378580099158,catapult,LUT,2466,catapult_fpga_latency
Throughput,0.609378580099158,catapult,FF,254,catapult_fpga_latency
Throughput,0.609378580099158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.609378580099158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669990265041449,catapult,CLB,157,catapult_fpga_latency
Throughput,0.669990265041449,catapult,LUT,834,catapult_fpga_latency
Throughput,0.669990265041449,catapult,FF,242,catapult_fpga_latency
Throughput,0.669990265041449,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669990265041449,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6386988937096463,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6386988937096463,catapult,LUT,1155,catapult_fpga_latency
Throughput,0.6386988937096463,catapult,FF,244,catapult_fpga_latency
Throughput,0.6386988937096463,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6386988937096463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6265895794393401,catapult,CLB,363,catapult_fpga_latency
Throughput,0.6265895794393401,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6265895794393401,catapult,FF,251,catapult_fpga_latency
Throughput,0.6265895794393401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6265895794393401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651056078064228,catapult,CLB,253,catapult_fpga_latency
Throughput,0.651056078064228,catapult,LUT,1303,catapult_fpga_latency
Throughput,0.651056078064228,catapult,FF,243,catapult_fpga_latency
Throughput,0.651056078064228,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651056078064228,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6273065276889965,catapult,CLB,325,catapult_fpga_latency
Throughput,0.6273065276889965,catapult,LUT,1741,catapult_fpga_latency
Throughput,0.6273065276889965,catapult,FF,247,catapult_fpga_latency
Throughput,0.6273065276889965,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6273065276889965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6284328142478288,catapult,CLB,482,catapult_fpga_latency
Throughput,0.6284328142478288,catapult,LUT,2276,catapult_fpga_latency
Throughput,0.6284328142478288,catapult,FF,254,catapult_fpga_latency
Throughput,0.6284328142478288,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6284328142478288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652428501991538,catapult,CLB,219,catapult_fpga_latency
Throughput,0.652428501991538,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.652428501991538,catapult,FF,243,catapult_fpga_latency
Throughput,0.652428501991538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652428501991538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6417307220882431,catapult,CLB,414,catapult_fpga_latency
Throughput,0.6417307220882431,catapult,LUT,2167,catapult_fpga_latency
Throughput,0.6417307220882431,catapult,FF,248,catapult_fpga_latency
Throughput,0.6417307220882431,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6417307220882431,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649153795569785,catapult,CLB,531,catapult_fpga_latency
Throughput,0.649153795569785,catapult,LUT,2767,catapult_fpga_latency
Throughput,0.649153795569785,catapult,FF,256,catapult_fpga_latency
Throughput,0.649153795569785,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649153795569785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,LUT,846,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,FF,470,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6592705303435854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,CLB,218,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,FF,472,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6040540483400293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,LUT,1167,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,FF,331,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6576770976446611,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,LUT,1067,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,FF,545,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6957184789089464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,CLB,299,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,FF,550,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6992117087195895,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,379,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,259,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,CLB,395,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,FF,853,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6645145256230156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,CLB,441,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,LUT,2270,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,FF,857,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6080361708557319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,CLB,487,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,FF,262,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6255680940253868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,CLB,584,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,LUT,3001,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738953171014415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,CLB,837,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,LUT,3991,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,FF,1476,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6502589005812665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,CLB,838,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,LUT,4082,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,FF,268,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6189386563708285,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,221,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,545,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,CLB,318,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,FF,548,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6187908208569634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,CLB,332,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,FF,253,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6822636689820422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,CLB,348,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,FF,853,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6535699953857959,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,LUT,2371,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,FF,855,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6406330479526648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,CLB,532,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,LUT,2498,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,FF,268,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6185925411348575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,CLB,685,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,FF,1475,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6079130830190422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,CLB,780,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,LUT,4296,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,FF,1477,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6415882645807349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,CLB,751,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,LUT,4307,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,FF,281,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6151574803149606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,CLB,377,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,FF,855,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6658716159572137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,CLB,492,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,LUT,2688,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,FF,863,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6575335259906565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,CLB,526,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,LUT,2617,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,FF,260,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6350040926013768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,CLB,656,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,LUT,2925,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,FF,1472,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6243335239631693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,CLB,852,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,LUT,4309,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,FF,1485,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6205159962818682,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,CLB,757,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,LUT,3947,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,FF,277,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6196170766466325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63635414890178,catapult,CLB,715,catapult_fpga_latency
Throughput,0.63635414890178,catapult,LUT,3030,catapult_fpga_latency
Throughput,0.63635414890178,catapult,FF,1477,catapult_fpga_latency
Throughput,0.63635414890178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63635414890178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,CLB,898,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,LUT,5042,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,FF,1482,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6346003128579543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,CLB,846,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,LUT,4529,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,FF,276,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437450512099189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464897224296376,catapult,CLB,166,catapult_fpga_latency
Throughput,0.6464897224296376,catapult,LUT,907,catapult_fpga_latency
Throughput,0.6464897224296376,catapult,FF,340,catapult_fpga_latency
Throughput,0.6464897224296376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464897224296376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6177816080237475,catapult,CLB,236,catapult_fpga_latency
Throughput,0.6177816080237475,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.6177816080237475,catapult,FF,341,catapult_fpga_latency
Throughput,0.6177816080237475,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6177816080237475,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6365161687837195,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6365161687837195,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.6365161687837195,catapult,FF,350,catapult_fpga_latency
Throughput,0.6365161687837195,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6365161687837195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6988955353854305,catapult,CLB,202,catapult_fpga_latency
Throughput,0.6988955353854305,catapult,LUT,1128,catapult_fpga_latency
Throughput,0.6988955353854305,catapult,FF,247,catapult_fpga_latency
Throughput,0.6988955353854305,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6988955353854305,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6433031817132064,catapult,CLB,267,catapult_fpga_latency
Throughput,0.6433031817132064,catapult,LUT,1287,catapult_fpga_latency
Throughput,0.6433031817132064,catapult,FF,248,catapult_fpga_latency
Throughput,0.6433031817132064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6433031817132064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6237890694688936,catapult,CLB,430,catapult_fpga_latency
Throughput,0.6237890694688936,catapult,LUT,2091,catapult_fpga_latency
Throughput,0.6237890694688936,catapult,FF,254,catapult_fpga_latency
Throughput,0.6237890694688936,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6237890694688936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6743256574843741,catapult,CLB,302,catapult_fpga_latency
Throughput,0.6743256574843741,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.6743256574843741,catapult,FF,251,catapult_fpga_latency
Throughput,0.6743256574843741,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6743256574843741,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6331590457533389,catapult,CLB,436,catapult_fpga_latency
Throughput,0.6331590457533389,catapult,LUT,2034,catapult_fpga_latency
Throughput,0.6331590457533389,catapult,FF,259,catapult_fpga_latency
Throughput,0.6331590457533389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6331590457533389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6764453608024266,catapult,CLB,659,catapult_fpga_latency
Throughput,0.6764453608024266,catapult,LUT,3278,catapult_fpga_latency
Throughput,0.6764453608024266,catapult,FF,269,catapult_fpga_latency
Throughput,0.6764453608024266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6764453608024266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6290918492972729,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6290918492972729,catapult,LUT,2614,catapult_fpga_latency
Throughput,0.6290918492972729,catapult,FF,268,catapult_fpga_latency
Throughput,0.6290918492972729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6290918492972729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6509043665268524,catapult,CLB,561,catapult_fpga_latency
Throughput,0.6509043665268524,catapult,LUT,3069,catapult_fpga_latency
Throughput,0.6509043665268524,catapult,FF,272,catapult_fpga_latency
Throughput,0.6509043665268524,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6509043665268524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6650559012737816,catapult,CLB,939,catapult_fpga_latency
Throughput,0.6650559012737816,catapult,LUT,5058,catapult_fpga_latency
Throughput,0.6650559012737816,catapult,FF,285,catapult_fpga_latency
Throughput,0.6650559012737816,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6650559012737816,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6728465378344972,catapult,CLB,217,catapult_fpga_latency
Throughput,0.6728465378344972,catapult,LUT,1156,catapult_fpga_latency
Throughput,0.6728465378344972,catapult,FF,247,catapult_fpga_latency
Throughput,0.6728465378344972,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6728465378344972,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6265204869066616,catapult,CLB,278,catapult_fpga_latency
Throughput,0.6265204869066616,catapult,LUT,1376,catapult_fpga_latency
Throughput,0.6265204869066616,catapult,FF,249,catapult_fpga_latency
Throughput,0.6265204869066616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6265204869066616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6580722431708553,catapult,CLB,439,catapult_fpga_latency
Throughput,0.6580722431708553,catapult,LUT,2095,catapult_fpga_latency
Throughput,0.6580722431708553,catapult,FF,255,catapult_fpga_latency
Throughput,0.6580722431708553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6580722431708553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437160439786801,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6437160439786801,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.6437160439786801,catapult,FF,251,catapult_fpga_latency
Throughput,0.6437160439786801,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437160439786801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6812736274209911,catapult,CLB,447,catapult_fpga_latency
Throughput,0.6812736274209911,catapult,LUT,2163,catapult_fpga_latency
Throughput,0.6812736274209911,catapult,FF,259,catapult_fpga_latency
Throughput,0.6812736274209911,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6812736274209911,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6616719258556907,catapult,CLB,708,catapult_fpga_latency
Throughput,0.6616719258556907,catapult,LUT,3405,catapult_fpga_latency
Throughput,0.6616719258556907,catapult,FF,272,catapult_fpga_latency
Throughput,0.6616719258556907,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6616719258556907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6576926694232759,catapult,CLB,516,catapult_fpga_latency
Throughput,0.6576926694232759,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.6576926694232759,catapult,FF,270,catapult_fpga_latency
Throughput,0.6576926694232759,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6576926694232759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6699031922896822,catapult,CLB,657,catapult_fpga_latency
Throughput,0.6699031922896822,catapult,LUT,3542,catapult_fpga_latency
Throughput,0.6699031922896822,catapult,FF,274,catapult_fpga_latency
Throughput,0.6699031922896822,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6699031922896822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6287331027978623,catapult,CLB,948,catapult_fpga_latency
Throughput,0.6287331027978623,catapult,LUT,4997,catapult_fpga_latency
Throughput,0.6287331027978623,catapult,FF,284,catapult_fpga_latency
Throughput,0.6287331027978623,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6287331027978623,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6405780576392136,catapult,CLB,300,catapult_fpga_latency
Throughput,0.6405780576392136,catapult,LUT,1650,catapult_fpga_latency
Throughput,0.6405780576392136,catapult,FF,252,catapult_fpga_latency
Throughput,0.6405780576392136,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6405780576392136,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6306530159719183,catapult,CLB,428,catapult_fpga_latency
Throughput,0.6306530159719183,catapult,LUT,2174,catapult_fpga_latency
Throughput,0.6306530159719183,catapult,FF,262,catapult_fpga_latency
Throughput,0.6306530159719183,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6306530159719183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6400335889627488,catapult,CLB,588,catapult_fpga_latency
Throughput,0.6400335889627488,catapult,LUT,2989,catapult_fpga_latency
Throughput,0.6400335889627488,catapult,FF,266,catapult_fpga_latency
Throughput,0.6400335889627488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6400335889627488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6235315831217483,catapult,CLB,490,catapult_fpga_latency
Throughput,0.6235315831217483,catapult,LUT,2828,catapult_fpga_latency
Throughput,0.6235315831217483,catapult,FF,267,catapult_fpga_latency
Throughput,0.6235315831217483,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6235315831217483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6326983572619852,catapult,CLB,607,catapult_fpga_latency
Throughput,0.6326983572619852,catapult,LUT,3387,catapult_fpga_latency
Throughput,0.6326983572619852,catapult,FF,271,catapult_fpga_latency
Throughput,0.6326983572619852,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6326983572619852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6334297624575047,catapult,CLB,826,catapult_fpga_latency
Throughput,0.6334297624575047,catapult,LUT,4513,catapult_fpga_latency
Throughput,0.6334297624575047,catapult,FF,272,catapult_fpga_latency
Throughput,0.6334297624575047,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6334297624575047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645797505025919,catapult,CLB,476,catapult_fpga_latency
Throughput,0.645797505025919,catapult,LUT,2678,catapult_fpga_latency
Throughput,0.645797505025919,catapult,FF,266,catapult_fpga_latency
Throughput,0.645797505025919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645797505025919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649557748606861,catapult,CLB,684,catapult_fpga_latency
Throughput,0.649557748606861,catapult,LUT,3793,catapult_fpga_latency
Throughput,0.649557748606861,catapult,FF,278,catapult_fpga_latency
Throughput,0.649557748606861,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649557748606861,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429710405843321,catapult,CLB,939,catapult_fpga_latency
Throughput,0.6429710405843321,catapult,LUT,5186,catapult_fpga_latency
Throughput,0.6429710405843321,catapult,FF,286,catapult_fpga_latency
Throughput,0.6429710405843321,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429710405843321,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6634242910150459,catapult,CLB,151,catapult_fpga_latency
Throughput,0.6634242910150459,catapult,LUT,860,catapult_fpga_latency
Throughput,0.6634242910150459,catapult,FF,353,catapult_fpga_latency
Throughput,0.6634242910150459,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6634242910150459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6317901647961466,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6317901647961466,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.6317901647961466,catapult,FF,352,catapult_fpga_latency
Throughput,0.6317901647961466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6317901647961466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234355663756261,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6234355663756261,catapult,LUT,1525,catapult_fpga_latency
Throughput,0.6234355663756261,catapult,FF,365,catapult_fpga_latency
Throughput,0.6234355663756261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234355663756261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7250953319087626,catapult,CLB,187,catapult_fpga_latency
Throughput,0.7250953319087626,catapult,LUT,955,catapult_fpga_latency
Throughput,0.7250953319087626,catapult,FF,241,catapult_fpga_latency
Throughput,0.7250953319087626,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7250953319087626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391536582918362,catapult,CLB,290,catapult_fpga_latency
Throughput,0.6391536582918362,catapult,LUT,1317,catapult_fpga_latency
Throughput,0.6391536582918362,catapult,FF,245,catapult_fpga_latency
Throughput,0.6391536582918362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6391536582918362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6342219840366327,catapult,CLB,509,catapult_fpga_latency
Throughput,0.6342219840366327,catapult,LUT,2366,catapult_fpga_latency
Throughput,0.6342219840366327,catapult,FF,260,catapult_fpga_latency
Throughput,0.6342219840366327,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6342219840366327,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6880153234772844,catapult,CLB,254,catapult_fpga_latency
Throughput,0.6880153234772844,catapult,LUT,1337,catapult_fpga_latency
Throughput,0.6880153234772844,catapult,FF,242,catapult_fpga_latency
Throughput,0.6880153234772844,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6880153234772844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6331061326458645,catapult,CLB,228,catapult_fpga_latency
Throughput,0.6331061326458645,catapult,LUT,1231,catapult_fpga_latency
Throughput,0.6331061326458645,catapult,FF,479,catapult_fpga_latency
Throughput,0.6331061326458645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6331061326458645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6378201857332382,catapult,CLB,351,catapult_fpga_latency
Throughput,0.6378201857332382,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.6378201857332382,catapult,FF,484,catapult_fpga_latency
Throughput,0.6378201857332382,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6378201857332382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6200039308249214,catapult,CLB,522,catapult_fpga_latency
Throughput,0.6200039308249214,catapult,LUT,2530,catapult_fpga_latency
Throughput,0.6200039308249214,catapult,FF,494,catapult_fpga_latency
Throughput,0.6200039308249214,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6200039308249214,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6637021304838389,catapult,CLB,277,catapult_fpga_latency
Throughput,0.6637021304838389,catapult,LUT,1504,catapult_fpga_latency
Throughput,0.6637021304838389,catapult,FF,242,catapult_fpga_latency
Throughput,0.6637021304838389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6637021304838389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6925687374471916,catapult,CLB,448,catapult_fpga_latency
Throughput,0.6925687374471916,catapult,LUT,2102,catapult_fpga_latency
Throughput,0.6925687374471916,catapult,FF,244,catapult_fpga_latency
Throughput,0.6925687374471916,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6925687374471916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684070327902271,catapult,CLB,468,catapult_fpga_latency
Throughput,0.684070327902271,catapult,LUT,2530,catapult_fpga_latency
Throughput,0.684070327902271,catapult,FF,243,catapult_fpga_latency
Throughput,0.684070327902271,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684070327902271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,CLB,297,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,LUT,1568,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,FF,242,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6767131500929466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6624135301938023,catapult,CLB,479,catapult_fpga_latency
Throughput,0.6624135301938023,catapult,LUT,2439,catapult_fpga_latency
Throughput,0.6624135301938023,catapult,FF,247,catapult_fpga_latency
Throughput,0.6624135301938023,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6624135301938023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6454619506634703,catapult,CLB,440,catapult_fpga_latency
Throughput,0.6454619506634703,catapult,LUT,2487,catapult_fpga_latency
Throughput,0.6454619506634703,catapult,FF,243,catapult_fpga_latency
Throughput,0.6454619506634703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6454619506634703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6680165053518142,catapult,CLB,491,catapult_fpga_latency
Throughput,0.6680165053518142,catapult,LUT,2683,catapult_fpga_latency
Throughput,0.6680165053518142,catapult,FF,243,catapult_fpga_latency
Throughput,0.6680165053518142,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6680165053518142,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632162000362861,catapult,CLB,95,catapult_fpga_latency
Throughput,0.632162000362861,catapult,LUT,516,catapult_fpga_latency
Throughput,0.632162000362861,catapult,FF,324,catapult_fpga_latency
Throughput,0.632162000362861,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632162000362861,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6018918665148294,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6018918665148294,catapult,LUT,579,catapult_fpga_latency
Throughput,0.6018918665148294,catapult,FF,326,catapult_fpga_latency
Throughput,0.6018918665148294,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6018918665148294,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6310908152304934,catapult,CLB,209,catapult_fpga_latency
Throughput,0.6310908152304934,catapult,LUT,859,catapult_fpga_latency
Throughput,0.6310908152304934,catapult,FF,333,catapult_fpga_latency
Throughput,0.6310908152304934,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6310908152304934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7941487122878631,catapult,CLB,99,catapult_fpga_latency
Throughput,0.7941487122878631,catapult,LUT,517,catapult_fpga_latency
Throughput,0.7941487122878631,catapult,FF,240,catapult_fpga_latency
Throughput,0.7941487122878631,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7941487122878631,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7073341354502429,catapult,CLB,150,catapult_fpga_latency
Throughput,0.7073341354502429,catapult,LUT,623,catapult_fpga_latency
Throughput,0.7073341354502429,catapult,FF,242,catapult_fpga_latency
Throughput,0.7073341354502429,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7073341354502429,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7142010304492468,catapult,CLB,168,catapult_fpga_latency
Throughput,0.7142010304492468,catapult,LUT,808,catapult_fpga_latency
Throughput,0.7142010304492468,catapult,FF,249,catapult_fpga_latency
Throughput,0.7142010304492468,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7142010304492468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7413700815655364,catapult,CLB,93,catapult_fpga_latency
Throughput,0.7413700815655364,catapult,LUT,448,catapult_fpga_latency
Throughput,0.7413700815655364,catapult,FF,241,catapult_fpga_latency
Throughput,0.7413700815655364,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7413700815655364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67396526113458,catapult,CLB,152,catapult_fpga_latency
Throughput,0.67396526113458,catapult,LUT,648,catapult_fpga_latency
Throughput,0.67396526113458,catapult,FF,243,catapult_fpga_latency
Throughput,0.67396526113458,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67396526113458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7117964603785619,catapult,CLB,270,catapult_fpga_latency
Throughput,0.7117964603785619,catapult,LUT,1197,catapult_fpga_latency
Throughput,0.7117964603785619,catapult,FF,251,catapult_fpga_latency
Throughput,0.7117964603785619,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7117964603785619,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7572309880122763,catapult,CLB,125,catapult_fpga_latency
Throughput,0.7572309880122763,catapult,LUT,599,catapult_fpga_latency
Throughput,0.7572309880122763,catapult,FF,242,catapult_fpga_latency
Throughput,0.7572309880122763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7572309880122763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6717946995398206,catapult,CLB,208,catapult_fpga_latency
Throughput,0.6717946995398206,catapult,LUT,889,catapult_fpga_latency
Throughput,0.6717946995398206,catapult,FF,244,catapult_fpga_latency
Throughput,0.6717946995398206,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6717946995398206,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6928811313917418,catapult,CLB,492,catapult_fpga_latency
Throughput,0.6928811313917418,catapult,LUT,2120,catapult_fpga_latency
Throughput,0.6928811313917418,catapult,FF,252,catapult_fpga_latency
Throughput,0.6928811313917418,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6928811313917418,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6846853015182897,catapult,CLB,128,catapult_fpga_latency
Throughput,0.6846853015182897,catapult,LUT,603,catapult_fpga_latency
Throughput,0.6846853015182897,catapult,FF,240,catapult_fpga_latency
Throughput,0.6846853015182897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6846853015182897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6206388483922041,catapult,CLB,158,catapult_fpga_latency
Throughput,0.6206388483922041,catapult,LUT,706,catapult_fpga_latency
Throughput,0.6206388483922041,catapult,FF,242,catapult_fpga_latency
Throughput,0.6206388483922041,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6206388483922041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6074769477685246,catapult,CLB,237,catapult_fpga_latency
Throughput,0.6074769477685246,catapult,LUT,1000,catapult_fpga_latency
Throughput,0.6074769477685246,catapult,FF,249,catapult_fpga_latency
Throughput,0.6074769477685246,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6074769477685246,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.714800881492447,catapult,CLB,135,catapult_fpga_latency
Throughput,0.714800881492447,catapult,LUT,681,catapult_fpga_latency
Throughput,0.714800881492447,catapult,FF,241,catapult_fpga_latency
Throughput,0.714800881492447,catapult,DSP,1,catapult_fpga_latency
Throughput,0.714800881492447,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620243122899314,catapult,CLB,198,catapult_fpga_latency
Throughput,0.620243122899314,catapult,LUT,903,catapult_fpga_latency
Throughput,0.620243122899314,catapult,FF,243,catapult_fpga_latency
Throughput,0.620243122899314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620243122899314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606729479347232,catapult,CLB,288,catapult_fpga_latency
Throughput,0.606729479347232,catapult,LUT,1313,catapult_fpga_latency
Throughput,0.606729479347232,catapult,FF,252,catapult_fpga_latency
Throughput,0.606729479347232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606729479347232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6505706806010232,catapult,CLB,165,catapult_fpga_latency
Throughput,0.6505706806010232,catapult,LUT,839,catapult_fpga_latency
Throughput,0.6505706806010232,catapult,FF,242,catapult_fpga_latency
Throughput,0.6505706806010232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6505706806010232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663166474016806,catapult,CLB,258,catapult_fpga_latency
Throughput,0.663166474016806,catapult,LUT,1213,catapult_fpga_latency
Throughput,0.663166474016806,catapult,FF,244,catapult_fpga_latency
Throughput,0.663166474016806,catapult,DSP,1,catapult_fpga_latency
Throughput,0.663166474016806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6491533741694083,catapult,CLB,418,catapult_fpga_latency
Throughput,0.6491533741694083,catapult,LUT,2083,catapult_fpga_latency
Throughput,0.6491533741694083,catapult,FF,260,catapult_fpga_latency
Throughput,0.6491533741694083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6491533741694083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6907980859366635,catapult,CLB,133,catapult_fpga_latency
Throughput,0.6907980859366635,catapult,LUT,718,catapult_fpga_latency
Throughput,0.6907980859366635,catapult,FF,241,catapult_fpga_latency
Throughput,0.6907980859366635,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6907980859366635,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6485395537788454,catapult,CLB,207,catapult_fpga_latency
Throughput,0.6485395537788454,catapult,LUT,907,catapult_fpga_latency
Throughput,0.6485395537788454,catapult,FF,243,catapult_fpga_latency
Throughput,0.6485395537788454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6485395537788454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6675781333447267,catapult,CLB,336,catapult_fpga_latency
Throughput,0.6675781333447267,catapult,LUT,1337,catapult_fpga_latency
Throughput,0.6675781333447267,catapult,FF,250,catapult_fpga_latency
Throughput,0.6675781333447267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6675781333447267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6741288233216215,catapult,CLB,174,catapult_fpga_latency
Throughput,0.6741288233216215,catapult,LUT,911,catapult_fpga_latency
Throughput,0.6741288233216215,catapult,FF,242,catapult_fpga_latency
Throughput,0.6741288233216215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6741288233216215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6056814127882362,catapult,CLB,283,catapult_fpga_latency
Throughput,0.6056814127882362,catapult,LUT,1335,catapult_fpga_latency
Throughput,0.6056814127882362,catapult,FF,244,catapult_fpga_latency
Throughput,0.6056814127882362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6056814127882362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6218615425275563,catapult,CLB,473,catapult_fpga_latency
Throughput,0.6218615425275563,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.6218615425275563,catapult,FF,257,catapult_fpga_latency
Throughput,0.6218615425275563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6218615425275563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6714906555360375,catapult,CLB,230,catapult_fpga_latency
Throughput,0.6714906555360375,catapult,LUT,1226,catapult_fpga_latency
Throughput,0.6714906555360375,catapult,FF,242,catapult_fpga_latency
Throughput,0.6714906555360375,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6714906555360375,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6306908019422753,catapult,CLB,347,catapult_fpga_latency
Throughput,0.6306908019422753,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.6306908019422753,catapult,FF,246,catapult_fpga_latency
Throughput,0.6306908019422753,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6306908019422753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6310247084034822,catapult,CLB,489,catapult_fpga_latency
Throughput,0.6310247084034822,catapult,LUT,2457,catapult_fpga_latency
Throughput,0.6310247084034822,catapult,FF,257,catapult_fpga_latency
Throughput,0.6310247084034822,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6310247084034822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6204039698409223,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6204039698409223,catapult,LUT,835,catapult_fpga_latency
Throughput,0.6204039698409223,catapult,FF,484,catapult_fpga_latency
Throughput,0.6204039698409223,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6204039698409223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6056146534521549,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6056146534521549,catapult,LUT,1049,catapult_fpga_latency
Throughput,0.6056146534521549,catapult,FF,486,catapult_fpga_latency
Throughput,0.6056146534521549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6056146534521549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6081948169637699,catapult,CLB,270,catapult_fpga_latency
Throughput,0.6081948169637699,catapult,LUT,1275,catapult_fpga_latency
Throughput,0.6081948169637699,catapult,FF,349,catapult_fpga_latency
Throughput,0.6081948169637699,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6081948169637699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6820705479209126,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6820705479209126,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.6820705479209126,catapult,FF,544,catapult_fpga_latency
Throughput,0.6820705479209126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6820705479209126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6666773335040027,catapult,CLB,293,catapult_fpga_latency
Throughput,0.6666773335040027,catapult,LUT,1414,catapult_fpga_latency
Throughput,0.6666773335040027,catapult,FF,549,catapult_fpga_latency
Throughput,0.6666773335040027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6666773335040027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6737936062377117,catapult,CLB,375,catapult_fpga_latency
Throughput,0.6737936062377117,catapult,LUT,1726,catapult_fpga_latency
Throughput,0.6737936062377117,catapult,FF,258,catapult_fpga_latency
Throughput,0.6737936062377117,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6737936062377117,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7525853187161196,catapult,CLB,366,catapult_fpga_latency
Throughput,0.7525853187161196,catapult,LUT,1612,catapult_fpga_latency
Throughput,0.7525853187161196,catapult,FF,852,catapult_fpga_latency
Throughput,0.7525853187161196,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7525853187161196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6769784016810727,catapult,CLB,432,catapult_fpga_latency
Throughput,0.6769784016810727,catapult,LUT,2275,catapult_fpga_latency
Throughput,0.6769784016810727,catapult,FF,854,catapult_fpga_latency
Throughput,0.6769784016810727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6769784016810727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6386279206849668,catapult,CLB,511,catapult_fpga_latency
Throughput,0.6386279206849668,catapult,LUT,2463,catapult_fpga_latency
Throughput,0.6386279206849668,catapult,FF,262,catapult_fpga_latency
Throughput,0.6386279206849668,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6386279206849668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7233053317729227,catapult,CLB,559,catapult_fpga_latency
Throughput,0.7233053317729227,catapult,LUT,2276,catapult_fpga_latency
Throughput,0.7233053317729227,catapult,FF,1460,catapult_fpga_latency
Throughput,0.7233053317729227,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7233053317729227,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6741960885839725,catapult,CLB,725,catapult_fpga_latency
Throughput,0.6741960885839725,catapult,LUT,3425,catapult_fpga_latency
Throughput,0.6741960885839725,catapult,FF,1463,catapult_fpga_latency
Throughput,0.6741960885839725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6741960885839725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6424901891748114,catapult,CLB,716,catapult_fpga_latency
Throughput,0.6424901891748114,catapult,LUT,3805,catapult_fpga_latency
Throughput,0.6424901891748114,catapult,FF,256,catapult_fpga_latency
Throughput,0.6424901891748114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6424901891748114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632446264203162,catapult,CLB,213,catapult_fpga_latency
Throughput,0.632446264203162,catapult,LUT,1106,catapult_fpga_latency
Throughput,0.632446264203162,catapult,FF,544,catapult_fpga_latency
Throughput,0.632446264203162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632446264203162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6474021370744545,catapult,CLB,301,catapult_fpga_latency
Throughput,0.6474021370744545,catapult,LUT,1477,catapult_fpga_latency
Throughput,0.6474021370744545,catapult,FF,546,catapult_fpga_latency
Throughput,0.6474021370744545,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6474021370744545,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643096742329142,catapult,CLB,393,catapult_fpga_latency
Throughput,0.643096742329142,catapult,LUT,1848,catapult_fpga_latency
Throughput,0.643096742329142,catapult,FF,254,catapult_fpga_latency
Throughput,0.643096742329142,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643096742329142,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6507616188606336,catapult,CLB,395,catapult_fpga_latency
Throughput,0.6507616188606336,catapult,LUT,1714,catapult_fpga_latency
Throughput,0.6507616188606336,catapult,FF,852,catapult_fpga_latency
Throughput,0.6507616188606336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6507616188606336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6596380038562437,catapult,CLB,488,catapult_fpga_latency
Throughput,0.6596380038562437,catapult,LUT,2520,catapult_fpga_latency
Throughput,0.6596380038562437,catapult,FF,857,catapult_fpga_latency
Throughput,0.6596380038562437,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6596380038562437,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6362618344701212,catapult,CLB,535,catapult_fpga_latency
Throughput,0.6362618344701212,catapult,LUT,2704,catapult_fpga_latency
Throughput,0.6362618344701212,catapult,FF,260,catapult_fpga_latency
Throughput,0.6362618344701212,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6362618344701212,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6786645510430396,catapult,CLB,666,catapult_fpga_latency
Throughput,0.6786645510430396,catapult,LUT,2819,catapult_fpga_latency
Throughput,0.6786645510430396,catapult,FF,1468,catapult_fpga_latency
Throughput,0.6786645510430396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6786645510430396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6438387209757505,catapult,CLB,819,catapult_fpga_latency
Throughput,0.6438387209757505,catapult,LUT,4000,catapult_fpga_latency
Throughput,0.6438387209757505,catapult,FF,1466,catapult_fpga_latency
Throughput,0.6438387209757505,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6438387209757505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6281927898544352,catapult,CLB,792,catapult_fpga_latency
Throughput,0.6281927898544352,catapult,LUT,3917,catapult_fpga_latency
Throughput,0.6281927898544352,catapult,FF,260,catapult_fpga_latency
Throughput,0.6281927898544352,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6281927898544352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6773915817838565,catapult,CLB,383,catapult_fpga_latency
Throughput,0.6773915817838565,catapult,LUT,1775,catapult_fpga_latency
Throughput,0.6773915817838565,catapult,FF,853,catapult_fpga_latency
Throughput,0.6773915817838565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6773915817838565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6382362214373335,catapult,CLB,481,catapult_fpga_latency
Throughput,0.6382362214373335,catapult,LUT,2455,catapult_fpga_latency
Throughput,0.6382362214373335,catapult,FF,855,catapult_fpga_latency
Throughput,0.6382362214373335,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6382362214373335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6317801859834511,catapult,CLB,521,catapult_fpga_latency
Throughput,0.6317801859834511,catapult,LUT,2609,catapult_fpga_latency
Throughput,0.6317801859834511,catapult,FF,256,catapult_fpga_latency
Throughput,0.6317801859834511,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6317801859834511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,CLB,673,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,LUT,2862,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,FF,1468,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6444677598558455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6274084642421094,catapult,CLB,770,catapult_fpga_latency
Throughput,0.6274084642421094,catapult,LUT,4036,catapult_fpga_latency
Throughput,0.6274084642421094,catapult,FF,1475,catapult_fpga_latency
Throughput,0.6274084642421094,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6274084642421094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6387017492763509,catapult,CLB,742,catapult_fpga_latency
Throughput,0.6387017492763509,catapult,LUT,3893,catapult_fpga_latency
Throughput,0.6387017492763509,catapult,FF,261,catapult_fpga_latency
Throughput,0.6387017492763509,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6387017492763509,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6629361042294661,catapult,CLB,673,catapult_fpga_latency
Throughput,0.6629361042294661,catapult,LUT,2923,catapult_fpga_latency
Throughput,0.6629361042294661,catapult,FF,1477,catapult_fpga_latency
Throughput,0.6629361042294661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6629361042294661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6132343327826489,catapult,CLB,891,catapult_fpga_latency
Throughput,0.6132343327826489,catapult,LUT,4458,catapult_fpga_latency
Throughput,0.6132343327826489,catapult,FF,1481,catapult_fpga_latency
Throughput,0.6132343327826489,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6132343327826489,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6218205537809488,catapult,CLB,782,catapult_fpga_latency
Throughput,0.6218205537809488,catapult,LUT,4120,catapult_fpga_latency
Throughput,0.6218205537809488,catapult,FF,274,catapult_fpga_latency
Throughput,0.6218205537809488,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6218205537809488,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,LUT,940,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,FF,353,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6443311423926721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,CLB,227,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,FF,355,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6179984636558193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,CLB,305,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,LUT,1460,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,FF,361,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6357764101520776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63516582909466,catapult,CLB,193,catapult_fpga_latency
Throughput,0.63516582909466,catapult,LUT,1048,catapult_fpga_latency
Throughput,0.63516582909466,catapult,FF,245,catapult_fpga_latency
Throughput,0.63516582909466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63516582909466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,FF,247,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6327680183857076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,CLB,404,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,LUT,2050,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,FF,255,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6660827341364071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,CLB,260,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,LUT,1456,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,FF,246,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6738090425173506,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,FF,251,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6166026427589268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,CLB,580,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,FF,259,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6573692739027686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,CLB,397,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,FF,254,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6593409491608567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,CLB,544,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,FF,255,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6464872147455976,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,FF,245,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6930304697776343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,CLB,302,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,LUT,1466,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,FF,247,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6514276035932747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,CLB,410,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,FF,255,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6333739959438729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647571090354299,catapult,CLB,279,catapult_fpga_latency
Throughput,0.647571090354299,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.647571090354299,catapult,FF,253,catapult_fpga_latency
Throughput,0.647571090354299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647571090354299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,CLB,371,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,FF,255,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6422644703790837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,CLB,573,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,FF,260,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6305209995018884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,LUT,2621,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,FF,263,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6234180766305499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,CLB,626,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,LUT,3160,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,FF,269,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6665169225314046,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,CLB,330,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,LUT,1812,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,FF,254,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6289505959306897,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,CLB,429,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,FF,259,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6379280098240914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,CLB,632,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,LUT,3169,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,FF,264,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6117330397014743,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,CLB,509,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,FF,262,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6230351030437757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,CLB,655,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,FF,270,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6301260756252111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,CLB,870,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,LUT,4687,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,FF,272,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6325034677002617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,CLB,494,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,LUT,2734,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,FF,268,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6557467348730703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,CLB,659,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,LUT,3661,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,FF,273,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6709882785057627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869655837112216,catapult,CLB,156,catapult_fpga_latency
Throughput,0.6869655837112216,catapult,LUT,797,catapult_fpga_latency
Throughput,0.6869655837112216,catapult,FF,241,catapult_fpga_latency
Throughput,0.6869655837112216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6869655837112216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631814514422114,catapult,CLB,225,catapult_fpga_latency
Throughput,0.631814514422114,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.631814514422114,catapult,FF,243,catapult_fpga_latency
Throughput,0.631814514422114,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631814514422114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6469121266912709,catapult,CLB,336,catapult_fpga_latency
Throughput,0.6469121266912709,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.6469121266912709,catapult,FF,250,catapult_fpga_latency
Throughput,0.6469121266912709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6469121266912709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7443544437215937,catapult,CLB,196,catapult_fpga_latency
Throughput,0.7443544437215937,catapult,LUT,1073,catapult_fpga_latency
Throughput,0.7443544437215937,catapult,FF,244,catapult_fpga_latency
Throughput,0.7443544437215937,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7443544437215937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6403762338449086,catapult,CLB,292,catapult_fpga_latency
Throughput,0.6403762338449086,catapult,LUT,1476,catapult_fpga_latency
Throughput,0.6403762338449086,catapult,FF,247,catapult_fpga_latency
Throughput,0.6403762338449086,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6403762338449086,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6666528891736238,catapult,CLB,479,catapult_fpga_latency
Throughput,0.6666528891736238,catapult,LUT,2250,catapult_fpga_latency
Throughput,0.6666528891736238,catapult,FF,254,catapult_fpga_latency
Throughput,0.6666528891736238,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6666528891736238,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6779201410073893,catapult,CLB,249,catapult_fpga_latency
Throughput,0.6779201410073893,catapult,LUT,1380,catapult_fpga_latency
Throughput,0.6779201410073893,catapult,FF,247,catapult_fpga_latency
Throughput,0.6779201410073893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6779201410073893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,FF,242,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6451313229320961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6735213176232241,catapult,CLB,333,catapult_fpga_latency
Throughput,0.6735213176232241,catapult,LUT,1636,catapult_fpga_latency
Throughput,0.6735213176232241,catapult,FF,244,catapult_fpga_latency
Throughput,0.6735213176232241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6735213176232241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6596628067596967,catapult,CLB,420,catapult_fpga_latency
Throughput,0.6596628067596967,catapult,LUT,2286,catapult_fpga_latency
Throughput,0.6596628067596967,catapult,FF,251,catapult_fpga_latency
Throughput,0.6596628067596967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6596628067596967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6628816126583873,catapult,CLB,319,catapult_fpga_latency
Throughput,0.6628816126583873,catapult,LUT,1771,catapult_fpga_latency
Throughput,0.6628816126583873,catapult,FF,243,catapult_fpga_latency
Throughput,0.6628816126583873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6628816126583873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6842481959796314,catapult,CLB,473,catapult_fpga_latency
Throughput,0.6842481959796314,catapult,LUT,2400,catapult_fpga_latency
Throughput,0.6842481959796314,catapult,FF,250,catapult_fpga_latency
Throughput,0.6842481959796314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6842481959796314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6306307442577918,catapult,CLB,528,catapult_fpga_latency
Throughput,0.6306307442577918,catapult,LUT,2747,catapult_fpga_latency
Throughput,0.6306307442577918,catapult,FF,247,catapult_fpga_latency
Throughput,0.6306307442577918,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6306307442577918,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6949608389567248,catapult,CLB,327,catapult_fpga_latency
Throughput,0.6949608389567248,catapult,LUT,1801,catapult_fpga_latency
Throughput,0.6949608389567248,catapult,FF,243,catapult_fpga_latency
Throughput,0.6949608389567248,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6949608389567248,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6848039269396387,catapult,CLB,556,catapult_fpga_latency
Throughput,0.6848039269396387,catapult,LUT,2599,catapult_fpga_latency
Throughput,0.6848039269396387,catapult,FF,247,catapult_fpga_latency
Throughput,0.6848039269396387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6848039269396387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668408986090409,catapult,CLB,561,catapult_fpga_latency
Throughput,0.668408986090409,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.668408986090409,catapult,FF,246,catapult_fpga_latency
Throughput,0.668408986090409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668408986090409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6272608834467734,catapult,CLB,574,catapult_fpga_latency
Throughput,0.6272608834467734,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.6272608834467734,catapult,FF,244,catapult_fpga_latency
Throughput,0.6272608834467734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6272608834467734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7610332700914686,catapult,CLB,97,catapult_fpga_latency
Throughput,0.7610332700914686,catapult,LUT,430,catapult_fpga_latency
Throughput,0.7610332700914686,catapult,FF,240,catapult_fpga_latency
Throughput,0.7610332700914686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7610332700914686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7152615353804118,catapult,CLB,118,catapult_fpga_latency
Throughput,0.7152615353804118,catapult,LUT,603,catapult_fpga_latency
Throughput,0.7152615353804118,catapult,FF,242,catapult_fpga_latency
Throughput,0.7152615353804118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7152615353804118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.698490840689606,catapult,CLB,189,catapult_fpga_latency
Throughput,0.698490840689606,catapult,LUT,711,catapult_fpga_latency
Throughput,0.698490840689606,catapult,FF,252,catapult_fpga_latency
Throughput,0.698490840689606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.698490840689606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8022739653273239,catapult,CLB,94,catapult_fpga_latency
Throughput,0.8022739653273239,catapult,LUT,437,catapult_fpga_latency
Throughput,0.8022739653273239,catapult,FF,241,catapult_fpga_latency
Throughput,0.8022739653273239,catapult,DSP,1,catapult_fpga_latency
Throughput,0.8022739653273239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7893102139109611,catapult,CLB,130,catapult_fpga_latency
Throughput,0.7893102139109611,catapult,LUT,502,catapult_fpga_latency
Throughput,0.7893102139109611,catapult,FF,243,catapult_fpga_latency
Throughput,0.7893102139109611,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7893102139109611,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682316652266275,catapult,CLB,170,catapult_fpga_latency
Throughput,0.6682316652266275,catapult,LUT,740,catapult_fpga_latency
Throughput,0.6682316652266275,catapult,FF,250,catapult_fpga_latency
Throughput,0.6682316652266275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682316652266275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.833782186076838,catapult,CLB,90,catapult_fpga_latency
Throughput,0.833782186076838,catapult,LUT,434,catapult_fpga_latency
Throughput,0.833782186076838,catapult,FF,242,catapult_fpga_latency
Throughput,0.833782186076838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.833782186076838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7156428798900772,catapult,CLB,142,catapult_fpga_latency
Throughput,0.7156428798900772,catapult,LUT,541,catapult_fpga_latency
Throughput,0.7156428798900772,catapult,FF,244,catapult_fpga_latency
Throughput,0.7156428798900772,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7156428798900772,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7096778772115337,catapult,CLB,210,catapult_fpga_latency
Throughput,0.7096778772115337,catapult,LUT,988,catapult_fpga_latency
Throughput,0.7096778772115337,catapult,FF,254,catapult_fpga_latency
Throughput,0.7096778772115337,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7096778772115337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7052613910293573,catapult,CLB,100,catapult_fpga_latency
Throughput,0.7052613910293573,catapult,LUT,477,catapult_fpga_latency
Throughput,0.7052613910293573,catapult,FF,243,catapult_fpga_latency
Throughput,0.7052613910293573,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7052613910293573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7468204120955034,catapult,CLB,111,catapult_fpga_latency
Throughput,0.7468204120955034,catapult,LUT,518,catapult_fpga_latency
Throughput,0.7468204120955034,catapult,FF,241,catapult_fpga_latency
Throughput,0.7468204120955034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7468204120955034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6785254827030284,catapult,CLB,146,catapult_fpga_latency
Throughput,0.6785254827030284,catapult,LUT,653,catapult_fpga_latency
Throughput,0.6785254827030284,catapult,FF,243,catapult_fpga_latency
Throughput,0.6785254827030284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6785254827030284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620444772039284,catapult,CLB,207,catapult_fpga_latency
Throughput,0.620444772039284,catapult,LUT,840,catapult_fpga_latency
Throughput,0.620444772039284,catapult,FF,250,catapult_fpga_latency
Throughput,0.620444772039284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620444772039284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6960981609782685,catapult,CLB,124,catapult_fpga_latency
Throughput,0.6960981609782685,catapult,LUT,616,catapult_fpga_latency
Throughput,0.6960981609782685,catapult,FF,242,catapult_fpga_latency
Throughput,0.6960981609782685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6960981609782685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6482427435707284,catapult,CLB,155,catapult_fpga_latency
Throughput,0.6482427435707284,catapult,LUT,759,catapult_fpga_latency
Throughput,0.6482427435707284,catapult,FF,246,catapult_fpga_latency
Throughput,0.6482427435707284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6482427435707284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6686074111119877,catapult,CLB,252,catapult_fpga_latency
Throughput,0.6686074111119877,catapult,LUT,1123,catapult_fpga_latency
Throughput,0.6686074111119877,catapult,FF,255,catapult_fpga_latency
Throughput,0.6686074111119877,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6686074111119877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.71120265079452,catapult,CLB,132,catapult_fpga_latency
Throughput,0.71120265079452,catapult,LUT,647,catapult_fpga_latency
Throughput,0.71120265079452,catapult,FF,243,catapult_fpga_latency
Throughput,0.71120265079452,catapult,DSP,1,catapult_fpga_latency
Throughput,0.71120265079452,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6452387189688569,catapult,CLB,115,catapult_fpga_latency
Throughput,0.6452387189688569,catapult,LUT,620,catapult_fpga_latency
Throughput,0.6452387189688569,catapult,FF,242,catapult_fpga_latency
Throughput,0.6452387189688569,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6452387189688569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6176793416526505,catapult,CLB,168,catapult_fpga_latency
Throughput,0.6176793416526505,catapult,LUT,763,catapult_fpga_latency
Throughput,0.6176793416526505,catapult,FF,244,catapult_fpga_latency
Throughput,0.6176793416526505,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6176793416526505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6504513481905094,catapult,CLB,226,catapult_fpga_latency
Throughput,0.6504513481905094,catapult,LUT,1032,catapult_fpga_latency
Throughput,0.6504513481905094,catapult,FF,252,catapult_fpga_latency
Throughput,0.6504513481905094,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6504513481905094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6550118229634044,catapult,CLB,119,catapult_fpga_latency
Throughput,0.6550118229634044,catapult,LUT,589,catapult_fpga_latency
Throughput,0.6550118229634044,catapult,FF,243,catapult_fpga_latency
Throughput,0.6550118229634044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6550118229634044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706593251825871,catapult,CLB,178,catapult_fpga_latency
Throughput,0.6706593251825871,catapult,LUT,929,catapult_fpga_latency
Throughput,0.6706593251825871,catapult,FF,245,catapult_fpga_latency
Throughput,0.6706593251825871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6706593251825871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6859152784884622,catapult,CLB,161,catapult_fpga_latency
Throughput,0.6859152784884622,catapult,LUT,851,catapult_fpga_latency
Throughput,0.6859152784884622,catapult,FF,392,catapult_fpga_latency
Throughput,0.6859152784884622,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6859152784884622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6526874077671106,catapult,CLB,205,catapult_fpga_latency
Throughput,0.6526874077671106,catapult,LUT,1077,catapult_fpga_latency
Throughput,0.6526874077671106,catapult,FF,395,catapult_fpga_latency
Throughput,0.6526874077671106,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6526874077671106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6893062408408434,catapult,CLB,233,catapult_fpga_latency
Throughput,0.6893062408408434,catapult,LUT,1275,catapult_fpga_latency
Throughput,0.6893062408408434,catapult,FF,254,catapult_fpga_latency
Throughput,0.6893062408408434,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6893062408408434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6314375053672188,catapult,CLB,219,catapult_fpga_latency
Throughput,0.6314375053672188,catapult,LUT,1119,catapult_fpga_latency
Throughput,0.6314375053672188,catapult,FF,545,catapult_fpga_latency
Throughput,0.6314375053672188,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6314375053672188,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7021973862808888,catapult,CLB,283,catapult_fpga_latency
Throughput,0.7021973862808888,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.7021973862808888,catapult,FF,553,catapult_fpga_latency
Throughput,0.7021973862808888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7021973862808888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6268177715374587,catapult,CLB,361,catapult_fpga_latency
Throughput,0.6268177715374587,catapult,LUT,1630,catapult_fpga_latency
Throughput,0.6268177715374587,catapult,FF,253,catapult_fpga_latency
Throughput,0.6268177715374587,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6268177715374587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6829919966997827,catapult,CLB,354,catapult_fpga_latency
Throughput,0.6829919966997827,catapult,LUT,1512,catapult_fpga_latency
Throughput,0.6829919966997827,catapult,FF,851,catapult_fpga_latency
Throughput,0.6829919966997827,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6829919966997827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6824480503482874,catapult,CLB,420,catapult_fpga_latency
Throughput,0.6824480503482874,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.6824480503482874,catapult,FF,858,catapult_fpga_latency
Throughput,0.6824480503482874,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6824480503482874,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6594844414430575,catapult,CLB,496,catapult_fpga_latency
Throughput,0.6594844414430575,catapult,LUT,2346,catapult_fpga_latency
Throughput,0.6594844414430575,catapult,FF,261,catapult_fpga_latency
Throughput,0.6594844414430575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6594844414430575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6135074712939854,catapult,CLB,582,catapult_fpga_latency
Throughput,0.6135074712939854,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.6135074712939854,catapult,FF,1463,catapult_fpga_latency
Throughput,0.6135074712939854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6135074712939854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6545402182237088,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6545402182237088,catapult,LUT,1137,catapult_fpga_latency
Throughput,0.6545402182237088,catapult,FF,545,catapult_fpga_latency
Throughput,0.6545402182237088,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6545402182237088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6660286112570825,catapult,CLB,315,catapult_fpga_latency
Throughput,0.6660286112570825,catapult,LUT,1489,catapult_fpga_latency
Throughput,0.6660286112570825,catapult,FF,547,catapult_fpga_latency
Throughput,0.6660286112570825,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6660286112570825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6256487195160482,catapult,CLB,349,catapult_fpga_latency
Throughput,0.6256487195160482,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.6256487195160482,catapult,FF,256,catapult_fpga_latency
Throughput,0.6256487195160482,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6256487195160482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6669005264512756,catapult,CLB,382,catapult_fpga_latency
Throughput,0.6669005264512756,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.6669005264512756,catapult,FF,852,catapult_fpga_latency
Throughput,0.6669005264512756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6669005264512756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6278681803312758,catapult,CLB,460,catapult_fpga_latency
Throughput,0.6278681803312758,catapult,LUT,2518,catapult_fpga_latency
Throughput,0.6278681803312758,catapult,FF,860,catapult_fpga_latency
Throughput,0.6278681803312758,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6278681803312758,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6222651446890914,catapult,CLB,500,catapult_fpga_latency
Throughput,0.6222651446890914,catapult,LUT,2609,catapult_fpga_latency
Throughput,0.6222651446890914,catapult,FF,259,catapult_fpga_latency
Throughput,0.6222651446890914,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6222651446890914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6341041503384848,catapult,CLB,581,catapult_fpga_latency
Throughput,0.6341041503384848,catapult,LUT,2601,catapult_fpga_latency
Throughput,0.6341041503384848,catapult,FF,1461,catapult_fpga_latency
Throughput,0.6341041503384848,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6341041503384848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6381686092519132,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6381686092519132,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.6381686092519132,catapult,FF,850,catapult_fpga_latency
Throughput,0.6381686092519132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6381686092519132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6363395711580362,catapult,CLB,451,catapult_fpga_latency
Throughput,0.6363395711580362,catapult,LUT,2464,catapult_fpga_latency
Throughput,0.6363395711580362,catapult,FF,857,catapult_fpga_latency
Throughput,0.6363395711580362,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6363395711580362,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6493654076553688,catapult,CLB,555,catapult_fpga_latency
Throughput,0.6493654076553688,catapult,LUT,2663,catapult_fpga_latency
Throughput,0.6493654076553688,catapult,FF,262,catapult_fpga_latency
Throughput,0.6493654076553688,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6493654076553688,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654812379882854,catapult,CLB,669,catapult_fpga_latency
Throughput,0.654812379882854,catapult,LUT,2716,catapult_fpga_latency
Throughput,0.654812379882854,catapult,FF,1465,catapult_fpga_latency
Throughput,0.654812379882854,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654812379882854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6721518740602477,catapult,CLB,694,catapult_fpga_latency
Throughput,0.6721518740602477,catapult,LUT,2882,catapult_fpga_latency
Throughput,0.6721518740602477,catapult,FF,1475,catapult_fpga_latency
Throughput,0.6721518740602477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6721518740602477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7152953025126894,catapult,CLB,186,catapult_fpga_latency
Throughput,0.7152953025126894,catapult,LUT,947,catapult_fpga_latency
Throughput,0.7152953025126894,catapult,FF,246,catapult_fpga_latency
Throughput,0.7152953025126894,catapult,DSP,1,catapult_fpga_latency
Throughput,0.7152953025126894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6711364353259374,catapult,CLB,216,catapult_fpga_latency
Throughput,0.6711364353259374,catapult,LUT,1063,catapult_fpga_latency
Throughput,0.6711364353259374,catapult,FF,247,catapult_fpga_latency
Throughput,0.6711364353259374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6711364353259374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6845381318543658,catapult,CLB,335,catapult_fpga_latency
Throughput,0.6845381318543658,catapult,LUT,1677,catapult_fpga_latency
Throughput,0.6845381318543658,catapult,FF,250,catapult_fpga_latency
Throughput,0.6845381318543658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6845381318543658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673441488036312,catapult,CLB,226,catapult_fpga_latency
Throughput,0.673441488036312,catapult,LUT,1234,catapult_fpga_latency
Throughput,0.673441488036312,catapult,FF,247,catapult_fpga_latency
Throughput,0.673441488036312,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673441488036312,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6315762880998396,catapult,CLB,303,catapult_fpga_latency
Throughput,0.6315762880998396,catapult,LUT,1499,catapult_fpga_latency
Throughput,0.6315762880998396,catapult,FF,248,catapult_fpga_latency
Throughput,0.6315762880998396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6315762880998396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6711945450676933,catapult,CLB,458,catapult_fpga_latency
Throughput,0.6711945450676933,catapult,LUT,2247,catapult_fpga_latency
Throughput,0.6711945450676933,catapult,FF,254,catapult_fpga_latency
Throughput,0.6711945450676933,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6711945450676933,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6785816557663833,catapult,CLB,329,catapult_fpga_latency
Throughput,0.6785816557663833,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.6785816557663833,catapult,FF,248,catapult_fpga_latency
Throughput,0.6785816557663833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6785816557663833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6766797220741047,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6766797220741047,catapult,LUT,2255,catapult_fpga_latency
Throughput,0.6766797220741047,catapult,FF,252,catapult_fpga_latency
Throughput,0.6766797220741047,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6766797220741047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6294644768017162,catapult,CLB,770,catapult_fpga_latency
Throughput,0.6294644768017162,catapult,LUT,3700,catapult_fpga_latency
Throughput,0.6294644768017162,catapult,FF,270,catapult_fpga_latency
Throughput,0.6294644768017162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6294644768017162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6366000464718033,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6366000464718033,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.6366000464718033,catapult,FF,257,catapult_fpga_latency
Throughput,0.6366000464718033,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6366000464718033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6634617043269645,catapult,CLB,247,catapult_fpga_latency
Throughput,0.6634617043269645,catapult,LUT,1342,catapult_fpga_latency
Throughput,0.6634617043269645,catapult,FF,247,catapult_fpga_latency
Throughput,0.6634617043269645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6634617043269645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6319147268990933,catapult,CLB,334,catapult_fpga_latency
Throughput,0.6319147268990933,catapult,LUT,1687,catapult_fpga_latency
Throughput,0.6319147268990933,catapult,FF,250,catapult_fpga_latency
Throughput,0.6319147268990933,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6319147268990933,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605565188671455,catapult,CLB,450,catapult_fpga_latency
Throughput,0.6605565188671455,catapult,LUT,2150,catapult_fpga_latency
Throughput,0.6605565188671455,catapult,FF,258,catapult_fpga_latency
Throughput,0.6605565188671455,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605565188671455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6449411781398477,catapult,CLB,366,catapult_fpga_latency
Throughput,0.6449411781398477,catapult,LUT,2029,catapult_fpga_latency
Throughput,0.6449411781398477,catapult,FF,254,catapult_fpga_latency
Throughput,0.6449411781398477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6449411781398477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640832159008402,catapult,CLB,498,catapult_fpga_latency
Throughput,0.640832159008402,catapult,LUT,2641,catapult_fpga_latency
Throughput,0.640832159008402,catapult,FF,260,catapult_fpga_latency
Throughput,0.640832159008402,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640832159008402,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6471545262634721,catapult,CLB,752,catapult_fpga_latency
Throughput,0.6471545262634721,catapult,LUT,3688,catapult_fpga_latency
Throughput,0.6471545262634721,catapult,FF,267,catapult_fpga_latency
Throughput,0.6471545262634721,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6471545262634721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6563686796618914,catapult,CLB,511,catapult_fpga_latency
Throughput,0.6563686796618914,catapult,LUT,2895,catapult_fpga_latency
Throughput,0.6563686796618914,catapult,FF,266,catapult_fpga_latency
Throughput,0.6563686796618914,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6563686796618914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6661723667705229,catapult,CLB,404,catapult_fpga_latency
Throughput,0.6661723667705229,catapult,LUT,2194,catapult_fpga_latency
Throughput,0.6661723667705229,catapult,FF,254,catapult_fpga_latency
Throughput,0.6661723667705229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6661723667705229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626729381386764,catapult,CLB,498,catapult_fpga_latency
Throughput,0.626729381386764,catapult,LUT,2581,catapult_fpga_latency
Throughput,0.626729381386764,catapult,FF,262,catapult_fpga_latency
Throughput,0.626729381386764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626729381386764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6429586384707872,catapult,CLB,735,catapult_fpga_latency
Throughput,0.6429586384707872,catapult,LUT,3620,catapult_fpga_latency
Throughput,0.6429586384707872,catapult,FF,267,catapult_fpga_latency
Throughput,0.6429586384707872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6429586384707872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6276356775735102,catapult,CLB,542,catapult_fpga_latency
Throughput,0.6276356775735102,catapult,LUT,3192,catapult_fpga_latency
Throughput,0.6276356775735102,catapult,FF,271,catapult_fpga_latency
Throughput,0.6276356775735102,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6276356775735102,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6376587212264473,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6376587212264473,catapult,LUT,3548,catapult_fpga_latency
Throughput,0.6376587212264473,catapult,FF,283,catapult_fpga_latency
Throughput,0.6376587212264473,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6376587212264473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6843413795911607,catapult,CLB,152,catapult_fpga_latency
Throughput,0.6843413795911607,catapult,LUT,814,catapult_fpga_latency
Throughput,0.6843413795911607,catapult,FF,240,catapult_fpga_latency
Throughput,0.6843413795911607,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6843413795911607,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,CLB,207,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,FF,242,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6626764707441593,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,CLB,307,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,FF,249,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6605923002682665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664979392288633,catapult,CLB,209,catapult_fpga_latency
Throughput,0.664979392288633,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.664979392288633,catapult,FF,241,catapult_fpga_latency
Throughput,0.664979392288633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664979392288633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,CLB,304,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,LUT,1541,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,FF,245,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6569482127723871,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,CLB,279,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,LUT,1560,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,FF,242,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6741697262736077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,CLB,439,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,LUT,2292,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,FF,243,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6722698114552087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,CLB,222,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,FF,241,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6615257297124942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,CLB,353,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,LUT,1665,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,FF,245,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6440398299992465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,CLB,480,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,LUT,2432,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,FF,252,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6437674300031674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,LUT,1902,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,FF,244,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6682620308884076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,CLB,442,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,LUT,2262,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,FF,244,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6641821825159354,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,LUT,2519,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,FF,243,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6662096468489284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,CLB,368,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,LUT,1961,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,FF,242,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6292046601413949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,CLB,550,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,FF,247,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6626053376835582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,CLB,536,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,LUT,2986,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,FF,244,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6345081039375035,catapult,BRAM,0,catapult_fpga_latency
