Listing 5.4?HDL Code for a Two-Input AND Gate—VHDL and Verilog
      
      VHDL Two-Input AND Gate
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       entity and2gate is
           Port (y : out std_logic; a, b : in std_logic);
       end and2gate;
       
       architecture and_switch of and2gate is
       component nmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       component pmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       for all : pmos use entity work.mos (pmos_behavioral); 
       for all : nmos use entity work.mos (nmos_behavioral); 
       constant vdd : std_logic := '1';
       constant gnd : std_logic := '0';
       signal s1 : std_logic;
       begin
       
       n1 : nmos port map (s1, vdd, a);
       n2 : nmos port map (y, s1, b);
       p1 : pmos port map (y, gnd, a);
       p2 : pmos port map (y, gnd, b);
       end and_switch;
      
      Verilog Two-Input AND Gate
       module and2gate (y, a, b);
       input a, b;
       output y;
       
       supply1 vdd;
       supply0 gnd;
       
       nmos (s1, vdd, a);
       nmos (y, s1, b);
       pmos (y, gnd, a);
       pmos (y, gnd, b);
       endmodule

