{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 10:19:13 2012 " "Info: Processing started: Sun May 13 10:19:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mod60 -c mod60 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mod60 -c mod60" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "mod60 EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"mod60\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "Info: No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qa " "Info: Pin Qa not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 80 768 944 96 "Qa" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "Qa" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qa } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qa } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qb " "Info: Pin Qb not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 96 768 944 112 "Qb" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "Qb" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qb } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qb } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qc " "Info: Pin Qc not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 112 768 944 128 "Qc" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "Qc" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qc } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qd " "Info: Pin Qd not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 128 768 944 144 "Qd" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "Qd" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qd } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qe " "Info: Pin Qe not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 296 768 944 312 "Qe" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "Qe" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qe } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qe } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qf " "Info: Pin Qf not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 312 768 944 328 "Qf" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "Qf" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qf } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Qf } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RCO " "Info: Pin RCO not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 376 768 944 392 "RCO" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "RCO" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { RCO } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { RCO } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Go " "Info: Pin Go not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 344 -16 152 360 "Go" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "Go" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Go } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Go } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Info: Pin A not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 64 -16 152 80 "A" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "A" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "/LD " "Info: Pin /LD not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 264 -16 152 280 "/LD" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "/LD" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { /LD } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { /LD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B " "Info: Pin B not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 80 -16 152 96 "B" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "B" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Info: Pin C not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 96 -16 152 112 "C" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "C" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Info: Pin D not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 112 -16 152 128 "D" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "D" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E " "Info: Pin E not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 120 -16 152 136 "E" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "E" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F " "Info: Pin F not assigned to an exact location on the device" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 136 -16 152 152 "F" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "F" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { F } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { F } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.30 8 7 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 3.30 VCCIO, 8 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 3 14 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 23 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 1 20 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 24 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.611 ns register register " "Info: Estimated most critical path is register to register delay of 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst\|f74163:sub\|111 1 REG LAB_X33_Y2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y2; Fanout = 4; REG Node = '74163:inst\|f74163:sub\|111'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { 74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns 74163:inst1\|f74163:sub\|105~10 2 COMB LAB_X33_Y2 3 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X33_Y2; Fanout = 3; COMB Node = '74163:inst1\|f74163:sub\|105~10'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.881 ns" { 74163:inst|f74163:sub|111 74163:inst1|f74163:sub|105~10 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 152 216 280 192 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.692 ns 74163:inst\|f74163:sub\|131 3 COMB LAB_X33_Y2 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.692 ns; Loc. = LAB_X33_Y2; Fanout = 1; COMB Node = '74163:inst\|f74163:sub\|131'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.811 ns" { 74163:inst1|f74163:sub|105~10 74163:inst|f74163:sub|131 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 760 304 368 800 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 2.503 ns 74163:inst\|f74163:sub\|137~192 4 COMB LAB_X33_Y2 1 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 2.503 ns; Loc. = LAB_X33_Y2; Fanout = 1; COMB Node = '74163:inst\|f74163:sub\|137~192'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.811 ns" { 74163:inst|f74163:sub|131 74163:inst|f74163:sub|137~192 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 720 608 672 760 "137" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.611 ns 74163:inst\|f74163:sub\|134 5 REG LAB_X33_Y2 5 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.611 ns; Loc. = LAB_X33_Y2; Fanout = 5; REG Node = '74163:inst\|f74163:sub\|134'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst|f74163:sub|137~192 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.589 ns ( 60.86 % ) " "Info: Total cell delay = 1.589 ns ( 60.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 39.14 % ) " "Info: Total interconnect delay = 1.022 ns ( 39.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.611 ns" { 74163:inst|f74163:sub|111 74163:inst1|f74163:sub|105~10 74163:inst|f74163:sub|131 74163:inst|f74163:sub|137~192 74163:inst|f74163:sub|134 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qa 0 " "Info: Pin \"Qa\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qb 0 " "Info: Pin \"Qb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qc 0 " "Info: Pin \"Qc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qd 0 " "Info: Pin \"Qd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qe 0 " "Info: Pin \"Qe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qf 0 " "Info: Pin \"Qf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RCO 0 " "Info: Pin \"RCO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 10:19:17 2012 " "Info: Processing ended: Sun May 13 10:19:17 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/pro/wdgb_mod/mod60.fit.smsg " "Info: Generated suppressed messages file I:/pro/wdgb_mod/mod60.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
