

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ccc09f1cf63a6cc8b61cc8f41f59ef817e0fb5a2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2691MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        2 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     2 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
d5db659647eb811f8d986759a3c3abb3  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_23MPwV
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hTNorK"
Running: cat _ptx_hTNorK | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JqAYlz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JqAYlz --output-file  /dev/null 2> _ptx_hTNorKinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hTNorK _ptx2_JqAYlz _ptx_hTNorKinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93085
gpu_sim_insn = 1245376
gpu_ipc =      13.3789
gpu_tot_sim_cycle = 317771
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9191
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2214
partiton_reqs_in_parallel = 2047870
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4445
partiton_reqs_in_parallel_util = 2047870
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93085
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2605 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=8193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511914	W0_Scoreboard:637826	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8426 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:171 	49 	48 	63 	71 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	23 	22 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655 	956 	503 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502         0         0     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507         0         0     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507         0         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[9]:     11500     11501         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508         0         0     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]:  9.000000 10.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]:  8.000000  8.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]:  7.000000  7.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]:  7.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[7]:  9.000000  7.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]:  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[9]:  7.000000  7.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]:  9.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 560/71 = 7.887324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:         9         8         0         0         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:         8         8         1         0         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:         7         7         0         0         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:         7         7         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         8         7         0         0         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[9]:         7         7         0         1         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:         8         7         0         0         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24633     22463      7963      6731    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      22623     26849    none      none      none      none      none         352    none      none      none      none      none      none       32086     32219
dram[2]:      26896     26873      7532    none         352    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      30533     30459    none      none      none         298       352    none      none       17543    none      none      none      none       32047     32151
dram[4]:      24656     24633    none      none       11647    none      none      none      none      none      none      none      none      none       30154     30275
dram[5]:      24644     24590    none      none         352    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      24653     24595     10367    none      none      none      none      none      none      none      none      none      none      none       32032     32105
dram[7]:      20565     24561    none      none        3246    none      none      none      none      none      none       20860    none      none       32031     32116
dram[8]:      24640     24614    none      none      none      none      none      none      none      none      none      none      none      none       32014     32109
dram[9]:      24655     24590    none        8818    none      none       11481      4103    none      none      none      none      none      none       33736     33847
dram[10]:      20759     24684    none      none         250    none      none      none      none      none      none      none      none      none       33738     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660         0         0         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064         0       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658         0         0     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644         0         0       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457         0         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615         0         0      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627         0         0         0         0         0         0         0         0         0         0         0         0     10631     10662
dram[9]:      10638     10637         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678         0         0       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172619 n_act=8 n_pre=1 n_req=57 n_rd=212 n_write=4 bw_util=0.002499
n_activity=601 dram_eff=0.7188
bk0: 36a 172734i bk1: 36a 172704i bk2: 4a 172813i bk3: 4a 172804i bk4: 0a 172841i bk5: 0a 172842i bk6: 4a 172818i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172700i bk15: 64a 172592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00895605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172638 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=506 dram_eff=0.7945
bk0: 36a 172704i bk1: 32a 172676i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 0a 172844i bk6: 0a 172844i bk7: 4a 172824i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00892134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172631 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=562 dram_eff=0.7331
bk0: 32a 172711i bk1: 32a 172673i bk2: 4a 172819i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172842i bk6: 0a 172843i bk7: 0a 172843i bk8: 4a 172819i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172636 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=568 dram_eff=0.7077
bk0: 28a 172726i bk1: 28a 172692i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 8a 172817i bk6: 4a 172823i bk7: 0a 172842i bk8: 0a 172843i bk9: 4a 172818i bk10: 0a 172843i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=7 n_pre=2 n_req=49 n_rd=196 n_write=0 bw_util=0.002268
n_activity=552 dram_eff=0.7101
bk0: 28a 172731i bk1: 28a 172698i bk2: 0a 172844i bk3: 0a 172844i bk4: 4a 172824i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172844i bk10: 0a 172844i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 68a 172669i bk15: 68a 172555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00948832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172630 n_act=9 n_pre=4 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=619 dram_eff=0.6494
bk0: 28a 172737i bk1: 28a 172710i bk2: 0a 172841i bk3: 0a 172842i bk4: 4a 172822i bk5: 0a 172841i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172847i bk13: 0a 172849i bk14: 72a 172641i bk15: 68a 172556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172651 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 28a 172745i bk1: 28a 172710i bk2: 4a 172823i bk3: 0a 172842i bk4: 0a 172842i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 64a 172702i bk15: 64a 172594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=535 dram_eff=0.7439
bk0: 32a 172722i bk1: 28a 172714i bk2: 0a 172843i bk3: 0a 172844i bk4: 4a 172818i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172845i bk10: 0a 172845i bk11: 4a 172819i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172700i bk15: 64a 172590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00772373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172656 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=421 dram_eff=0.8741
bk0: 28a 172738i bk1: 28a 172705i bk2: 0a 172842i bk3: 0a 172843i bk4: 0a 172843i bk5: 0a 172843i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172843i bk9: 0a 172845i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00840642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172633 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 28a 172717i bk1: 28a 172688i bk2: 0a 172845i bk3: 4a 172819i bk4: 0a 172843i bk5: 0a 172843i bk6: 8a 172792i bk7: 4a 172816i bk8: 0a 172842i bk9: 0a 172842i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00982389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=542 dram_eff=0.7306
bk0: 32a 172711i bk1: 28a 172691i bk2: 0a 172842i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172841i bk6: 0a 172841i bk7: 0a 172841i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172709i bk15: 68a 172550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0092569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 27, Miss_rate = 0.213, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4471
	minimum = 6
	maximum = 96
Network latency average = 18.4167
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.2639
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Accepted packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Injected flit rate average = 0.000745881
	minimum = 0.00036526 (at node 0)
	maximum = 0.0017511 (at node 36)
Accepted flit rate average= 0.000745881
	minimum = 0.000494175 (at node 41)
	maximum = 0.0015255 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4471 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.2639 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Accepted packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Injected flit rate average = 0.000745881 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.0017511 (1 samples)
Accepted flit rate average = 0.000745881 (1 samples)
	minimum = 0.000494175 (1 samples)
	maximum = 0.0015255 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 32 sec (152 sec)
gpgpu_simulation_rate = 8193 (inst/sec)
gpgpu_simulation_rate = 2090 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1928
gpu_sim_insn = 1114192
gpu_ipc =     577.9004
gpu_tot_sim_cycle = 541849
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3547
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 42260
partiton_reqs_in_parallel_total    = 2047870
partiton_level_parallism =      21.9191
partiton_level_parallism_total  =       3.8574
partiton_reqs_in_parallel_util = 42260
partiton_reqs_in_parallel_util_total    = 2047870
gpu_sim_cycle_parition_util = 1928
gpu_tot_sim_cycle_parition_util    = 93085
partiton_level_parallism_util =      21.9191
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     105.0097 GB/Sec
L2_BW_total  =       0.7620 GB/Sec
gpu_total_sim_rate=14747

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5412
	L1I_total_cache_miss_rate = 0.1254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20299	W0_Idle:4534563	W0_Scoreboard:665839	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4206 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541848 
mrq_lat_table:410 	74 	75 	102 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306 	2087 	10 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	486 	162 	79 	0 	1797 	20 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1470 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500      1007      1002         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573      1007     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502      1005      1009     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507      1014      1008     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035      1021         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507       985       987     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507       931       934         0         0         0         0         0         0         0         0      1499         0      4580      4584 
dram[9]:     11500     11501      1004     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508       983       987     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 16.000000 16.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 17.000000 16.000000 15.000000 15.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]: 16.000000 16.000000 16.000000 15.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]: 16.000000 16.000000  7.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]: 16.000000 16.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000      -nan 16.000000 16.000000 
dram[9]: 16.000000 16.000000 14.000000 15.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]: 17.000000 16.000000 14.000000 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        15        15         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:        16        16        15        15         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:        16        16        15        15         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:        16        16        15        14         0         0         0         0         0         0         0         0         0         0        17        17 
dram[7]:        16        16        14        14         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:        16        16        14        14         0         0         0         0         0         0         0         0         1         0        16        16 
dram[9]:        16        16        14        14         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:        16        16        14        14         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13676     13801      2272      2124    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      13941     14084      1435      1520    none      none      none         584    none      none      none      none      none      none       32086     32219
dram[2]:      14131     14081      2254      1596       584    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      14114     14074      1536      1630    none         530       584    none      none       17543    none      none      none      none       32047     32151
dram[4]:      11568     11507      1368      1545     11879    none      none      none      none      none      none      none      none      none       30167     30275
dram[5]:      11584     11552      1444      1555       584    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      11532     11494      2128      1735    none      none      none      none      none      none      none      none      none      none       30148     30216
dram[7]:      11578     11488      1350      1422      3246    none      none      none      none      none      none       20860    none      none       32045     32116
dram[8]:      11567     11511      1262      1411    none      none      none      none      none      none      none      none         243    none       32014     32138
dram[9]:      11535     11497      1422      2599    none      none       11481      4103    none      none      none      none      none      none       33751     33847
dram[10]:      11704     11531      1308      1475       380    none      none      none      none      none      none      none      none      none       33752     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660       454       475         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064       482       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658       439       484     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644       473       499       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615       477       486      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627       447       477         0         0         0         0         0         0         0         0       249         0     10631     10662
dram[9]:      10638     10637       444     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678       416       461       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176026 n_act=8 n_pre=1 n_req=100 n_rd=384 n_write=4 bw_util=0.004399
n_activity=999 dram_eff=0.7768
bk0: 68a 176236i bk1: 64a 176190i bk2: 60a 176201i bk3: 60a 176076i bk4: 0a 176420i bk5: 0a 176421i bk6: 4a 176397i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176425i bk13: 0a 176426i bk14: 64a 176279i bk15: 64a 176171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0147713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176035 n_act=7 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004319
n_activity=933 dram_eff=0.8167
bk0: 64a 176212i bk1: 64a 176166i bk2: 60a 176198i bk3: 60a 176110i bk4: 0a 176422i bk5: 0a 176423i bk6: 0a 176423i bk7: 4a 176403i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0195666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176029 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004376
n_activity=975 dram_eff=0.7918
bk0: 64a 176229i bk1: 64a 176139i bk2: 60a 176183i bk3: 60a 176106i bk4: 4a 176401i bk5: 0a 176420i bk6: 0a 176422i bk7: 0a 176422i bk8: 4a 176398i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176021 n_act=9 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=989 dram_eff=0.7947
bk0: 64a 176221i bk1: 64a 176148i bk2: 60a 176182i bk3: 60a 176078i bk4: 0a 176422i bk5: 8a 176396i bk6: 4a 176402i bk7: 0a 176421i bk8: 0a 176422i bk9: 4a 176397i bk10: 0a 176422i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0226898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176024 n_act=9 n_pre=2 n_req=97 n_rd=388 n_write=0 bw_util=0.004399
n_activity=1000 dram_eff=0.776
bk0: 64a 176241i bk1: 64a 176165i bk2: 60a 176181i bk3: 60a 176075i bk4: 4a 176402i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176423i bk10: 0a 176423i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176426i bk14: 68a 176248i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0209893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176015 n_act=11 n_pre=4 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=1052 dram_eff=0.7471
bk0: 64a 176225i bk1: 64a 176142i bk2: 60a 176142i bk3: 60a 176066i bk4: 4a 176399i bk5: 0a 176419i bk6: 0a 176421i bk7: 0a 176422i bk8: 0a 176423i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176426i bk13: 0a 176428i bk14: 72a 176220i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0241749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=3 n_req=95 n_rd=380 n_write=0 bw_util=0.004308
n_activity=949 dram_eff=0.8008
bk0: 64a 176255i bk1: 64a 176187i bk2: 60a 176133i bk3: 56a 176062i bk4: 0a 176420i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176426i bk11: 0a 176426i bk12: 0a 176426i bk13: 0a 176428i bk14: 68a 176252i bk15: 68a 176126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0275984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004296
n_activity=948 dram_eff=0.7996
bk0: 64a 176226i bk1: 64a 176166i bk2: 56a 176189i bk3: 56a 176092i bk4: 4a 176396i bk5: 0a 176421i bk6: 0a 176421i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176424i bk10: 0a 176424i bk11: 4a 176398i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0155139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176038 n_act=7 n_pre=0 n_req=99 n_rd=372 n_write=6 bw_util=0.004285
n_activity=929 dram_eff=0.8138
bk0: 64a 176219i bk1: 64a 176162i bk2: 56a 176172i bk3: 56a 176084i bk4: 0a 176422i bk5: 0a 176422i bk6: 0a 176422i bk7: 0a 176422i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176424i bk11: 0a 176425i bk12: 4a 176381i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0160977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004331
n_activity=998 dram_eff=0.7655
bk0: 64a 176206i bk1: 64a 176129i bk2: 56a 176177i bk3: 56a 176095i bk4: 0a 176421i bk5: 0a 176421i bk6: 8a 176370i bk7: 4a 176395i bk8: 0a 176421i bk9: 0a 176421i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176280i bk15: 64a 176168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=1 n_req=96 n_rd=376 n_write=2 bw_util=0.004285
n_activity=950 dram_eff=0.7958
bk0: 64a 176196i bk1: 64a 176145i bk2: 56a 176198i bk3: 56a 176090i bk4: 4a 176400i bk5: 0a 176419i bk6: 0a 176419i bk7: 0a 176419i bk8: 0a 176422i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176425i bk13: 0a 176427i bk14: 64a 176289i bk15: 68a 176130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0158653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 49, Miss_rate = 0.223, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 50, Miss_rate = 0.260, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8167
	minimum = 6
	maximum = 107
Network latency average = 16.3242
	minimum = 6
	maximum = 77
Slowest packet = 4447
Flit latency average = 17.0091
	minimum = 6
	maximum = 76
Slowest flit = 13442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Accepted packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Injected flit rate average = 0.0341256
	minimum = 0.0171251 (at node 0)
	maximum = 0.084328 (at node 41)
Accepted flit rate average= 0.0341256
	minimum = 0.0238713 (at node 33)
	maximum = 0.053451 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6319 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 17.3704 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68.5 (2 samples)
Flit latency average = 16.6365 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Accepted packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Injected flit rate average = 0.0174357 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0430395 (2 samples)
Accepted flit rate average = 0.0174357 (2 samples)
	minimum = 0.0121827 (2 samples)
	maximum = 0.0274882 (2 samples)
Injected packet size average = 1.53984 (2 samples)
Accepted packet size average = 1.53984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 14747 (inst/sec)
gpgpu_simulation_rate = 3386 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143188
gpu_sim_insn = 1246472
gpu_ipc =       8.7051
gpu_tot_sim_cycle = 912259
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9529
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 3150136
partiton_reqs_in_parallel_total    = 2090130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7443
partiton_reqs_in_parallel_util = 3150136
partiton_reqs_in_parallel_util_total    = 2090130
gpu_sim_cycle_parition_util = 143188
gpu_tot_sim_cycle_parition_util    = 95013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6099 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=8903

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26314	W0_Idle:11584054	W0_Scoreboard:1528368	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2697 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 912258 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625 	2176 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1675 	174 	79 	0 	3012 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3135 	1614 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	22 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14012     14124      2201      2124       425     17703     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14308     14435      3465      1553       233       348       170       584       170    none      none      none      none      none       32854     26534
dram[2]:      14517     14445      2142      1604       464       233       352       352     17361    none      none      none      none      none       32850     32943
dram[3]:      14419     14367      1545      1669       348       351       529       170    none        9076    none      none         170    none       32822     32895
dram[4]:      11874     11813      1394      3583      4190       261    none         250    none      none         170     65211    none      none       27666     30965
dram[5]:      11876     11831      1444      1570       465       170    none         352       170    none         242      4192    none      none       28958     27698
dram[6]:      11857     11838      2122      1744    none      none       38162       299    none         169    none      none      none         169     27653     30925
dram[7]:      11885     11795      1409      1422      2019       352       352       170    none      none      none       16449     31056     70723     32824     32862
dram[8]:      15365     11852      1298      1428    none      none      none         352    none      none         900    none         243       170     32795     28722
dram[9]:      11867     11832      1438      2466       352       349      7769      4544    none      none      none         170       170     82019     34530     30767
dram[10]:      12025     14944      1317      1508       275       352       304       169    none      none      none      none         170    none       30712     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8052fc00, atomic=0 1 entries : 0x7f86b0912530 :  mf: uid=132019, sid16:w08, part=0, addr=0x8052fc60, load , size=32, unknown  status = IN_PARTITION_DRAM (912258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441821 n_act=17 n_pre=5 n_req=123 n_rd=447 n_write=11 bw_util=0.002071
n_activity=1542 dram_eff=0.594
bk0: 68a 442113i bk1: 64a 442067i bk2: 64a 442072i bk3: 60a 441954i bk4: 12a 442267i bk5: 16a 442235i bk6: 4a 442274i bk7: 0a 442299i bk8: 0a 442302i bk9: 8a 442259i bk10: 8a 442243i bk11: 4a 442272i bk12: 0a 442301i bk13: 0a 442303i bk14: 71a 442105i bk15: 68a 442010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00604566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441856 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001926
n_activity=1348 dram_eff=0.632
bk0: 64a 442089i bk1: 64a 442044i bk2: 64a 442045i bk3: 60a 441988i bk4: 8a 442244i bk5: 8a 442273i bk6: 4a 442273i bk7: 4a 442279i bk8: 4a 442274i bk9: 0a 442299i bk10: 0a 442300i bk11: 0a 442301i bk12: 0a 442302i bk13: 0a 442303i bk14: 64a 442157i bk15: 76a 441959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441877 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001858
n_activity=1183 dram_eff=0.6948
bk0: 64a 442107i bk1: 64a 442017i bk2: 64a 442055i bk3: 60a 441985i bk4: 8a 442275i bk5: 8a 442243i bk6: 4a 442280i bk7: 4a 442278i bk8: 4a 442274i bk9: 0a 442298i bk10: 0a 442300i bk11: 0a 442300i bk12: 0a 442301i bk13: 0a 442303i bk14: 64a 442156i bk15: 64a 442044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441862 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1226 dram_eff=0.6933
bk0: 64a 442100i bk1: 64a 442027i bk2: 60a 442062i bk3: 60a 441958i bk4: 8a 442275i bk5: 12a 442236i bk6: 8a 442271i bk7: 4a 442272i bk8: 0a 442298i bk9: 8a 442256i bk10: 0a 442299i bk11: 0a 442302i bk12: 4a 442277i bk13: 0a 442302i bk14: 64a 442156i bk15: 64a 442043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00911822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001949
n_activity=1370 dram_eff=0.6292
bk0: 64a 442119i bk1: 64a 442043i bk2: 60a 442060i bk3: 64a 441922i bk4: 12a 442266i bk5: 12a 442233i bk6: 0a 442295i bk7: 4a 442277i bk8: 0a 442298i bk9: 0a 442303i bk10: 4a 442278i bk11: 4a 442283i bk12: 0a 442301i bk13: 0a 442304i bk14: 72a 442088i bk15: 68a 442012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00843995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001962
n_activity=1426 dram_eff=0.6087
bk0: 64a 442102i bk1: 64a 442019i bk2: 60a 442021i bk3: 60a 441947i bk4: 8a 442273i bk5: 4a 442274i bk6: 0a 442301i bk7: 4a 442282i bk8: 4a 442277i bk9: 0a 442302i bk10: 8a 442245i bk11: 8a 442242i bk12: 0a 442298i bk13: 0a 442303i bk14: 72a 442096i bk15: 72a 441973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00976484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441846 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1377 dram_eff=0.6289
bk0: 64a 442132i bk1: 64a 442065i bk2: 64a 442005i bk3: 56a 441942i bk4: 0a 442301i bk5: 0a 442302i bk6: 8a 442251i bk7: 16a 442234i bk8: 0a 442298i bk9: 8a 442257i bk10: 0a 442301i bk11: 0a 442302i bk12: 0a 442303i bk13: 8a 442262i bk14: 72a 442090i bk15: 68a 442002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1403 dram_eff=0.6144
bk0: 64a 442103i bk1: 64a 442045i bk2: 56a 442068i bk3: 56a 441971i bk4: 12a 442238i bk5: 4a 442280i bk6: 4a 442280i bk7: 4a 442272i bk8: 0a 442297i bk9: 0a 442302i bk10: 0a 442303i bk11: 16a 442193i bk12: 12a 442235i bk13: 4a 442279i bk14: 64a 442152i bk15: 64a 442046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00632375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441881 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001827
n_activity=1205 dram_eff=0.6705
bk0: 68a 442062i bk1: 64a 442036i bk2: 56a 442048i bk3: 56a 441961i bk4: 0a 442301i bk5: 0a 442301i bk6: 0a 442302i bk7: 4a 442282i bk8: 0a 442300i bk9: 0a 442303i bk10: 4a 442284i bk11: 0a 442303i bk12: 4a 442260i bk13: 4a 442277i bk14: 64a 442156i bk15: 72a 441980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00647523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441863 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1304 dram_eff=0.6457
bk0: 64a 442083i bk1: 64a 442006i bk2: 56a 442056i bk3: 60a 441967i bk4: 4a 442280i bk5: 8a 442272i bk6: 12a 442240i bk7: 4a 442272i bk8: 0a 442298i bk9: 0a 442299i bk10: 0a 442301i bk11: 4a 442277i bk12: 4a 442276i bk13: 4a 442282i bk14: 64a 442157i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00877457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1464 dram_eff=0.597
bk0: 64a 442075i bk1: 68a 441993i bk2: 56a 442076i bk3: 56a 441971i bk4: 16a 442194i bk5: 4a 442276i bk6: 16a 442224i bk7: 8a 442251i bk8: 0a 442296i bk9: 0a 442300i bk10: 0a 442301i bk11: 0a 442303i bk12: 4a 442278i bk13: 0a 442304i bk14: 68a 442130i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00645262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 57, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 54, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 53, Miss_rate = 0.162, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 55, Miss_rate = 0.173, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70292
	minimum = 6
	maximum = 22
Network latency average = 7.67722
	minimum = 6
	maximum = 21
Slowest packet = 8897
Flit latency average = 7.26831
	minimum = 6
	maximum = 20
Slowest flit = 17598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Accepted packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Injected flit rate average = 0.00051122
	minimum = 0.000223484 (at node 0)
	maximum = 0.000939331 (at node 42)
Accepted flit rate average= 0.00051122
	minimum = 0.000349194 (at node 34)
	maximum = 0.00102663 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 75 (3 samples)
Network latency average = 14.1394 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 13.5138 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Accepted packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Injected flit rate average = 0.0117942 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0290061 (3 samples)
Accepted flit rate average = 0.0117942 (3 samples)
	minimum = 0.00823822 (3 samples)
	maximum = 0.0186677 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 45 sec (405 sec)
gpgpu_simulation_rate = 8903 (inst/sec)
gpgpu_simulation_rate = 2252 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1135718
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1565
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 5240266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6394
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 5240266
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 238201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=11485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0622
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30831	W0_Idle:11591848	W0_Scoreboard:1543103	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2090 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1135717 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4855 	2178 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2935 	253 	79 	0 	3905 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4752 	2013 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	23 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14344     14470      2889      2790       735     17877     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14664     14793      4151      2277       311       580       170       584       170    none      none      none      none      none       32883     26545
dram[2]:      14874     14803      2786      2311       580       276       584       584     17361    none      none      none      none      none       32850     32943
dram[3]:      14814     14753      2276      2387       580       351       761       170    none        9076    none      none         170    none       32830     32918
dram[4]:      12283     12204      2141      4259      4311       352    none         482    none      none         170     65211    none      none       27673     30979
dram[5]:      12273     12223      2178      2265       530       170    none         584       170    none         242      4192    none      none       29019     27718
dram[6]:      12268     12244      2764      2461    none      none       38278       473    none         169    none      none      none         169     27653     30940
dram[7]:      12248     12174      2158      2115      2135       584       584       170    none      none      none       16449     31056     70723     32853     32870
dram[8]:      15735     12217      2024      2109    none      none      none         584    none      none         900    none        1101       170     32818     28722
dram[9]:      12232     12224      2178      3089       584       581      7847      4544    none      none      none         170       170     82019     34559     30793
dram[10]:      12382     15292      2064      2227       314       584       423       169    none      none      none      none         170    none       30719     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444249 n_act=17 n_pre=5 n_req=123 n_rd=448 n_write=11 bw_util=0.002064
n_activity=1555 dram_eff=0.5904
bk0: 68a 444542i bk1: 64a 444496i bk2: 64a 444501i bk3: 60a 444383i bk4: 12a 444696i bk5: 16a 444664i bk6: 4a 444703i bk7: 0a 444728i bk8: 0a 444731i bk9: 8a 444688i bk10: 8a 444672i bk11: 4a 444701i bk12: 0a 444730i bk13: 0a 444732i bk14: 72a 444532i bk15: 68a 444439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00601264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444285 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001916
n_activity=1348 dram_eff=0.632
bk0: 64a 444518i bk1: 64a 444473i bk2: 64a 444474i bk3: 60a 444417i bk4: 8a 444673i bk5: 8a 444702i bk6: 4a 444702i bk7: 4a 444708i bk8: 4a 444703i bk9: 0a 444728i bk10: 0a 444729i bk11: 0a 444730i bk12: 0a 444731i bk13: 0a 444732i bk14: 64a 444586i bk15: 76a 444388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00784296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444306 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001848
n_activity=1183 dram_eff=0.6948
bk0: 64a 444536i bk1: 64a 444446i bk2: 64a 444484i bk3: 60a 444414i bk4: 8a 444704i bk5: 8a 444672i bk6: 4a 444709i bk7: 4a 444707i bk8: 4a 444703i bk9: 0a 444727i bk10: 0a 444729i bk11: 0a 444729i bk12: 0a 444730i bk13: 0a 444732i bk14: 64a 444585i bk15: 64a 444473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444291 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1226 dram_eff=0.6933
bk0: 64a 444529i bk1: 64a 444456i bk2: 60a 444491i bk3: 60a 444387i bk4: 8a 444704i bk5: 12a 444665i bk6: 8a 444700i bk7: 4a 444701i bk8: 0a 444727i bk9: 8a 444685i bk10: 0a 444728i bk11: 0a 444731i bk12: 4a 444706i bk13: 0a 444731i bk14: 64a 444585i bk15: 64a 444472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001938
n_activity=1370 dram_eff=0.6292
bk0: 64a 444548i bk1: 64a 444472i bk2: 60a 444489i bk3: 64a 444351i bk4: 12a 444695i bk5: 12a 444662i bk6: 0a 444724i bk7: 4a 444706i bk8: 0a 444727i bk9: 0a 444732i bk10: 4a 444707i bk11: 4a 444712i bk12: 0a 444730i bk13: 0a 444733i bk14: 72a 444517i bk15: 68a 444441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00839386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1426 dram_eff=0.6087
bk0: 64a 444531i bk1: 64a 444448i bk2: 60a 444450i bk3: 60a 444376i bk4: 8a 444702i bk5: 4a 444703i bk6: 0a 444730i bk7: 4a 444711i bk8: 4a 444706i bk9: 0a 444731i bk10: 8a 444674i bk11: 8a 444671i bk12: 0a 444727i bk13: 0a 444732i bk14: 72a 444525i bk15: 72a 444402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00971151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444275 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1377 dram_eff=0.6289
bk0: 64a 444561i bk1: 64a 444494i bk2: 64a 444434i bk3: 56a 444371i bk4: 0a 444730i bk5: 0a 444731i bk6: 8a 444680i bk7: 16a 444663i bk8: 0a 444727i bk9: 8a 444686i bk10: 0a 444730i bk11: 0a 444731i bk12: 0a 444732i bk13: 8a 444691i bk14: 72a 444519i bk15: 68a 444431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1403 dram_eff=0.6144
bk0: 64a 444532i bk1: 64a 444474i bk2: 56a 444497i bk3: 56a 444400i bk4: 12a 444667i bk5: 4a 444709i bk6: 4a 444709i bk7: 4a 444701i bk8: 0a 444726i bk9: 0a 444731i bk10: 0a 444732i bk11: 16a 444622i bk12: 12a 444664i bk13: 4a 444708i bk14: 64a 444581i bk15: 64a 444475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444310 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001817
n_activity=1205 dram_eff=0.6705
bk0: 68a 444491i bk1: 64a 444465i bk2: 56a 444477i bk3: 56a 444390i bk4: 0a 444730i bk5: 0a 444730i bk6: 0a 444731i bk7: 4a 444711i bk8: 0a 444729i bk9: 0a 444732i bk10: 4a 444713i bk11: 0a 444732i bk12: 4a 444689i bk13: 4a 444706i bk14: 64a 444585i bk15: 72a 444409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00643986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444292 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1304 dram_eff=0.6457
bk0: 64a 444512i bk1: 64a 444435i bk2: 56a 444485i bk3: 60a 444396i bk4: 4a 444709i bk5: 8a 444701i bk6: 12a 444669i bk7: 4a 444701i bk8: 0a 444727i bk9: 0a 444728i bk10: 0a 444730i bk11: 4a 444706i bk12: 4a 444705i bk13: 4a 444711i bk14: 64a 444586i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00872664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1464 dram_eff=0.597
bk0: 64a 444504i bk1: 68a 444422i bk2: 56a 444505i bk3: 56a 444400i bk4: 16a 444623i bk5: 4a 444705i bk6: 16a 444653i bk7: 8a 444680i bk8: 0a 444725i bk9: 0a 444729i bk10: 0a 444730i bk11: 0a 444732i bk12: 4a 444707i bk13: 0a 444733i bk14: 68a 444559i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00641738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 454, Miss = 57, Miss_rate = 0.126, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 54, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 418, Miss = 55, Miss_rate = 0.132, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 49, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82908
	minimum = 6
	maximum = 40
Network latency average = 8.56989
	minimum = 6
	maximum = 29
Slowest packet = 15116
Flit latency average = 8.37231
	minimum = 6
	maximum = 28
Slowest flit = 23060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 12)
	maximum = 0.0913609 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 32)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4489 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Network latency average = 12.747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.2284 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Accepted packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Injected flit rate average = 0.0216438 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0445948 (4 samples)
Accepted flit rate average = 0.0216438 (4 samples)
	minimum = 0.0157352 (4 samples)
	maximum = 0.0333051 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 51 sec (411 sec)
gpgpu_simulation_rate = 11485 (inst/sec)
gpgpu_simulation_rate = 2763 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 282180
gpu_sim_insn = 1253132
gpu_ipc =       4.4409
gpu_tot_sim_cycle = 1645120
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.6312
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 6207960
partiton_reqs_in_parallel_total    = 5269064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9764
partiton_reqs_in_parallel_util = 6207960
partiton_reqs_in_parallel_util_total    = 5269064
gpu_sim_cycle_parition_util = 282180
gpu_tot_sim_cycle_parition_util    = 239510
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9020
L2_BW  =       1.4706 GB/Sec
L2_BW_total  =       0.7719 GB/Sec
gpu_total_sim_rate=7120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 204, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36833	W0_Idle:19662149	W0_Scoreboard:6644069	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 2251 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 1645119 
mrq_lat_table:1214 	84 	107 	227 	124 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8676 	2580 	11 	0 	513 	10 	1302 	19 	45 	54 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5847 	259 	79 	0 	5227 	20 	1 	0 	0 	515 	9 	1301 	19 	45 	54 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8359 	2125 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	227 	30 	0 	0 	4 	5 	11 	7 	11 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         7         4         1         4         0         2         2         1         1        16        16 
dram[1]:        17         0        15        16         3         5         2         0         2         2         0         1         1         0        16        16 
dram[2]:        16         0        17        15         6         5         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         6         5         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         4         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         4         2         4         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         5         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         2         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         6         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         7         4         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    108483     64576     64575    230757    155343    132571    115556     88673     83418    103762    141447      2196    240400    113776     95224 
dram[1]:     63148     11500    119004    239596    117601    117172    217129     46748    259295    127300    271186      5970      4369     37593     35625     72949 
dram[2]:     11493     11493     64573    118994     73330    133957    137073     83755     84581      8316      2912      3869    122726      3443    116675      4581 
dram[3]:     11497     11500    118989      1005    109607    230882    116924    145164    122816     84582      1577    120780     84275      2376      4580    263304 
dram[4]:     11500     11502      1005     87087     36565    131624     31255    120590    248647     40303    131814    126103      3687    119999     66695      3792 
dram[5]:     11504     11507    118985    264869    187685    107588    147232    123134     88186      2590     72132    119000    253800    121639     58497     63024 
dram[6]:     11507     11509     57674      6059      8173      3585    136704    114074     35062     85138    121549      5219      3032     89893    140304    263651 
dram[7]:    118971     11507       985      3642     85143    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    114923    114203     60361     89373    219596    222467    106706      6226      6469    119387      5971    125963 
dram[9]:     11500     11501      1004     64579     82036    218062     16068     54277     38782    124438      4898     93942    131078    115018    125748    263861 
dram[10]:     47186     57374      5707       987    116220    126904    116914    253524     84979         0    194740     10741     92336         0    133972    195636 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.333333  1.250000  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  3.000000  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.375000  4.000000  2.500000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  3.166667  2.333333  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  2.333333  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.333333  3.000000  2.333333  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.333333  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  2.333333  1.857143  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.500000  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.100000  4.333333  2.000000  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/454 = 4.519824
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         4         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         3         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/20 = 1.85
average mf latency per bank:
dram[0]:      14696     20632      2993     15025       448      6686      2718     23932      4026     10090     14283     60158       548     14052     24556     25486
dram[1]:      16552     15178      3644      1966      8486      8367       446       709     20874       372      2869     13635       491      7615     29913     24810
dram[2]:      14434     15151      9391      9660     10396       349       262      3709      8764     49411      4247       169       169       169     34546     26946
dram[3]:      15151     15063      9092      2484      6542       564       435      7679     20910      3579     21012       171     12122       464     33515     29294
dram[4]:      12657     12523      2209      4101      1220       353     34272       258    134480       286     19009      8468       630     39689     21576     23424
dram[5]:      12613     12490      9570      2258     14152       493       252     21639     14490      6047      8514      6253       381     18068     24548     23503
dram[6]:      12601     12571      6142      2169       348       373     19351       371    143753     70755       170       764       363     21162     25176     26493
dram[7]:      32169     12546      2148      1807       872       279      6626     32471      9050    none         227     13772     22677      9735     29805     26842
dram[8]:      16079     12525      2031      2095     24211     27738      5126     61568     13874      1214     17566       169      1072      7033     29769     25396
dram[9]:      11870     12525      2161      3217     17816       313      1869      1487       144      7244     10599      9323      3493     27455     44329     30365
dram[10]:      15184     15638      1926      2317      6102       347     31291       343     65305    none       41318       862      9112    none       43018     37910
maximum mf latency per bank:
dram[0]:      10703    118704     15926    118728       359     68984     32726    118419     33834     56616     54089     91316       354     26970     10678     71300
dram[1]:      57439     10660     32508       475    118704    118497       359       352     56718       341      5738     47304       352     67056     10663     27966
dram[2]:      10675     10690    118503    118723    118498       358       352     33824     34230    171978     16648       342       341       341    118675     10724
dram[3]:      10659     10638    118390       492    118718       359       359     57474     91321     35087     91235       342     46913       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358    101401       347    171972       341     54513     64691       347    118434     10633     10664
dram[5]:      10633     10644    118610       499     95654       359       352     95662     56605     39624     54622     39115       256     71931     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347    184845    184846       341       352       352     53226     10646     67138
dram[7]:     138302     10615       477       486      6492       359     51034     95565     42918         0       341     72119     62813     69423     10632     10663
dram[8]:      69934     10627       447       477    118322     95567     33815    181972     61572      8716    118788       341       358     52214     10631     16032
dram[9]:      10638     10637       444     17637     95655       359     10414      8206       341     14147     39860     54509     52349     81499    138099     69926
dram[10]:      57440     63901       416       461    118713       352    182753       359    118708         0     91233      6492     52259         0    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967933 n_act=44 n_pre=28 n_req=199 n_rd=656 n_write=35 bw_util=0.001427
n_activity=3387 dram_eff=0.408
bk0: 68a 968512i bk1: 68a 968417i bk2: 64a 968472i bk3: 72a 968310i bk4: 44a 968499i bk5: 40a 968533i bk6: 36a 968459i bk7: 16a 968560i bk8: 20a 968561i bk9: 16a 968615i bk10: 20a 968547i bk11: 12a 968624i bk12: 12a 968619i bk13: 12a 968607i bk14: 76a 968475i bk15: 80a 968353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00305978
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967963 n_act=44 n_pre=28 n_req=187 n_rd=632 n_write=29 bw_util=0.001365
n_activity=3210 dram_eff=0.4118
bk0: 72a 968420i bk1: 64a 968436i bk2: 72a 968376i bk3: 68a 968343i bk4: 52a 968412i bk5: 48a 968464i bk6: 20a 968553i bk7: 16a 968646i bk8: 12a 968593i bk9: 8a 968637i bk10: 4a 968670i bk11: 12a 968596i bk12: 20a 968587i bk13: 16a 968616i bk14: 68a 968513i bk15: 80a 968318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00381337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967969 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.001377
n_activity=3033 dram_eff=0.4398
bk0: 68a 968471i bk1: 64a 968416i bk2: 68a 968412i bk3: 64a 968335i bk4: 44a 968510i bk5: 60a 968367i bk6: 24a 968587i bk7: 28a 968523i bk8: 8a 968645i bk9: 16a 968600i bk10: 8a 968648i bk11: 16a 968617i bk12: 8a 968655i bk13: 16a 968624i bk14: 72a 968475i bk15: 72a 968384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00386189
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80534c80, atomic=0 1 entries : 0x7f86b3a85690 :  mf: uid=210934, sid05:w54, part=3, addr=0x80534ca0, load , size=32, unknown  status = IN_PARTITION_DRAM (1645119), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967938 n_act=41 n_pre=25 n_req=201 n_rd=655 n_write=37 bw_util=0.001429
n_activity=3349 dram_eff=0.4133
bk0: 64a 968498i bk1: 64a 968428i bk2: 68a 968426i bk3: 60a 968363i bk4: 56a 968423i bk5: 44a 968464i bk6: 32a 968535i bk7: 24a 968524i bk8: 24a 968545i bk9: 24a 968539i bk10: 20a 968577i bk11: 4a 968662i bk12: 16a 968615i bk13: 20a 968588i bk14: 64a 968551i bk15: 71a 968374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00437599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967982 n_act=40 n_pre=24 n_req=182 n_rd=624 n_write=26 bw_util=0.001342
n_activity=3107 dram_eff=0.4184
bk0: 64a 968513i bk1: 64a 968439i bk2: 60a 968464i bk3: 72a 968289i bk4: 60a 968469i bk5: 40a 968460i bk6: 20a 968560i bk7: 16a 968579i bk8: 8a 968631i bk9: 4a 968666i bk10: 12a 968634i bk11: 20a 968597i bk12: 12a 968620i bk13: 8a 968638i bk14: 84a 968428i bk15: 80a 968331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00405081
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967980 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.001342
n_activity=3059 dram_eff=0.425
bk0: 64a 968498i bk1: 64a 968417i bk2: 64a 968389i bk3: 64a 968320i bk4: 48a 968469i bk5: 20a 968615i bk6: 20a 968581i bk7: 28a 968496i bk8: 8a 968642i bk9: 24a 968542i bk10: 20a 968562i bk11: 20a 968576i bk12: 8a 968635i bk13: 8a 968654i bk14: 80a 968454i bk15: 80a 968332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00466607
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=968048 n_act=36 n_pre=20 n_req=163 n_rd=572 n_write=20 bw_util=0.001222
n_activity=2607 dram_eff=0.4542
bk0: 64a 968524i bk1: 64a 968460i bk2: 68a 968370i bk3: 64a 968293i bk4: 8a 968673i bk5: 20a 968652i bk6: 16a 968635i bk7: 28a 968556i bk8: 16a 968598i bk9: 24a 968512i bk10: 4a 968665i bk11: 8a 968639i bk12: 20a 968586i bk13: 12a 968620i bk14: 76a 968453i bk15: 80a 968301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00530713
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967974 n_act=43 n_pre=28 n_req=186 n_rd=620 n_write=31 bw_util=0.001344
n_activity=3171 dram_eff=0.4106
bk0: 72a 968434i bk1: 64a 968439i bk2: 60a 968459i bk3: 68a 968296i bk4: 44a 968472i bk5: 40a 968448i bk6: 20a 968590i bk7: 20a 968585i bk8: 12a 968611i bk9: 0a 968694i bk10: 8a 968655i bk11: 20a 968571i bk12: 28a 968525i bk13: 24a 968539i bk14: 68a 968506i bk15: 72a 968386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00311863
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967996 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.001288
n_activity=3135 dram_eff=0.3981
bk0: 68a 968453i bk1: 64a 968432i bk2: 60a 968442i bk3: 60a 968332i bk4: 20a 968626i bk5: 24a 968595i bk6: 24a 968568i bk7: 20a 968546i bk8: 16a 968580i bk9: 24a 968530i bk10: 20a 968555i bk11: 8a 968648i bk12: 20a 968557i bk13: 20a 968549i bk14: 68a 968508i bk15: 80a 968301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00317437
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967984 n_act=35 n_pre=19 n_req=190 n_rd=624 n_write=34 bw_util=0.001359
n_activity=3023 dram_eff=0.4353
bk0: 68a 968446i bk1: 64a 968402i bk2: 60a 968435i bk3: 60a 968370i bk4: 36a 968536i bk5: 48a 968450i bk6: 36a 968518i bk7: 20a 968600i bk8: 8a 968646i bk9: 4a 968664i bk10: 20a 968581i bk11: 12a 968632i bk12: 32a 968548i bk13: 8a 968640i bk14: 72a 968482i bk15: 76a 968333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00423972
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=968696 n_nop=967941 n_act=47 n_pre=33 n_req=192 n_rd=644 n_write=31 bw_util=0.001394
n_activity=3454 dram_eff=0.3909
bk0: 68a 968438i bk1: 68a 968389i bk2: 60a 968443i bk3: 56a 968378i bk4: 60a 968316i bk5: 44a 968533i bk6: 36a 968467i bk7: 24a 968559i bk8: 16a 968566i bk9: 0a 968685i bk10: 12a 968609i bk11: 28a 968543i bk12: 12a 968635i bk13: 0a 968699i bk14: 76a 968463i bk15: 84a 968295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00315063

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648, Miss = 85, Miss_rate = 0.131, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 620, Miss = 78, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 646, Miss = 75, Miss_rate = 0.116, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 74, Miss_rate = 0.112, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[21]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3168
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11284
	minimum = 6
	maximum = 27
Network latency average = 7.08942
	minimum = 6
	maximum = 23
Slowest packet = 19003
Flit latency average = 6.63796
	minimum = 6
	maximum = 22
Slowest flit = 28849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000310299
	minimum = 0.000113403 (at node 3)
	maximum = 0.00067156 (at node 26)
Accepted packet rate average = 0.000310299
	minimum = 0.000113403 (at node 3)
	maximum = 0.00067156 (at node 26)
Injected flit rate average = 0.000468284
	minimum = 0.000113403 (at node 3)
	maximum = 0.000988734 (at node 48)
Accepted flit rate average= 0.000468284
	minimum = 0.000226806 (at node 3)
	maximum = 0.00120137 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5817 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.4 (5 samples)
Network latency average = 11.6155 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Flit latency average = 11.1103 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0114849 (5 samples)
	minimum = 0.00845841 (5 samples)
	maximum = 0.0179157 (5 samples)
Accepted packet rate average = 0.0114849 (5 samples)
	minimum = 0.00845841 (5 samples)
	maximum = 0.0179157 (5 samples)
Injected flit rate average = 0.0174087 (5 samples)
	minimum = 0.00845841 (5 samples)
	maximum = 0.0358736 (5 samples)
Accepted flit rate average = 0.0174087 (5 samples)
	minimum = 0.0126336 (5 samples)
	maximum = 0.0268843 (5 samples)
Injected packet size average = 1.51579 (5 samples)
Accepted packet size average = 1.51579 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 59 sec (839 sec)
gpgpu_simulation_rate = 7120 (inst/sec)
gpgpu_simulation_rate = 1960 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 11463
gpu_sim_insn = 1117092
gpu_ipc =      97.4520
gpu_tot_sim_cycle = 1878733
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.7743
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 252186
partiton_reqs_in_parallel_total    = 11477024
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.2431
partiton_reqs_in_parallel_util = 252186
partiton_reqs_in_parallel_util_total    = 11477024
gpu_sim_cycle_parition_util = 11463
gpu_tot_sim_cycle_parition_util    = 521690
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =      25.7983 GB/Sec
L2_BW_total  =       0.8333 GB/Sec
gpu_total_sim_rate=8216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0401
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
189, 189, 173, 189, 173, 204, 173, 204, 174, 189, 174, 174, 174, 174, 174, 189, 147, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 132, 132, 147, 225, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 7604
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2222
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 496
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42456	W0_Idle:20228586	W0_Scoreboard:6660931	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 2000 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 1878732 
mrq_lat_table:1214 	84 	107 	227 	124 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11441 	2695 	11 	0 	513 	98 	1454 	19 	45 	54 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7521 	387 	208 	225 	5832 	120 	20 	0 	0 	516 	96 	1453 	19 	45 	54 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10219 	2309 	1654 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	230 	31 	0 	0 	4 	6 	12 	7 	11 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         7         4         1         4         0         2         2         1         1        16        16 
dram[1]:        17         0        15        16         3         5         2         0         2         2         0         1         1         0        16        16 
dram[2]:        16         0        17        15         6         5         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         6         5         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         4         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         4         2         4         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         5         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         2         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         6         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         7         4         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    108483     64576     64575    230757    155343    132571    115556     88673     83418    103762    141447      2196    240400    113776     95224 
dram[1]:     63148     11500    119004    239596    117601    117172    217129     46748    259295    127300    271186      5970      4369     37593     35625     72949 
dram[2]:     11493     11493     64573    118994     73330    133957    137073     83755     84581      8316      2912      3869    122726      3443    116675      4581 
dram[3]:     11497     11500    118989      1005    109607    230882    116924    145164    122816     84582      1577    120780     84275      2376      4580    263304 
dram[4]:     11500     11502      1005     87087     36565    131624     31255    120590    248647     40303    131814    126103      3687    119999     66695      3792 
dram[5]:     11504     11507    118985    264869    187685    107588    147232    123134     88186      2590     72132    119000    253800    121639     58497     63024 
dram[6]:     11507     11509     57674      6059      8173      3585    136704    114074     35062     85138    121549      5219      3032     89893    140304    263651 
dram[7]:    118971     11507       985      3642     85143    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    114923    114203     60361     89373    219596    222467    106706      6226      6469    119387      5971    125963 
dram[9]:     11500     11501      1004     64579     82036    218062     16068     54277     38782    124438      4898     93942    131078    115018    125748    263861 
dram[10]:     47186     57374      5707       987    116220    126904    116914    253524     84979         0    194740     10741     92336         0    133972    195636 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.333333  1.250000  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  3.000000  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.375000  4.000000  2.500000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  3.166667  2.333333  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  2.333333  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.333333  3.000000  2.333333  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.333333  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  2.333333  1.857143  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.500000  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.100000  4.333333  2.000000  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/454 = 4.519824
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         4         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         3         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/20 = 1.85
average mf latency per bank:
dram[0]:      17366     23218      3655     15626       592      6802      2794     24051      4026     10090     14283     60158       548     14052     25426     27144
dram[1]:      17394     18057      4185      2520      8633      8486       555       890     20874       372      2869     13635       491      7615     34490     26919
dram[2]:      15970     18012     10036     10317     10559       528       345      3744      8764     49411      4247       169       169       169     37846     28984
dram[3]:      18053     17347      9742      3242      6632       759       497      7771     20910      3579     21012       171     12122       464     36894     32605
dram[4]:      16863     16066      2918      4731      1370       439     34355       311    134480       286     19009      8468       630     39689     22749     26550
dram[5]:      13677     12858     10246      2917     14310       624       335     21694     14490      6047      8514      6253       381     18068     26834     25590
dram[6]:      15537     14895      6725      2762       484       621     19583       459    143753     70755       170       764       363     21162     28040     29041
dram[7]:      34096     14250      2813      2391      1015       359      6684     32587      9050    none         227     13772     22677      9735     33607     30924
dram[8]:      17712     14835      2716      2761     24468     27883      5239     61675     13874      1214     17566       169      4620      7033     33905     28968
dram[9]:      13429     14165      2933      3908     17979       422      1888      1556       144      7244     10599      9323      3493     27455     48744     32870
dram[10]:      18312     16629      2582      3061      6154       560     31373       401     65305    none       41318       862      9112    none       46443     39426
maximum mf latency per bank:
dram[0]:      10703    118704     15926    118728       394     68984     32726    118419     33834     56616     54089     91316       354     26970     10678     71300
dram[1]:      57439     10660     32508       475    118704    118497       359       352     56718       341      5738     47304       352     67056     10663     27966
dram[2]:      10675     10690    118503    118723    118498       423       352     33824     34230    171978     16648       342       341       341    118675     10724
dram[3]:      10659     10638    118390       492    118718       404       359     57474     91321     35087     91235       342     46913       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358    101401       347    171972       341     54513     64691       347    118434     10633     10664
dram[5]:      10633     10644    118610       499     95654       359       352     95662     56605     39624     54622     39115       256     71931     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347    184845    184846       341       352       352     53226     10646     67138
dram[7]:     138302     10615       477       486      6492       359     51034     95565     42918         0       341     72119     62813     69423     10632     10663
dram[8]:      69934     10627       447       477    118322     95567     33815    181972     61572      8716    118788       341       358     52214     10631     16032
dram[9]:      10638     10637       444     17637     95655       359     10414      8206       341     14147     39860     54509     52349     81499    138099     69926
dram[10]:      57440     63901       416       461    118713       379    182753       359    118708         0     91233      6492     52259         0    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989217 n_act=44 n_pre=28 n_req=199 n_rd=656 n_write=35 bw_util=0.001396
n_activity=3387 dram_eff=0.408
bk0: 68a 989796i bk1: 68a 989701i bk2: 64a 989756i bk3: 72a 989594i bk4: 44a 989783i bk5: 40a 989817i bk6: 36a 989743i bk7: 16a 989844i bk8: 20a 989845i bk9: 16a 989899i bk10: 20a 989831i bk11: 12a 989908i bk12: 12a 989903i bk13: 12a 989891i bk14: 76a 989759i bk15: 80a 989637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.002994
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989247 n_act=44 n_pre=28 n_req=187 n_rd=632 n_write=29 bw_util=0.001335
n_activity=3210 dram_eff=0.4118
bk0: 72a 989704i bk1: 64a 989720i bk2: 72a 989660i bk3: 68a 989627i bk4: 52a 989696i bk5: 48a 989748i bk6: 20a 989837i bk7: 16a 989930i bk8: 12a 989877i bk9: 8a 989921i bk10: 4a 989954i bk11: 12a 989880i bk12: 20a 989871i bk13: 16a 989900i bk14: 68a 989797i bk15: 80a 989602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00373139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989253 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.001348
n_activity=3033 dram_eff=0.4398
bk0: 68a 989755i bk1: 64a 989700i bk2: 68a 989696i bk3: 64a 989619i bk4: 44a 989794i bk5: 60a 989651i bk6: 24a 989871i bk7: 28a 989807i bk8: 8a 989929i bk9: 16a 989884i bk10: 8a 989932i bk11: 16a 989901i bk12: 8a 989939i bk13: 16a 989908i bk14: 72a 989759i bk15: 72a 989668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00377886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989221 n_act=41 n_pre=25 n_req=201 n_rd=656 n_write=37 bw_util=0.0014
n_activity=3366 dram_eff=0.4118
bk0: 64a 989782i bk1: 64a 989712i bk2: 68a 989710i bk3: 60a 989647i bk4: 56a 989707i bk5: 44a 989748i bk6: 32a 989819i bk7: 24a 989808i bk8: 24a 989829i bk9: 24a 989823i bk10: 20a 989861i bk11: 4a 989946i bk12: 16a 989899i bk13: 20a 989872i bk14: 64a 989835i bk15: 72a 989656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0042819
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989266 n_act=40 n_pre=24 n_req=182 n_rd=624 n_write=26 bw_util=0.001313
n_activity=3107 dram_eff=0.4184
bk0: 64a 989797i bk1: 64a 989723i bk2: 60a 989748i bk3: 72a 989573i bk4: 60a 989753i bk5: 40a 989744i bk6: 20a 989844i bk7: 16a 989863i bk8: 8a 989915i bk9: 4a 989950i bk10: 12a 989918i bk11: 20a 989881i bk12: 12a 989904i bk13: 8a 989922i bk14: 84a 989712i bk15: 80a 989615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00396372
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989264 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.001313
n_activity=3059 dram_eff=0.425
bk0: 64a 989782i bk1: 64a 989701i bk2: 64a 989673i bk3: 64a 989604i bk4: 48a 989753i bk5: 20a 989899i bk6: 20a 989865i bk7: 28a 989780i bk8: 8a 989926i bk9: 24a 989826i bk10: 20a 989846i bk11: 20a 989860i bk12: 8a 989919i bk13: 8a 989938i bk14: 80a 989738i bk15: 80a 989616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00456575
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989332 n_act=36 n_pre=20 n_req=163 n_rd=572 n_write=20 bw_util=0.001196
n_activity=2607 dram_eff=0.4542
bk0: 64a 989808i bk1: 64a 989744i bk2: 68a 989654i bk3: 64a 989577i bk4: 8a 989957i bk5: 20a 989936i bk6: 16a 989919i bk7: 28a 989840i bk8: 16a 989882i bk9: 24a 989796i bk10: 4a 989949i bk11: 8a 989923i bk12: 20a 989870i bk13: 12a 989904i bk14: 76a 989737i bk15: 80a 989585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00519303
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989258 n_act=43 n_pre=28 n_req=186 n_rd=620 n_write=31 bw_util=0.001315
n_activity=3171 dram_eff=0.4106
bk0: 72a 989718i bk1: 64a 989723i bk2: 60a 989743i bk3: 68a 989580i bk4: 44a 989756i bk5: 40a 989732i bk6: 20a 989874i bk7: 20a 989869i bk8: 12a 989895i bk9: 0a 989978i bk10: 8a 989939i bk11: 20a 989855i bk12: 28a 989809i bk13: 24a 989823i bk14: 68a 989790i bk15: 72a 989670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00305158
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989280 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.001261
n_activity=3135 dram_eff=0.3981
bk0: 68a 989737i bk1: 64a 989716i bk2: 60a 989726i bk3: 60a 989616i bk4: 20a 989910i bk5: 24a 989879i bk6: 24a 989852i bk7: 20a 989830i bk8: 16a 989864i bk9: 24a 989814i bk10: 20a 989839i bk11: 8a 989932i bk12: 20a 989841i bk13: 20a 989833i bk14: 68a 989792i bk15: 80a 989585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00310612
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989268 n_act=35 n_pre=19 n_req=190 n_rd=624 n_write=34 bw_util=0.001329
n_activity=3023 dram_eff=0.4353
bk0: 68a 989730i bk1: 64a 989686i bk2: 60a 989719i bk3: 60a 989654i bk4: 36a 989820i bk5: 48a 989734i bk6: 36a 989802i bk7: 20a 989884i bk8: 8a 989930i bk9: 4a 989948i bk10: 20a 989865i bk11: 12a 989916i bk12: 32a 989832i bk13: 8a 989924i bk14: 72a 989766i bk15: 76a 989617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00414857
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=989980 n_nop=989225 n_act=47 n_pre=33 n_req=192 n_rd=644 n_write=31 bw_util=0.001364
n_activity=3454 dram_eff=0.3909
bk0: 68a 989722i bk1: 68a 989673i bk2: 60a 989727i bk3: 56a 989662i bk4: 60a 989600i bk5: 44a 989817i bk6: 36a 989751i bk7: 24a 989843i bk8: 16a 989850i bk9: 0a 989969i bk10: 12a 989893i bk11: 28a 989827i bk12: 12a 989919i bk13: 0a 989983i bk14: 76a 989747i bk15: 84a 989579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00308289

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774, Miss = 85, Miss_rate = 0.110, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 78, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 77, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 773, Miss = 75, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1061, Miss = 74, Miss_rate = 0.070, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[21]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3168
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.3841
	minimum = 6
	maximum = 384
Network latency average = 15.7292
	minimum = 6
	maximum = 264
Slowest packet = 29334
Flit latency average = 16.3764
	minimum = 6
	maximum = 263
Slowest flit = 45675
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00544384
	minimum = 0.00331516 (at node 23)
	maximum = 0.0174482 (at node 44)
Accepted packet rate average = 0.00544384
	minimum = 0.00331516 (at node 23)
	maximum = 0.0174482 (at node 44)
Injected flit rate average = 0.00816576
	minimum = 0.0038386 (at node 23)
	maximum = 0.0214613 (at node 44)
Accepted flit rate average= 0.00816576
	minimum = 0.00610687 (at node 23)
	maximum = 0.0308833 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7155 (6 samples)
	minimum = 6 (6 samples)
	maximum = 112.667 (6 samples)
Network latency average = 12.3011 (6 samples)
	minimum = 6 (6 samples)
	maximum = 79 (6 samples)
Flit latency average = 11.988 (6 samples)
	minimum = 6 (6 samples)
	maximum = 78.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0104781 (6 samples)
	minimum = 0.0076012 (6 samples)
	maximum = 0.0178378 (6 samples)
Accepted packet rate average = 0.0104781 (6 samples)
	minimum = 0.0076012 (6 samples)
	maximum = 0.0178378 (6 samples)
Injected flit rate average = 0.0158682 (6 samples)
	minimum = 0.00768844 (6 samples)
	maximum = 0.0334715 (6 samples)
Accepted flit rate average = 0.0158682 (6 samples)
	minimum = 0.0115458 (6 samples)
	maximum = 0.0275508 (6 samples)
Injected packet size average = 1.51442 (6 samples)
Accepted packet size average = 1.51442 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 23 sec (863 sec)
gpgpu_simulation_rate = 8216 (inst/sec)
gpgpu_simulation_rate = 2176 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 165907
gpu_sim_insn = 1294722
gpu_ipc =       7.8039
gpu_tot_sim_cycle = 2271862
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.6911
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 3649954
partiton_reqs_in_parallel_total    = 11729210
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7694
partiton_reqs_in_parallel_util = 3649954
partiton_reqs_in_parallel_util_total    = 11729210
gpu_sim_cycle_parition_util = 165907
gpu_tot_sim_cycle_parition_util    = 533153
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       9.2666 GB/Sec
L2_BW_total  =       1.3659 GB/Sec
gpu_total_sim_rate=7336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0298
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177857
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
357, 212, 392, 212, 196, 227, 196, 227, 549, 212, 197, 197, 197, 197, 197, 212, 170, 155, 155, 155, 170, 155, 155, 155, 155, 170, 170, 155, 155, 155, 170, 248, 155, 170, 155, 155, 155, 155, 155, 325, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 341, 325, 155, 155, 155, 155, 155, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8313
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2901
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48932	W0_Idle:23737790	W0_Scoreboard:10963331	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 127 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 1656 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 2271861 
mrq_lat_table:3531 	99 	133 	519 	244 	311 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26108 	3705 	12 	2 	533 	124 	1528 	126 	311 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21068 	392 	208 	225 	7959 	120 	20 	2 	2 	537 	120 	1527 	128 	309 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22398 	2374 	1654 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	3974 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	463 	33 	1 	4 	7 	16 	16 	13 	12 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21         7        10        18        18        10        13        10        12        14        16        16 
dram[1]:        17        16        15        16        11        12         4        18         6        22         8        16         8        17        16        16 
dram[2]:        16        16        17        15        15         5        10         9         4        16         6         8        16         8        16        16 
dram[3]:        16        16        16        16        15         7        15         3         8        16         8        16        15         8        16        16 
dram[4]:        16        16        15        15        18        15        12         4        12         2         6        10         9        18        16        16 
dram[5]:         0        16        15        15        18        12         8         6         4        16        14        10        12        10        16        10 
dram[6]:        16        16        15        15        13        13        14        19        16        16        14        18        14        12        16        16 
dram[7]:        17        16        16        14        18        10         6        11         4         1        10         6        14        16        16        16 
dram[8]:        16        16        15        14         9        25        10         6         4        12         6        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10         4        14         2         6        14        16         8        16        16 
dram[10]:        17        16        14        14         9         7         4        11         2         2        12        12        10        21        16        16 
maximum service time to same row:
dram[0]:     17396    108483     64576     64575    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     40643    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     35625     72949 
dram[2]:     11493     61424     64573    118994     73330    133957    137073     83755     84581    143978     48084     20617    122726     27580    116675     36587 
dram[3]:     62202     11500    118989     13458    109607    230882    116924    145164    147764    148768    104197    125180     84275     64725    106189    263304 
dram[4]:     17857     59269      2481     87087     74032    131624     46151    120590    248647     40303    131814    126103     51790    119999     66695     37193 
dram[5]:     11504     11507    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     58497    106574 
dram[6]:     18607     17691     57674     26963     33010     53796    136704    114074    141680     85138    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     61306     26963     43515     94503    141784    138032    131510      1552      1157     98601    101520    127143    127776     92731      4584 
dram[8]:     87300     21270     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387      5971    125963 
dram[9]:     62109     43690     26965     64579     82036    218062     48237     54277     94041    124438      4898    119381    131078    115018    125748    263861 
dram[10]:     47186     57374     45646     26965    116220    126904    116914    253524     84979      2765    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  4.000000  3.777778  2.909091  4.125000  4.285714  3.250000  3.000000  2.555556  3.833333  3.857143  8.000000  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  2.625000  4.111111  1.909091  3.625000  3.000000  4.571429  2.900000  3.250000  3.142857  4.000000  8.250000  5.714286 
dram[2]:  4.750000  5.000000  6.333333  2.666667  3.600000  3.583333  3.500000  2.642857  7.000000  5.600000  2.166667  3.571429  4.571429  4.000000  5.666667  4.375000 
dram[3]:  6.666667  5.250000  3.000000  4.000000  4.090909  3.333333  3.083333  3.100000  2.777778  4.125000  2.272727  5.000000  5.000000  3.000000  5.000000  7.200000 
dram[4]:  5.500000  4.750000  5.666667  4.000000  4.222222  3.909091  2.909091  3.444444  3.000000  5.400000  3.571429  3.750000  2.818182  4.000000  5.375000  5.857143 
dram[5]: 16.000000  8.500000  4.200000  4.000000  4.100000  5.857143  2.500000  1.941176  6.000000  6.400000  3.571429  3.444444  3.285714  4.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  4.400000  5.833333  3.777778  2.692308  3.800000  3.888889  3.500000  5.200000  3.222222  4.375000  3.428571  4.666667  6.000000 
dram[7]:  5.250000  6.000000  6.000000  2.875000  4.666667  4.333333  5.000000  2.833333  3.800000  7.250000  3.142857  2.875000  3.750000  3.875000  3.777778  6.800000 
dram[8]:  3.500000  7.000000  4.000000  3.285714  3.100000  5.100000  2.363636  3.375000  5.166667  4.166667  2.384615  3.833333  3.800000  3.857143  6.800000  5.285714 
dram[9]:  4.750000  5.250000  4.000000  3.666667  4.200000  3.416667  3.100000  3.833333  4.600000  4.400000  5.200000  4.000000  6.200000  2.285714  6.200000  3.700000 
dram[10]:  4.200000  6.000000  5.000000  4.000000  2.315789  5.222222  2.727273  3.363636  4.166667 14.500000  4.166667  4.142857  3.750000  6.500000  4.375000  5.000000 
average row locality = 5024/1256 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        13         8        10        10        13         9        11         8        10        11        11         9 
dram[1]:         1         0         1         1        11        10         5        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         9        14         7        14        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        14        11        13        11         9        13         9         9        14        10         4         9 
dram[4]:         0         0         0         1        13        13        12        12         8        11        10        12        12        10        10        11 
dram[5]:         0         0         1         0        13        12         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         3         7         8        12        16        12        13        13        12        15         8        10        11 
dram[7]:         1         0         3         1        12        10        15        12         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         6        17         8        12        13        11        10         9        18        11         7         9 
dram[9]:         0         0         3         2        13        12        11         8         9         9        11        10        13         6         6         8 
dram[10]:         1         0         2         2        12        16        10        14        10        14        11        12         6        11         7         7 
total reads: 1418
min_bank_accesses = 0!
chip skew: 141/120 = 1.17
average mf latency per bank:
dram[0]:      18194     20678      5023     14277      8504      9861      5552     10308      2298      3832      5697     11263      3937      6351     14406     19095
dram[1]:      18956     21115      8182      6859     13185     15747      1759      9825      5207      1214      1754      3110      1132      7328     21302     17580
dram[2]:      15049     18253     10876     10305     16921     11615     10206      1419      1921     13411      5694      1484      2745      1797     22708     20200
dram[3]:      17911     14046      9191      3925     15007     15188      7943      6415     10025      1777      9669       844      4441      4897     20424     17671
dram[4]:      13111     17409      3121      5046     14849     10413     12925      7120     20721       450      5044      3684      7058      6988     17106     15384
dram[5]:      14247     12799      8205      6861     15414     13053      5182      9483      2908      3237      3341     10288      5444      5777     16691     21139
dram[6]:      14579     11166      8147     11130      7585      6750      3631      6734     22051     18705      1163      1856      1591      9681     18611     16412
dram[7]:      34188     16161     12894      7539     11653     10881     10212     12228      2838       310      2051      7107      9495      3936     19893     18772
dram[8]:      17013     12284      4368      6663     14612     15741      7260     22335      3647       994     13588      4874      5768      3688     22423     17652
dram[9]:      15371     17140      6472      5201     16148     17133      9973      1554      4003      1055      3616      4140      3735      7921     30404     20211
dram[10]:      18697     16410      4621      5764     11959      9964     15128      5836     13373       339      9611      4457     11289      4615     28857     26356
maximum mf latency per bank:
dram[0]:      38581    118704     18132    118728     50342     68984     76043    118419     33834     56616     54089     91316     79573     79581     10678     71300
dram[1]:      57439     58696     43921     43835    118704    118497     16888     76021     56718     22856     22859     47304     10899     89850     66134     66151
dram[2]:      10675     58697    118503    118723    118498     50754     71827     33824     34230    171978     79557     10571     30707     26039    118675     66134
dram[3]:      51835     10638    118390     18064    118718     50824     76028     57474     91321     35087     91235     10871     46913     79562     10637     17656
dram[4]:      10636     58697       439     32469     50246     50986    101401     50645    171972       364     54513     64691     79565    118434     66145     10664
dram[5]:      10633     10644    118610     57527     95654     50710     46919     95662     56605     39624     54622     79570     89856     71931     24177     89850
dram[6]:      10638     10619     57573     43708     49820     49801     75289     50733    184845    184846     10847     27081     30172     89852     66146     67138
dram[7]:     138302     51831     60944     54440     50471     50961     51034     95565     42918       359     10887     72119     62813     69423     51378     10663
dram[8]:      69934     10627     18095     57521    118322     95567     49654    181972     61572      8716    118788     79564     66145     52214     66153     16032
dram[9]:      51827     58708     41261     40862     95655     71817     71817     17784     79558     14147     39860     54509     52349     81499    138099     69926
dram[10]:      57440     63901     43932     42894    118713     50667    182753     76008    118708       363     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296394 n_act=110 n_pre=94 n_req=456 n_rd=1320 n_write=126 bw_util=0.002228
n_activity=8264 dram_eff=0.35
bk0: 76a 1297792i bk1: 80a 1297691i bk2: 72a 1297754i bk3: 88a 1297554i bk4: 124a 1297299i bk5: 104a 1297438i bk6: 88a 1297470i bk7: 92a 1297482i bk8: 68a 1297628i bk9: 68a 1297646i bk10: 64a 1297616i bk11: 60a 1297624i bk12: 52a 1297677i bk13: 64a 1297631i bk14: 116a 1297579i bk15: 104a 1297544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00440509
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296424 n_act=118 n_pre=102 n_req=440 n_rd=1280 n_write=120 bw_util=0.002157
n_activity=8420 dram_eff=0.3325
bk0: 76a 1297733i bk1: 76a 1297694i bk2: 80a 1297667i bk3: 76a 1297662i bk4: 124a 1297283i bk5: 108a 1297480i bk6: 64a 1297622i bk7: 76a 1297512i bk8: 48a 1297699i bk9: 80a 1297601i bk10: 72a 1297565i bk11: 64a 1297612i bk12: 52a 1297705i bk13: 64a 1297648i bk14: 100a 1297668i bk15: 120a 1297428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00456071
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80513b00, atomic=0 1 entries : 0x7f86b3897550 :  mf: uid=325379, sid26:w25, part=2, addr=0x80513b60, load , size=32, unknown  status = IN_PARTITION_DRAM (2271861), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296411 n_act=117 n_pre=101 n_req=447 n_rd=1291 n_write=124 bw_util=0.00218
n_activity=8160 dram_eff=0.3468
bk0: 76a 1297747i bk1: 80a 1297656i bk2: 72a 1297721i bk3: 92a 1297428i bk4: 108a 1297450i bk5: 116a 1297288i bk6: 84a 1297539i bk7: 92a 1297368i bk8: 43a 1297799i bk9: 68a 1297675i bk10: 64a 1297565i bk11: 60a 1297661i bk12: 76a 1297578i bk13: 44a 1297769i bk14: 104a 1297593i bk15: 112a 1297454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00463004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296350 n_act=122 n_pre=106 n_req=461 n_rd=1340 n_write=126 bw_util=0.002259
n_activity=8575 dram_eff=0.3419
bk0: 80a 1297756i bk1: 84a 1297666i bk2: 96a 1297579i bk3: 80a 1297569i bk4: 124a 1297344i bk5: 116a 1297303i bk6: 96a 1297323i bk7: 80a 1297440i bk8: 64a 1297618i bk9: 80a 1297586i bk10: 64a 1297569i bk11: 44a 1297779i bk12: 64a 1297615i bk13: 56a 1297655i bk14: 104a 1297637i bk15: 108a 1297513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00624863
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296347 n_act=117 n_pre=101 n_req=471 n_rd=1344 n_write=135 bw_util=0.002279
n_activity=8527 dram_eff=0.3469
bk0: 88a 1297736i bk1: 76a 1297691i bk2: 68a 1297754i bk3: 92a 1297514i bk4: 100a 1297389i bk5: 120a 1297291i bk6: 80a 1297402i bk7: 76a 1297480i bk8: 64a 1297659i bk9: 64a 1297671i bk10: 60a 1297679i bk11: 72a 1297607i bk12: 76a 1297519i bk13: 56a 1297694i bk14: 132a 1297494i bk15: 120a 1297427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00552678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296484 n_act=104 n_pre=88 n_req=435 n_rd=1244 n_write=124 bw_util=0.002108
n_activity=7896 dram_eff=0.3465
bk0: 64a 1297840i bk1: 68a 1297740i bk2: 80a 1297635i bk3: 80a 1297577i bk4: 112a 1297366i bk5: 116a 1297432i bk6: 52a 1297637i bk7: 92a 1297375i bk8: 56a 1297727i bk9: 68a 1297585i bk10: 60a 1297683i bk11: 76a 1297572i bk12: 56a 1297675i bk13: 48a 1297773i bk14: 112a 1297617i bk15: 104a 1297521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0059998
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296271 n_act=120 n_pre=104 n_req=493 n_rd=1408 n_write=141 bw_util=0.002387
n_activity=8657 dram_eff=0.3579
bk0: 72a 1297799i bk1: 92a 1297659i bk2: 76a 1297632i bk3: 76a 1297502i bk4: 112a 1297458i bk5: 104a 1297423i bk6: 92a 1297416i bk7: 88a 1297362i bk8: 92a 1297530i bk9: 88a 1297487i bk10: 52a 1297694i bk11: 68a 1297598i bk12: 80a 1297549i bk13: 64a 1297679i bk14: 128a 1297455i bk15: 124a 1297382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00714537
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296404 n_act=110 n_pre=94 n_req=458 n_rd=1304 n_write=132 bw_util=0.002213
n_activity=7940 dram_eff=0.3617
bk0: 80a 1297732i bk1: 72a 1297719i bk2: 84a 1297613i bk3: 88a 1297479i bk4: 120a 1297331i bk5: 116a 1297433i bk6: 80a 1297437i bk7: 88a 1297422i bk8: 44a 1297754i bk9: 64a 1297705i bk10: 52a 1297703i bk11: 56a 1297653i bk12: 72a 1297569i bk13: 72a 1297542i bk14: 112a 1297538i bk15: 104a 1297516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00503604
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296340 n_act=121 n_pre=105 n_req=470 n_rd=1344 n_write=134 bw_util=0.002277
n_activity=8580 dram_eff=0.3445
bk0: 84a 1297681i bk1: 84a 1297694i bk2: 88a 1297574i bk3: 88a 1297488i bk4: 100a 1297450i bk5: 136a 1297210i bk6: 72a 1297482i bk7: 60a 1297623i bk8: 72a 1297629i bk9: 56a 1297711i bk10: 84a 1297465i bk11: 56a 1297691i bk12: 80a 1297480i bk13: 64a 1297623i bk14: 108a 1297649i bk15: 112a 1297466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00471247
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296479 n_act=106 n_pre=90 n_req=433 n_rd=1248 n_write=121 bw_util=0.002109
n_activity=7664 dram_eff=0.3573
bk0: 76a 1297723i bk1: 84a 1297630i bk2: 84a 1297518i bk3: 80a 1297532i bk4: 116a 1297346i bk5: 116a 1297231i bk6: 80a 1297502i bk7: 60a 1297683i bk8: 56a 1297731i bk9: 52a 1297744i bk10: 60a 1297679i bk11: 56a 1297711i bk12: 72a 1297660i bk13: 40a 1297727i bk14: 100a 1297677i bk15: 116a 1297410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0057317
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1298044 n_nop=1296401 n_act=112 n_pre=96 n_req=460 n_rd=1300 n_write=135 bw_util=0.002211
n_activity=8524 dram_eff=0.3367
bk0: 80a 1297694i bk1: 72a 1297711i bk2: 72a 1297723i bk3: 88a 1297529i bk4: 128a 1297162i bk5: 124a 1297256i bk6: 80a 1297428i bk7: 92a 1297405i bk8: 60a 1297683i bk9: 60a 1297738i bk10: 56a 1297684i bk11: 68a 1297636i bk12: 36a 1297833i bk13: 60a 1297727i bk14: 112a 1297581i bk15: 112a 1297494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00523942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[1]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 170, Reservation_fails = 2
L2_cache_bank[9]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 172, Reservation_fails = 1
L2_cache_bank[10]: Access = 1306, Miss = 148, Miss_rate = 0.113, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 1531, Miss = 163, Miss_rate = 0.106, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 1577, Miss = 176, Miss_rate = 0.112, Pending_hits = 156, Reservation_fails = 3
L2_cache_bank[14]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 139, Reservation_fails = 1
L2_cache_bank[15]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1810, Miss = 172, Miss_rate = 0.095, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[18]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 2
L2_cache_bank[20]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 144, Reservation_fails = 1
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3253
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4607
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.99781
	minimum = 6
	maximum = 42
Network latency average = 6.96535
	minimum = 6
	maximum = 35
Slowest packet = 54909
Flit latency average = 6.46851
	minimum = 6
	maximum = 34
Slowest flit = 83400
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00195532
	minimum = 0.000855906 (at node 21)
	maximum = 0.00319157 (at node 11)
Accepted packet rate average = 0.00195532
	minimum = 0.000855906 (at node 21)
	maximum = 0.00319157 (at node 11)
Injected flit rate average = 0.00296559
	minimum = 0.00102769 (at node 21)
	maximum = 0.00531626 (at node 34)
Accepted flit rate average= 0.00296559
	minimum = 0.00154003 (at node 21)
	maximum = 0.00578641 (at node 11)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4701 (7 samples)
	minimum = 6 (7 samples)
	maximum = 102.571 (7 samples)
Network latency average = 11.5388 (7 samples)
	minimum = 6 (7 samples)
	maximum = 72.7143 (7 samples)
Flit latency average = 11.1995 (7 samples)
	minimum = 6 (7 samples)
	maximum = 71.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00926054 (7 samples)
	minimum = 0.00663759 (7 samples)
	maximum = 0.0157455 (7 samples)
Accepted packet rate average = 0.00926054 (7 samples)
	minimum = 0.00663759 (7 samples)
	maximum = 0.0157455 (7 samples)
Injected flit rate average = 0.014025 (7 samples)
	minimum = 0.00673691 (7 samples)
	maximum = 0.0294494 (7 samples)
Accepted flit rate average = 0.014025 (7 samples)
	minimum = 0.0101164 (7 samples)
	maximum = 0.0244416 (7 samples)
Injected packet size average = 1.51449 (7 samples)
Accepted packet size average = 1.51449 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 3 sec (1143 sec)
gpgpu_simulation_rate = 7336 (inst/sec)
gpgpu_simulation_rate = 1987 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2957
gpu_sim_insn = 1132352
gpu_ipc =     382.9395
gpu_tot_sim_cycle = 2496969
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.8118
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7196
partiton_reqs_in_parallel = 65054
partiton_reqs_in_parallel_total    = 15379164
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1852
partiton_reqs_in_parallel_util = 65054
partiton_reqs_in_parallel_util_total    = 15379164
gpu_sim_cycle_parition_util = 2957
gpu_tot_sim_cycle_parition_util    = 699060
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     218.7372 GB/Sec
L2_BW_total  =       1.5018 GB/Sec
gpu_total_sim_rate=8233

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0260
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204307
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
378, 233, 413, 248, 232, 248, 232, 263, 585, 248, 233, 233, 233, 218, 233, 248, 206, 191, 191, 176, 206, 176, 191, 176, 191, 206, 191, 176, 176, 176, 191, 284, 191, 191, 191, 191, 191, 191, 176, 346, 191, 176, 176, 176, 176, 191, 176, 191, 191, 191, 191, 191, 191, 377, 361, 176, 191, 176, 191, 176, 191, 191, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2449
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104893	W0_Idle:23775316	W0_Scoreboard:10976238	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 127 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 1434 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 2496968 
mrq_lat_table:3531 	99 	133 	519 	244 	311 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31633 	4410 	222 	386 	533 	124 	1528 	126 	311 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22819 	583 	483 	1215 	10186 	821 	189 	190 	334 	537 	120 	1527 	128 	309 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24187 	2625 	1662 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	8750 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	466 	36 	1 	4 	7 	16 	16 	13 	12 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21         7        10        18        18        10        13        10        12        14        16        16 
dram[1]:        17        16        15        16        11        12         4        18         6        22         8        16         8        17        16        16 
dram[2]:        16        16        17        15        15         5        10         9         4        16         6         8        16         8        16        16 
dram[3]:        16        16        16        16        15         7        15         3         8        16         8        16        15         8        16        16 
dram[4]:        16        16        15        15        18        15        12         4        12         2         6        10         9        18        16        16 
dram[5]:         0        16        15        15        18        12         8         6         4        16        14        10        12        10        16        10 
dram[6]:        16        16        15        15        13        13        14        19        16        16        14        18        14        12        16        16 
dram[7]:        17        16        16        14        18        10         6        11         4         1        10         6        14        16        16        16 
dram[8]:        16        16        15        14         9        25        10         6         4        12         6        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10         4        14         2         6        14        16         8        16        16 
dram[10]:        17        16        14        14         9         7         4        11         2         2        12        12        10        21        16        16 
maximum service time to same row:
dram[0]:     17396    108483     64576     64575    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     40643    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     35625     72949 
dram[2]:     11493     61424     64573    118994     73330    133957    137073     83755     84581    143978     48084     20617    122726     27580    116675     36587 
dram[3]:     62202     11500    118989     13458    109607    230882    116924    145164    147764    148768    104197    125180     84275     64725    106189    263304 
dram[4]:     17857     59269      2481     87087     74032    131624     46151    120590    248647     40303    131814    126103     51790    119999     66695     37193 
dram[5]:     11504     11507    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     58497    106574 
dram[6]:     18607     17691     57674     26963     33010     53796    136704    114074    141680     85138    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     61306     26963     43515     94503    141784    138032    131510      1552      1157     98601    101520    127143    127776     92731      4584 
dram[8]:     87300     21270     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387      5971    125963 
dram[9]:     62109     43690     26965     64579     82036    218062     48237     54277     94041    124438      4898    119381    131078    115018    125748    263861 
dram[10]:     47186     57374     45646     26965    116220    126904    116914    253524     84979      2765    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  4.000000  3.777778  2.909091  4.125000  4.285714  3.250000  3.000000  2.555556  3.833333  3.857143  8.000000  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  2.625000  4.111111  1.909091  3.625000  3.000000  4.571429  2.900000  3.250000  3.142857  4.000000  8.250000  5.714286 
dram[2]:  4.750000  5.000000  6.333333  2.666667  3.600000  3.583333  3.500000  2.642857  7.000000  5.600000  2.166667  3.571429  4.571429  4.000000  5.666667  4.375000 
dram[3]:  6.666667  5.250000  3.000000  4.000000  4.090909  3.333333  3.083333  3.100000  2.777778  4.125000  2.272727  5.000000  5.000000  3.000000  5.000000  7.200000 
dram[4]:  5.500000  4.750000  5.666667  4.000000  4.222222  3.909091  2.909091  3.444444  3.000000  5.400000  3.571429  3.750000  2.818182  4.000000  5.375000  5.857143 
dram[5]: 16.000000  8.500000  4.200000  4.000000  4.100000  5.857143  2.500000  1.941176  6.000000  6.400000  3.571429  3.444444  3.285714  4.000000  7.600000  4.714286 
dram[6]:  6.000000  4.600000  4.000000  4.400000  5.833333  3.777778  2.692308  3.800000  3.888889  3.500000  5.200000  3.222222  4.375000  3.428571  4.666667  6.000000 
dram[7]:  5.250000  6.000000  6.000000  2.875000  4.666667  4.333333  5.000000  2.833333  3.800000  7.250000  3.142857  2.875000  3.750000  3.875000  3.777778  6.800000 
dram[8]:  3.500000  7.000000  4.000000  3.285714  3.100000  5.100000  2.363636  3.375000  5.166667  4.166667  2.384615  3.833333  3.800000  3.857143  6.800000  5.285714 
dram[9]:  4.750000  5.250000  4.000000  3.666667  4.200000  3.416667  3.100000  3.833333  4.600000  4.400000  5.200000  4.000000  6.200000  2.285714  6.200000  3.700000 
dram[10]:  4.200000  6.000000  5.000000  4.000000  2.315789  5.222222  2.727273  3.363636  4.166667 14.500000  4.166667  4.142857  3.750000  6.500000  4.375000  5.000000 
average row locality = 5024/1256 = 4.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        13         8        10        10        13         9        11         8        10        11        11         9 
dram[1]:         1         0         1         1        11        10         5        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         9        14         7        14        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        14        11        13        11         9        13         9         9        14        10         4         9 
dram[4]:         0         0         0         1        13        13        12        12         8        11        10        12        12        10        10        11 
dram[5]:         0         0         1         0        13        12         7        10        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         3         7         8        12        16        12        13        13        12        15         8        10        11 
dram[7]:         1         0         3         1        12        10        15        12         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         6        17         8        12        13        11        10         9        18        11         7         9 
dram[9]:         0         0         3         2        13        12        11         8         9         9        11        10        13         6         6         8 
dram[10]:         1         0         2         2        12        16        10        14        10        14        11        12         6        11         7         7 
total reads: 1418
min_bank_accesses = 0!
chip skew: 141/120 = 1.17
average mf latency per bank:
dram[0]:      19048     21480      5913     15041      8687     10149      5648     10403      2298      3832      5697     11263      3937      6351     15147     19836
dram[1]:      19865     22099      8976      7694     13369     15960      1921      9889      5207      1214      1754      3110      1132      7328     22321     18521
dram[2]:      16163     19165     11667     11024     17082     11788     10298      1489      1921     13411      5694      1484      2745      1797     23432     21046
dram[3]:      18854     14861      9845      4716     15176     15367      8006      6530     10025      1777      9669       844      4441      4897     21590     18476
dram[4]:      13862     18533      4139      5770     15053     10575     12989      7220     20721       450      5044      3684      7058      6988     17843     15956
dram[5]:      15463     13986      9068      7728     15583     13266      5285      9550      2908      3237      3341     10288      5444      5777     17469     22014
dram[6]:      15778     11753      8937     11884      7821      6953      3692      6791     22051     18705      1163      1856      1591      9681     19375     17078
dram[7]:      34970     17011     13545      8264     11871     11127     10291     12303      2838       310      2051      7107      9495      3936     20493     19507
dram[8]:      17832     13179      5178      7475     14889     15916      7380     22441      3647       994     13588      4874     12823      3688     23171     18343
dram[9]:      16280     18066      7185      5906     16338     17311     10041      1637      4003      1055      3616      4140      3735      7921     31119     20811
dram[10]:      19629     17394      5365      6449     12129     10107     15192      5900     13373       339      9611      4457     11289      4615     29486     27138
maximum mf latency per bank:
dram[0]:      38581    118704     18132    118728     50342     68984     76043    118419     33834     56616     54089     91316     79573     79581     10678     71300
dram[1]:      57439     58696     43921     43835    118704    118497     16888     76021     56718     22856     22859     47304     10899     89850     66134     66151
dram[2]:      10675     58697    118503    118723    118498     50754     71827     33824     34230    171978     79557     10571     30707     26039    118675     66134
dram[3]:      51835     10638    118390     18064    118718     50824     76028     57474     91321     35087     91235     10871     46913     79562     10637     17656
dram[4]:      10636     58697       439     32469     50246     50986    101401     50645    171972       364     54513     64691     79565    118434     66145     10664
dram[5]:      10633     10644    118610     57527     95654     50710     46919     95662     56605     39624     54622     79570     89856     71931     24177     89850
dram[6]:      10638     10619     57573     43708     49820     49801     75289     50733    184845    184846     10847     27081     30172     89852     66146     67138
dram[7]:     138302     51831     60944     54440     50471     50961     51034     95565     42918       359     10887     72119     62813     69423     51378     10663
dram[8]:      69934     10627     18095     57521    118322     95567     49654    181972     61572      8716    118788     79564     66145     52214     66153     16032
dram[9]:      51827     58708     41261     40862     95655     71817     71817     17784     79558     14147     39860     54509     52349     81499    138099     69926
dram[10]:      57440     63901     43932     42894    118713     50667    182753     76008    118708       363     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301883 n_act=110 n_pre=94 n_req=456 n_rd=1320 n_write=126 bw_util=0.002219
n_activity=8264 dram_eff=0.35
bk0: 76a 1303281i bk1: 80a 1303180i bk2: 72a 1303243i bk3: 88a 1303043i bk4: 124a 1302788i bk5: 104a 1302927i bk6: 88a 1302959i bk7: 92a 1302971i bk8: 68a 1303117i bk9: 68a 1303135i bk10: 64a 1303105i bk11: 60a 1303113i bk12: 52a 1303166i bk13: 64a 1303120i bk14: 116a 1303068i bk15: 104a 1303033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00438654
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301913 n_act=118 n_pre=102 n_req=440 n_rd=1280 n_write=120 bw_util=0.002148
n_activity=8420 dram_eff=0.3325
bk0: 76a 1303222i bk1: 76a 1303183i bk2: 80a 1303156i bk3: 76a 1303151i bk4: 124a 1302772i bk5: 108a 1302969i bk6: 64a 1303111i bk7: 76a 1303001i bk8: 48a 1303188i bk9: 80a 1303090i bk10: 72a 1303054i bk11: 64a 1303101i bk12: 52a 1303194i bk13: 64a 1303137i bk14: 100a 1303157i bk15: 120a 1302917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0045415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301899 n_act=117 n_pre=101 n_req=447 n_rd=1292 n_write=124 bw_util=0.002173
n_activity=8173 dram_eff=0.3465
bk0: 76a 1303236i bk1: 80a 1303145i bk2: 72a 1303210i bk3: 92a 1302917i bk4: 108a 1302939i bk5: 116a 1302777i bk6: 84a 1303028i bk7: 92a 1302857i bk8: 44a 1303286i bk9: 68a 1303164i bk10: 64a 1303054i bk11: 60a 1303150i bk12: 76a 1303067i bk13: 44a 1303258i bk14: 104a 1303082i bk15: 112a 1302943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00461055
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301839 n_act=122 n_pre=106 n_req=461 n_rd=1340 n_write=126 bw_util=0.002249
n_activity=8575 dram_eff=0.3419
bk0: 80a 1303245i bk1: 84a 1303155i bk2: 96a 1303068i bk3: 80a 1303058i bk4: 124a 1302833i bk5: 116a 1302792i bk6: 96a 1302812i bk7: 80a 1302929i bk8: 64a 1303107i bk9: 80a 1303075i bk10: 64a 1303058i bk11: 44a 1303268i bk12: 64a 1303104i bk13: 56a 1303144i bk14: 104a 1303126i bk15: 108a 1303002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00622232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301836 n_act=117 n_pre=101 n_req=471 n_rd=1344 n_write=135 bw_util=0.002269
n_activity=8527 dram_eff=0.3469
bk0: 88a 1303225i bk1: 76a 1303180i bk2: 68a 1303243i bk3: 92a 1303003i bk4: 100a 1302878i bk5: 120a 1302780i bk6: 80a 1302891i bk7: 76a 1302969i bk8: 64a 1303148i bk9: 64a 1303160i bk10: 60a 1303168i bk11: 72a 1303096i bk12: 76a 1303008i bk13: 56a 1303183i bk14: 132a 1302983i bk15: 120a 1302916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0055035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301973 n_act=104 n_pre=88 n_req=435 n_rd=1244 n_write=124 bw_util=0.002099
n_activity=7896 dram_eff=0.3465
bk0: 64a 1303329i bk1: 68a 1303229i bk2: 80a 1303124i bk3: 80a 1303066i bk4: 112a 1302855i bk5: 116a 1302921i bk6: 52a 1303126i bk7: 92a 1302864i bk8: 56a 1303216i bk9: 68a 1303074i bk10: 60a 1303172i bk11: 76a 1303061i bk12: 56a 1303164i bk13: 48a 1303262i bk14: 112a 1303106i bk15: 104a 1303010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00597453
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301760 n_act=120 n_pre=104 n_req=493 n_rd=1408 n_write=141 bw_util=0.002377
n_activity=8657 dram_eff=0.3579
bk0: 72a 1303288i bk1: 92a 1303148i bk2: 76a 1303121i bk3: 76a 1302991i bk4: 112a 1302947i bk5: 104a 1302912i bk6: 92a 1302905i bk7: 88a 1302851i bk8: 92a 1303019i bk9: 88a 1302976i bk10: 52a 1303183i bk11: 68a 1303087i bk12: 80a 1303038i bk13: 64a 1303168i bk14: 128a 1302944i bk15: 124a 1302871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00711528
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301893 n_act=110 n_pre=94 n_req=458 n_rd=1304 n_write=132 bw_util=0.002203
n_activity=7940 dram_eff=0.3617
bk0: 80a 1303221i bk1: 72a 1303208i bk2: 84a 1303102i bk3: 88a 1302968i bk4: 120a 1302820i bk5: 116a 1302922i bk6: 80a 1302926i bk7: 88a 1302911i bk8: 44a 1303243i bk9: 64a 1303194i bk10: 52a 1303192i bk11: 56a 1303142i bk12: 72a 1303058i bk13: 72a 1303031i bk14: 112a 1303027i bk15: 104a 1303005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00501483
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301829 n_act=121 n_pre=105 n_req=470 n_rd=1344 n_write=134 bw_util=0.002268
n_activity=8580 dram_eff=0.3445
bk0: 84a 1303170i bk1: 84a 1303183i bk2: 88a 1303063i bk3: 88a 1302977i bk4: 100a 1302939i bk5: 136a 1302699i bk6: 72a 1302971i bk7: 60a 1303112i bk8: 72a 1303118i bk9: 56a 1303200i bk10: 84a 1302954i bk11: 56a 1303180i bk12: 80a 1302969i bk13: 64a 1303112i bk14: 108a 1303138i bk15: 112a 1302955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00469263
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301968 n_act=106 n_pre=90 n_req=433 n_rd=1248 n_write=121 bw_util=0.0021
n_activity=7664 dram_eff=0.3573
bk0: 76a 1303212i bk1: 84a 1303119i bk2: 84a 1303007i bk3: 80a 1303021i bk4: 116a 1302835i bk5: 116a 1302720i bk6: 80a 1302991i bk7: 60a 1303172i bk8: 56a 1303220i bk9: 52a 1303233i bk10: 60a 1303168i bk11: 56a 1303200i bk12: 72a 1303149i bk13: 40a 1303216i bk14: 100a 1303166i bk15: 116a 1302899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00570757
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1303533 n_nop=1301890 n_act=112 n_pre=96 n_req=460 n_rd=1300 n_write=135 bw_util=0.002202
n_activity=8524 dram_eff=0.3367
bk0: 80a 1303183i bk1: 72a 1303200i bk2: 72a 1303212i bk3: 88a 1303018i bk4: 128a 1302651i bk5: 124a 1302745i bk6: 80a 1302917i bk7: 92a 1302894i bk8: 60a 1303172i bk9: 60a 1303227i bk10: 56a 1303173i bk11: 68a 1303125i bk12: 36a 1303322i bk13: 60a 1303216i bk14: 112a 1303070i bk15: 112a 1302983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00521736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[1]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[4]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[5]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 170, Reservation_fails = 2
L2_cache_bank[9]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 172, Reservation_fails = 1
L2_cache_bank[10]: Access = 1559, Miss = 148, Miss_rate = 0.095, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 163, Miss_rate = 0.090, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 156, Reservation_fails = 3
L2_cache_bank[14]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 139, Reservation_fails = 1
L2_cache_bank[15]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 3257, Miss = 172, Miss_rate = 0.053, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[18]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 2
L2_cache_bank[20]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[21]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 144, Reservation_fails = 1
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3253
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.3872
	minimum = 6
	maximum = 503
Network latency average = 34.8041
	minimum = 6
	maximum = 333
Slowest packet = 68117
Flit latency average = 42.3488
	minimum = 6
	maximum = 332
Slowest flit = 103345
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0461705
	minimum = 0.0331529 (at node 17)
	maximum = 0.244756 (at node 44)
Accepted packet rate average = 0.0461705
	minimum = 0.0331529 (at node 17)
	maximum = 0.244756 (at node 44)
Injected flit rate average = 0.0692558
	minimum = 0.0548038 (at node 48)
	maximum = 0.260318 (at node 44)
Accepted flit rate average= 0.0692558
	minimum = 0.0439783 (at node 17)
	maximum = 0.473951 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5847 (8 samples)
	minimum = 6 (8 samples)
	maximum = 152.625 (8 samples)
Network latency average = 14.447 (8 samples)
	minimum = 6 (8 samples)
	maximum = 105.25 (8 samples)
Flit latency average = 15.0932 (8 samples)
	minimum = 6 (8 samples)
	maximum = 104.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0138743 (8 samples)
	minimum = 0.009952 (8 samples)
	maximum = 0.0443718 (8 samples)
Accepted packet rate average = 0.0138743 (8 samples)
	minimum = 0.009952 (8 samples)
	maximum = 0.0443718 (8 samples)
Injected flit rate average = 0.0209288 (8 samples)
	minimum = 0.0127453 (8 samples)
	maximum = 0.0583079 (8 samples)
Accepted flit rate average = 0.0209288 (8 samples)
	minimum = 0.0143491 (8 samples)
	maximum = 0.0806303 (8 samples)
Injected packet size average = 1.50846 (8 samples)
Accepted packet size average = 1.50846 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 16 sec (1156 sec)
gpgpu_simulation_rate = 8233 (inst/sec)
gpgpu_simulation_rate = 2160 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 137192
gpu_sim_insn = 1536501
gpu_ipc =      11.1996
gpu_tot_sim_cycle = 2861383
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.8633
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 166
gpu_stall_icnt2sh    = 8364
partiton_reqs_in_parallel = 3018214
partiton_reqs_in_parallel_total    = 15444218
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =       6.4523
partiton_reqs_in_parallel_util = 3018214
partiton_reqs_in_parallel_util_total    = 15444218
gpu_sim_cycle_parition_util = 137192
gpu_tot_sim_cycle_parition_util    = 702017
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      54.2580 GB/Sec
L2_BW_total  =       3.9120 GB/Sec
gpu_total_sim_rate=7714

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342483
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
739, 424, 682, 502, 449, 633, 460, 755, 631, 569, 621, 816, 279, 513, 528, 671, 478, 214, 422, 370, 518, 395, 437, 474, 214, 347, 448, 447, 199, 473, 214, 451, 214, 473, 440, 332, 437, 214, 199, 369, 214, 199, 474, 199, 199, 214, 199, 214, 451, 358, 474, 214, 214, 622, 592, 410, 214, 199, 333, 199, 348, 306, 459, 400, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 64201
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 56843
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2472
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113498	W0_Idle:25734251	W0_Scoreboard:15616376	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 127 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 881 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 2861345 
mrq_lat_table:6798 	173 	256 	1061 	744 	521 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106883 	6306 	222 	386 	615 	134 	1929 	361 	971 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	93161 	4433 	1083 	1215 	12519 	842 	189 	190 	334 	619 	130 	1928 	363 	969 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75398 	6869 	2224 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	31244 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	699 	38 	3 	8 	12 	20 	22 	17 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         7        18        13        22         8        16        10        17        16        16 
dram[2]:        16        16        17        15        17        18        15         9        16        16        11         8        16         8        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        12        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731      9546 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  4.000000  2.916667  4.375000  3.250000  3.611111  4.200000  3.300000  3.647059  3.666667  3.095238  3.588235  3.263158  3.100000  3.111111  4.230769  4.071429 
dram[1]:  4.571429  3.363636  3.090909  4.333333  2.769231  3.888889  2.607143  3.150000  3.473684  3.833333  2.772727  2.761905  3.352941  2.894737  3.687500  4.142857 
dram[2]:  4.500000  3.250000  2.923077  2.538461  3.736842  3.238095  3.263158  2.875000  2.950000  2.894737  2.600000  3.300000  4.461538  3.866667  3.687500  4.066667 
dram[3]:  5.142857  3.272727  2.857143  3.000000  3.842105  3.200000  3.090909  3.090909  2.863636  2.636364  2.954545  4.230769  3.312500  3.500000  4.000000  3.733333 
dram[4]:  3.200000  3.181818  3.083333  2.857143  4.111111  3.736842  2.681818  3.100000  3.157895  2.722222  3.500000  3.157895  3.238095  4.066667  3.866667  4.071429 
dram[5]:  3.857143  3.875000  3.181818  3.636364  4.117647  4.176471  3.050000  2.333333  3.466667  4.333333  3.812500  3.368421  2.650000  3.210526  4.250000  3.294118 
dram[6]:  3.400000  3.454545  3.333333  3.181818  4.600000  4.000000  2.750000  3.388889  3.470588  3.000000  3.764706  3.733333  3.687500  4.071429  3.882353  4.357143 
dram[7]:  4.000000  5.400000  3.500000  2.666667  3.666667  3.578947  3.100000  2.952381  3.181818  4.066667  3.687500  4.000000  3.437500  3.055556  3.047619  4.727273 
dram[8]:  3.090909  5.142857  2.785714  2.687500  4.055555  3.857143  3.000000  3.722222  3.733333  3.588235  2.954545  3.055556  3.473684  3.470588  4.583333  3.647059 
dram[9]:  3.500000  3.545455  3.400000  2.615385  3.941176  3.500000  3.150000  4.000000  3.687500  3.933333  4.923077  3.352941  4.833333  3.647059  3.625000  3.500000 
dram[10]:  3.083333  3.363636  3.545455  2.923077  2.592592  3.937500  3.190476  3.090909  2.950000  4.538462  4.066667  3.705882  3.733333  4.000000  3.687500  3.235294 
average row locality = 9751/2841 = 3.432242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        17        17        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        12        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        15        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        16        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        15        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2187
min_bank_accesses = 0!
chip skew: 207/194 = 1.07
average mf latency per bank:
dram[0]:      19710     18563     10344     13111      9621      9109      9580     10249      7841      8080      6821      9388      4047      4771     13722     14442
dram[1]:      20315     21243     15387     10079     12384     14676      7038      9769     10124      9561      5091      6860      2703      5287     16153     16955
dram[2]:      20099     18400     12970     14009     14842     11212      7825      5861      8305     13302      6744      5044      3451      2678     17198     14409
dram[3]:      15765     16783     14627      8247     15332     12284     12705      8616     10666      6863      8497      6085      4281      4669     13224     15907
dram[4]:      13715     17338      9923     11643     12565     11272     12255      7453     13180      4470      6789      7362      5236      5710     14643     14998
dram[5]:      16660     15303     14676     11849     13681     10436      5970     10046      6325      8884      4657     10510      4142      4729     16828     14547
dram[6]:      15318     13167     14012     13728      8914      8169      7759      8719     18414     15337      5152      5847      3678      5644     16696     15384
dram[7]:      30047     19031     14930     11045     12627     10132     12598     12786      8260      7115      5898      5074      7023      4764     13489     13951
dram[8]:      17138     17587      9824     10791     12653     15206      9961     12888      7342      5979      9543      6835      9326      4617     17247     14983
dram[9]:      15196     18560     12258      8386     14550     17284     13078      5836      5842      6361      6127      6121      5020      4016     18986     16935
dram[10]:      17618     17423     12668     11232     12144     10591     12741      8008     11601      5857      9337      7388      4225      4477     20691     19184
maximum mf latency per bank:
dram[0]:      49262    118704     52049    118728     50342     68984     76043    118419     43549     56616     54089     91316     79573     79581     41519     71300
dram[1]:      57439     58696     49273     49416    118704    118497     41079     76021     56718     43654     43448     47304     10899     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     50754     71827     41079     43577    171978     79557     43676     30707     26039    118675     66134
dram[3]:      51835     41512    118390     49262    118718     50824     76028     57474     91321     43629     91235     43601     46913     79562     41530     41634
dram[4]:      41502     58697     49288     49286     50246     50986    101401     50645    171972     43504     54513     64691     79565    118434     66145     41521
dram[5]:      41499     49264    118610     57527     95654     50710     46919     95662     56605     43567     54622     79570     89856     71931     41522     89850
dram[6]:      49408     49264     57573     52037     49820     49801     75289     50733    184845    184846     43631     43495     41229     89852     66146     67138
dram[7]:     138302     51831     60944     54440     50471     50961     51034     95565     43587     43588     43510     72119     62813     69423     51378     15724
dram[8]:      69934     49269     49263     57521    118322     95567     49654    181972     61572     43529    118788     79564     66145     52214     66153     41654
dram[9]:      51827     58708     49264     52072     95655     71817     71817     41089     79558     43556     43546     54509     52349     81499    138099     69926
dram[10]:      57440     63901     52049     47805    118713     50667    182753     76008    118708     43614     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554866 n_act=250 n_pre=234 n_req=878 n_rd=2732 n_write=195 bw_util=0.003757
n_activity=14852 dram_eff=0.3942
bk0: 160a 1557613i bk1: 136a 1557371i bk2: 132a 1557671i bk3: 148a 1557283i bk4: 192a 1557064i bk5: 184a 1557181i bk6: 196a 1557131i bk7: 184a 1557154i bk8: 156a 1557409i bk9: 192a 1557095i bk10: 172a 1557283i bk11: 184a 1557104i bk12: 184a 1556950i bk13: 160a 1557109i bk14: 172a 1557255i bk15: 180a 1557127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0069025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554711 n_act=276 n_pre=260 n_req=903 n_rd=2836 n_write=194 bw_util=0.003889
n_activity=16105 dram_eff=0.3763
bk0: 124a 1557768i bk1: 148a 1557529i bk2: 132a 1557626i bk3: 152a 1557365i bk4: 212a 1557025i bk5: 212a 1557107i bk6: 228a 1556944i bk7: 188a 1556997i bk8: 192a 1557103i bk9: 212a 1556948i bk10: 180a 1556967i bk11: 168a 1557131i bk12: 164a 1557187i bk13: 152a 1557245i bk14: 188a 1557293i bk15: 184a 1557166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00729909
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554755 n_act=272 n_pre=256 n_req=897 n_rd=2796 n_write=198 bw_util=0.003843
n_activity=15427 dram_eff=0.3882
bk0: 144a 1557641i bk1: 156a 1557432i bk2: 144a 1557385i bk3: 128a 1557382i bk4: 212a 1556984i bk5: 200a 1556930i bk6: 180a 1557187i bk7: 200a 1557039i bk8: 172a 1557151i bk9: 156a 1557209i bk10: 192a 1556925i bk11: 200a 1557024i bk12: 160a 1557340i bk13: 168a 1557199i bk14: 188a 1557064i bk15: 196a 1556932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00772777
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554811 n_act=267 n_pre=251 n_req=884 n_rd=2752 n_write=196 bw_util=0.003784
n_activity=15509 dram_eff=0.3802
bk0: 144a 1557661i bk1: 144a 1557476i bk2: 152a 1557545i bk3: 128a 1557455i bk4: 212a 1557119i bk5: 184a 1557072i bk6: 204a 1556990i bk7: 204a 1556958i bk8: 188a 1556987i bk9: 168a 1557025i bk10: 196a 1557062i bk11: 156a 1557215i bk12: 144a 1557323i bk13: 160a 1557230i bk14: 192a 1557340i bk15: 176a 1557220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.007962
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554872 n_act=263 n_pre=247 n_req=879 n_rd=2688 n_write=207 bw_util=0.003716
n_activity=15516 dram_eff=0.3732
bk0: 128a 1557697i bk1: 140a 1557538i bk2: 144a 1557533i bk3: 156a 1557345i bk4: 200a 1557059i bk5: 216a 1556998i bk6: 168a 1557148i bk7: 172a 1557087i bk8: 176a 1557205i bk9: 128a 1557323i bk10: 148a 1557398i bk11: 180a 1557230i bk12: 196a 1557105i bk13: 176a 1557236i bk14: 184a 1557310i bk15: 176a 1557295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00688389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554953 n_act=251 n_pre=235 n_req=861 n_rd=2636 n_write=202 bw_util=0.003642
n_activity=14818 dram_eff=0.383
bk0: 108a 1557751i bk1: 124a 1557630i bk2: 136a 1557586i bk3: 156a 1557436i bk4: 208a 1557106i bk5: 200a 1557108i bk6: 172a 1557160i bk7: 184a 1557004i bk8: 140a 1557384i bk9: 192a 1557241i bk10: 176a 1557327i bk11: 184a 1557155i bk12: 148a 1557246i bk13: 180a 1557066i bk14: 156a 1557472i bk15: 172a 1557235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00760327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554783 n_act=251 n_pre=235 n_req=902 n_rd=2808 n_write=200 bw_util=0.003861
n_activity=15118 dram_eff=0.3979
bk0: 136a 1557610i bk1: 152a 1557488i bk2: 156a 1557347i bk3: 128a 1557344i bk4: 208a 1557171i bk5: 200a 1557117i bk6: 200a 1557056i bk7: 164a 1557128i bk8: 172a 1557310i bk9: 212a 1556948i bk10: 184a 1557282i bk11: 156a 1557384i bk12: 172a 1557349i bk13: 164a 1557281i bk14: 212a 1557142i bk15: 192a 1557063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00827067
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554889 n_act=251 n_pre=235 n_req=871 n_rd=2708 n_write=194 bw_util=0.003725
n_activity=14710 dram_eff=0.3946
bk0: 124a 1557751i bk1: 108a 1557772i bk2: 156a 1557427i bk3: 152a 1557191i bk4: 200a 1557123i bk5: 196a 1557112i bk6: 172a 1557107i bk7: 180a 1557078i bk8: 216a 1556911i bk9: 180a 1557158i bk10: 172a 1557251i bk11: 160a 1557327i bk12: 156a 1557385i bk13: 160a 1557288i bk14: 212a 1557137i bk15: 164a 1557377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.007224
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554705 n_act=264 n_pre=248 n_req=918 n_rd=2856 n_write=204 bw_util=0.003927
n_activity=15383 dram_eff=0.3978
bk0: 136a 1557639i bk1: 144a 1557639i bk2: 148a 1557369i bk3: 164a 1557230i bk4: 216a 1557105i bk5: 248a 1556872i bk6: 200a 1557015i bk7: 184a 1557141i bk8: 160a 1557246i bk9: 180a 1557036i bk10: 196a 1557006i bk11: 156a 1557143i bk12: 176a 1557024i bk13: 172a 1557093i bk14: 172a 1557390i bk15: 204a 1557087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00680752
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554920 n_act=238 n_pre=222 n_req=875 n_rd=2696 n_write=201 bw_util=0.003718
n_activity=14520 dram_eff=0.399
bk0: 140a 1557535i bk1: 156a 1557364i bk2: 124a 1557526i bk3: 124a 1557398i bk4: 192a 1557125i bk5: 208a 1556863i bk6: 184a 1557164i bk7: 172a 1557248i bk8: 172a 1557344i bk9: 164a 1557280i bk10: 188a 1557289i bk11: 164a 1557135i bk12: 160a 1557438i bk13: 180a 1557119i bk14: 188a 1557190i bk15: 180a 1557197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00791387
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1558277 n_nop=1554831 n_act=259 n_pre=243 n_req=883 n_rd=2748 n_write=196 bw_util=0.003779
n_activity=15423 dram_eff=0.3818
bk0: 144a 1557547i bk1: 148a 1557478i bk2: 148a 1557493i bk3: 144a 1557423i bk4: 208a 1556892i bk5: 176a 1557056i bk6: 204a 1557055i bk7: 200a 1556931i bk8: 172a 1557197i bk9: 168a 1557368i bk10: 180a 1557263i bk11: 188a 1557120i bk12: 160a 1557271i bk13: 140a 1557422i bk14: 192a 1557312i bk15: 176a 1557184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00696218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 178, Reservation_fails = 2
L2_cache_bank[9]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 175, Reservation_fails = 1
L2_cache_bank[10]: Access = 4820, Miss = 311, Miss_rate = 0.065, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[11]: Access = 5477, Miss = 348, Miss_rate = 0.064, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5332, Miss = 342, Miss_rate = 0.064, Pending_hits = 161, Reservation_fails = 3
L2_cache_bank[14]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 140, Reservation_fails = 1
L2_cache_bank[15]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[16]: Access = 6830, Miss = 351, Miss_rate = 0.051, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 142, Reservation_fails = 2
L2_cache_bank[20]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[21]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 147, Reservation_fails = 1
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3324
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.38691
	minimum = 6
	maximum = 103
Network latency average = 8.17436
	minimum = 6
	maximum = 70
Slowest packet = 96117
Flit latency average = 7.64897
	minimum = 6
	maximum = 69
Slowest flit = 158286
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0114489
	minimum = 0.00696839 (at node 7)
	maximum = 0.0136707 (at node 33)
Accepted packet rate average = 0.0114489
	minimum = 0.00696839 (at node 7)
	maximum = 0.0136707 (at node 33)
Injected flit rate average = 0.0179935
	minimum = 0.0089 (at node 7)
	maximum = 0.0256868 (at node 33)
Accepted flit rate average= 0.0179935
	minimum = 0.0126102 (at node 7)
	maximum = 0.0248777 (at node 20)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2294 (9 samples)
	minimum = 6 (9 samples)
	maximum = 147.111 (9 samples)
Network latency average = 13.75 (9 samples)
	minimum = 6 (9 samples)
	maximum = 101.333 (9 samples)
Flit latency average = 14.266 (9 samples)
	minimum = 6 (9 samples)
	maximum = 100.444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0136048 (9 samples)
	minimum = 0.00962049 (9 samples)
	maximum = 0.0409606 (9 samples)
Accepted packet rate average = 0.0136048 (9 samples)
	minimum = 0.00962049 (9 samples)
	maximum = 0.0409606 (9 samples)
Injected flit rate average = 0.0206027 (9 samples)
	minimum = 0.012318 (9 samples)
	maximum = 0.0546834 (9 samples)
Accepted flit rate average = 0.0206027 (9 samples)
	minimum = 0.0141559 (9 samples)
	maximum = 0.0744356 (9 samples)
Injected packet size average = 1.51437 (9 samples)
Accepted packet size average = 1.51437 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 53 sec (1433 sec)
gpgpu_simulation_rate = 7714 (inst/sec)
gpgpu_simulation_rate = 1996 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 11634
gpu_sim_insn = 1211812
gpu_ipc =     104.1613
gpu_tot_sim_cycle = 3095167
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.9630
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 166
gpu_stall_icnt2sh    = 8367
partiton_reqs_in_parallel = 255948
partiton_reqs_in_parallel_total    = 18462432
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0476
partiton_reqs_in_parallel_util = 255948
partiton_reqs_in_parallel_util_total    = 18462432
gpu_sim_cycle_parition_util = 11634
gpu_tot_sim_cycle_parition_util    = 839209
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      82.8403 GB/Sec
L2_BW_total  =       3.9279 GB/Sec
gpu_total_sim_rate=8384

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
775, 460, 718, 538, 485, 669, 496, 791, 667, 605, 657, 852, 315, 549, 564, 707, 514, 250, 458, 406, 554, 431, 473, 510, 250, 383, 484, 483, 235, 509, 250, 487, 250, 509, 476, 368, 473, 250, 235, 405, 250, 235, 510, 235, 235, 250, 235, 250, 487, 394, 510, 250, 250, 658, 628, 446, 250, 235, 369, 235, 384, 342, 495, 436, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 135024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125198
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4940
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:214343	W0_Idle:26208034	W0_Scoreboard:15632710	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 127 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 919 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 3095166 
mrq_lat_table:6798 	173 	256 	1061 	744 	521 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	113830 	7690 	282 	386 	1030 	804 	2621 	361 	971 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	94959 	4614 	1270 	2375 	15877 	2389 	349 	190 	335 	1034 	835 	2584 	363 	969 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	77207 	7096 	2236 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	39364 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	708 	38 	3 	9 	14 	20 	23 	17 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         7        18        13        22         8        16        10        17        16        16 
dram[2]:        16        16        17        15        17        18        15         9        16        16        11         8        16         8        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        12        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731      9546 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  4.000000  2.916667  4.375000  3.250000  3.611111  4.200000  3.300000  3.647059  3.666667  3.095238  3.588235  3.263158  3.100000  3.111111  4.230769  4.071429 
dram[1]:  4.571429  3.363636  3.090909  4.333333  2.769231  3.888889  2.607143  3.150000  3.473684  3.833333  2.772727  2.761905  3.352941  2.894737  3.687500  4.142857 
dram[2]:  4.500000  3.250000  2.923077  2.538461  3.736842  3.238095  3.263158  2.875000  2.950000  2.894737  2.600000  3.300000  4.461538  3.866667  3.687500  4.066667 
dram[3]:  5.142857  3.272727  2.857143  3.000000  3.842105  3.200000  3.090909  3.090909  2.863636  2.636364  2.954545  4.230769  3.312500  3.500000  4.000000  3.733333 
dram[4]:  3.200000  3.181818  3.083333  2.857143  4.111111  3.736842  2.681818  3.100000  3.157895  2.722222  3.500000  3.157895  3.238095  4.066667  3.866667  4.071429 
dram[5]:  3.857143  3.875000  3.181818  3.636364  4.117647  4.176471  3.050000  2.333333  3.466667  4.333333  3.812500  3.368421  2.650000  3.210526  4.250000  3.294118 
dram[6]:  3.400000  3.454545  3.333333  3.181818  4.600000  4.000000  2.750000  3.388889  3.470588  3.000000  3.764706  3.733333  3.687500  4.071429  3.882353  4.357143 
dram[7]:  4.000000  5.400000  3.500000  2.666667  3.666667  3.578947  3.100000  2.952381  3.181818  4.066667  3.687500  4.000000  3.437500  3.055556  3.047619  4.727273 
dram[8]:  3.090909  5.142857  2.785714  2.687500  4.055555  3.857143  3.000000  3.722222  3.733333  3.588235  2.954545  3.055556  3.473684  3.470588  4.583333  3.647059 
dram[9]:  3.500000  3.545455  3.400000  2.615385  3.941176  3.500000  3.150000  4.000000  3.687500  3.933333  4.923077  3.352941  4.833333  3.647059  3.625000  3.500000 
dram[10]:  3.083333  3.363636  3.545455  2.923077  2.592592  3.937500  3.190476  3.090909  2.950000  4.538462  4.066667  3.705882  3.733333  4.000000  3.687500  3.235294 
average row locality = 9751/2841 = 3.432242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        17        17        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        12        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        15        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        16        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        15        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2187
min_bank_accesses = 0!
chip skew: 207/194 = 1.07
average mf latency per bank:
dram[0]:      24292     23941     10990     13689      9845      9354      9646     10326      7841      8080      6821      9388      4047      4771     20918     20790
dram[1]:      26255     26348     16035     10664     12587     14879      7101      9839     10124      9561      5091      6860      2703      5287     22766     23514
dram[2]:      25460     22948     13554     14709     15044     11413      7894      5927      8305     13302      6744      5044      3451      2678     23677     20563
dram[3]:      20735     21928     15177      8917     15526     12500     12771      8682     10666      6863      8497      6085      4281      4669     19610     22484
dram[4]:      18514     21698     10530     12210     12753     11467     12327      7527     13180      4470      6789      7362      5236      5710     21135     21524
dram[5]:      22330     20152     15377     12428     13881     10640      6044     10118      6325      8884      4657     10510      4142      4729     24276     21045
dram[6]:      19801     17146     14556     14348      9119      8368      7824      8790     18414     15337      5152      5847      3678      5644     22567     21559
dram[7]:      34836     24640     15453     11590     12842     10343     12670     12861      8260      7115      5898      5074      7023      4764     19479     21258
dram[8]:      21756     21871     10468     11354     12904     15410     10040     12957      7342      5979      9543      6835     16699      4617     24766     21496
dram[9]:      19682     22510     12912      9032     14763     17476     13138      5899      5842      6361      6127      6121      5020      4016     26204     24195
dram[10]:      21834     21614     13235     11808     12342     10810     12794      8060     11601      5857      9337      7388      4225      4477     27609     26598
maximum mf latency per bank:
dram[0]:      49262    118704     52049    118728     50342     68984     76043    118419     43549     56616     54089     91316     79573     79581     41519     71300
dram[1]:      57439     58696     49273     49416    118704    118497     41079     76021     56718     43654     43448     47304     10899     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     50754     71827     41079     43577    171978     79557     43676     30707     26039    118675     66134
dram[3]:      51835     41512    118390     49262    118718     50824     76028     57474     91321     43629     91235     43601     46913     79562     41530     41634
dram[4]:      41502     58697     49288     49286     50246     50986    101401     50645    171972     43504     54513     64691     79565    118434     66145     41521
dram[5]:      41499     49264    118610     57527     95654     50710     46919     95662     56605     43567     54622     79570     89856     71931     41522     89850
dram[6]:      49408     49264     57573     52037     49820     49801     75289     50733    184845    184846     43631     43495     41229     89852     66146     67138
dram[7]:     138302     51831     60944     54440     50471     50961     51034     95565     43587     43588     43510     72119     62813     69423     51378     15724
dram[8]:      69934     49269     49263     57521    118322     95567     49654    181972     61572     43529    118788     79564     66145     52214     66153     41654
dram[9]:      51827     58708     49264     52072     95655     71817     71817     41089     79558     43556     43546     54509     52349     81499    138099     69926
dram[10]:      57440     63901     52049     47805    118713     50667    182753     76008    118708     43614     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576467 n_act=250 n_pre=234 n_req=878 n_rd=2732 n_write=195 bw_util=0.003705
n_activity=14852 dram_eff=0.3942
bk0: 160a 1579214i bk1: 136a 1578972i bk2: 132a 1579272i bk3: 148a 1578884i bk4: 192a 1578665i bk5: 184a 1578782i bk6: 196a 1578732i bk7: 184a 1578755i bk8: 156a 1579010i bk9: 192a 1578696i bk10: 172a 1578884i bk11: 184a 1578705i bk12: 184a 1578551i bk13: 160a 1578710i bk14: 172a 1578856i bk15: 180a 1578728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00680812
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576312 n_act=276 n_pre=260 n_req=903 n_rd=2836 n_write=194 bw_util=0.003836
n_activity=16105 dram_eff=0.3763
bk0: 124a 1579369i bk1: 148a 1579130i bk2: 132a 1579227i bk3: 152a 1578966i bk4: 212a 1578626i bk5: 212a 1578708i bk6: 228a 1578545i bk7: 188a 1578598i bk8: 192a 1578704i bk9: 212a 1578549i bk10: 180a 1578568i bk11: 168a 1578732i bk12: 164a 1578788i bk13: 152a 1578846i bk14: 188a 1578894i bk15: 184a 1578767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00719929
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576356 n_act=272 n_pre=256 n_req=897 n_rd=2796 n_write=198 bw_util=0.00379
n_activity=15427 dram_eff=0.3882
bk0: 144a 1579242i bk1: 156a 1579033i bk2: 144a 1578986i bk3: 128a 1578983i bk4: 212a 1578585i bk5: 200a 1578531i bk6: 180a 1578788i bk7: 200a 1578640i bk8: 172a 1578752i bk9: 156a 1578810i bk10: 192a 1578526i bk11: 200a 1578625i bk12: 160a 1578941i bk13: 168a 1578800i bk14: 188a 1578665i bk15: 196a 1578533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00762211
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576412 n_act=267 n_pre=251 n_req=884 n_rd=2752 n_write=196 bw_util=0.003732
n_activity=15509 dram_eff=0.3802
bk0: 144a 1579262i bk1: 144a 1579077i bk2: 152a 1579146i bk3: 128a 1579056i bk4: 212a 1578720i bk5: 184a 1578673i bk6: 204a 1578591i bk7: 204a 1578559i bk8: 188a 1578588i bk9: 168a 1578626i bk10: 196a 1578663i bk11: 156a 1578816i bk12: 144a 1578924i bk13: 160a 1578831i bk14: 192a 1578941i bk15: 176a 1578821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00785314
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576473 n_act=263 n_pre=247 n_req=879 n_rd=2688 n_write=207 bw_util=0.003665
n_activity=15516 dram_eff=0.3732
bk0: 128a 1579298i bk1: 140a 1579139i bk2: 144a 1579134i bk3: 156a 1578946i bk4: 200a 1578660i bk5: 216a 1578599i bk6: 168a 1578749i bk7: 172a 1578688i bk8: 176a 1578806i bk9: 128a 1578924i bk10: 148a 1578999i bk11: 180a 1578831i bk12: 196a 1578706i bk13: 176a 1578837i bk14: 184a 1578911i bk15: 176a 1578896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00678976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576554 n_act=251 n_pre=235 n_req=861 n_rd=2636 n_write=202 bw_util=0.003593
n_activity=14818 dram_eff=0.383
bk0: 108a 1579352i bk1: 124a 1579231i bk2: 136a 1579187i bk3: 156a 1579037i bk4: 208a 1578707i bk5: 200a 1578709i bk6: 172a 1578761i bk7: 184a 1578605i bk8: 140a 1578985i bk9: 192a 1578842i bk10: 176a 1578928i bk11: 184a 1578756i bk12: 148a 1578847i bk13: 180a 1578667i bk14: 156a 1579073i bk15: 172a 1578836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00749931
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576384 n_act=251 n_pre=235 n_req=902 n_rd=2808 n_write=200 bw_util=0.003808
n_activity=15118 dram_eff=0.3979
bk0: 136a 1579211i bk1: 152a 1579089i bk2: 156a 1578948i bk3: 128a 1578945i bk4: 208a 1578772i bk5: 200a 1578718i bk6: 200a 1578657i bk7: 164a 1578729i bk8: 172a 1578911i bk9: 212a 1578549i bk10: 184a 1578883i bk11: 156a 1578985i bk12: 172a 1578950i bk13: 164a 1578882i bk14: 212a 1578743i bk15: 192a 1578664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00815759
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576490 n_act=251 n_pre=235 n_req=871 n_rd=2708 n_write=194 bw_util=0.003674
n_activity=14710 dram_eff=0.3946
bk0: 124a 1579352i bk1: 108a 1579373i bk2: 156a 1579028i bk3: 152a 1578792i bk4: 200a 1578724i bk5: 196a 1578713i bk6: 172a 1578708i bk7: 180a 1578679i bk8: 216a 1578512i bk9: 180a 1578759i bk10: 172a 1578852i bk11: 160a 1578928i bk12: 156a 1578986i bk13: 160a 1578889i bk14: 212a 1578738i bk15: 164a 1578978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00712523
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576306 n_act=264 n_pre=248 n_req=918 n_rd=2856 n_write=204 bw_util=0.003874
n_activity=15383 dram_eff=0.3978
bk0: 136a 1579240i bk1: 144a 1579240i bk2: 148a 1578970i bk3: 164a 1578831i bk4: 216a 1578706i bk5: 248a 1578473i bk6: 200a 1578616i bk7: 184a 1578742i bk8: 160a 1578847i bk9: 180a 1578637i bk10: 196a 1578607i bk11: 156a 1578744i bk12: 176a 1578625i bk13: 172a 1578694i bk14: 172a 1578991i bk15: 204a 1578688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00671444
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576521 n_act=238 n_pre=222 n_req=875 n_rd=2696 n_write=201 bw_util=0.003667
n_activity=14520 dram_eff=0.399
bk0: 140a 1579136i bk1: 156a 1578965i bk2: 124a 1579127i bk3: 124a 1578999i bk4: 192a 1578726i bk5: 208a 1578464i bk6: 184a 1578765i bk7: 172a 1578849i bk8: 172a 1578945i bk9: 164a 1578881i bk10: 188a 1578890i bk11: 164a 1578736i bk12: 160a 1579039i bk13: 180a 1578720i bk14: 188a 1578791i bk15: 180a 1578798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00780567
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1579878 n_nop=1576432 n_act=259 n_pre=243 n_req=883 n_rd=2748 n_write=196 bw_util=0.003727
n_activity=15423 dram_eff=0.3818
bk0: 144a 1579148i bk1: 148a 1579079i bk2: 148a 1579094i bk3: 144a 1579024i bk4: 208a 1578493i bk5: 176a 1578657i bk6: 204a 1578656i bk7: 200a 1578532i bk8: 172a 1578798i bk9: 168a 1578969i bk10: 180a 1578864i bk11: 188a 1578721i bk12: 160a 1578872i bk13: 140a 1579023i bk14: 192a 1578913i bk15: 176a 1578785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00686699

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[4]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[8]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 178, Reservation_fails = 2
L2_cache_bank[9]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 175, Reservation_fails = 1
L2_cache_bank[10]: Access = 5193, Miss = 311, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[11]: Access = 5850, Miss = 348, Miss_rate = 0.059, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 5701, Miss = 342, Miss_rate = 0.060, Pending_hits = 161, Reservation_fails = 3
L2_cache_bank[14]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 140, Reservation_fails = 1
L2_cache_bank[15]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[16]: Access = 9230, Miss = 351, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 142, Reservation_fails = 2
L2_cache_bank[20]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[21]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 147, Reservation_fails = 1
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3324
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.4814
	minimum = 6
	maximum = 588
Network latency average = 38.3324
	minimum = 6
	maximum = 338
Slowest packet = 238909
Flit latency average = 47.879
	minimum = 6
	maximum = 337
Slowest flit = 371510
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0174806
	minimum = 0.0134096 (at node 19)
	maximum = 0.10315 (at node 44)
Accepted packet rate average = 0.0174806
	minimum = 0.0134096 (at node 19)
	maximum = 0.10315 (at node 44)
Injected flit rate average = 0.0262208
	minimum = 0.0195556 (at node 48)
	maximum = 0.107104 (at node 44)
Accepted flit rate average= 0.0262208
	minimum = 0.0161602 (at node 19)
	maximum = 0.202347 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.3546 (10 samples)
	minimum = 6 (10 samples)
	maximum = 191.2 (10 samples)
Network latency average = 16.2083 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125 (10 samples)
Flit latency average = 17.6273 (10 samples)
	minimum = 6 (10 samples)
	maximum = 124.1 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0139924 (10 samples)
	minimum = 0.0099994 (10 samples)
	maximum = 0.0471796 (10 samples)
Accepted packet rate average = 0.0139924 (10 samples)
	minimum = 0.0099994 (10 samples)
	maximum = 0.0471796 (10 samples)
Injected flit rate average = 0.0211645 (10 samples)
	minimum = 0.0130418 (10 samples)
	maximum = 0.0599255 (10 samples)
Accepted flit rate average = 0.0211645 (10 samples)
	minimum = 0.0143563 (10 samples)
	maximum = 0.0872267 (10 samples)
Injected packet size average = 1.51257 (10 samples)
Accepted packet size average = 1.51257 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 23 sec (1463 sec)
gpgpu_simulation_rate = 8384 (inst/sec)
gpgpu_simulation_rate = 2115 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 98158
gpu_sim_insn = 2703696
gpu_ipc =      27.5443
gpu_tot_sim_cycle = 3420547
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       4.3765
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 167661
gpu_stall_icnt2sh    = 597440
partiton_reqs_in_parallel = 1991981
partiton_reqs_in_parallel_total    = 18718380
partiton_level_parallism =      20.2936
partiton_level_parallism_total  =       6.0547
partiton_reqs_in_parallel_util = 1991981
partiton_reqs_in_parallel_util_total    = 18718380
gpu_sim_cycle_parition_util = 98055
gpu_tot_sim_cycle_parition_util    = 850843
partiton_level_parallism_util =      20.3149
partiton_level_parallism_util_total  =      21.8257
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     290.4924 GB/Sec
L2_BW_total  =      11.8904 GB/Sec
gpu_total_sim_rate=8653

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0084
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642041
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1421, 1088, 1316, 1134, 1031, 1166, 1106, 1377, 1254, 1255, 1229, 1370, 874, 1038, 1111, 1315, 902, 498, 781, 633, 892, 735, 736, 533, 550, 625, 882, 772, 523, 758, 533, 776, 614, 732, 858, 686, 721, 404, 508, 658, 549, 461, 773, 474, 526, 571, 508, 491, 818, 582, 776, 556, 518, 993, 1021, 756, 614, 541, 507, 530, 636, 674, 738, 768, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 893869
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 880334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8649
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1222330	W0_Idle:27027975	W0_Scoreboard:17493063	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 563 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 3420509 
mrq_lat_table:10795 	296 	460 	1448 	1243 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	361679 	53163 	3801 	1360 	1094 	1048 	3219 	2169 	1275 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	155679 	25145 	113835 	52013 	35349 	33323 	3422 	1057 	350 	1098 	1079 	3186 	2167 	1273 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	126061 	60553 	96257 	6956 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	136938 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	857 	63 	13 	13 	17 	24 	24 	17 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         7        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15         9        16        16        12        10        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.952381  3.666667  3.952381  2.700000  3.083333  3.687500  2.704545  3.023809  3.222222  2.608696  3.351351  3.687500  3.228571  3.171429  4.166667  4.590909 
dram[1]:  4.105263  3.545455  2.888889  3.900000  2.897436  3.724138  3.097561  3.361111  3.750000  3.361111  3.025641  3.102564  3.166667  3.235294  3.517241  5.052631 
dram[2]:  4.052631  3.714286  3.250000  3.291667  3.135135  3.285714  3.361111  2.636364  2.809524  2.900000  2.723404  3.611111  4.275862  3.645161  4.000000  4.115385 
dram[3]:  3.650000  3.523809  2.896552  3.280000  3.933333  3.228571  2.902439  2.900000  3.297297  3.243243  3.075000  3.687500  4.068965  3.833333  3.703704  4.636364 
dram[4]:  4.263158  3.590909  3.240000  3.230769  3.774194  2.942857  3.083333  3.289474  3.243243  3.588235  3.421053  3.361111  3.342857  4.461538  4.375000  4.695652 
dram[5]:  4.222222  4.000000  3.318182  3.000000  3.484848  3.264706  2.921053  2.444444  3.580645  3.750000  3.933333  3.600000  3.352941  3.052632  4.761905  3.714286 
dram[6]:  3.809524  2.961539  3.240000  4.047619  3.689655  3.454545  2.950000  3.333333  3.100000  3.146342  3.205128  4.032258  3.424242  4.565217  4.375000  4.000000 
dram[7]:  4.444445  5.333333  4.300000  2.724138  3.562500  3.000000  3.270270  3.285714  3.444444  4.066667  3.937500  3.363636  3.862069  3.200000  3.200000  5.388889 
dram[8]:  3.037037  3.666667  3.160000  3.038461  3.212121  3.026316  2.565217  3.444444  3.424242  3.750000  3.050000  3.194444  3.411765  4.370370  3.760000  3.958333 
dram[9]:  3.304348  3.478261  4.000000  2.677419  3.533333  3.437500  3.000000  3.393939  3.733333  3.656250  3.600000  3.361111  4.000000  3.655172  3.518518  3.840000 
dram[10]:  3.565217  3.416667  3.346154  3.416667  2.568182  3.363636  2.785714  3.444444  3.024390  3.687500  3.617647  3.727273  3.785714  4.583333  4.120000  4.041667 
average row locality = 18592/5412 = 3.435329
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      20278     19314     11310     15194     14744     13615     10685     11263      8982      9339      7327      9755      9233      9884     20378     19155
dram[1]:      20229     20194     14619     13546     16436     17534      9618     11061     10312     10335      6824      7582      8381      9972     20857     21582
dram[2]:      21639     18874     14875     13777     17421     15531      9616      8840     10293     11969      7972      6950      8021      7708     19754     18283
dram[3]:      19880     19306     15848     11970     17357     14922     13650     10601     10370      8863      8953      7993      8123      9502     18833     20115
dram[4]:      16176     17592     12877     14259     15525     16323     12765      9722     11990      8189      7794      7978     10197      9601     19594     19191
dram[5]:      16909     16762     14943     13251     16980     14614      8847     11148      8805      9837      6970      9961      9527      9292     20042     17819
dram[6]:      17907     16031     14924     12999     14949     13791     10235      9951     14825     13214      7651      6634     10202     11188     19851     19200
dram[7]:      23170     17104     15581     13457     16290     14624     12201     11928      9904      9440      7238      6930     10468      9284     20274     19334
dram[8]:      16990     18666     12776     14627     17002     19348     11038     13377      8810      9050     10229      7621     16449     10354     21401     21129
dram[9]:      17152     20058     12574     11182     17112     19187     12841      9151      9060      7651      7669      7973      8991      9381     22554     22471
dram[10]:      18123     17928     13495     13255     15898     14227     14074      9933     11783      8580      8924      8457      8774      9321     23957     21663
maximum mf latency per bank:
dram[0]:      49262    118704     52049    118728     50342     68984     76043    118419     43549     56616     54089     91316     79573     79581     41519     71300
dram[1]:      57439     58696     49273     49416    118704    118497     41079     76021     56718     43654     43448     47304     36204     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     50754     71827     41079     43577    171978     79557     43676     36184     36163    118675     66134
dram[3]:      51835     41512    118390     49262    118718     50824     76028     57474     91321     43629     91235     43601     46913     79562     41530     41634
dram[4]:      41502     58697     49288     49286     50246     50986    101401     50645    171972     43504     54513     64691     79565    118434     66145     41521
dram[5]:      41499     49264    118610     57527     95654     50710     46919     95662     56605     43567     54622     79570     89856     71931     41522     89850
dram[6]:      49408     49264     57573     52037     49820     49801     75289     50733    184845    184846     43631     43495     41229     89852     66146     67138
dram[7]:     138302     51831     60944     54440     50471     50961     51034     95565     43587     43588     43510     72119     62813     69423     51378     41083
dram[8]:      69934     49269     49263     57521    118322     95567     49654    181972     61572     43529    118788     79564     66145     52214     66153     41654
dram[9]:      51827     58708     49264     52072     95655     71817     71817     41089     79558     43556     43546     54509     52349     81499    138099     69926
dram[10]:      57440     63901     52049     47805    118713     50667    182753     76008    118708     43614     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1754908 n_act=515 n_pre=499 n_req=1702 n_rd=6024 n_write=196 bw_util=0.00706
n_activity=26369 dram_eff=0.4718
bk0: 332a 1758639i bk1: 304a 1758244i bk2: 324a 1758352i bk3: 316a 1758033i bk4: 376a 1758554i bk5: 400a 1758712i bk6: 408a 1757907i bk7: 444a 1757727i bk8: 400a 1757810i bk9: 412a 1757570i bk10: 424a 1757586i bk11: 408a 1757385i bk12: 388a 1757788i bk13: 380a 1757776i bk14: 352a 1758571i bk15: 356a 1758211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0828197
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1755017 n_act=497 n_pre=481 n_req=1683 n_rd=5952 n_write=195 bw_util=0.006977
n_activity=26252 dram_eff=0.4683
bk0: 308a 1758919i bk1: 312a 1758505i bk2: 308a 1758587i bk3: 308a 1758318i bk4: 376a 1758357i bk5: 364a 1758604i bk6: 444a 1757938i bk7: 420a 1757768i bk8: 408a 1757912i bk9: 420a 1757504i bk10: 408a 1758114i bk11: 420a 1757755i bk12: 392a 1757691i bk13: 372a 1757701i bk14: 356a 1758527i bk15: 336a 1759231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0827527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1754838 n_act=517 n_pre=501 n_req=1720 n_rd=6088 n_write=198 bw_util=0.007134
n_activity=26461 dram_eff=0.4751
bk0: 308a 1758515i bk1: 312a 1758238i bk2: 304a 1758077i bk3: 312a 1757721i bk4: 392a 1758491i bk5: 388a 1758499i bk6: 416a 1757781i bk7: 388a 1758428i bk8: 408a 1757841i bk9: 400a 1757822i bk10: 444a 1757365i bk11: 456a 1757558i bk12: 424a 1757941i bk13: 388a 1757882i bk14: 368a 1758031i bk15: 380a 1757796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0831789
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1754968 n_act=495 n_pre=479 n_req=1697 n_rd=6004 n_write=196 bw_util=0.007037
n_activity=26538 dram_eff=0.4673
bk0: 292a 1759065i bk1: 296a 1758823i bk2: 328a 1758750i bk3: 324a 1758390i bk4: 392a 1759094i bk5: 380a 1759316i bk6: 408a 1758691i bk7: 396a 1758685i bk8: 424a 1758144i bk9: 416a 1758021i bk10: 428a 1757816i bk11: 408a 1757861i bk12: 404a 1758358i bk13: 396a 1758160i bk14: 352a 1759268i bk15: 360a 1758900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0731666
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1754932 n_act=485 n_pre=469 n_req=1720 n_rd=6048 n_write=208 bw_util=0.0071
n_activity=26191 dram_eff=0.4777
bk0: 324a 1758964i bk1: 316a 1758416i bk2: 320a 1758509i bk3: 332a 1758404i bk4: 372a 1758256i bk5: 344a 1758471i bk6: 376a 1758703i bk7: 424a 1758022i bk8: 416a 1758111i bk9: 420a 1757817i bk10: 444a 1757654i bk11: 420a 1757829i bk12: 392a 1758090i bk13: 396a 1758346i bk14: 372a 1759237i bk15: 380a 1758814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0791122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1755167 n_act=484 n_pre=468 n_req=1658 n_rd=5820 n_write=203 bw_util=0.006836
n_activity=25593 dram_eff=0.4707
bk0: 304a 1758880i bk1: 288a 1759031i bk2: 288a 1759199i bk3: 320a 1758924i bk4: 388a 1758473i bk5: 360a 1758626i bk6: 372a 1758245i bk7: 372a 1758242i bk8: 376a 1758342i bk9: 412a 1758170i bk10: 404a 1758296i bk11: 432a 1757825i bk12: 392a 1758296i bk13: 396a 1757897i bk14: 352a 1758988i bk15: 364a 1758491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0726582
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1754952 n_act=487 n_pre=471 n_req=1708 n_rd=6032 n_write=200 bw_util=0.007073
n_activity=25493 dram_eff=0.4889
bk0: 320a 1758740i bk1: 308a 1759027i bk2: 320a 1758352i bk3: 328a 1758000i bk4: 360a 1758088i bk5: 384a 1758651i bk6: 408a 1758059i bk7: 400a 1757654i bk8: 432a 1757523i bk9: 452a 1757185i bk10: 428a 1757518i bk11: 432a 1757714i bk12: 388a 1758911i bk13: 356a 1758416i bk14: 368a 1758462i bk15: 348a 1758719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0834087
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1755109 n_act=463 n_pre=447 n_req=1677 n_rd=5928 n_write=195 bw_util=0.006949
n_activity=25191 dram_eff=0.4861
bk0: 316a 1758724i bk1: 320a 1758147i bk2: 332a 1758310i bk3: 308a 1757817i bk4: 392a 1758753i bk5: 332a 1758453i bk6: 408a 1757844i bk7: 392a 1758235i bk8: 432a 1757826i bk9: 424a 1757841i bk10: 440a 1757558i bk11: 380a 1757488i bk12: 384a 1758306i bk13: 384a 1757780i bk14: 340a 1758750i bk15: 344a 1758896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0887516
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1755072 n_act=503 n_pre=487 n_req=1673 n_rd=5876 n_write=204 bw_util=0.006901
n_activity=25704 dram_eff=0.4731
bk0: 328a 1759117i bk1: 308a 1759451i bk2: 308a 1759039i bk3: 308a 1758893i bk4: 348a 1758807i bk5: 384a 1758424i bk6: 408a 1758106i bk7: 412a 1758668i bk8: 388a 1758469i bk9: 416a 1758020i bk10: 424a 1758251i bk11: 396a 1757847i bk12: 376a 1758329i bk13: 408a 1758017i bk14: 328a 1758941i bk15: 336a 1759108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0670797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1755205 n_act=474 n_pre=458 n_req=1652 n_rd=5804 n_write=201 bw_util=0.006816
n_activity=25019 dram_eff=0.48
bk0: 304a 1759112i bk1: 320a 1758733i bk2: 308a 1758841i bk3: 320a 1758148i bk4: 348a 1758401i bk5: 368a 1758207i bk6: 412a 1758359i bk7: 380a 1758275i bk8: 384a 1758371i bk9: 396a 1758092i bk10: 436a 1757880i bk11: 420a 1757648i bk12: 376a 1758289i bk13: 356a 1757987i bk14: 336a 1759077i bk15: 340a 1758829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.079316
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1762142 n_nop=1754952 n_act=493 n_pre=477 n_req=1702 n_rd=6024 n_write=196 bw_util=0.00706
n_activity=26372 dram_eff=0.4717
bk0: 324a 1758133i bk1: 328a 1757983i bk2: 340a 1758178i bk3: 320a 1757986i bk4: 380a 1758359i bk5: 368a 1758005i bk6: 404a 1757797i bk7: 424a 1757690i bk8: 432a 1757799i bk9: 404a 1757876i bk10: 428a 1757843i bk11: 428a 1757681i bk12: 360a 1758159i bk13: 372a 1757786i bk14: 368a 1758371i bk15: 344a 1758124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0888918

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[8]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 181, Reservation_fails = 2
L2_cache_bank[9]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 182, Reservation_fails = 1
L2_cache_bank[10]: Access = 18792, Miss = 719, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 19295, Miss = 736, Miss_rate = 0.038, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 19400, Miss = 752, Miss_rate = 0.039, Pending_hits = 166, Reservation_fails = 3
L2_cache_bank[14]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 1
L2_cache_bank[15]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 22817, Miss = 727, Miss_rate = 0.032, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 2
L2_cache_bank[20]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 154, Reservation_fails = 1
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3441
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.4157
	minimum = 6
	maximum = 770
Network latency average = 30.1567
	minimum = 6
	maximum = 732
Slowest packet = 266590
Flit latency average = 25.8761
	minimum = 6
	maximum = 732
Slowest flit = 462036
Fragmentation average = 0.048866
	minimum = 0
	maximum = 435
Injected packet rate average = 0.061296
	minimum = 0.0456562 (at node 11)
	maximum = 0.0712987 (at node 45)
Accepted packet rate average = 0.061296
	minimum = 0.0456562 (at node 11)
	maximum = 0.0712987 (at node 45)
Injected flit rate average = 0.104848
	minimum = 0.0603876 (at node 14)
	maximum = 0.152281 (at node 45)
Accepted flit rate average= 0.104848
	minimum = 0.0906655 (at node 46)
	maximum = 0.136841 (at node 2)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.9056 (11 samples)
	minimum = 6 (11 samples)
	maximum = 243.818 (11 samples)
Network latency average = 17.4763 (11 samples)
	minimum = 6 (11 samples)
	maximum = 180.182 (11 samples)
Flit latency average = 18.3772 (11 samples)
	minimum = 6 (11 samples)
	maximum = 179.364 (11 samples)
Fragmentation average = 0.00444236 (11 samples)
	minimum = 0 (11 samples)
	maximum = 39.5455 (11 samples)
Injected packet rate average = 0.0182927 (11 samples)
	minimum = 0.0132409 (11 samples)
	maximum = 0.0493722 (11 samples)
Accepted packet rate average = 0.0182927 (11 samples)
	minimum = 0.0132409 (11 samples)
	maximum = 0.0493722 (11 samples)
Injected flit rate average = 0.0287721 (11 samples)
	minimum = 0.0173459 (11 samples)
	maximum = 0.0683214 (11 samples)
Accepted flit rate average = 0.0287721 (11 samples)
	minimum = 0.0212935 (11 samples)
	maximum = 0.0917371 (11 samples)
Injected packet size average = 1.57287 (11 samples)
Accepted packet size average = 1.57287 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 50 sec (1730 sec)
gpgpu_simulation_rate = 8653 (inst/sec)
gpgpu_simulation_rate = 1977 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 13935
gpu_sim_insn = 1431682
gpu_ipc =     102.7400
gpu_tot_sim_cycle = 3656632
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       4.4854
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 167661
gpu_stall_icnt2sh    = 597463
partiton_reqs_in_parallel = 306570
partiton_reqs_in_parallel_total    = 20710361
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7476
partiton_reqs_in_parallel_util = 306570
partiton_reqs_in_parallel_util_total    = 20710361
gpu_sim_cycle_parition_util = 13935
gpu_tot_sim_cycle_parition_util    = 948898
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8282
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      69.6511 GB/Sec
L2_BW_total  =      11.3881 GB/Sec
gpu_total_sim_rate=9303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1457, 1124, 1352, 1170, 1067, 1202, 1142, 1413, 1290, 1291, 1265, 1406, 910, 1074, 1147, 1351, 938, 534, 817, 669, 928, 771, 772, 569, 586, 661, 918, 808, 559, 794, 569, 812, 650, 768, 894, 722, 757, 440, 544, 694, 585, 497, 809, 510, 562, 607, 544, 527, 854, 618, 812, 592, 554, 1029, 1057, 792, 650, 577, 543, 566, 672, 710, 774, 804, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 965335
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 949145
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11304
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1323459	W0_Idle:27630030	W0_Scoreboard:17509761	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 592 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 3656631 
mrq_lat_table:10795 	296 	460 	1448 	1243 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	368701 	54541 	3849 	1447 	1296 	1271 	4499 	2169 	1275 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	157406 	25358 	114093 	52990 	38911 	34857 	3599 	1059 	443 	1304 	1290 	4466 	2167 	1273 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	127862 	60788 	96269 	6956 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	145130 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	865 	63 	13 	14 	17 	25 	25 	17 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         7        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15         9        16        16        12        10        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.952381  3.666667  3.952381  2.700000  3.083333  3.687500  2.704545  3.023809  3.222222  2.608696  3.351351  3.687500  3.228571  3.171429  4.166667  4.590909 
dram[1]:  4.105263  3.545455  2.888889  3.900000  2.897436  3.724138  3.097561  3.361111  3.750000  3.361111  3.025641  3.102564  3.166667  3.235294  3.517241  5.052631 
dram[2]:  4.052631  3.714286  3.250000  3.291667  3.135135  3.285714  3.361111  2.636364  2.809524  2.900000  2.723404  3.611111  4.275862  3.645161  4.000000  4.115385 
dram[3]:  3.650000  3.523809  2.896552  3.280000  3.933333  3.228571  2.902439  2.900000  3.297297  3.243243  3.075000  3.687500  4.068965  3.833333  3.703704  4.636364 
dram[4]:  4.263158  3.590909  3.240000  3.230769  3.774194  2.942857  3.083333  3.289474  3.243243  3.588235  3.421053  3.361111  3.342857  4.461538  4.375000  4.695652 
dram[5]:  4.222222  4.000000  3.318182  3.000000  3.484848  3.264706  2.921053  2.444444  3.580645  3.750000  3.933333  3.600000  3.352941  3.052632  4.761905  3.714286 
dram[6]:  3.809524  2.961539  3.240000  4.047619  3.689655  3.454545  2.950000  3.333333  3.100000  3.146342  3.205128  4.032258  3.424242  4.565217  4.375000  4.000000 
dram[7]:  4.444445  5.333333  4.300000  2.724138  3.562500  3.000000  3.270270  3.285714  3.444444  4.066667  3.937500  3.363636  3.862069  3.200000  3.200000  5.388889 
dram[8]:  3.037037  3.666667  3.160000  3.038461  3.212121  3.026316  2.565217  3.444444  3.424242  3.750000  3.050000  3.194444  3.411765  4.370370  3.760000  3.958333 
dram[9]:  3.304348  3.478261  4.000000  2.677419  3.533333  3.437500  3.000000  3.393939  3.733333  3.656250  3.600000  3.361111  4.000000  3.655172  3.518518  3.840000 
dram[10]:  3.565217  3.416667  3.346154  3.416667  2.568182  3.363636  2.785714  3.444444  3.024390  3.687500  3.617647  3.727273  3.785714  4.583333  4.120000  4.041667 
average row locality = 18592/5412 = 3.435329
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      23127     22360     11580     15481     14884     13751     10724     11301      8982      9339      7327      9755      9233      9884     25979     24606
dram[1]:      23261     23216     14906     13840     16565     17661      9654     11098     10312     10335      6824      7582      8381      9972     26327     27269
dram[2]:      24703     21862     15163     14066     17546     15644      9652      8879     10293     11969      7972      6950      8021      7708     25085     23355
dram[3]:      23053     22422     16115     12248     17473     15048     13687     10640     10370      8863      8953      7993      8123      9502     24306     25329
dram[4]:      18523     19981     13158     14532     15645     16459     12805      9759     11990      8189      7794      7978     10197      9601     24810     24160
dram[5]:      19412     19372     15288     13543     17102     14740      8886     11189      8805      9837      6970      9961      9527      9292     25516     23030
dram[6]:      20272     18473     15198     13263     15083     13913     10272      9988     14825     13214      7651      6634     10202     11188     25067     24574
dram[7]:      25549     19469     15837     13743     16418     14762     12238     11968      9904      9440      7238      6930     10468      9284     26047     24913
dram[8]:      19368     21156     13087     14933     17170     19485     11085     13417      8810      9050     10229      7621     20677     10354     27332     26910
dram[9]:      19691     22439     12854     11448     17249     19310     12874      9186      9060      7651      7669      7973      8991      9381     28740     28476
dram[10]:      20504     20300     13748     13523     16029     14355     14104      9964     11783      8580      8924      8457      8774      9321     29759     27733
maximum mf latency per bank:
dram[0]:      49262    118704     52049    118728     50342     68984     76043    118419     43549     56616     54089     91316     79573     79581     41519     71300
dram[1]:      57439     58696     49273     49416    118704    118497     41079     76021     56718     43654     43448     47304     36204     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     50754     71827     41079     43577    171978     79557     43676     36184     36163    118675     66134
dram[3]:      51835     41512    118390     49262    118718     50824     76028     57474     91321     43629     91235     43601     46913     79562     41530     41634
dram[4]:      41502     58697     49288     49286     50246     50986    101401     50645    171972     43504     54513     64691     79565    118434     66145     41521
dram[5]:      41499     49264    118610     57527     95654     50710     46919     95662     56605     43567     54622     79570     89856     71931     41522     89850
dram[6]:      49408     49264     57573     52037     49820     49801     75289     50733    184845    184846     43631     43495     41229     89852     66146     67138
dram[7]:     138302     51831     60944     54440     50471     50961     51034     95565     43587     43588     43510     72119     62813     69423     51378     41083
dram[8]:      69934     49269     49263     57521    118322     95567     49654    181972     61572     43529    118788     79564     66145     52214     66153     41654
dram[9]:      51827     58708     49264     52072     95655     71817     71817     41089     79558     43556     43546     54509     52349     81499    138099     69926
dram[10]:      57440     63901     52049     47805    118713     50667    182753     76008    118708     43614     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1780782 n_act=515 n_pre=499 n_req=1702 n_rd=6024 n_write=196 bw_util=0.006957
n_activity=26369 dram_eff=0.4718
bk0: 332a 1784513i bk1: 304a 1784118i bk2: 324a 1784226i bk3: 316a 1783907i bk4: 376a 1784428i bk5: 400a 1784586i bk6: 408a 1783781i bk7: 444a 1783601i bk8: 400a 1783684i bk9: 412a 1783444i bk10: 424a 1783460i bk11: 408a 1783259i bk12: 388a 1783662i bk13: 380a 1783650i bk14: 352a 1784445i bk15: 356a 1784085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0816212
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1780891 n_act=497 n_pre=481 n_req=1683 n_rd=5952 n_write=195 bw_util=0.006876
n_activity=26252 dram_eff=0.4683
bk0: 308a 1784793i bk1: 312a 1784379i bk2: 308a 1784461i bk3: 308a 1784192i bk4: 376a 1784231i bk5: 364a 1784478i bk6: 444a 1783812i bk7: 420a 1783642i bk8: 408a 1783786i bk9: 420a 1783378i bk10: 408a 1783988i bk11: 420a 1783629i bk12: 392a 1783565i bk13: 372a 1783575i bk14: 356a 1784401i bk15: 336a 1785105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0815552
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1780712 n_act=517 n_pre=501 n_req=1720 n_rd=6088 n_write=198 bw_util=0.007031
n_activity=26461 dram_eff=0.4751
bk0: 308a 1784389i bk1: 312a 1784112i bk2: 304a 1783951i bk3: 312a 1783595i bk4: 392a 1784365i bk5: 388a 1784373i bk6: 416a 1783655i bk7: 388a 1784302i bk8: 408a 1783715i bk9: 400a 1783696i bk10: 444a 1783239i bk11: 456a 1783432i bk12: 424a 1783815i bk13: 388a 1783756i bk14: 368a 1783905i bk15: 380a 1783670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0819752
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1780842 n_act=495 n_pre=479 n_req=1697 n_rd=6004 n_write=196 bw_util=0.006935
n_activity=26538 dram_eff=0.4673
bk0: 292a 1784939i bk1: 296a 1784697i bk2: 328a 1784624i bk3: 324a 1784264i bk4: 392a 1784968i bk5: 380a 1785190i bk6: 408a 1784565i bk7: 396a 1784559i bk8: 424a 1784018i bk9: 416a 1783895i bk10: 428a 1783690i bk11: 408a 1783735i bk12: 404a 1784232i bk13: 396a 1784034i bk14: 352a 1785142i bk15: 360a 1784774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0721079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1780806 n_act=485 n_pre=469 n_req=1720 n_rd=6048 n_write=208 bw_util=0.006998
n_activity=26191 dram_eff=0.4777
bk0: 324a 1784838i bk1: 316a 1784290i bk2: 320a 1784383i bk3: 332a 1784278i bk4: 372a 1784130i bk5: 344a 1784345i bk6: 376a 1784577i bk7: 424a 1783896i bk8: 416a 1783985i bk9: 420a 1783691i bk10: 444a 1783528i bk11: 420a 1783703i bk12: 392a 1783964i bk13: 396a 1784220i bk14: 372a 1785111i bk15: 380a 1784688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0779674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1781041 n_act=484 n_pre=468 n_req=1658 n_rd=5820 n_write=203 bw_util=0.006737
n_activity=25593 dram_eff=0.4707
bk0: 304a 1784754i bk1: 288a 1784905i bk2: 288a 1785073i bk3: 320a 1784798i bk4: 388a 1784347i bk5: 360a 1784500i bk6: 372a 1784119i bk7: 372a 1784116i bk8: 376a 1784216i bk9: 412a 1784044i bk10: 404a 1784170i bk11: 432a 1783699i bk12: 392a 1784170i bk13: 396a 1783771i bk14: 352a 1784862i bk15: 364a 1784365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0716067
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1780826 n_act=487 n_pre=471 n_req=1708 n_rd=6032 n_write=200 bw_util=0.006971
n_activity=25493 dram_eff=0.4889
bk0: 320a 1784614i bk1: 308a 1784901i bk2: 320a 1784226i bk3: 328a 1783874i bk4: 360a 1783962i bk5: 384a 1784525i bk6: 408a 1783933i bk7: 400a 1783528i bk8: 432a 1783397i bk9: 452a 1783059i bk10: 428a 1783392i bk11: 432a 1783588i bk12: 388a 1784785i bk13: 356a 1784290i bk14: 368a 1784336i bk15: 348a 1784593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0822017
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1780983 n_act=463 n_pre=447 n_req=1677 n_rd=5928 n_write=195 bw_util=0.006849
n_activity=25191 dram_eff=0.4861
bk0: 316a 1784598i bk1: 320a 1784021i bk2: 332a 1784184i bk3: 308a 1783691i bk4: 392a 1784627i bk5: 332a 1784327i bk6: 408a 1783718i bk7: 392a 1784109i bk8: 432a 1783700i bk9: 424a 1783715i bk10: 440a 1783432i bk11: 380a 1783362i bk12: 384a 1784180i bk13: 384a 1783654i bk14: 340a 1784624i bk15: 344a 1784770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0874673
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1780946 n_act=503 n_pre=487 n_req=1673 n_rd=5876 n_write=204 bw_util=0.006801
n_activity=25704 dram_eff=0.4731
bk0: 328a 1784991i bk1: 308a 1785325i bk2: 308a 1784913i bk3: 308a 1784767i bk4: 348a 1784681i bk5: 384a 1784298i bk6: 408a 1783980i bk7: 412a 1784542i bk8: 388a 1784343i bk9: 416a 1783894i bk10: 424a 1784125i bk11: 396a 1783721i bk12: 376a 1784203i bk13: 408a 1783891i bk14: 328a 1784815i bk15: 336a 1784982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.066109
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1781079 n_act=474 n_pre=458 n_req=1652 n_rd=5804 n_write=201 bw_util=0.006717
n_activity=25019 dram_eff=0.48
bk0: 304a 1784986i bk1: 320a 1784607i bk2: 308a 1784715i bk3: 320a 1784022i bk4: 348a 1784275i bk5: 368a 1784081i bk6: 412a 1784233i bk7: 380a 1784149i bk8: 384a 1784245i bk9: 396a 1783966i bk10: 436a 1783754i bk11: 420a 1783522i bk12: 376a 1784163i bk13: 356a 1783861i bk14: 336a 1784951i bk15: 340a 1784703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0781682
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1788016 n_nop=1780826 n_act=493 n_pre=477 n_req=1702 n_rd=6024 n_write=196 bw_util=0.006957
n_activity=26372 dram_eff=0.4717
bk0: 324a 1784007i bk1: 328a 1783857i bk2: 340a 1784052i bk3: 320a 1783860i bk4: 380a 1784233i bk5: 368a 1783879i bk6: 404a 1783671i bk7: 424a 1783564i bk8: 432a 1783673i bk9: 404a 1783750i bk10: 428a 1783717i bk11: 428a 1783555i bk12: 360a 1784033i bk13: 372a 1783660i bk14: 368a 1784245i bk15: 344a 1783998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0876055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[1]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[6]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[8]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 181, Reservation_fails = 2
L2_cache_bank[9]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 182, Reservation_fails = 1
L2_cache_bank[10]: Access = 19168, Miss = 719, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[11]: Access = 19671, Miss = 736, Miss_rate = 0.037, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 19772, Miss = 752, Miss_rate = 0.038, Pending_hits = 166, Reservation_fails = 3
L2_cache_bank[14]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 1
L2_cache_bank[15]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 25237, Miss = 727, Miss_rate = 0.029, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[19]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 2
L2_cache_bank[20]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 1
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3441
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.7142
	minimum = 6
	maximum = 588
Network latency average = 38.4169
	minimum = 6
	maximum = 338
Slowest packet = 860762
Flit latency average = 47.9216
	minimum = 6
	maximum = 337
Slowest flit = 1436039
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146973
	minimum = 0.0114823 (at node 0)
	maximum = 0.0868348 (at node 44)
Accepted packet rate average = 0.0146973
	minimum = 0.0114823 (at node 0)
	maximum = 0.0868348 (at node 44)
Injected flit rate average = 0.022046
	minimum = 0.0165058 (at node 46)
	maximum = 0.090136 (at node 44)
Accepted flit rate average= 0.022046
	minimum = 0.0137788 (at node 0)
	maximum = 0.170369 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.5563 (12 samples)
	minimum = 6 (12 samples)
	maximum = 272.5 (12 samples)
Network latency average = 19.2214 (12 samples)
	minimum = 6 (12 samples)
	maximum = 193.333 (12 samples)
Flit latency average = 20.8392 (12 samples)
	minimum = 6 (12 samples)
	maximum = 192.5 (12 samples)
Fragmentation average = 0.00407217 (12 samples)
	minimum = 0 (12 samples)
	maximum = 36.25 (12 samples)
Injected packet rate average = 0.0179931 (12 samples)
	minimum = 0.0130944 (12 samples)
	maximum = 0.0524941 (12 samples)
Accepted packet rate average = 0.0179931 (12 samples)
	minimum = 0.0130944 (12 samples)
	maximum = 0.0524941 (12 samples)
Injected flit rate average = 0.0282116 (12 samples)
	minimum = 0.0172759 (12 samples)
	maximum = 0.0701393 (12 samples)
Accepted flit rate average = 0.0282116 (12 samples)
	minimum = 0.0206673 (12 samples)
	maximum = 0.0982897 (12 samples)
Injected packet size average = 1.56791 (12 samples)
Accepted packet size average = 1.56791 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 23 sec (1763 sec)
gpgpu_simulation_rate = 9303 (inst/sec)
gpgpu_simulation_rate = 2074 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 95963
gpu_sim_insn = 4962251
gpu_ipc =      51.7100
gpu_tot_sim_cycle = 3979817
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       5.3681
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 672147
gpu_stall_icnt2sh    = 2294432
partiton_reqs_in_parallel = 1606700
partiton_reqs_in_parallel_total    = 21016931
partiton_level_parallism =      16.7429
partiton_level_parallism_total  =       5.6846
partiton_reqs_in_parallel_util = 1606700
partiton_reqs_in_parallel_util_total    = 21016931
gpu_sim_cycle_parition_util = 95496
gpu_tot_sim_cycle_parition_util    = 962833
partiton_level_parallism_util =      16.8248
partiton_level_parallism_util_total  =      21.3767
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     517.2441 GB/Sec
L2_BW_total  =      22.9353 GB/Sec
gpu_total_sim_rate=9845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966765
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1772, 1401, 1640, 1458, 1330, 1517, 1562, 1791, 1815, 1553, 1548, 1730, 1289, 1351, 1409, 1645, 1246, 827, 1094, 1023, 1251, 1090, 1076, 838, 918, 926, 1222, 1098, 873, 1063, 916, 1109, 915, 1063, 1183, 1012, 1028, 721, 891, 957, 865, 805, 1151, 821, 922, 938, 860, 817, 1132, 889, 1107, 924, 847, 1351, 1376, 1111, 943, 856, 851, 847, 996, 1004, 1104, 1111, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2737503
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2701778
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 30839
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3344142	W0_Idle:27857722	W0_Scoreboard:19724995	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 719 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 3979376 
mrq_lat_table:14268 	330 	477 	1480 	1257 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735765 	195436 	5403 	4170 	2280 	1859 	6079 	6007 	5727 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	194557 	47931 	321882 	163766 	86763 	110322 	10721 	2995 	2244 	2095 	1877 	6051 	6033 	5657 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	171887 	165057 	307510 	37633 	3546 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	924 	103 	58 	50 	28 	25 	26 	17 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         8        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15        10        16        16        12        12        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.592592  3.233333  3.535714  2.675676  3.000000  3.611111  2.836735  2.816327  3.063830  2.636364  2.920000  3.200000  3.093023  3.069767  3.870968  4.285714 
dram[1]:  3.592592  2.909091  2.800000  3.769231  3.046512  3.909091  3.000000  3.136364  3.318182  2.938776  2.716981  2.823529  2.891304  3.350000  3.333333  4.444445 
dram[2]:  3.840000  3.200000  3.300000  3.500000  2.954545  3.250000  3.159091  2.563636  2.666667  2.769231  2.589286  3.200000  3.970588  3.166667  3.750000  3.428571 
dram[3]:  3.428571  3.000000  2.828571  3.062500  3.666667  2.954545  2.780000  2.622642  3.130435  3.000000  2.880000  3.348837  3.621622  3.410256  3.243243  4.285714 
dram[4]:  3.428571  3.310345  3.062500  3.266667  3.578947  2.931818  2.574074  3.065217  3.000000  3.222222  3.127660  2.979167  3.292683  4.290323  3.903226  3.812500 
dram[5]:  3.428571  3.428571  2.722222  2.722222  3.170732  3.410256  2.916667  2.527273  3.020833  3.130435  3.452381  3.476191  2.869565  2.770833  4.481482  3.485714 
dram[6]:  3.692308  2.909091  2.911765  3.482759  3.909091  3.333333  2.936170  3.227273  2.938776  2.880000  2.807692  3.536585  2.933333  3.473684  4.066667  3.935484 
dram[7]:  3.880000  4.000000  3.482759  2.500000  3.527778  2.977273  3.000000  3.159091  3.348837  3.692308  3.348837  3.000000  3.666667  3.069767  2.809524  5.130435 
dram[8]:  3.096774  3.096774  3.125000  2.941176  3.119048  2.977273  2.603774  3.325581  3.348837  3.063830  2.769231  3.063830  3.390244  4.000000  3.400000  4.214286 
dram[9]:  2.823529  3.555556  3.366667  2.589744  3.447368  3.170732  3.043478  3.414634  3.348837  3.476191  3.152174  3.200000  3.526316  3.410256  3.189189  3.933333 
dram[10]:  3.592592  3.310345  3.030303  2.857143  2.600000  3.540540  2.673077  3.279070  2.823529  3.372093  3.512195  3.200000  3.300000  4.000000  3.933333  3.575758 
average row locality = 22162/6928 = 3.198903
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      41482     39940     33790     37074     36054     35391     30375     30487     24988     26580     22382     23783     22855     23233     36501     37598
dram[1]:      41334     42368     35902     36053     38473     38607     28906     31303     26272     27479     21320     22521     23187     23293     37897     37330
dram[2]:      41444     40164     35268     34931     39686     37273     29664     27934     26382     27946     22318     21586     21926     22002     37850     35886
dram[3]:      40811     41323     35691     34435     38305     38030     31649     29217     27535     26648     23665     23135     22894     23376     35408     36841
dram[4]:      39095     39655     35735     36541     36214     37588     31266     30105     30048     26495     22271     23345     23380     24141     37148     36695
dram[5]:      38933     37131     38164     36859     38148     34916     27349     28905     26412     27900     21941     25219     23568     23485     37068     36998
dram[6]:      41908     39405     38287     36847     37332     35699     30246     29334     32603     31467     21984     21817     24525     25332     37157     35621
dram[7]:      44716     40015     37607     36913     39750     34495     30836     31838     29095     27681     21380     20464     25350     23862     37318     36444
dram[8]:      40838     40730     36467     37049     37125     40729     31040     31753     26500     27079     24534     22469     33341     25220     37787     37235
dram[9]:      37151     41514     33705     33966     36554     39916     30981     26933     25800     25235     21869     22937     22415     23511     38813     39929
dram[10]:      39911     41683     37849     35687     38830     36315     31216     28636     28873     25403     24157     23021     23261     23280     40963     38755
maximum mf latency per bank:
dram[0]:      50726    118704     52049    118728     54778     68984     76043    118419     54332     56616     55239     91316     79573     79581     49648     71300
dram[1]:      57439     58696     50593     50518    118704    118497     56413     76021     56718     53838     55219     55252     56125     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     53597     71827     54492     53665    171978     79557     53309     56095     56103    118675     66134
dram[3]:      51835     49390    118390     50451    118718     56165     76028     57474     91321     53814     91235     53494     48671     79562     51036     51038
dram[4]:      49242     58697     50290     50394     56324     56199    101401     54497    171972     53994     54513     64691     79565    118434     66145     51107
dram[5]:      48612     49264    118610     57527     95654     56239     54282     95662     56605     53923     54622     79570     89856     71931     50667     89850
dram[6]:      49408     49264     57573     52037     56314     56192     75289     54185    184845    184846     50914     49278     56189     89852     66146     67138
dram[7]:     138302     51831     60944     54440     53523     53476     54284     95565     53369     53721     49314     72119     62813     69423     51378     50588
dram[8]:      69934     49269     51107     57521    118322     95567     54253    181972     61572     53751    118788     79564     66145     53191     66153     50593
dram[9]:      51827     58708     50962     52072     95655     71817     71817     54217     79558     54340     54373     54509     53228     81499    138099     69926
dram[10]:      57440     63901     52049     51060    118713     55600    182753     76008    118708     54247     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957476 n_act=642 n_pre=626 n_req=2012 n_rd=7264 n_write=196 bw_util=0.007588
n_activity=34661 dram_eff=0.4305
bk0: 388a 1962450i bk1: 384a 1961924i bk2: 388a 1962124i bk3: 388a 1961771i bk4: 448a 1962312i bk5: 448a 1962587i bk6: 488a 1961694i bk7: 488a 1961542i bk8: 512a 1961366i bk9: 512a 1961201i bk10: 512a 1961172i bk11: 512a 1960922i bk12: 468a 1961480i bk13: 464a 1961442i bk14: 432a 1962310i bk15: 432a 1961985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0742578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957499 n_act=633 n_pre=617 n_req=2010 n_rd=7260 n_write=195 bw_util=0.007583
n_activity=34950 dram_eff=0.4266
bk0: 384a 1962632i bk1: 384a 1962139i bk2: 388a 1962299i bk3: 388a 1962063i bk4: 448a 1962174i bk5: 448a 1962424i bk6: 488a 1961817i bk7: 488a 1961506i bk8: 512a 1961499i bk9: 512a 1961062i bk10: 512a 1961630i bk11: 512a 1961300i bk12: 468a 1961334i bk13: 468a 1961418i bk14: 428a 1962261i bk15: 432a 1962913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0742431
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957466 n_act=646 n_pre=630 n_req=2014 n_rd=7264 n_write=198 bw_util=0.00759
n_activity=34219 dram_eff=0.4361
bk0: 384a 1962285i bk1: 384a 1961937i bk2: 388a 1961810i bk3: 388a 1961535i bk4: 448a 1962261i bk5: 448a 1962339i bk6: 488a 1961497i bk7: 488a 1962047i bk8: 512a 1961394i bk9: 512a 1961328i bk10: 512a 1961046i bk11: 512a 1961282i bk12: 468a 1961787i bk13: 468a 1961481i bk14: 432a 1961814i bk15: 432a 1961528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0746357
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957484 n_act=638 n_pre=622 n_req=2012 n_rd=7264 n_write=196 bw_util=0.007588
n_activity=34906 dram_eff=0.4274
bk0: 384a 1962741i bk1: 384a 1962447i bk2: 388a 1962530i bk3: 388a 1962168i bk4: 448a 1962904i bk5: 448a 1963020i bk6: 488a 1962324i bk7: 488a 1962220i bk8: 512a 1961810i bk9: 512a 1961602i bk10: 512a 1961453i bk11: 512a 1961438i bk12: 468a 1962091i bk13: 468a 1961870i bk14: 432a 1962917i bk15: 432a 1962673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0656702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957504 n_act=624 n_pre=608 n_req=2023 n_rd=7260 n_write=208 bw_util=0.007596
n_activity=34693 dram_eff=0.4305
bk0: 384a 1962690i bk1: 384a 1962169i bk2: 388a 1962270i bk3: 388a 1962276i bk4: 448a 1962015i bk5: 448a 1962114i bk6: 488a 1962119i bk7: 488a 1961741i bk8: 512a 1961722i bk9: 512a 1961399i bk10: 512a 1961357i bk11: 508a 1961405i bk12: 464a 1961857i bk13: 464a 1962150i bk14: 436a 1963003i bk15: 436a 1962551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.070956
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957467 n_act=645 n_pre=629 n_req=2018 n_rd=7260 n_write=203 bw_util=0.007591
n_activity=35531 dram_eff=0.4201
bk0: 384a 1962527i bk1: 384a 1962664i bk2: 388a 1962693i bk3: 388a 1962611i bk4: 448a 1962193i bk5: 448a 1962398i bk6: 488a 1961852i bk7: 488a 1961842i bk8: 512a 1961742i bk9: 508a 1961697i bk10: 512a 1961839i bk11: 512a 1961569i bk12: 464a 1961913i bk13: 464a 1961562i bk14: 436a 1962740i bk15: 436a 1962255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0652236
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957506 n_act=621 n_pre=605 n_req=2018 n_rd=7272 n_write=200 bw_util=0.0076
n_activity=33706 dram_eff=0.4434
bk0: 384a 1962557i bk1: 384a 1962768i bk2: 392a 1962051i bk3: 392a 1961745i bk4: 448a 1961882i bk5: 448a 1962450i bk6: 488a 1961812i bk7: 488a 1961354i bk8: 512a 1961191i bk9: 512a 1960919i bk10: 512a 1961096i bk11: 512a 1961361i bk12: 464a 1962505i bk13: 464a 1961872i bk14: 436a 1962207i bk15: 436a 1962449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0747903
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957561 n_act=606 n_pre=590 n_req=2008 n_rd=7252 n_write=195 bw_util=0.007575
n_activity=34354 dram_eff=0.4335
bk0: 384a 1962448i bk1: 384a 1961861i bk2: 392a 1962025i bk3: 392a 1961434i bk4: 444a 1962612i bk5: 448a 1962045i bk6: 488a 1961509i bk7: 488a 1961884i bk8: 512a 1961571i bk9: 512a 1961497i bk10: 512a 1961217i bk11: 512a 1960920i bk12: 464a 1962046i bk13: 464a 1961484i bk14: 428a 1962348i bk15: 428a 1962669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0795792
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957484 n_act=636 n_pre=620 n_req=2019 n_rd=7260 n_write=204 bw_util=0.007592
n_activity=34622 dram_eff=0.4312
bk0: 384a 1962943i bk1: 384a 1963137i bk2: 392a 1962773i bk3: 392a 1962547i bk4: 448a 1962416i bk5: 448a 1962219i bk6: 488a 1961837i bk7: 488a 1962419i bk8: 512a 1962004i bk9: 512a 1961483i bk10: 512a 1961830i bk11: 512a 1961398i bk12: 468a 1962022i bk13: 464a 1961801i bk14: 428a 1962576i bk15: 428a 1962892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0602389
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957523 n_act=616 n_pre=600 n_req=2017 n_rd=7264 n_write=201 bw_util=0.007593
n_activity=34380 dram_eff=0.4343
bk0: 384a 1962737i bk1: 384a 1962545i bk2: 392a 1962485i bk3: 392a 1961876i bk4: 448a 1962055i bk5: 448a 1961905i bk6: 492a 1962096i bk7: 492a 1961909i bk8: 512a 1961890i bk9: 512a 1961661i bk10: 512a 1961519i bk11: 512a 1961294i bk12: 464a 1961934i bk13: 464a 1961568i bk14: 428a 1962695i bk15: 428a 1962542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.071161
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1966204 n_nop=1957520 n_act=622 n_pre=606 n_req=2011 n_rd=7260 n_write=196 bw_util=0.007584
n_activity=34588 dram_eff=0.4311
bk0: 384a 1961950i bk1: 384a 1961802i bk2: 392a 1961977i bk3: 392a 1961646i bk4: 448a 1962135i bk5: 448a 1961816i bk6: 492a 1961458i bk7: 492a 1961460i bk8: 512a 1961472i bk9: 512a 1961473i bk10: 512a 1961571i bk11: 512a 1961285i bk12: 464a 1961711i bk13: 460a 1961455i bk14: 428a 1962175i bk15: 428a 1961776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0796876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[7]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 2
L2_cache_bank[9]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[10]: Access = 42758, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 43662, Miss = 907, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 43975, Miss = 909, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 3
L2_cache_bank[14]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[15]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 49294, Miss = 908, Miss_rate = 0.018, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 2
L2_cache_bank[20]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 1
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3494
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.4501
	minimum = 6
	maximum = 996
Network latency average = 38.9062
	minimum = 6
	maximum = 737
Slowest packet = 884979
Flit latency average = 31.4176
	minimum = 6
	maximum = 737
Slowest flit = 1476701
Fragmentation average = 0.071522
	minimum = 0
	maximum = 613
Injected packet rate average = 0.109142
	minimum = 0.0811306 (at node 14)
	maximum = 0.127341 (at node 40)
Accepted packet rate average = 0.109142
	minimum = 0.0811306 (at node 14)
	maximum = 0.127341 (at node 40)
Injected flit rate average = 0.194309
	minimum = 0.100617 (at node 14)
	maximum = 0.293677 (at node 40)
Accepted flit rate average= 0.194309
	minimum = 0.15058 (at node 46)
	maximum = 0.256678 (at node 4)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.6251 (13 samples)
	minimum = 6 (13 samples)
	maximum = 328.154 (13 samples)
Network latency average = 20.7356 (13 samples)
	minimum = 6 (13 samples)
	maximum = 235.154 (13 samples)
Flit latency average = 21.653 (13 samples)
	minimum = 6 (13 samples)
	maximum = 234.385 (13 samples)
Fragmentation average = 0.00926061 (13 samples)
	minimum = 0 (13 samples)
	maximum = 80.6154 (13 samples)
Injected packet rate average = 0.0250046 (13 samples)
	minimum = 0.0183279 (13 samples)
	maximum = 0.0582516 (13 samples)
Accepted packet rate average = 0.0250046 (13 samples)
	minimum = 0.0183279 (13 samples)
	maximum = 0.0582516 (13 samples)
Injected flit rate average = 0.0409883 (13 samples)
	minimum = 0.0236868 (13 samples)
	maximum = 0.0873345 (13 samples)
Accepted flit rate average = 0.0409883 (13 samples)
	minimum = 0.0306606 (13 samples)
	maximum = 0.110473 (13 samples)
Injected packet size average = 1.63923 (13 samples)
Accepted packet size average = 1.63923 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 10 sec (2170 sec)
gpgpu_simulation_rate = 9845 (inst/sec)
gpgpu_simulation_rate = 1834 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 12062
gpu_sim_insn = 1323702
gpu_ipc =     109.7415
gpu_tot_sim_cycle = 4214029
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       5.3838
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 672147
gpu_stall_icnt2sh    = 2294441
partiton_reqs_in_parallel = 265364
partiton_reqs_in_parallel_total    = 22623631
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4316
partiton_reqs_in_parallel_util = 265364
partiton_reqs_in_parallel_util_total    = 22623631
gpu_sim_cycle_parition_util = 12062
gpu_tot_sim_cycle_parition_util    = 1058329
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3838
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      80.4666 GB/Sec
L2_BW_total  =      21.8909 GB/Sec
gpu_total_sim_rate=10307

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997485
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1844, 1473, 1712, 1530, 1402, 1589, 1634, 1863, 1887, 1625, 1620, 1802, 1361, 1423, 1481, 1717, 1282, 863, 1130, 1059, 1287, 1126, 1112, 874, 954, 962, 1258, 1134, 909, 1099, 952, 1145, 951, 1099, 1219, 1048, 1064, 757, 927, 993, 901, 841, 1187, 857, 958, 974, 896, 853, 1168, 925, 1143, 960, 883, 1387, 1412, 1147, 979, 892, 887, 883, 1032, 1040, 1140, 1147, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2809617
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2770728
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34003
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3445764	W0_Idle:28355425	W0_Scoreboard:19741156	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 729 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 4214028 
mrq_lat_table:14268 	330 	477 	1480 	1257 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	742788 	196806 	5458 	4259 	2447 	1940 	7534 	6007 	5727 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	196137 	48193 	322202 	164838 	90311 	111814 	10895 	2995 	2338 	2257 	2039 	7425 	6033 	5657 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	173556 	165427 	307519 	37633 	3546 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	8192 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	933 	103 	58 	51 	28 	26 	26 	17 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         8        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15        10        16        16        12        12        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.592592  3.233333  3.535714  2.675676  3.000000  3.611111  2.836735  2.816327  3.063830  2.636364  2.920000  3.200000  3.093023  3.069767  3.870968  4.285714 
dram[1]:  3.592592  2.909091  2.800000  3.769231  3.046512  3.909091  3.000000  3.136364  3.318182  2.938776  2.716981  2.823529  2.891304  3.350000  3.333333  4.444445 
dram[2]:  3.840000  3.200000  3.300000  3.500000  2.954545  3.250000  3.159091  2.563636  2.666667  2.769231  2.589286  3.200000  3.970588  3.166667  3.750000  3.428571 
dram[3]:  3.428571  3.000000  2.828571  3.062500  3.666667  2.954545  2.780000  2.622642  3.130435  3.000000  2.880000  3.348837  3.621622  3.410256  3.243243  4.285714 
dram[4]:  3.428571  3.310345  3.062500  3.266667  3.578947  2.931818  2.574074  3.065217  3.000000  3.222222  3.127660  2.979167  3.292683  4.290323  3.903226  3.812500 
dram[5]:  3.428571  3.428571  2.722222  2.722222  3.170732  3.410256  2.916667  2.527273  3.020833  3.130435  3.452381  3.476191  2.869565  2.770833  4.481482  3.485714 
dram[6]:  3.692308  2.909091  2.911765  3.482759  3.909091  3.333333  2.936170  3.227273  2.938776  2.880000  2.807692  3.536585  2.933333  3.473684  4.066667  3.935484 
dram[7]:  3.880000  4.000000  3.482759  2.500000  3.527778  2.977273  3.000000  3.159091  3.348837  3.692308  3.348837  3.000000  3.666667  3.069767  2.809524  5.130435 
dram[8]:  3.096774  3.096774  3.125000  2.941176  3.119048  2.977273  2.603774  3.325581  3.348837  3.063830  2.769231  3.063830  3.390244  4.000000  3.400000  4.214286 
dram[9]:  2.823529  3.555556  3.366667  2.589744  3.447368  3.170732  3.043478  3.414634  3.348837  3.476191  3.152174  3.200000  3.526316  3.410256  3.189189  3.933333 
dram[10]:  3.592592  3.310345  3.030303  2.857143  2.600000  3.540540  2.673077  3.279070  2.823529  3.372093  3.512195  3.200000  3.300000  4.000000  3.933333  3.575758 
average row locality = 22162/6928 = 3.198903
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      43540     41977     34023     37304     36171     35517     30411     30524     24988     26580     22382     23783     22855     23233     41052     42025
dram[1]:      43392     44425     36133     36288     38580     38712     28940     31335     26272     27479     21320     22521     23187     23293     42393     41728
dram[2]:      43502     42184     35495     35164     39792     37381     29696     27966     26382     27946     22318     21586     21926     22002     42365     40263
dram[3]:      42843     43347     35921     34670     38414     38138     31681     29251     27535     26648     23665     23135     22894     23376     39855     41189
dram[4]:      40798     41328     35966     36777     36318     37698     31298     30138     30048     26495     22271     23345     23380     24141     41554     40967
dram[5]:      40612     38800     38417     37096     38260     35024     27380     28937     26412     27900     21941     25219     23568     23485     41477     41271
dram[6]:      43574     41043     38513     37066     37440     35810     30279     29367     32603     31467     21984     21817     24525     25332     41538     39899
dram[7]:      46365     41670     37826     37139     39864     34603     30867     31871     29095     27681     21380     20464     25350     23862     41890     40900
dram[8]:      42551     42412     36722     37297     37258     40850     31077     31788     26500     27079     24534     22469     36874     25220     42343     41737
dram[9]:      38853     43209     33928     34186     36664     40020     31010     26961     25800     25235     21869     22937     22415     23511     43412     44455
dram[10]:      41609     43385     38068     35909     38938     36421     31242     28663     28873     25403     24157     23021     23261     23280     45821     43515
maximum mf latency per bank:
dram[0]:      50726    118704     52049    118728     54778     68984     76043    118419     54332     56616     55239     91316     79573     79581     49648     71300
dram[1]:      57439     58696     50593     50518    118704    118497     56413     76021     56718     53838     55219     55252     56125     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     53597     71827     54492     53665    171978     79557     53309     56095     56103    118675     66134
dram[3]:      51835     49390    118390     50451    118718     56165     76028     57474     91321     53814     91235     53494     48671     79562     51036     51038
dram[4]:      49242     58697     50290     50394     56324     56199    101401     54497    171972     53994     54513     64691     79565    118434     66145     51107
dram[5]:      48612     49264    118610     57527     95654     56239     54282     95662     56605     53923     54622     79570     89856     71931     50667     89850
dram[6]:      49408     49264     57573     52037     56314     56192     75289     54185    184845    184846     50914     49278     56189     89852     66146     67138
dram[7]:     138302     51831     60944     54440     53523     53476     54284     95565     53369     53721     49314     72119     62813     69423     51378     50588
dram[8]:      69934     49269     51107     57521    118322     95567     54253    181972     61572     53751    118788     79564     66145     53191     66153     50593
dram[9]:      51827     58708     50962     52072     95655     71817     71817     54217     79558     54340     54373     54509     53228     81499    138099     69926
dram[10]:      57440     63901     52049     51060    118713     55600    182753     76008    118708     54247     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979872 n_act=642 n_pre=626 n_req=2012 n_rd=7264 n_write=196 bw_util=0.007503
n_activity=34661 dram_eff=0.4305
bk0: 388a 1984846i bk1: 384a 1984320i bk2: 388a 1984520i bk3: 388a 1984167i bk4: 448a 1984708i bk5: 448a 1984983i bk6: 488a 1984090i bk7: 488a 1983938i bk8: 512a 1983762i bk9: 512a 1983597i bk10: 512a 1983568i bk11: 512a 1983318i bk12: 468a 1983876i bk13: 464a 1983838i bk14: 432a 1984706i bk15: 432a 1984381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0734215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979895 n_act=633 n_pre=617 n_req=2010 n_rd=7260 n_write=195 bw_util=0.007498
n_activity=34950 dram_eff=0.4266
bk0: 384a 1985028i bk1: 384a 1984535i bk2: 388a 1984695i bk3: 388a 1984459i bk4: 448a 1984570i bk5: 448a 1984820i bk6: 488a 1984213i bk7: 488a 1983902i bk8: 512a 1983895i bk9: 512a 1983458i bk10: 512a 1984026i bk11: 512a 1983696i bk12: 468a 1983730i bk13: 468a 1983814i bk14: 428a 1984657i bk15: 432a 1985309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0734069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979862 n_act=646 n_pre=630 n_req=2014 n_rd=7264 n_write=198 bw_util=0.007505
n_activity=34219 dram_eff=0.4361
bk0: 384a 1984681i bk1: 384a 1984333i bk2: 388a 1984206i bk3: 388a 1983931i bk4: 448a 1984657i bk5: 448a 1984735i bk6: 488a 1983893i bk7: 488a 1984443i bk8: 512a 1983790i bk9: 512a 1983724i bk10: 512a 1983442i bk11: 512a 1983678i bk12: 468a 1984183i bk13: 468a 1983877i bk14: 432a 1984210i bk15: 432a 1983924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0737951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979880 n_act=638 n_pre=622 n_req=2012 n_rd=7264 n_write=196 bw_util=0.007503
n_activity=34906 dram_eff=0.4274
bk0: 384a 1985137i bk1: 384a 1984843i bk2: 388a 1984926i bk3: 388a 1984564i bk4: 448a 1985300i bk5: 448a 1985416i bk6: 488a 1984720i bk7: 488a 1984616i bk8: 512a 1984206i bk9: 512a 1983998i bk10: 512a 1983849i bk11: 512a 1983834i bk12: 468a 1984487i bk13: 468a 1984266i bk14: 432a 1985313i bk15: 432a 1985069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0649306
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979900 n_act=624 n_pre=608 n_req=2023 n_rd=7260 n_write=208 bw_util=0.007511
n_activity=34693 dram_eff=0.4305
bk0: 384a 1985086i bk1: 384a 1984565i bk2: 388a 1984666i bk3: 388a 1984672i bk4: 448a 1984411i bk5: 448a 1984510i bk6: 488a 1984515i bk7: 488a 1984137i bk8: 512a 1984118i bk9: 512a 1983795i bk10: 512a 1983753i bk11: 508a 1983801i bk12: 464a 1984253i bk13: 464a 1984546i bk14: 436a 1985399i bk15: 436a 1984947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0701569
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979863 n_act=645 n_pre=629 n_req=2018 n_rd=7260 n_write=203 bw_util=0.007506
n_activity=35531 dram_eff=0.4201
bk0: 384a 1984923i bk1: 384a 1985060i bk2: 388a 1985089i bk3: 388a 1985007i bk4: 448a 1984589i bk5: 448a 1984794i bk6: 488a 1984248i bk7: 488a 1984238i bk8: 512a 1984138i bk9: 508a 1984093i bk10: 512a 1984235i bk11: 512a 1983965i bk12: 464a 1984309i bk13: 464a 1983958i bk14: 436a 1985136i bk15: 436a 1984651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0644891
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979902 n_act=621 n_pre=605 n_req=2018 n_rd=7272 n_write=200 bw_util=0.007515
n_activity=33706 dram_eff=0.4434
bk0: 384a 1984953i bk1: 384a 1985164i bk2: 392a 1984447i bk3: 392a 1984141i bk4: 448a 1984278i bk5: 448a 1984846i bk6: 488a 1984208i bk7: 488a 1983750i bk8: 512a 1983587i bk9: 512a 1983315i bk10: 512a 1983492i bk11: 512a 1983757i bk12: 464a 1984901i bk13: 464a 1984268i bk14: 436a 1984603i bk15: 436a 1984845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.073948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979957 n_act=606 n_pre=590 n_req=2008 n_rd=7252 n_write=195 bw_util=0.00749
n_activity=34354 dram_eff=0.4335
bk0: 384a 1984844i bk1: 384a 1984257i bk2: 392a 1984421i bk3: 392a 1983830i bk4: 444a 1985008i bk5: 448a 1984441i bk6: 488a 1983905i bk7: 488a 1984280i bk8: 512a 1983967i bk9: 512a 1983893i bk10: 512a 1983613i bk11: 512a 1983316i bk12: 464a 1984442i bk13: 464a 1983880i bk14: 428a 1984744i bk15: 428a 1985065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.078683
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979880 n_act=636 n_pre=620 n_req=2019 n_rd=7260 n_write=204 bw_util=0.007507
n_activity=34622 dram_eff=0.4312
bk0: 384a 1985339i bk1: 384a 1985533i bk2: 392a 1985169i bk3: 392a 1984943i bk4: 448a 1984812i bk5: 448a 1984615i bk6: 488a 1984233i bk7: 488a 1984815i bk8: 512a 1984400i bk9: 512a 1983879i bk10: 512a 1984226i bk11: 512a 1983794i bk12: 468a 1984418i bk13: 464a 1984197i bk14: 428a 1984972i bk15: 428a 1985288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0595605
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979919 n_act=616 n_pre=600 n_req=2017 n_rd=7264 n_write=201 bw_util=0.007508
n_activity=34380 dram_eff=0.4343
bk0: 384a 1985133i bk1: 384a 1984941i bk2: 392a 1984881i bk3: 392a 1984272i bk4: 448a 1984451i bk5: 448a 1984301i bk6: 492a 1984492i bk7: 492a 1984305i bk8: 512a 1984286i bk9: 512a 1984057i bk10: 512a 1983915i bk11: 512a 1983690i bk12: 464a 1984330i bk13: 464a 1983964i bk14: 428a 1985091i bk15: 428a 1984938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0703596
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1988600 n_nop=1979916 n_act=622 n_pre=606 n_req=2011 n_rd=7260 n_write=196 bw_util=0.007499
n_activity=34588 dram_eff=0.4311
bk0: 384a 1984346i bk1: 384a 1984198i bk2: 392a 1984373i bk3: 392a 1984042i bk4: 448a 1984531i bk5: 448a 1984212i bk6: 492a 1983854i bk7: 492a 1983856i bk8: 512a 1983868i bk9: 512a 1983869i bk10: 512a 1983967i bk11: 512a 1983681i bk12: 464a 1984107i bk13: 460a 1983851i bk14: 428a 1984571i bk15: 428a 1984172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0787901

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[7]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 2
L2_cache_bank[9]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[10]: Access = 43134, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 44038, Miss = 907, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 44347, Miss = 909, Miss_rate = 0.020, Pending_hits = 167, Reservation_fails = 3
L2_cache_bank[14]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[15]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 51714, Miss = 908, Miss_rate = 0.018, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 2
L2_cache_bank[20]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 1
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3494
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 71.4004
	minimum = 6
	maximum = 589
Network latency average = 38.8537
	minimum = 6
	maximum = 338
Slowest packet = 1928619
Flit latency average = 48.4445
	minimum = 6
	maximum = 337
Slowest flit = 3326505
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0169796
	minimum = 0.0132653 (at node 6)
	maximum = 0.100319 (at node 44)
Accepted packet rate average = 0.0169796
	minimum = 0.0132653 (at node 6)
	maximum = 0.100319 (at node 44)
Injected flit rate average = 0.0254695
	minimum = 0.0190689 (at node 46)
	maximum = 0.104133 (at node 44)
Accepted flit rate average= 0.0254695
	minimum = 0.0159184 (at node 6)
	maximum = 0.196825 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.3233 (14 samples)
	minimum = 6 (14 samples)
	maximum = 346.786 (14 samples)
Network latency average = 22.0297 (14 samples)
	minimum = 6 (14 samples)
	maximum = 242.5 (14 samples)
Flit latency average = 23.5666 (14 samples)
	minimum = 6 (14 samples)
	maximum = 241.714 (14 samples)
Fragmentation average = 0.00859914 (14 samples)
	minimum = 0 (14 samples)
	maximum = 74.8571 (14 samples)
Injected packet rate average = 0.0244313 (14 samples)
	minimum = 0.0179663 (14 samples)
	maximum = 0.0612564 (14 samples)
Accepted packet rate average = 0.0244313 (14 samples)
	minimum = 0.0179663 (14 samples)
	maximum = 0.0612564 (14 samples)
Injected flit rate average = 0.0398798 (14 samples)
	minimum = 0.023357 (14 samples)
	maximum = 0.0885344 (14 samples)
Accepted flit rate average = 0.0398798 (14 samples)
	minimum = 0.0296076 (14 samples)
	maximum = 0.116641 (14 samples)
Injected packet size average = 1.63232 (14 samples)
Accepted packet size average = 1.63232 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 41 sec (2201 sec)
gpgpu_simulation_rate = 10307 (inst/sec)
gpgpu_simulation_rate = 1914 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 89299
gpu_sim_insn = 2978170
gpu_ipc =      33.3505
gpu_tot_sim_cycle = 4530550
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       5.6650
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 859613
gpu_stall_icnt2sh    = 2839169
partiton_reqs_in_parallel = 1777112
partiton_reqs_in_parallel_total    = 22888995
partiton_level_parallism =      19.9007
partiton_level_parallism_total  =       5.4444
partiton_reqs_in_parallel_util = 1777112
partiton_reqs_in_parallel_util_total    = 22888995
gpu_sim_cycle_parition_util = 88679
gpu_tot_sim_cycle_parition_util    = 1070391
partiton_level_parallism_util =      20.0398
partiton_level_parallism_util_total  =      21.2809
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     206.0965 GB/Sec
L2_BW_total  =      24.4238 GB/Sec
gpu_total_sim_rate=10553

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184225
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2046, 1715, 1982, 1748, 1610, 1786, 1812, 1999, 2061, 1802, 1782, 2043, 1550, 1605, 1603, 1899, 1471, 1015, 1320, 1240, 1494, 1304, 1279, 1057, 1157, 1145, 1426, 1286, 1162, 1301, 1142, 1309, 1144, 1266, 1382, 1215, 1243, 960, 1095, 1156, 1095, 1004, 1365, 1096, 1156, 1182, 1101, 1046, 1417, 1100, 1386, 1128, 1092, 1562, 1605, 1314, 1131, 1100, 1064, 1077, 1211, 1248, 1303, 1344, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3355516
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3303768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 46862
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3799981	W0_Idle:29760274	W0_Scoreboard:21745269	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 749 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 4528453 
mrq_lat_table:14274 	330 	477 	1480 	1257 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	864296 	256730 	7168 	7044 	3071 	3369 	11048 	8231 	6179 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	244374 	50916 	368270 	200951 	110273 	134700 	17253 	4706 	4342 	2771 	3478 	11044 	8112 	6109 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	203601 	215526 	399407 	51066 	5831 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	14550 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1034 	119 	81 	62 	33 	28 	31 	18 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         8        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15        10        16        16        12        12        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.592592  3.233333  3.535714  2.675676  3.000000  3.611111  2.836735  2.816327  3.063830  2.636364  2.920000  3.200000  3.093023  3.022727  3.870968  4.285714 
dram[1]:  3.592592  2.909091  2.800000  3.769231  3.046512  3.909091  3.000000  3.136364  3.318182  2.938776  2.716981  2.823529  2.891304  3.350000  3.270270  4.444445 
dram[2]:  3.840000  3.200000  3.300000  3.500000  2.954545  3.250000  3.159091  2.563636  2.666667  2.769231  2.589286  3.200000  3.970588  3.166667  3.750000  3.428571 
dram[3]:  3.428571  3.000000  2.828571  3.062500  3.666667  2.954545  2.780000  2.622642  3.130435  3.000000  2.880000  3.348837  3.621622  3.410256  3.243243  4.285714 
dram[4]:  3.428571  3.310345  3.062500  3.266667  3.578947  2.931818  2.574074  3.065217  3.000000  3.222222  3.127660  2.938776  3.292683  4.290323  3.903226  3.812500 
dram[5]:  3.428571  3.428571  2.722222  2.722222  3.170732  3.410256  2.916667  2.527273  3.020833  3.085106  3.452381  3.476191  2.869565  2.770833  4.481482  3.485714 
dram[6]:  3.692308  2.909091  2.911765  3.482759  3.909091  3.333333  2.936170  3.227273  2.938776  2.880000  2.807692  3.536585  2.933333  3.473684  4.066667  3.935484 
dram[7]:  3.880000  4.000000  3.482759  2.500000  3.459460  2.977273  3.000000  3.159091  3.348837  3.692308  3.348837  3.000000  3.666667  3.069767  2.809524  5.130435 
dram[8]:  3.096774  3.096774  3.125000  2.941176  3.119048  2.977273  2.603774  3.325581  3.348837  3.063830  2.769231  3.063830  3.390244  4.000000  3.400000  4.214286 
dram[9]:  2.823529  3.555556  3.366667  2.589744  3.447368  3.170732  3.043478  3.414634  3.348837  3.476191  3.152174  3.200000  3.526316  3.410256  3.189189  3.933333 
dram[10]:  3.592592  3.310345  3.030303  2.857143  2.600000  3.540540  2.673077  3.279070  2.823529  3.372093  3.512195  3.200000  3.300000  3.911765  3.933333  3.575758 
average row locality = 22168/6934 = 3.197000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      51061     49090     39946     43090     45436     43421     37545     37397     31878     32355     28050     30258     33008     32029     49049     51789
dram[1]:      51982     53007     42261     42906     46891     48142     35055     37852     32259     33772     27299     28373     31473     32096     50697     50880
dram[2]:      51040     51304     41802     41306     48441     46060     36794     34082     32515     34677     28630     27690     29843     30808     51235     49014
dram[3]:      50867     51669     41894     40370     46787     46589     38461     35815     32953     32935     29590     28868     31471     32271     49012     50538
dram[4]:      47883     48798     41526     42942     44566     46635     37722     36889     36816     32490     28105     29670     32290     32807     50941     50938
dram[5]:      48799     46841     44168     43556     47064     42999     33956     35208     32810     33886     28294     31112     33076     32577     49003     50938
dram[6]:      52186     48337     45069     42996     46694     44937     37286     35716     38952     37619     27860     27751     33355     34377     50773     48666
dram[7]:      54616     49805     43980     42914     48425     43186     37389     38701     35910     34154     27673     26779     34768     32450     50974     50087
dram[8]:      50036     49257     43101     43724     45683     49591     37902     37730     33494     33809     30770     28673     45716     34905     51096     50930
dram[9]:      46419     52028     40553     40078     45876     48628     37480     32932     32736     31695     28678     29220     31770     31965     51717     53447
dram[10]:      49278     50664     43786     42590     47120     45502     37238     34621     35787     31810     29713     29312     32135     32836     55447     51340
maximum mf latency per bank:
dram[0]:      50726    118704     52049    118728     54778     68984     76043    118419     54332     56616     55239     91316     79573     79581     49648     71300
dram[1]:      57439     58696     50593     50518    118704    118497     56413     76021     56718     53838     55219     55252     56125     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     53597     71827     54492     53665    171978     79557     53309     56095     56103    118675     66134
dram[3]:      51835     49390    118390     50451    118718     56165     76028     57474     91321     53814     91235     53494     48671     79562     51036     51038
dram[4]:      49242     58697     50290     50394     56324     56199    101401     54497    171972     53994     54513     64691     79565    118434     66145     51107
dram[5]:      48612     49264    118610     57527     95654     56239     54282     95662     56605     53923     54622     79570     89856     71931     50667     89850
dram[6]:      49408     49264     57573     52037     56314     56192     75289     54185    184845    184846     50914     49278     56189     89852     66146     67138
dram[7]:     138302     51831     60944     54440     53523     53476     54284     95565     53369     53721     49314     72119     62813     69423     51378     50588
dram[8]:      69934     49269     51107     57521    118322     95567     54253    181972     61572     53751    118788     79564     66145     53191     66153     50593
dram[9]:      51827     58708     50962     52072     95655     71817     71817     54217     79558     54340     54373     54509     53228     81499    138099     69926
dram[10]:      57440     63901     52049     51060    118713     55600    182753     76008    118708     54247     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145680 n_act=643 n_pre=627 n_req=2013 n_rd=7268 n_write=196 bw_util=0.006929
n_activity=34713 dram_eff=0.43
bk0: 388a 2150659i bk1: 384a 2150133i bk2: 388a 2150333i bk3: 388a 2149980i bk4: 448a 2150521i bk5: 448a 2150797i bk6: 488a 2149904i bk7: 488a 2149753i bk8: 512a 2149577i bk9: 512a 2149412i bk10: 512a 2149383i bk11: 512a 2149133i bk12: 468a 2149691i bk13: 468a 2149621i bk14: 432a 2150519i bk15: 432a 2150194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0677706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145703 n_act=634 n_pre=618 n_req=2011 n_rd=7264 n_write=195 bw_util=0.006924
n_activity=35002 dram_eff=0.4262
bk0: 384a 2150841i bk1: 384a 2150348i bk2: 388a 2150508i bk3: 388a 2150272i bk4: 448a 2150383i bk5: 448a 2150633i bk6: 488a 2150027i bk7: 488a 2149716i bk8: 512a 2149710i bk9: 512a 2149273i bk10: 512a 2149841i bk11: 512a 2149511i bk12: 468a 2149545i bk13: 468a 2149629i bk14: 432a 2150440i bk15: 432a 2151122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0677572
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145676 n_act=646 n_pre=630 n_req=2014 n_rd=7264 n_write=198 bw_util=0.006927
n_activity=34219 dram_eff=0.4361
bk0: 384a 2150495i bk1: 384a 2150147i bk2: 388a 2150020i bk3: 388a 2149745i bk4: 448a 2150471i bk5: 448a 2150549i bk6: 488a 2149707i bk7: 488a 2150257i bk8: 512a 2149604i bk9: 512a 2149538i bk10: 512a 2149256i bk11: 512a 2149492i bk12: 468a 2149997i bk13: 468a 2149691i bk14: 432a 2150024i bk15: 432a 2149738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0681155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145694 n_act=638 n_pre=622 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006925
n_activity=34906 dram_eff=0.4274
bk0: 384a 2150951i bk1: 384a 2150657i bk2: 388a 2150740i bk3: 388a 2150378i bk4: 448a 2151114i bk5: 448a 2151230i bk6: 488a 2150534i bk7: 488a 2150430i bk8: 512a 2150020i bk9: 512a 2149812i bk10: 512a 2149663i bk11: 512a 2149648i bk12: 468a 2150301i bk13: 468a 2150080i bk14: 432a 2151127i bk15: 432a 2150883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0599332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145708 n_act=625 n_pre=609 n_req=2024 n_rd=7264 n_write=208 bw_util=0.006936
n_activity=34745 dram_eff=0.4301
bk0: 384a 2150900i bk1: 384a 2150379i bk2: 388a 2150480i bk3: 388a 2150486i bk4: 448a 2150225i bk5: 448a 2150324i bk6: 488a 2150329i bk7: 488a 2149951i bk8: 512a 2149932i bk9: 512a 2149610i bk10: 512a 2149568i bk11: 512a 2149584i bk12: 464a 2150066i bk13: 464a 2150359i bk14: 436a 2151212i bk15: 436a 2150761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0647573
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145671 n_act=646 n_pre=630 n_req=2019 n_rd=7264 n_write=203 bw_util=0.006932
n_activity=35583 dram_eff=0.4197
bk0: 384a 2150737i bk1: 384a 2150874i bk2: 388a 2150903i bk3: 388a 2150821i bk4: 448a 2150403i bk5: 448a 2150608i bk6: 488a 2150062i bk7: 488a 2150053i bk8: 512a 2149953i bk9: 512a 2149876i bk10: 512a 2150048i bk11: 512a 2149778i bk12: 464a 2150122i bk13: 464a 2149772i bk14: 436a 2150950i bk15: 436a 2150465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0595257
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145716 n_act=621 n_pre=605 n_req=2018 n_rd=7272 n_write=200 bw_util=0.006936
n_activity=33706 dram_eff=0.4434
bk0: 384a 2150767i bk1: 384a 2150978i bk2: 392a 2150261i bk3: 392a 2149955i bk4: 448a 2150092i bk5: 448a 2150660i bk6: 488a 2150022i bk7: 488a 2149564i bk8: 512a 2149401i bk9: 512a 2149129i bk10: 512a 2149306i bk11: 512a 2149571i bk12: 464a 2150715i bk13: 464a 2150082i bk14: 436a 2150417i bk15: 436a 2150659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0682566
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145765 n_act=607 n_pre=591 n_req=2009 n_rd=7256 n_write=195 bw_util=0.006917
n_activity=34406 dram_eff=0.4331
bk0: 384a 2150659i bk1: 384a 2150072i bk2: 392a 2150236i bk3: 392a 2149645i bk4: 448a 2150791i bk5: 448a 2150254i bk6: 488a 2149718i bk7: 488a 2150093i bk8: 512a 2149780i bk9: 512a 2149706i bk10: 512a 2149426i bk11: 512a 2149129i bk12: 464a 2150256i bk13: 464a 2149694i bk14: 428a 2150559i bk15: 428a 2150880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0726272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145694 n_act=636 n_pre=620 n_req=2019 n_rd=7260 n_write=204 bw_util=0.006929
n_activity=34622 dram_eff=0.4312
bk0: 384a 2151153i bk1: 384a 2151347i bk2: 392a 2150983i bk3: 392a 2150757i bk4: 448a 2150626i bk5: 448a 2150429i bk6: 488a 2150047i bk7: 488a 2150629i bk8: 512a 2150214i bk9: 512a 2149693i bk10: 512a 2150040i bk11: 512a 2149608i bk12: 468a 2150232i bk13: 464a 2150011i bk14: 428a 2150786i bk15: 428a 2151102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0549764
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145733 n_act=616 n_pre=600 n_req=2017 n_rd=7264 n_write=201 bw_util=0.00693
n_activity=34380 dram_eff=0.4343
bk0: 384a 2150947i bk1: 384a 2150755i bk2: 392a 2150695i bk3: 392a 2150086i bk4: 448a 2150265i bk5: 448a 2150115i bk6: 492a 2150306i bk7: 492a 2150119i bk8: 512a 2150100i bk9: 512a 2149871i bk10: 512a 2149729i bk11: 512a 2149504i bk12: 464a 2150144i bk13: 464a 2149778i bk14: 428a 2150905i bk15: 428a 2150752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0649443
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154414 n_nop=2145724 n_act=623 n_pre=607 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006925
n_activity=34640 dram_eff=0.4307
bk0: 384a 2150159i bk1: 384a 2150011i bk2: 392a 2150186i bk3: 392a 2149856i bk4: 448a 2150345i bk5: 448a 2150026i bk6: 492a 2149668i bk7: 492a 2149670i bk8: 512a 2149682i bk9: 512a 2149684i bk10: 512a 2149782i bk11: 512a 2149496i bk12: 464a 2149922i bk13: 464a 2149634i bk14: 428a 2150384i bk15: 428a 2149985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.072726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[7]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 2
L2_cache_bank[9]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[10]: Access = 52014, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 52760, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53232, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 3
L2_cache_bank[14]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[15]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 60685, Miss = 908, Miss_rate = 0.015, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 2
L2_cache_bank[20]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 1
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3495
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289529
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.8256
	minimum = 6
	maximum = 864
Network latency average = 37.9438
	minimum = 6
	maximum = 819
Slowest packet = 1953380
Flit latency average = 30.2693
	minimum = 6
	maximum = 819
Slowest flit = 3598349
Fragmentation average = 0.0110676
	minimum = 0
	maximum = 527
Injected packet rate average = 0.0434879
	minimum = 0.0317139 (at node 4)
	maximum = 0.0502864 (at node 42)
Accepted packet rate average = 0.0434879
	minimum = 0.0317139 (at node 4)
	maximum = 0.0502864 (at node 42)
Injected flit rate average = 0.0748271
	minimum = 0.0328225 (at node 4)
	maximum = 0.121564 (at node 38)
Accepted flit rate average= 0.0748271
	minimum = 0.0496649 (at node 35)
	maximum = 0.109173 (at node 21)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.4235 (15 samples)
	minimum = 6 (15 samples)
	maximum = 381.267 (15 samples)
Network latency average = 23.0907 (15 samples)
	minimum = 6 (15 samples)
	maximum = 280.933 (15 samples)
Flit latency average = 24.0135 (15 samples)
	minimum = 6 (15 samples)
	maximum = 280.2 (15 samples)
Fragmentation average = 0.00876371 (15 samples)
	minimum = 0 (15 samples)
	maximum = 105 (15 samples)
Injected packet rate average = 0.0257018 (15 samples)
	minimum = 0.0188828 (15 samples)
	maximum = 0.0605251 (15 samples)
Accepted packet rate average = 0.0257018 (15 samples)
	minimum = 0.0188828 (15 samples)
	maximum = 0.0605251 (15 samples)
Injected flit rate average = 0.0422097 (15 samples)
	minimum = 0.023988 (15 samples)
	maximum = 0.0907364 (15 samples)
Accepted flit rate average = 0.0422097 (15 samples)
	minimum = 0.0309447 (15 samples)
	maximum = 0.116144 (15 samples)
Injected packet size average = 1.64229 (15 samples)
Accepted packet size average = 1.64229 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 32 sec (2432 sec)
gpgpu_simulation_rate = 10553 (inst/sec)
gpgpu_simulation_rate = 1862 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 11386
gpu_sim_insn = 1122762
gpu_ipc =      98.6090
gpu_tot_sim_cycle = 4764086
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       5.6230
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 859613
gpu_stall_icnt2sh    = 2839185
partiton_reqs_in_parallel = 250492
partiton_reqs_in_parallel_total    = 24666107
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2301
partiton_reqs_in_parallel_util = 250492
partiton_reqs_in_parallel_util_total    = 24666107
gpu_sim_cycle_parition_util = 11386
gpu_tot_sim_cycle_parition_util    = 1159070
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.2879
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      40.6574 GB/Sec
L2_BW_total  =      23.3237 GB/Sec
gpu_total_sim_rate=10907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208250
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2103, 1772, 2054, 1805, 1652, 1828, 1869, 2071, 2103, 1844, 1824, 2100, 1622, 1662, 1660, 1941, 1507, 1036, 1341, 1276, 1530, 1325, 1315, 1093, 1178, 1181, 1447, 1307, 1198, 1322, 1163, 1330, 1180, 1287, 1418, 1236, 1279, 981, 1116, 1177, 1131, 1040, 1386, 1117, 1177, 1218, 1122, 1067, 1438, 1136, 1407, 1149, 1113, 1583, 1626, 1350, 1167, 1136, 1085, 1098, 1232, 1269, 1324, 1380, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3375369
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3323400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 47083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3826110	W0_Idle:30306944	W0_Scoreboard:21763149	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 750 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 4764085 
mrq_lat_table:14274 	330 	477 	1480 	1257 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	868104 	257187 	7168 	7044 	3118 	3580 	11409 	8231 	6179 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	246314 	51059 	368396 	201336 	111413 	135230 	17254 	4706 	4342 	2844 	3663 	11405 	8112 	6109 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	205433 	215737 	399412 	51066 	5831 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	17386 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1039 	119 	81 	62 	33 	29 	32 	18 	14 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         8        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15        10        16        16        12        12        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.592592  3.233333  3.535714  2.675676  3.000000  3.611111  2.836735  2.816327  3.063830  2.636364  2.920000  3.200000  3.093023  3.022727  3.870968  4.285714 
dram[1]:  3.592592  2.909091  2.800000  3.769231  3.046512  3.909091  3.000000  3.136364  3.318182  2.938776  2.716981  2.823529  2.891304  3.350000  3.270270  4.444445 
dram[2]:  3.840000  3.200000  3.300000  3.500000  2.954545  3.250000  3.159091  2.563636  2.666667  2.769231  2.589286  3.200000  3.970588  3.166667  3.750000  3.428571 
dram[3]:  3.428571  3.000000  2.828571  3.062500  3.666667  2.954545  2.780000  2.622642  3.130435  3.000000  2.880000  3.348837  3.621622  3.410256  3.243243  4.285714 
dram[4]:  3.428571  3.310345  3.062500  3.266667  3.578947  2.931818  2.574074  3.065217  3.000000  3.222222  3.127660  2.938776  3.292683  4.290323  3.903226  3.812500 
dram[5]:  3.428571  3.428571  2.722222  2.722222  3.170732  3.410256  2.916667  2.527273  3.020833  3.085106  3.452381  3.476191  2.869565  2.770833  4.481482  3.485714 
dram[6]:  3.692308  2.909091  2.911765  3.482759  3.909091  3.333333  2.936170  3.227273  2.938776  2.880000  2.807692  3.536585  2.933333  3.473684  4.066667  3.935484 
dram[7]:  3.880000  4.000000  3.482759  2.500000  3.459460  2.977273  3.000000  3.159091  3.348837  3.692308  3.348837  3.000000  3.666667  3.069767  2.809524  5.130435 
dram[8]:  3.096774  3.096774  3.125000  2.941176  3.119048  2.977273  2.603774  3.325581  3.348837  3.063830  2.769231  3.063830  3.390244  4.000000  3.400000  4.214286 
dram[9]:  2.823529  3.555556  3.366667  2.589744  3.447368  3.170732  3.043478  3.414634  3.348837  3.476191  3.152174  3.200000  3.526316  3.410256  3.189189  3.933333 
dram[10]:  3.592592  3.310345  3.030303  2.857143  2.600000  3.540540  2.673077  3.279070  2.823529  3.372093  3.512195  3.200000  3.300000  3.911765  3.933333  3.575758 
average row locality = 22168/6934 = 3.197000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      51862     49373     40065     43226     45480     43445     37558     37404     31878     32355     28050     30258     33008     32029     50469     52823
dram[1]:      53075     54299     42406     43049     46938     48174     35062     37864     32259     33772     27299     28373     31473     32096     51966     52079
dram[2]:      52137     52203     41929     41435     48476     46094     36801     34093     32515     34677     28630     27690     29843     30808     52288     50361
dram[3]:      51564     52757     42042     40499     46819     46633     38466     35821     32953     32935     29590     28868     31471     32271     50500     51695
dram[4]:      48677     49383     41672     43081     44599     46671     37735     36900     36816     32490     28105     29670     32290     32807     52368     52078
dram[5]:      49500     47231     44311     43701     47094     43034     33966     35215     32810     33886     28294     31112     33076     32577     50307     51755
dram[6]:      52890     49227     45210     43134     46733     44964     37300     35722     38952     37619     27860     27751     33355     34377     52198     49835
dram[7]:      55101     50509     44119     43042     48462     43225     37402     38713     35910     34154     27673     26779     34768     32450     52233     51317
dram[8]:      50341     49951     43240     43848     45721     49636     37917     37744     33494     33809     30770     28673     46845     34905     52218     52402
dram[9]:      47429     52622     40679     40207     45917     48661     37489     32947     32736     31695     28678     29220     31770     31965     53172     54753
dram[10]:      49977     51061     43911     42720     47159     45535     37249     34629     35787     31810     29713     29312     32135     32836     56493     52852
maximum mf latency per bank:
dram[0]:      50726    118704     52049    118728     54778     68984     76043    118419     54332     56616     55239     91316     79573     79581     49648     71300
dram[1]:      57439     58696     50593     50518    118704    118497     56413     76021     56718     53838     55219     55252     56125     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     53597     71827     54492     53665    171978     79557     53309     56095     56103    118675     66134
dram[3]:      51835     49390    118390     50451    118718     56165     76028     57474     91321     53814     91235     53494     48671     79562     51036     51038
dram[4]:      49242     58697     50290     50394     56324     56199    101401     54497    171972     53994     54513     64691     79565    118434     66145     51107
dram[5]:      48612     49264    118610     57527     95654     56239     54282     95662     56605     53923     54622     79570     89856     71931     50667     89850
dram[6]:      49408     49264     57573     52037     56314     56192     75289     54185    184845    184846     50914     49278     56189     89852     66146     67138
dram[7]:     138302     51831     60944     54440     53523     53476     54284     95565     53369     53721     49314     72119     62813     69423     51378     50588
dram[8]:      69934     49269     51107     57521    118322     95567     54253    181972     61572     53751    118788     79564     66145     53191     66153     50593
dram[9]:      51827     58708     50962     52072     95655     71817     71817     54217     79558     54340     54373     54509     53228     81499    138099     69926
dram[10]:      57440     63901     52049     51060    118713     55600    182753     76008    118708     54247     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166821 n_act=643 n_pre=627 n_req=2013 n_rd=7268 n_write=196 bw_util=0.006862
n_activity=34713 dram_eff=0.43
bk0: 388a 2171800i bk1: 384a 2171274i bk2: 388a 2171474i bk3: 388a 2171121i bk4: 448a 2171662i bk5: 448a 2171938i bk6: 488a 2171045i bk7: 488a 2170894i bk8: 512a 2170718i bk9: 512a 2170553i bk10: 512a 2170524i bk11: 512a 2170274i bk12: 468a 2170832i bk13: 468a 2170762i bk14: 432a 2171660i bk15: 432a 2171335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0671121
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166844 n_act=634 n_pre=618 n_req=2011 n_rd=7264 n_write=195 bw_util=0.006857
n_activity=35002 dram_eff=0.4262
bk0: 384a 2171982i bk1: 384a 2171489i bk2: 388a 2171649i bk3: 388a 2171413i bk4: 448a 2171524i bk5: 448a 2171774i bk6: 488a 2171168i bk7: 488a 2170857i bk8: 512a 2170851i bk9: 512a 2170414i bk10: 512a 2170982i bk11: 512a 2170652i bk12: 468a 2170686i bk13: 468a 2170770i bk14: 432a 2171581i bk15: 432a 2172263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0670987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166817 n_act=646 n_pre=630 n_req=2014 n_rd=7264 n_write=198 bw_util=0.00686
n_activity=34219 dram_eff=0.4361
bk0: 384a 2171636i bk1: 384a 2171288i bk2: 388a 2171161i bk3: 388a 2170886i bk4: 448a 2171612i bk5: 448a 2171690i bk6: 488a 2170848i bk7: 488a 2171398i bk8: 512a 2170745i bk9: 512a 2170679i bk10: 512a 2170397i bk11: 512a 2170633i bk12: 468a 2171138i bk13: 468a 2170832i bk14: 432a 2171165i bk15: 432a 2170879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0674536
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166835 n_act=638 n_pre=622 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006858
n_activity=34906 dram_eff=0.4274
bk0: 384a 2172092i bk1: 384a 2171798i bk2: 388a 2171881i bk3: 388a 2171519i bk4: 448a 2172255i bk5: 448a 2172371i bk6: 488a 2171675i bk7: 488a 2171571i bk8: 512a 2171161i bk9: 512a 2170953i bk10: 512a 2170804i bk11: 512a 2170789i bk12: 468a 2171442i bk13: 468a 2171221i bk14: 432a 2172268i bk15: 432a 2172024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0593508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166849 n_act=625 n_pre=609 n_req=2024 n_rd=7264 n_write=208 bw_util=0.006869
n_activity=34745 dram_eff=0.4301
bk0: 384a 2172041i bk1: 384a 2171520i bk2: 388a 2171621i bk3: 388a 2171627i bk4: 448a 2171366i bk5: 448a 2171465i bk6: 488a 2171470i bk7: 488a 2171092i bk8: 512a 2171073i bk9: 512a 2170751i bk10: 512a 2170709i bk11: 512a 2170725i bk12: 464a 2171207i bk13: 464a 2171500i bk14: 436a 2172353i bk15: 436a 2171902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.064128
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166812 n_act=646 n_pre=630 n_req=2019 n_rd=7264 n_write=203 bw_util=0.006864
n_activity=35583 dram_eff=0.4197
bk0: 384a 2171878i bk1: 384a 2172015i bk2: 388a 2172044i bk3: 388a 2171962i bk4: 448a 2171544i bk5: 448a 2171749i bk6: 488a 2171203i bk7: 488a 2171194i bk8: 512a 2171094i bk9: 512a 2171017i bk10: 512a 2171189i bk11: 512a 2170919i bk12: 464a 2171263i bk13: 464a 2170913i bk14: 436a 2172091i bk15: 436a 2171606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0589473
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166857 n_act=621 n_pre=605 n_req=2018 n_rd=7272 n_write=200 bw_util=0.006869
n_activity=33706 dram_eff=0.4434
bk0: 384a 2171908i bk1: 384a 2172119i bk2: 392a 2171402i bk3: 392a 2171096i bk4: 448a 2171233i bk5: 448a 2171801i bk6: 488a 2171163i bk7: 488a 2170705i bk8: 512a 2170542i bk9: 512a 2170270i bk10: 512a 2170447i bk11: 512a 2170712i bk12: 464a 2171856i bk13: 464a 2171223i bk14: 436a 2171558i bk15: 436a 2171800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0675933
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166906 n_act=607 n_pre=591 n_req=2009 n_rd=7256 n_write=195 bw_util=0.00685
n_activity=34406 dram_eff=0.4331
bk0: 384a 2171800i bk1: 384a 2171213i bk2: 392a 2171377i bk3: 392a 2170786i bk4: 448a 2171932i bk5: 448a 2171395i bk6: 488a 2170859i bk7: 488a 2171234i bk8: 512a 2170921i bk9: 512a 2170847i bk10: 512a 2170567i bk11: 512a 2170270i bk12: 464a 2171397i bk13: 464a 2170835i bk14: 428a 2171700i bk15: 428a 2172021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0719214
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166835 n_act=636 n_pre=620 n_req=2019 n_rd=7260 n_write=204 bw_util=0.006862
n_activity=34622 dram_eff=0.4312
bk0: 384a 2172294i bk1: 384a 2172488i bk2: 392a 2172124i bk3: 392a 2171898i bk4: 448a 2171767i bk5: 448a 2171570i bk6: 488a 2171188i bk7: 488a 2171770i bk8: 512a 2171355i bk9: 512a 2170834i bk10: 512a 2171181i bk11: 512a 2170749i bk12: 468a 2171373i bk13: 464a 2171152i bk14: 428a 2171927i bk15: 428a 2172243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0544422
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166874 n_act=616 n_pre=600 n_req=2017 n_rd=7264 n_write=201 bw_util=0.006863
n_activity=34380 dram_eff=0.4343
bk0: 384a 2172088i bk1: 384a 2171896i bk2: 392a 2171836i bk3: 392a 2171227i bk4: 448a 2171406i bk5: 448a 2171256i bk6: 492a 2171447i bk7: 492a 2171260i bk8: 512a 2171241i bk9: 512a 2171012i bk10: 512a 2170870i bk11: 512a 2170645i bk12: 464a 2171285i bk13: 464a 2170919i bk14: 428a 2172046i bk15: 428a 2171893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0643132
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2175555 n_nop=2166865 n_act=623 n_pre=607 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006858
n_activity=34640 dram_eff=0.4307
bk0: 384a 2171300i bk1: 384a 2171152i bk2: 392a 2171327i bk3: 392a 2170997i bk4: 448a 2171486i bk5: 448a 2171167i bk6: 492a 2170809i bk7: 492a 2170811i bk8: 512a 2170823i bk9: 512a 2170825i bk10: 512a 2170923i bk11: 512a 2170637i bk12: 464a 2171063i bk13: 464a 2170775i bk14: 428a 2171525i bk15: 428a 2171126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0720193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[7]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 2
L2_cache_bank[9]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[10]: Access = 52205, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53415, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 3
L2_cache_bank[14]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[15]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 61577, Miss = 908, Miss_rate = 0.015, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 2
L2_cache_bank[20]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 1
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3495
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.4028
	minimum = 6
	maximum = 541
Network latency average = 28.4449
	minimum = 6
	maximum = 338
Slowest packet = 2337424
Flit latency average = 33.3731
	minimum = 6
	maximum = 337
Slowest flit = 4024345
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00857933
	minimum = 0.00579685 (at node 14)
	maximum = 0.0391726 (at node 44)
Accepted packet rate average = 0.00857933
	minimum = 0.00579685 (at node 14)
	maximum = 0.0391726 (at node 44)
Injected flit rate average = 0.012869
	minimum = 0.0087831 (at node 14)
	maximum = 0.0432129 (at node 44)
Accepted flit rate average= 0.012869
	minimum = 0.00860744 (at node 14)
	maximum = 0.074305 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.1097 (16 samples)
	minimum = 6 (16 samples)
	maximum = 391.25 (16 samples)
Network latency average = 23.4253 (16 samples)
	minimum = 6 (16 samples)
	maximum = 284.5 (16 samples)
Flit latency average = 24.5985 (16 samples)
	minimum = 6 (16 samples)
	maximum = 283.75 (16 samples)
Fragmentation average = 0.00821598 (16 samples)
	minimum = 0 (16 samples)
	maximum = 98.4375 (16 samples)
Injected packet rate average = 0.0246316 (16 samples)
	minimum = 0.0180649 (16 samples)
	maximum = 0.0591906 (16 samples)
Accepted packet rate average = 0.0246316 (16 samples)
	minimum = 0.0180649 (16 samples)
	maximum = 0.0591906 (16 samples)
Injected flit rate average = 0.0403759 (16 samples)
	minimum = 0.0230377 (16 samples)
	maximum = 0.0877662 (16 samples)
Accepted flit rate average = 0.0403759 (16 samples)
	minimum = 0.0295486 (16 samples)
	maximum = 0.113529 (16 samples)
Injected packet size average = 1.63919 (16 samples)
Accepted packet size average = 1.63919 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 56 sec (2456 sec)
gpgpu_simulation_rate = 10907 (inst/sec)
gpgpu_simulation_rate = 1939 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 55783
gpu_sim_insn = 1288129
gpu_ipc =      23.0918
gpu_tot_sim_cycle = 5047091
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       5.5629
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 859613
gpu_stall_icnt2sh    = 2839185
partiton_reqs_in_parallel = 1227226
partiton_reqs_in_parallel_total    = 24916599
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1800
partiton_reqs_in_parallel_util = 1227226
partiton_reqs_in_parallel_util_total    = 24916599
gpu_sim_cycle_parition_util = 55783
gpu_tot_sim_cycle_parition_util    = 1170456
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3203
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =      14.9033 GB/Sec
L2_BW_total  =      22.1806 GB/Sec
gpu_total_sim_rate=10971

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251966
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2196, 1880, 2132, 1828, 1745, 1936, 1892, 2094, 2196, 1867, 1847, 2123, 1645, 1685, 1683, 1964, 1570, 1059, 1364, 1299, 1593, 1348, 1338, 1201, 1201, 1289, 1470, 1385, 1276, 1345, 1186, 1353, 1258, 1310, 1511, 1329, 1302, 1004, 1139, 1300, 1194, 1063, 1409, 1140, 1240, 1281, 1145, 1090, 1461, 1159, 1470, 1242, 1206, 1606, 1649, 1373, 1190, 1159, 1108, 1121, 1325, 1292, 1347, 1403, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3376058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3324089
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 47083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3832647	W0_Idle:31785776	W0_Scoreboard:23233438	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 750 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 5046060 
mrq_lat_table:14274 	330 	477 	1480 	1257 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	876634 	257187 	7168 	7044 	3118 	3652 	11452 	8322 	6214 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	252394 	51075 	368396 	201336 	113847 	135230 	17254 	4706 	4342 	2844 	3735 	11448 	8203 	6144 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	213208 	216010 	399412 	51066 	5831 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	18109 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1078 	119 	81 	62 	35 	30 	37 	19 	15 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         8        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15        10        16        16        12        12        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.592592  3.233333  3.535714  2.675676  3.000000  3.611111  2.836735  2.816327  3.063830  2.636364  2.920000  3.200000  3.093023  3.022727  3.870968  4.285714 
dram[1]:  3.592592  2.909091  2.800000  3.769231  3.046512  3.909091  3.000000  3.136364  3.318182  2.938776  2.716981  2.823529  2.891304  3.350000  3.270270  4.444445 
dram[2]:  3.840000  3.200000  3.300000  3.500000  2.954545  3.250000  3.159091  2.563636  2.666667  2.769231  2.589286  3.200000  3.970588  3.166667  3.750000  3.428571 
dram[3]:  3.428571  3.000000  2.828571  3.062500  3.666667  2.954545  2.780000  2.622642  3.130435  3.000000  2.880000  3.348837  3.621622  3.410256  3.243243  4.285714 
dram[4]:  3.428571  3.310345  3.062500  3.266667  3.578947  2.931818  2.574074  3.065217  3.000000  3.222222  3.127660  2.938776  3.292683  4.290323  3.903226  3.812500 
dram[5]:  3.428571  3.428571  2.722222  2.722222  3.170732  3.410256  2.916667  2.527273  3.020833  3.085106  3.452381  3.476191  2.869565  2.770833  4.481482  3.485714 
dram[6]:  3.692308  2.909091  2.911765  3.482759  3.909091  3.333333  2.936170  3.227273  2.938776  2.880000  2.807692  3.536585  2.933333  3.473684  4.066667  3.935484 
dram[7]:  3.880000  4.000000  3.482759  2.500000  3.459460  2.977273  3.000000  3.159091  3.348837  3.692308  3.348837  3.000000  3.666667  3.069767  2.809524  5.130435 
dram[8]:  3.096774  3.096774  3.125000  2.941176  3.119048  2.977273  2.603774  3.325581  3.348837  3.063830  2.769231  3.063830  3.390244  4.000000  3.400000  4.214286 
dram[9]:  2.823529  3.555556  3.366667  2.589744  3.447368  3.170732  3.043478  3.414634  3.348837  3.476191  3.152174  3.200000  3.526316  3.410256  3.189189  3.933333 
dram[10]:  3.592592  3.310345  3.030303  2.857143  2.600000  3.540540  2.673077  3.279070  2.823529  3.372093  3.512195  3.200000  3.300000  3.911765  3.933333  3.575758 
average row locality = 22168/6934 = 3.197000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      51964     49471     40095     43253     45566     44885     37611     38661     32320     32845     28345     30720     33048     32055     50627     52975
dram[1]:      53198     54421     43078     43394     47258     49033     35714     39125     32799     33790     27809     29076     31589     32200     52107     52228
dram[2]:      52244     52327     42603     41801     48808     46177     36858     34429     32538     35147     28941     27906     29877     30912     52435     50507
dram[3]:      51659     52847     42400     40849     46909     46731     38509     36181     33222     33595     30471     29439     31497     32303     50647     51839
dram[4]:      48773     49489     41700     43119     45220     46750     38372     36942     37386     32519     28482     29832     32473     33167     52518     52226
dram[5]:      49618     47324     45020     44371     47462     43632     34009     35259     33070     34110     29058     31966     33122     32705     50465     51893
dram[6]:      52994     49322     45889     43166     46822     45616     37350     36059     39424     37886     28313     28086     33376     34490     52349     50002
dram[7]:      55187     50593     44475     43081     48867     43311     37446     38776     35939     34386     28054     27069     34792     32646     52378     51465
dram[8]:      50456     50049     43282     43900     46272     50284     37970     37789     33695     34237     31331     29863     47034     35091     52365     52568
dram[9]:      47539     52737     40716     40230     46775     49015     37834     33009     32759     31712     28849     30174     31805     31996     53324     54914
dram[10]:      50093     51141     44261     43389     47501     45871     38181     35256     36035     32002     30200     29831     32167     33180     56647     53002
maximum mf latency per bank:
dram[0]:      50726    118704     52049    118728     54778     68984     76043    118419     54332     56616     55239     91316     79573     79581     49648     71300
dram[1]:      57439     58696     50593     50518    118704    118497     56413     76021     56718     53838     55219     55252     56125     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     53597     71827     54492     53665    171978     79557     53309     56095     56103    118675     66134
dram[3]:      51835     49390    118390     50451    118718     56165     76028     57474     91321     53814     91235     53494     48671     79562     51036     51038
dram[4]:      49242     58697     50290     50394     56324     56199    101401     54497    171972     53994     54513     64691     79565    118434     66145     51107
dram[5]:      48612     49264    118610     57527     95654     56239     54282     95662     56605     53923     54622     79570     89856     71931     50667     89850
dram[6]:      49408     49264     57573     52037     56314     56192     75289     54185    184845    184846     50914     49278     56189     89852     66146     67138
dram[7]:     138302     51831     60944     54440     53523     53476     54284     95565     53369     53721     49314     72119     62813     69423     51378     50588
dram[8]:      69934     49269     51107     57521    118322     95567     54253    181972     61572     53751    118788     79564     66145     53191     66153     50593
dram[9]:      51827     58708     50962     52072     95655     71817     71817     54217     79558     54340     54373     54509     53228     81499    138099     69926
dram[10]:      57440     63901     52049     51060    118713     55600    182753     76008    118708     54247     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270401 n_act=643 n_pre=627 n_req=2013 n_rd=7268 n_write=196 bw_util=0.00655
n_activity=34713 dram_eff=0.43
bk0: 388a 2275380i bk1: 384a 2274854i bk2: 388a 2275054i bk3: 388a 2274701i bk4: 448a 2275242i bk5: 448a 2275518i bk6: 488a 2274625i bk7: 488a 2274474i bk8: 512a 2274298i bk9: 512a 2274133i bk10: 512a 2274104i bk11: 512a 2273854i bk12: 468a 2274412i bk13: 468a 2274342i bk14: 432a 2275240i bk15: 432a 2274915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.064062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270424 n_act=634 n_pre=618 n_req=2011 n_rd=7264 n_write=195 bw_util=0.006545
n_activity=35002 dram_eff=0.4262
bk0: 384a 2275562i bk1: 384a 2275069i bk2: 388a 2275229i bk3: 388a 2274993i bk4: 448a 2275104i bk5: 448a 2275354i bk6: 488a 2274748i bk7: 488a 2274437i bk8: 512a 2274431i bk9: 512a 2273994i bk10: 512a 2274562i bk11: 512a 2274232i bk12: 468a 2274266i bk13: 468a 2274350i bk14: 432a 2275161i bk15: 432a 2275843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0640493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270397 n_act=646 n_pre=630 n_req=2014 n_rd=7264 n_write=198 bw_util=0.006548
n_activity=34219 dram_eff=0.4361
bk0: 384a 2275216i bk1: 384a 2274868i bk2: 388a 2274741i bk3: 388a 2274466i bk4: 448a 2275192i bk5: 448a 2275270i bk6: 488a 2274428i bk7: 488a 2274978i bk8: 512a 2274325i bk9: 512a 2274259i bk10: 512a 2273977i bk11: 512a 2274213i bk12: 468a 2274718i bk13: 468a 2274412i bk14: 432a 2274745i bk15: 432a 2274459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.064388
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270415 n_act=638 n_pre=622 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006546
n_activity=34906 dram_eff=0.4274
bk0: 384a 2275672i bk1: 384a 2275378i bk2: 388a 2275461i bk3: 388a 2275099i bk4: 448a 2275835i bk5: 448a 2275951i bk6: 488a 2275255i bk7: 488a 2275151i bk8: 512a 2274741i bk9: 512a 2274533i bk10: 512a 2274384i bk11: 512a 2274369i bk12: 468a 2275022i bk13: 468a 2274801i bk14: 432a 2275848i bk15: 432a 2275604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0566535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270429 n_act=625 n_pre=609 n_req=2024 n_rd=7264 n_write=208 bw_util=0.006557
n_activity=34745 dram_eff=0.4301
bk0: 384a 2275621i bk1: 384a 2275100i bk2: 388a 2275201i bk3: 388a 2275207i bk4: 448a 2274946i bk5: 448a 2275045i bk6: 488a 2275050i bk7: 488a 2274672i bk8: 512a 2274653i bk9: 512a 2274331i bk10: 512a 2274289i bk11: 512a 2274305i bk12: 464a 2274787i bk13: 464a 2275080i bk14: 436a 2275933i bk15: 436a 2275482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0612136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270392 n_act=646 n_pre=630 n_req=2019 n_rd=7264 n_write=203 bw_util=0.006552
n_activity=35583 dram_eff=0.4197
bk0: 384a 2275458i bk1: 384a 2275595i bk2: 388a 2275624i bk3: 388a 2275542i bk4: 448a 2275124i bk5: 448a 2275329i bk6: 488a 2274783i bk7: 488a 2274774i bk8: 512a 2274674i bk9: 512a 2274597i bk10: 512a 2274769i bk11: 512a 2274499i bk12: 464a 2274843i bk13: 464a 2274493i bk14: 436a 2275671i bk15: 436a 2275186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0562683
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270437 n_act=621 n_pre=605 n_req=2018 n_rd=7272 n_write=200 bw_util=0.006557
n_activity=33706 dram_eff=0.4434
bk0: 384a 2275488i bk1: 384a 2275699i bk2: 392a 2274982i bk3: 392a 2274676i bk4: 448a 2274813i bk5: 448a 2275381i bk6: 488a 2274743i bk7: 488a 2274285i bk8: 512a 2274122i bk9: 512a 2273850i bk10: 512a 2274027i bk11: 512a 2274292i bk12: 464a 2275436i bk13: 464a 2274803i bk14: 436a 2275138i bk15: 436a 2275380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0645214
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270486 n_act=607 n_pre=591 n_req=2009 n_rd=7256 n_write=195 bw_util=0.006538
n_activity=34406 dram_eff=0.4331
bk0: 384a 2275380i bk1: 384a 2274793i bk2: 392a 2274957i bk3: 392a 2274366i bk4: 448a 2275512i bk5: 448a 2274975i bk6: 488a 2274439i bk7: 488a 2274814i bk8: 512a 2274501i bk9: 512a 2274427i bk10: 512a 2274147i bk11: 512a 2273850i bk12: 464a 2274977i bk13: 464a 2274415i bk14: 428a 2275280i bk15: 428a 2275601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0686528
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270415 n_act=636 n_pre=620 n_req=2019 n_rd=7260 n_write=204 bw_util=0.00655
n_activity=34622 dram_eff=0.4312
bk0: 384a 2275874i bk1: 384a 2276068i bk2: 392a 2275704i bk3: 392a 2275478i bk4: 448a 2275347i bk5: 448a 2275150i bk6: 488a 2274768i bk7: 488a 2275350i bk8: 512a 2274935i bk9: 512a 2274414i bk10: 512a 2274761i bk11: 512a 2274329i bk12: 468a 2274953i bk13: 464a 2274732i bk14: 428a 2275507i bk15: 428a 2275823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.051968
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270454 n_act=616 n_pre=600 n_req=2017 n_rd=7264 n_write=201 bw_util=0.006551
n_activity=34380 dram_eff=0.4343
bk0: 384a 2275668i bk1: 384a 2275476i bk2: 392a 2275416i bk3: 392a 2274807i bk4: 448a 2274986i bk5: 448a 2274836i bk6: 492a 2275027i bk7: 492a 2274840i bk8: 512a 2274821i bk9: 512a 2274592i bk10: 512a 2274450i bk11: 512a 2274225i bk12: 464a 2274865i bk13: 464a 2274499i bk14: 428a 2275626i bk15: 428a 2275473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0613904
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2279135 n_nop=2270445 n_act=623 n_pre=607 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006546
n_activity=34640 dram_eff=0.4307
bk0: 384a 2274880i bk1: 384a 2274732i bk2: 392a 2274907i bk3: 392a 2274577i bk4: 448a 2275066i bk5: 448a 2274747i bk6: 492a 2274389i bk7: 492a 2274391i bk8: 512a 2274403i bk9: 512a 2274405i bk10: 512a 2274503i bk11: 512a 2274217i bk12: 464a 2274643i bk13: 464a 2274355i bk14: 428a 2275105i bk15: 428a 2274706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0687463

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[7]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 2
L2_cache_bank[9]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[10]: Access = 52657, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 53362, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53825, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 3
L2_cache_bank[14]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[15]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 61962, Miss = 908, Miss_rate = 0.015, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 2
L2_cache_bank[20]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 1
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3495
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.29786
	minimum = 6
	maximum = 29
Network latency average = 7.2872
	minimum = 6
	maximum = 29
Slowest packet = 2359057
Flit latency average = 6.85225
	minimum = 6
	maximum = 28
Slowest flit = 4057245
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00314471
	minimum = 0.00201676 (at node 2)
	maximum = 0.00405145 (at node 38)
Accepted packet rate average = 0.00314471
	minimum = 0.00201676 (at node 2)
	maximum = 0.00405145 (at node 38)
Injected flit rate average = 0.00479505
	minimum = 0.00216914 (at node 2)
	maximum = 0.00791467 (at node 38)
Accepted flit rate average= 0.00479505
	minimum = 0.00351365 (at node 42)
	maximum = 0.00748443 (at node 17)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.2384 (17 samples)
	minimum = 6 (17 samples)
	maximum = 369.941 (17 samples)
Network latency average = 22.476 (17 samples)
	minimum = 6 (17 samples)
	maximum = 269.471 (17 samples)
Flit latency average = 23.5546 (17 samples)
	minimum = 6 (17 samples)
	maximum = 268.706 (17 samples)
Fragmentation average = 0.00773268 (17 samples)
	minimum = 0 (17 samples)
	maximum = 92.6471 (17 samples)
Injected packet rate average = 0.0233677 (17 samples)
	minimum = 0.0171209 (17 samples)
	maximum = 0.0559471 (17 samples)
Accepted packet rate average = 0.0233677 (17 samples)
	minimum = 0.0171209 (17 samples)
	maximum = 0.0559471 (17 samples)
Injected flit rate average = 0.0382829 (17 samples)
	minimum = 0.0218101 (17 samples)
	maximum = 0.083069 (17 samples)
Accepted flit rate average = 0.0382829 (17 samples)
	minimum = 0.0280172 (17 samples)
	maximum = 0.107291 (17 samples)
Injected packet size average = 1.63828 (17 samples)
Accepted packet size average = 1.63828 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 39 sec (2559 sec)
gpgpu_simulation_rate = 10971 (inst/sec)
gpgpu_simulation_rate = 1972 (cycle/sec)
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1141
gpu_sim_insn = 1114172
gpu_ipc =     976.4873
gpu_tot_sim_cycle = 5270381
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       5.5387
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 859613
gpu_stall_icnt2sh    = 2839185
partiton_reqs_in_parallel = 25102
partiton_reqs_in_parallel_total    = 26143825
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.9653
partiton_reqs_in_parallel_util = 25102
partiton_reqs_in_parallel_util_total    = 26143825
gpu_sim_cycle_parition_util = 1141
gpu_tot_sim_cycle_parition_util    = 1226239
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3210
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     172.1231 GB/Sec
L2_BW_total  =      21.2781 GB/Sec
gpu_total_sim_rate=11375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2217, 1901, 2153, 1849, 1766, 1957, 1913, 2115, 2217, 1888, 1868, 2144, 1666, 1706, 1704, 1985, 1591, 1080, 1385, 1320, 1614, 1369, 1359, 1222, 1222, 1310, 1491, 1406, 1297, 1366, 1207, 1374, 1279, 1331, 1532, 1350, 1323, 1025, 1160, 1321, 1215, 1084, 1430, 1161, 1261, 1302, 1166, 1111, 1482, 1180, 1491, 1263, 1227, 1627, 1670, 1394, 1211, 1180, 1129, 1142, 1346, 1313, 1368, 1424, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3376058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3324089
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 47083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3836975	W0_Idle:31789601	W0_Scoreboard:23244803	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 749 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 5270380 
mrq_lat_table:14274 	330 	477 	1480 	1257 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	878706 	257187 	7168 	7044 	3118 	3652 	11452 	8322 	6214 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	254443 	51095 	368396 	201336 	113850 	135230 	17254 	4706 	4342 	2844 	3735 	11448 	8203 	6144 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	215086 	216175 	399417 	51066 	5831 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	18133 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1081 	119 	81 	62 	35 	30 	37 	19 	15 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         8        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15        10        16        16        12        12        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.592592  3.233333  3.535714  2.675676  3.000000  3.611111  2.836735  2.816327  3.063830  2.636364  2.920000  3.200000  3.093023  3.022727  3.870968  4.285714 
dram[1]:  3.592592  2.909091  2.800000  3.769231  3.046512  3.909091  3.000000  3.136364  3.318182  2.938776  2.716981  2.823529  2.891304  3.350000  3.270270  4.444445 
dram[2]:  3.840000  3.200000  3.300000  3.500000  2.954545  3.250000  3.159091  2.563636  2.666667  2.769231  2.589286  3.200000  3.970588  3.166667  3.750000  3.428571 
dram[3]:  3.428571  3.000000  2.828571  3.062500  3.666667  2.954545  2.780000  2.622642  3.130435  3.000000  2.880000  3.348837  3.621622  3.410256  3.243243  4.285714 
dram[4]:  3.428571  3.310345  3.062500  3.266667  3.578947  2.931818  2.574074  3.065217  3.000000  3.222222  3.127660  2.938776  3.292683  4.290323  3.903226  3.812500 
dram[5]:  3.428571  3.428571  2.722222  2.722222  3.170732  3.410256  2.916667  2.527273  3.020833  3.085106  3.452381  3.476191  2.869565  2.770833  4.481482  3.485714 
dram[6]:  3.692308  2.909091  2.911765  3.482759  3.909091  3.333333  2.936170  3.227273  2.938776  2.880000  2.807692  3.536585  2.933333  3.473684  4.066667  3.935484 
dram[7]:  3.880000  4.000000  3.482759  2.500000  3.459460  2.977273  3.000000  3.159091  3.348837  3.692308  3.348837  3.000000  3.666667  3.069767  2.809524  5.130435 
dram[8]:  3.096774  3.096774  3.125000  2.941176  3.119048  2.977273  2.603774  3.325581  3.348837  3.063830  2.769231  3.063830  3.390244  4.000000  3.400000  4.214286 
dram[9]:  2.823529  3.555556  3.366667  2.589744  3.447368  3.170732  3.043478  3.414634  3.348837  3.476191  3.152174  3.200000  3.526316  3.410256  3.189189  3.933333 
dram[10]:  3.592592  3.310345  3.030303  2.857143  2.600000  3.540540  2.673077  3.279070  2.823529  3.372093  3.512195  3.200000  3.300000  3.911765  3.933333  3.575758 
average row locality = 22168/6934 = 3.197000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      52007     49515     40175     43332     45566     44886     37611     38661     32320     32845     28345     30720     33048     32055     50628     52977
dram[1]:      53241     54464     43158     43474     47258     49033     35715     39125     32799     33790     27809     29076     31589     32200     52107     52228
dram[2]:      52288     52371     42683     41881     48808     46177     36859     34430     32538     35147     28941     27906     29877     30912     52435     50507
dram[3]:      51710     52898     42479     40929     46909     46731     38509     36181     33222     33595     30471     29439     31497     32303     50647     51839
dram[4]:      48823     49538     41781     43200     45220     46750     38372     36942     37386     32519     28482     29832     32473     33167     52518     52226
dram[5]:      49668     47374     45100     44452     47462     43632     34009     35259     33070     34110     29058     31966     33122     32705     50465     51895
dram[6]:      53044     49372     45963     43239     46823     45617     37350     36059     39424     37886     28313     28086     33376     34490     52349     50002
dram[7]:      55238     50645     44547     43155     48867     43311     37446     38776     35939     34386     28054     27069     34792     32646     52378     51465
dram[8]:      50507     50101     43356     43973     46272     50284     37970     37789     33695     34237     31331     29863     47040     35091     52365     52568
dram[9]:      47589     52787     40790     40303     46775     49015     37834     33009     32759     31712     28849     30174     31805     31996     53324     54914
dram[10]:      50142     51190     44336     43465     47501     45871     38181     35256     36035     32002     30200     29831     32167     33180     56647     53002
maximum mf latency per bank:
dram[0]:      50726    118704     52049    118728     54778     68984     76043    118419     54332     56616     55239     91316     79573     79581     49648     71300
dram[1]:      57439     58696     50593     50518    118704    118497     56413     76021     56718     53838     55219     55252     56125     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     53597     71827     54492     53665    171978     79557     53309     56095     56103    118675     66134
dram[3]:      51835     49390    118390     50451    118718     56165     76028     57474     91321     53814     91235     53494     48671     79562     51036     51038
dram[4]:      49242     58697     50290     50394     56324     56199    101401     54497    171972     53994     54513     64691     79565    118434     66145     51107
dram[5]:      48612     49264    118610     57527     95654     56239     54282     95662     56605     53923     54622     79570     89856     71931     50667     89850
dram[6]:      49408     49264     57573     52037     56314     56192     75289     54185    184845    184846     50914     49278     56189     89852     66146     67138
dram[7]:     138302     51831     60944     54440     53523     53476     54284     95565     53369     53721     49314     72119     62813     69423     51378     50588
dram[8]:      69934     49269     51107     57521    118322     95567     54253    181972     61572     53751    118788     79564     66145     53191     66153     50593
dram[9]:      51827     58708     50962     52072     95655     71817     71817     54217     79558     54340     54373     54509     53228     81499    138099     69926
dram[10]:      57440     63901     52049     51060    118713     55600    182753     76008    118708     54247     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272518 n_act=643 n_pre=627 n_req=2013 n_rd=7268 n_write=196 bw_util=0.006544
n_activity=34713 dram_eff=0.43
bk0: 388a 2277497i bk1: 384a 2276971i bk2: 388a 2277171i bk3: 388a 2276818i bk4: 448a 2277359i bk5: 448a 2277635i bk6: 488a 2276742i bk7: 488a 2276591i bk8: 512a 2276415i bk9: 512a 2276250i bk10: 512a 2276221i bk11: 512a 2275971i bk12: 468a 2276529i bk13: 468a 2276459i bk14: 432a 2277357i bk15: 432a 2277032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0640026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272541 n_act=634 n_pre=618 n_req=2011 n_rd=7264 n_write=195 bw_util=0.006539
n_activity=35002 dram_eff=0.4262
bk0: 384a 2277679i bk1: 384a 2277186i bk2: 388a 2277346i bk3: 388a 2277110i bk4: 448a 2277221i bk5: 448a 2277471i bk6: 488a 2276865i bk7: 488a 2276554i bk8: 512a 2276548i bk9: 512a 2276111i bk10: 512a 2276679i bk11: 512a 2276349i bk12: 468a 2276383i bk13: 468a 2276467i bk14: 432a 2277278i bk15: 432a 2277960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0639899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272514 n_act=646 n_pre=630 n_req=2014 n_rd=7264 n_write=198 bw_util=0.006542
n_activity=34219 dram_eff=0.4361
bk0: 384a 2277333i bk1: 384a 2276985i bk2: 388a 2276858i bk3: 388a 2276583i bk4: 448a 2277309i bk5: 448a 2277387i bk6: 488a 2276545i bk7: 488a 2277095i bk8: 512a 2276442i bk9: 512a 2276376i bk10: 512a 2276094i bk11: 512a 2276330i bk12: 468a 2276835i bk13: 468a 2276529i bk14: 432a 2276862i bk15: 432a 2276576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0643283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272532 n_act=638 n_pre=622 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00654
n_activity=34906 dram_eff=0.4274
bk0: 384a 2277789i bk1: 384a 2277495i bk2: 388a 2277578i bk3: 388a 2277216i bk4: 448a 2277952i bk5: 448a 2278068i bk6: 488a 2277372i bk7: 488a 2277268i bk8: 512a 2276858i bk9: 512a 2276650i bk10: 512a 2276501i bk11: 512a 2276486i bk12: 468a 2277139i bk13: 468a 2276918i bk14: 432a 2277965i bk15: 432a 2277721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0566009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272546 n_act=625 n_pre=609 n_req=2024 n_rd=7264 n_write=208 bw_util=0.006551
n_activity=34745 dram_eff=0.4301
bk0: 384a 2277738i bk1: 384a 2277217i bk2: 388a 2277318i bk3: 388a 2277324i bk4: 448a 2277063i bk5: 448a 2277162i bk6: 488a 2277167i bk7: 488a 2276789i bk8: 512a 2276770i bk9: 512a 2276448i bk10: 512a 2276406i bk11: 512a 2276422i bk12: 464a 2276904i bk13: 464a 2277197i bk14: 436a 2278050i bk15: 436a 2277599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0611568
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272509 n_act=646 n_pre=630 n_req=2019 n_rd=7264 n_write=203 bw_util=0.006546
n_activity=35583 dram_eff=0.4197
bk0: 384a 2277575i bk1: 384a 2277712i bk2: 388a 2277741i bk3: 388a 2277659i bk4: 448a 2277241i bk5: 448a 2277446i bk6: 488a 2276900i bk7: 488a 2276891i bk8: 512a 2276791i bk9: 512a 2276714i bk10: 512a 2276886i bk11: 512a 2276616i bk12: 464a 2276960i bk13: 464a 2276610i bk14: 436a 2277788i bk15: 436a 2277303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0562161
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272554 n_act=621 n_pre=605 n_req=2018 n_rd=7272 n_write=200 bw_util=0.006551
n_activity=33706 dram_eff=0.4434
bk0: 384a 2277605i bk1: 384a 2277816i bk2: 392a 2277099i bk3: 392a 2276793i bk4: 448a 2276930i bk5: 448a 2277498i bk6: 488a 2276860i bk7: 488a 2276402i bk8: 512a 2276239i bk9: 512a 2275967i bk10: 512a 2276144i bk11: 512a 2276409i bk12: 464a 2277553i bk13: 464a 2276920i bk14: 436a 2277255i bk15: 436a 2277497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0644615
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272603 n_act=607 n_pre=591 n_req=2009 n_rd=7256 n_write=195 bw_util=0.006532
n_activity=34406 dram_eff=0.4331
bk0: 384a 2277497i bk1: 384a 2276910i bk2: 392a 2277074i bk3: 392a 2276483i bk4: 448a 2277629i bk5: 448a 2277092i bk6: 488a 2276556i bk7: 488a 2276931i bk8: 512a 2276618i bk9: 512a 2276544i bk10: 512a 2276264i bk11: 512a 2275967i bk12: 464a 2277094i bk13: 464a 2276532i bk14: 428a 2277397i bk15: 428a 2277718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0685891
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272532 n_act=636 n_pre=620 n_req=2019 n_rd=7260 n_write=204 bw_util=0.006544
n_activity=34622 dram_eff=0.4312
bk0: 384a 2277991i bk1: 384a 2278185i bk2: 392a 2277821i bk3: 392a 2277595i bk4: 448a 2277464i bk5: 448a 2277267i bk6: 488a 2276885i bk7: 488a 2277467i bk8: 512a 2277052i bk9: 512a 2276531i bk10: 512a 2276878i bk11: 512a 2276446i bk12: 468a 2277070i bk13: 464a 2276849i bk14: 428a 2277624i bk15: 428a 2277940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0519197
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272571 n_act=616 n_pre=600 n_req=2017 n_rd=7264 n_write=201 bw_util=0.006545
n_activity=34380 dram_eff=0.4343
bk0: 384a 2277785i bk1: 384a 2277593i bk2: 392a 2277533i bk3: 392a 2276924i bk4: 448a 2277103i bk5: 448a 2276953i bk6: 492a 2277144i bk7: 492a 2276957i bk8: 512a 2276938i bk9: 512a 2276709i bk10: 512a 2276567i bk11: 512a 2276342i bk12: 464a 2276982i bk13: 464a 2276616i bk14: 428a 2277743i bk15: 428a 2277590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0613334
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2281252 n_nop=2272562 n_act=623 n_pre=607 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00654
n_activity=34640 dram_eff=0.4307
bk0: 384a 2276997i bk1: 384a 2276849i bk2: 392a 2277024i bk3: 392a 2276694i bk4: 448a 2277183i bk5: 448a 2276864i bk6: 492a 2276506i bk7: 492a 2276508i bk8: 512a 2276520i bk9: 512a 2276522i bk10: 512a 2276620i bk11: 512a 2276334i bk12: 464a 2276760i bk13: 464a 2276472i bk14: 428a 2277222i bk15: 428a 2276823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0686825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[7]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 2
L2_cache_bank[9]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[10]: Access = 52753, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 53459, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 53918, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 3
L2_cache_bank[14]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[15]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 62060, Miss = 908, Miss_rate = 0.015, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 2
L2_cache_bank[20]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 1
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3495
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.86293
	minimum = 6
	maximum = 39
Network latency average = 7.78982
	minimum = 6
	maximum = 23
Slowest packet = 2362386
Flit latency average = 7.49775
	minimum = 6
	maximum = 22
Slowest flit = 4062971
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0363509
	minimum = 0.0280702 (at node 0)
	maximum = 0.0429825 (at node 44)
Accepted packet rate average = 0.0363509
	minimum = 0.0280702 (at node 0)
	maximum = 0.0429825 (at node 44)
Injected flit rate average = 0.0545263
	minimum = 0.0280702 (at node 0)
	maximum = 0.0846491 (at node 34)
Accepted flit rate average= 0.0545263
	minimum = 0.0403509 (at node 31)
	maximum = 0.0754386 (at node 8)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.6064 (18 samples)
	minimum = 6 (18 samples)
	maximum = 351.556 (18 samples)
Network latency average = 21.6601 (18 samples)
	minimum = 6 (18 samples)
	maximum = 255.778 (18 samples)
Flit latency average = 22.6625 (18 samples)
	minimum = 6 (18 samples)
	maximum = 255 (18 samples)
Fragmentation average = 0.00730309 (18 samples)
	minimum = 0 (18 samples)
	maximum = 87.5 (18 samples)
Injected packet rate average = 0.024089 (18 samples)
	minimum = 0.0177292 (18 samples)
	maximum = 0.0552268 (18 samples)
Accepted packet rate average = 0.024089 (18 samples)
	minimum = 0.0177292 (18 samples)
	maximum = 0.0552268 (18 samples)
Injected flit rate average = 0.0391853 (18 samples)
	minimum = 0.0221579 (18 samples)
	maximum = 0.0831568 (18 samples)
Accepted flit rate average = 0.0391853 (18 samples)
	minimum = 0.0287024 (18 samples)
	maximum = 0.105521 (18 samples)
Injected packet size average = 1.62669 (18 samples)
Accepted packet size average = 1.62669 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 46 sec (2566 sec)
gpgpu_simulation_rate = 11375 (inst/sec)
gpgpu_simulation_rate = 2053 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 11254
gpu_sim_insn = 1245371
gpu_ipc =     110.6603
gpu_tot_sim_cycle = 5508857
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       5.5250
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 859613
gpu_stall_icnt2sh    = 2839185
partiton_reqs_in_parallel = 247588
partiton_reqs_in_parallel_total    = 26168927
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7953
partiton_reqs_in_parallel_util = 247588
partiton_reqs_in_parallel_util_total    = 26168927
gpu_sim_cycle_parition_util = 11254
gpu_tot_sim_cycle_parition_util    = 1227380
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3271
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      17.5183 GB/Sec
L2_BW_total  =      20.3928 GB/Sec
gpu_total_sim_rate=11806

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2263, 1947, 2199, 1895, 1812, 2003, 1959, 2161, 2263, 1934, 1914, 2190, 1712, 1752, 1750, 2031, 1614, 1103, 1408, 1343, 1637, 1392, 1382, 1245, 1245, 1333, 1514, 1429, 1320, 1389, 1230, 1397, 1302, 1354, 1555, 1373, 1346, 1048, 1183, 1344, 1238, 1107, 1453, 1184, 1284, 1325, 1189, 1134, 1505, 1203, 1514, 1286, 1250, 1650, 1693, 1417, 1234, 1203, 1152, 1165, 1369, 1336, 1391, 1447, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3376058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3324089
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 47083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3843030	W0_Idle:32008878	W0_Scoreboard:23264582	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 748 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 5498755 
mrq_lat_table:14274 	330 	477 	1480 	1257 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	880785 	257187 	7168 	7044 	3118 	3653 	11452 	8322 	6214 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	255967 	51100 	368396 	201336 	114400 	135230 	17254 	4706 	4342 	2844 	3736 	11448 	8203 	6144 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	217115 	216220 	399417 	51066 	5831 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	18139 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1086 	119 	81 	62 	36 	30 	37 	19 	15 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         8        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15        10        16        16        12        12        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.592592  3.233333  3.535714  2.675676  3.000000  3.611111  2.836735  2.816327  3.063830  2.636364  2.920000  3.200000  3.093023  3.022727  3.870968  4.285714 
dram[1]:  3.592592  2.909091  2.800000  3.769231  3.046512  3.909091  3.000000  3.136364  3.318182  2.938776  2.716981  2.823529  2.891304  3.350000  3.270270  4.444445 
dram[2]:  3.840000  3.200000  3.300000  3.500000  2.954545  3.250000  3.159091  2.563636  2.666667  2.769231  2.589286  3.200000  3.970588  3.166667  3.750000  3.428571 
dram[3]:  3.428571  3.000000  2.828571  3.062500  3.666667  2.954545  2.780000  2.622642  3.130435  3.000000  2.880000  3.348837  3.621622  3.410256  3.243243  4.285714 
dram[4]:  3.428571  3.310345  3.062500  3.266667  3.578947  2.931818  2.574074  3.065217  3.000000  3.222222  3.127660  2.938776  3.292683  4.290323  3.903226  3.812500 
dram[5]:  3.428571  3.428571  2.722222  2.722222  3.170732  3.410256  2.916667  2.527273  3.020833  3.085106  3.452381  3.476191  2.869565  2.770833  4.481482  3.485714 
dram[6]:  3.692308  2.909091  2.911765  3.482759  3.909091  3.333333  2.936170  3.227273  2.938776  2.880000  2.807692  3.536585  2.933333  3.473684  4.066667  3.935484 
dram[7]:  3.880000  4.000000  3.482759  2.500000  3.459460  2.977273  3.000000  3.159091  3.348837  3.692308  3.348837  3.000000  3.666667  3.069767  2.809524  5.130435 
dram[8]:  3.096774  3.096774  3.125000  2.941176  3.119048  2.977273  2.603774  3.325581  3.348837  3.063830  2.769231  3.063830  3.390244  4.000000  3.400000  4.214286 
dram[9]:  2.823529  3.555556  3.366667  2.589744  3.447368  3.170732  3.043478  3.414634  3.348837  3.476191  3.152174  3.200000  3.526316  3.410256  3.189189  3.933333 
dram[10]:  3.592592  3.310345  3.030303  2.857143  2.600000  3.540540  2.673077  3.279070  2.823529  3.372093  3.512195  3.200000  3.300000  3.911765  3.933333  3.575758 
average row locality = 22168/6934 = 3.197000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      52063     49566     40175     43332     45566     44886     37611     38662     32320     32845     28347     30720     33048     32055     50713     53060
dram[1]:      53295     54516     43158     43474     47260     49035     35715     39125     32799     33790     27809     29076     31589     32200     52192     52363
dram[2]:      52344     52424     42683     41881     48808     46177     36859     34430     32538     35147     28941     27906     29880     30912     52523     50592
dram[3]:      51757     52945     42479     40929     46909     46731     38509     36181     33222     33595     30473     29439     31499     32303     50734     51924
dram[4]:      48869     49583     41781     43200     45220     46751     38372     36944     37386     32519     28482     29832     32473     33167     52600     52307
dram[5]:      49713     47418     45100     44452     47462     43632     34009     35259     33070     34110     29058     31968     33122     32705     50546     51977
dram[6]:      53092     49416     45963     43239     46823     45617     37350     36059     39424     37886     28313     28086     33376     34490     52433     50085
dram[7]:      55283     50691     44547     43155     48867     43313     37446     38776     35939     34386     28054     27069     34792     32646     52465     51549
dram[8]:      50551     50146     43356     43973     46272     50284     37970     37790     33695     34237     31331     29863     47040     35091     52453     52655
dram[9]:      47633     52831     40790     40303     46775     49015     37834     33009     32759     31712     28849     30174     31805     31996     53412     54999
dram[10]:      50188     51235     44336     43465     47501     45871     38181     35256     36035     32004     30200     29832     32167     33182     56733     53086
maximum mf latency per bank:
dram[0]:      50726    118704     52049    118728     54778     68984     76043    118419     54332     56616     55239     91316     79573     79581     49648     71300
dram[1]:      57439     58696     50593     50518    118704    118497     56413     76021     56718     53838     55219     55252     56125     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     53597     71827     54492     53665    171978     79557     53309     56095     56103    118675     66134
dram[3]:      51835     49390    118390     50451    118718     56165     76028     57474     91321     53814     91235     53494     48671     79562     51036     51038
dram[4]:      49242     58697     50290     50394     56324     56199    101401     54497    171972     53994     54513     64691     79565    118434     66145     51107
dram[5]:      48612     49264    118610     57527     95654     56239     54282     95662     56605     53923     54622     79570     89856     71931     50667     89850
dram[6]:      49408     49264     57573     52037     56314     56192     75289     54185    184845    184846     50914     49278     56189     89852     66146     67138
dram[7]:     138302     51831     60944     54440     53523     53476     54284     95565     53369     53721     49314     72119     62813     69423     51378     50588
dram[8]:      69934     49269     51107     57521    118322     95567     54253    181972     61572     53751    118788     79564     66145     53191     66153     50593
dram[9]:      51827     58708     50962     52072     95655     71817     71817     54217     79558     54340     54373     54509     53228     81499    138099     69926
dram[10]:      57440     63901     52049     51060    118713     55600    182753     76008    118708     54247     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293414 n_act=643 n_pre=627 n_req=2013 n_rd=7268 n_write=196 bw_util=0.006484
n_activity=34713 dram_eff=0.43
bk0: 388a 2298393i bk1: 384a 2297867i bk2: 388a 2298067i bk3: 388a 2297714i bk4: 448a 2298255i bk5: 448a 2298531i bk6: 488a 2297638i bk7: 488a 2297487i bk8: 512a 2297311i bk9: 512a 2297146i bk10: 512a 2297117i bk11: 512a 2296867i bk12: 468a 2297425i bk13: 468a 2297355i bk14: 432a 2298253i bk15: 432a 2297928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0634216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293437 n_act=634 n_pre=618 n_req=2011 n_rd=7264 n_write=195 bw_util=0.00648
n_activity=35002 dram_eff=0.4262
bk0: 384a 2298575i bk1: 384a 2298082i bk2: 388a 2298242i bk3: 388a 2298006i bk4: 448a 2298117i bk5: 448a 2298367i bk6: 488a 2297761i bk7: 488a 2297450i bk8: 512a 2297444i bk9: 512a 2297007i bk10: 512a 2297575i bk11: 512a 2297245i bk12: 468a 2297279i bk13: 468a 2297363i bk14: 432a 2298174i bk15: 432a 2298856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.063409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293410 n_act=646 n_pre=630 n_req=2014 n_rd=7264 n_write=198 bw_util=0.006483
n_activity=34219 dram_eff=0.4361
bk0: 384a 2298229i bk1: 384a 2297881i bk2: 388a 2297754i bk3: 388a 2297479i bk4: 448a 2298205i bk5: 448a 2298283i bk6: 488a 2297441i bk7: 488a 2297991i bk8: 512a 2297338i bk9: 512a 2297272i bk10: 512a 2296990i bk11: 512a 2297226i bk12: 468a 2297731i bk13: 468a 2297425i bk14: 432a 2297758i bk15: 432a 2297472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0637444
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293428 n_act=638 n_pre=622 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006481
n_activity=34906 dram_eff=0.4274
bk0: 384a 2298685i bk1: 384a 2298391i bk2: 388a 2298474i bk3: 388a 2298112i bk4: 448a 2298848i bk5: 448a 2298964i bk6: 488a 2298268i bk7: 488a 2298164i bk8: 512a 2297754i bk9: 512a 2297546i bk10: 512a 2297397i bk11: 512a 2297382i bk12: 468a 2298035i bk13: 468a 2297814i bk14: 432a 2298861i bk15: 432a 2298617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0560872
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293442 n_act=625 n_pre=609 n_req=2024 n_rd=7264 n_write=208 bw_util=0.006491
n_activity=34745 dram_eff=0.4301
bk0: 384a 2298634i bk1: 384a 2298113i bk2: 388a 2298214i bk3: 388a 2298220i bk4: 448a 2297959i bk5: 448a 2298058i bk6: 488a 2298063i bk7: 488a 2297685i bk8: 512a 2297666i bk9: 512a 2297344i bk10: 512a 2297302i bk11: 512a 2297318i bk12: 464a 2297800i bk13: 464a 2298093i bk14: 436a 2298946i bk15: 436a 2298495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0606017
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293405 n_act=646 n_pre=630 n_req=2019 n_rd=7264 n_write=203 bw_util=0.006487
n_activity=35583 dram_eff=0.4197
bk0: 384a 2298471i bk1: 384a 2298608i bk2: 388a 2298637i bk3: 388a 2298555i bk4: 448a 2298137i bk5: 448a 2298342i bk6: 488a 2297796i bk7: 488a 2297787i bk8: 512a 2297687i bk9: 512a 2297610i bk10: 512a 2297782i bk11: 512a 2297512i bk12: 464a 2297856i bk13: 464a 2297506i bk14: 436a 2298684i bk15: 436a 2298199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0557058
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293450 n_act=621 n_pre=605 n_req=2018 n_rd=7272 n_write=200 bw_util=0.006491
n_activity=33706 dram_eff=0.4434
bk0: 384a 2298501i bk1: 384a 2298712i bk2: 392a 2297995i bk3: 392a 2297689i bk4: 448a 2297826i bk5: 448a 2298394i bk6: 488a 2297756i bk7: 488a 2297298i bk8: 512a 2297135i bk9: 512a 2296863i bk10: 512a 2297040i bk11: 512a 2297305i bk12: 464a 2298449i bk13: 464a 2297816i bk14: 436a 2298151i bk15: 436a 2298393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0638764
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293499 n_act=607 n_pre=591 n_req=2009 n_rd=7256 n_write=195 bw_util=0.006473
n_activity=34406 dram_eff=0.4331
bk0: 384a 2298393i bk1: 384a 2297806i bk2: 392a 2297970i bk3: 392a 2297379i bk4: 448a 2298525i bk5: 448a 2297988i bk6: 488a 2297452i bk7: 488a 2297827i bk8: 512a 2297514i bk9: 512a 2297440i bk10: 512a 2297160i bk11: 512a 2296863i bk12: 464a 2297990i bk13: 464a 2297428i bk14: 428a 2298293i bk15: 428a 2298614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0679665
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293428 n_act=636 n_pre=620 n_req=2019 n_rd=7260 n_write=204 bw_util=0.006484
n_activity=34622 dram_eff=0.4312
bk0: 384a 2298887i bk1: 384a 2299081i bk2: 392a 2298717i bk3: 392a 2298491i bk4: 448a 2298360i bk5: 448a 2298163i bk6: 488a 2297781i bk7: 488a 2298363i bk8: 512a 2297948i bk9: 512a 2297427i bk10: 512a 2297774i bk11: 512a 2297342i bk12: 468a 2297966i bk13: 464a 2297745i bk14: 428a 2298520i bk15: 428a 2298836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0514485
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293467 n_act=616 n_pre=600 n_req=2017 n_rd=7264 n_write=201 bw_util=0.006485
n_activity=34380 dram_eff=0.4343
bk0: 384a 2298681i bk1: 384a 2298489i bk2: 392a 2298429i bk3: 392a 2297820i bk4: 448a 2297999i bk5: 448a 2297849i bk6: 492a 2298040i bk7: 492a 2297853i bk8: 512a 2297834i bk9: 512a 2297605i bk10: 512a 2297463i bk11: 512a 2297238i bk12: 464a 2297878i bk13: 464a 2297512i bk14: 428a 2298639i bk15: 428a 2298486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0607767
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2302148 n_nop=2293458 n_act=623 n_pre=607 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006481
n_activity=34640 dram_eff=0.4307
bk0: 384a 2297893i bk1: 384a 2297745i bk2: 392a 2297920i bk3: 392a 2297590i bk4: 448a 2298079i bk5: 448a 2297760i bk6: 492a 2297402i bk7: 492a 2297404i bk8: 512a 2297416i bk9: 512a 2297418i bk10: 512a 2297516i bk11: 512a 2297230i bk12: 464a 2297656i bk13: 464a 2297368i bk14: 428a 2298118i bk15: 428a 2297719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.068059

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[7]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 2
L2_cache_bank[9]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[10]: Access = 52845, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 53554, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 54010, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 3
L2_cache_bank[14]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[15]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 62152, Miss = 908, Miss_rate = 0.015, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 2
L2_cache_bank[20]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 1
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3495
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.21659
	minimum = 6
	maximum = 21
Network latency average = 7.21466
	minimum = 6
	maximum = 21
Slowest packet = 2367400
Flit latency average = 6.83446
	minimum = 6
	maximum = 20
Slowest flit = 4069640
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00369663
	minimum = 0.00284356 (at node 2)
	maximum = 0.00444306 (at node 28)
Accepted packet rate average = 0.00369663
	minimum = 0.00284356 (at node 2)
	maximum = 0.00444306 (at node 28)
Injected flit rate average = 0.00554494
	minimum = 0.00284356 (at node 2)
	maximum = 0.00884169 (at node 28)
Accepted flit rate average= 0.00554494
	minimum = 0.00408762 (at node 35)
	maximum = 0.00790865 (at node 8)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1122 (19 samples)
	minimum = 6 (19 samples)
	maximum = 334.158 (19 samples)
Network latency average = 20.8998 (19 samples)
	minimum = 6 (19 samples)
	maximum = 243.421 (19 samples)
Flit latency average = 21.8295 (19 samples)
	minimum = 6 (19 samples)
	maximum = 242.632 (19 samples)
Fragmentation average = 0.00691872 (19 samples)
	minimum = 0 (19 samples)
	maximum = 82.8947 (19 samples)
Injected packet rate average = 0.0230157 (19 samples)
	minimum = 0.0169458 (19 samples)
	maximum = 0.052554 (19 samples)
Accepted packet rate average = 0.0230157 (19 samples)
	minimum = 0.0169458 (19 samples)
	maximum = 0.052554 (19 samples)
Injected flit rate average = 0.0374147 (19 samples)
	minimum = 0.0211414 (19 samples)
	maximum = 0.0792455 (19 samples)
Accepted flit rate average = 0.0374147 (19 samples)
	minimum = 0.0274069 (19 samples)
	maximum = 0.100384 (19 samples)
Injected packet size average = 1.62562 (19 samples)
Accepted packet size average = 1.62562 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 58 sec (2578 sec)
gpgpu_simulation_rate = 11806 (inst/sec)
gpgpu_simulation_rate = 2136 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 970
gpu_sim_insn = 1114112
gpu_ipc =    1148.5691
gpu_tot_sim_cycle = 5731977
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       5.5043
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 859613
gpu_stall_icnt2sh    = 2839197
partiton_reqs_in_parallel = 21340
partiton_reqs_in_parallel_total    = 26416515
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6123
partiton_reqs_in_parallel_util = 21340
partiton_reqs_in_parallel_util_total    = 26416515
gpu_sim_cycle_parition_util = 970
gpu_tot_sim_cycle_parition_util    = 1238634
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3277
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.1213 GB/Sec
L2_BW_total  =      19.6329 GB/Sec
gpu_total_sim_rate=12205

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315588
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2305, 1989, 2241, 1937, 1854, 2045, 2001, 2203, 2305, 1976, 1956, 2232, 1754, 1794, 1792, 2073, 1635, 1124, 1429, 1364, 1658, 1413, 1403, 1266, 1266, 1354, 1535, 1450, 1341, 1410, 1251, 1418, 1323, 1375, 1576, 1394, 1367, 1069, 1204, 1365, 1259, 1128, 1474, 1205, 1305, 1346, 1210, 1155, 1526, 1224, 1535, 1307, 1271, 1671, 1714, 1438, 1255, 1224, 1173, 1186, 1390, 1357, 1412, 1468, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3376058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3324089
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 47083
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3847357	W0_Idle:32011991	W0_Scoreboard:23276134	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 980 
maxdqlatency = 0 
maxmflatency = 184846 
averagemflatency = 747 
max_icnt2mem_latency = 184719 
max_icnt2sh_latency = 5498755 
mrq_lat_table:14274 	330 	477 	1480 	1257 	1160 	1005 	1133 	825 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	882833 	257187 	7168 	7044 	3118 	3653 	11452 	8322 	6214 	99 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	257894 	51221 	368396 	201336 	114400 	135230 	17254 	4706 	4342 	2844 	3736 	11448 	8203 	6144 	99 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	218795 	216581 	399424 	51066 	5831 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	275120 	18139 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1087 	119 	81 	62 	36 	30 	37 	19 	15 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        21        17        10        18        18        13        13        14        12        14        16        16 
dram[1]:        17        16        15        16        12        13         8        18        13        22        12        16        11        17        16        16 
dram[2]:        16        16        17        15        17        18        15        10        16        16        12        12        16        11        16        16 
dram[3]:        16        16        16        16        15        14        15        17        12        16        12        16        15        12        16        16 
dram[4]:        16        16        15        15        18        15        12        15        14        20        14        10         9        18        16        16 
dram[5]:        16        16        15        15        18        18         9        11        16        16        14        10        15        10        16        10 
dram[6]:        16        16        15        15        16        17        14        19        16        16        14        18        14        14        16        16 
dram[7]:        17        16        16        14        18        13        16        11        12        26        14        14        14        16        16        16 
dram[8]:        16        16        15        14        19        25        10        14        20        12        12        12        14        12        16        16 
dram[9]:        16        16        15        16        15        16        10        12        14        16        16        14        16        11        16        16 
dram[10]:        17        16        14        14        11        25        12        11        18        27        12        12        16        21        16        16 
maximum service time to same row:
dram[0]:     62289    108483     64576     69589    230757    155343    132571    115556    150668    153961    154930    141447     96241    240400    113776     95224 
dram[1]:     63148     70065    119004    239596    117601    117172    217129     84960    259295    150604    271186    151278     97913     52131     50150     72949 
dram[2]:     62286     62286     64573    118994     73330    133957    137073     83755     84581    143978     48084     45660    122726     70208    116675     72128 
dram[3]:     71469     62278    118989     45905    109607    230882    116924    145164    147764    148768    104197    125180     84275     93463    106189    263304 
dram[4]:     62283     62290     45807     87087     74032    131624     87528    120590    248647     52977    131814    126103     69254    119999     66695     69607 
dram[5]:     62295     70066    118985    264869    187685    107588    147232    123134     88186    144822     76347    119000    253800    126916     79949    106574 
dram[6]:     70063     62294     57674     67301     38496     53796    136704    114074    141680     90173    121549     93708    113735    105944    140304    263651 
dram[7]:    118971     66010     26963     69489     94503    141784    138032    131510     70366     83322     98601    101520    127143    127776     92731     19504 
dram[8]:     87300     62285     88084     49930    114923    114203    140947     89373    219596    222467    106706     96016     84126    119387     54572    125963 
dram[9]:     70068     62288     68738     64579     82036    218062     52446     54277     94041    124438     45673    119381    131078    115018    125748    263861 
dram[10]:     70068     62288     45934     45881    116220    126904    116914    253524     85905     90170    194740     94561     92336     99729    133972    195636 
average row accesses per activate:
dram[0]:  3.592592  3.233333  3.535714  2.675676  3.000000  3.611111  2.836735  2.816327  3.063830  2.636364  2.920000  3.200000  3.093023  3.022727  3.870968  4.285714 
dram[1]:  3.592592  2.909091  2.800000  3.769231  3.046512  3.909091  3.000000  3.136364  3.318182  2.938776  2.716981  2.823529  2.891304  3.350000  3.270270  4.444445 
dram[2]:  3.840000  3.200000  3.300000  3.500000  2.954545  3.250000  3.159091  2.563636  2.666667  2.769231  2.589286  3.200000  3.970588  3.166667  3.750000  3.428571 
dram[3]:  3.428571  3.000000  2.828571  3.062500  3.666667  2.954545  2.780000  2.622642  3.130435  3.000000  2.880000  3.348837  3.621622  3.410256  3.243243  4.285714 
dram[4]:  3.428571  3.310345  3.062500  3.266667  3.578947  2.931818  2.574074  3.065217  3.000000  3.222222  3.127660  2.938776  3.292683  4.290323  3.903226  3.812500 
dram[5]:  3.428571  3.428571  2.722222  2.722222  3.170732  3.410256  2.916667  2.527273  3.020833  3.085106  3.452381  3.476191  2.869565  2.770833  4.481482  3.485714 
dram[6]:  3.692308  2.909091  2.911765  3.482759  3.909091  3.333333  2.936170  3.227273  2.938776  2.880000  2.807692  3.536585  2.933333  3.473684  4.066667  3.935484 
dram[7]:  3.880000  4.000000  3.482759  2.500000  3.459460  2.977273  3.000000  3.159091  3.348837  3.692308  3.348837  3.000000  3.666667  3.069767  2.809524  5.130435 
dram[8]:  3.096774  3.096774  3.125000  2.941176  3.119048  2.977273  2.603774  3.325581  3.348837  3.063830  2.769231  3.063830  3.390244  4.000000  3.400000  4.214286 
dram[9]:  2.823529  3.555556  3.366667  2.589744  3.447368  3.170732  3.043478  3.414634  3.348837  3.476191  3.152174  3.200000  3.526316  3.410256  3.189189  3.933333 
dram[10]:  3.592592  3.310345  3.030303  2.857143  2.600000  3.540540  2.673077  3.279070  2.823529  3.372093  3.512195  3.200000  3.300000  3.911765  3.933333  3.575758 
average row locality = 22168/6934 = 3.197000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        18        17        16        16        17        18        16        16        16        12        12 
dram[1]:         1         0         1         1        19        17        16        16        18        16        16        16        16        17        13        12 
dram[2]:         0         0         2         1        18        18        17        19        16        16        17        16        18        16        12        12 
dram[3]:         0         0         2         1        20        18        17        17        16        16        16        16        17        16        12        12 
dram[4]:         0         0         1         1        24        17        17        19        16        17        19        16        19        17        12        13 
dram[5]:         0         0         1         1        18        21        18        17        17        17        17        18        16        17        12        13 
dram[6]:         0         0         1         3        17        18        16        20        16        16        18        17        16        16        13        13 
dram[7]:         1         0         3         2        16        19        19        17        16        16        16        16        16        16        11        11 
dram[8]:         0         0         2         2        19        19        16        21        16        16        16        16        22        16        12        11 
dram[9]:         0         0         3         3        19        18        17        17        16        18        17        16        18        17        11        11 
dram[10]:         1         0         2         2        18        19        16        18        16        17        16        16        16        17        11        11 
total reads: 2192
min_bank_accesses = 0!
chip skew: 208/195 = 1.07
average mf latency per bank:
dram[0]:      52107     49610     40255     43413     45566     44886     37611     38662     32320     32845     28347     30720     33048     32055     50713     53060
dram[1]:      53339     54560     43239     43555     47260     49035     35715     39125     32799     33790     27809     29076     31589     32200     52192     52363
dram[2]:      52388     52467     42762     41962     48808     46177     36859     34430     32538     35147     28941     27906     29880     30912     52523     50592
dram[3]:      51807     52995     42559     41010     46909     46731     38509     36181     33222     33595     30473     29439     31499     32303     50734     51924
dram[4]:      48920     49632     41861     43280     45220     46751     38372     36944     37386     32519     28482     29832     32473     33167     52600     52307
dram[5]:      49763     47468     45181     44533     47462     43632     34009     35259     33070     34110     29058     31968     33122     32705     50546     51977
dram[6]:      53143     49467     46038     43312     46823     45617     37350     36059     39424     37886     28313     28086     33376     34490     52433     50085
dram[7]:      55333     50740     44620     43229     48867     43313     37446     38776     35939     34386     28054     27069     34792     32646     52465     51549
dram[8]:      50601     50196     43429     44048     46272     50284     37970     37790     33695     34237     31331     29863     47040     35091     52453     52655
dram[9]:      47683     52881     40863     40376     46775     49015     37834     33009     32759     31712     28849     30174     31805     31996     53412     54999
dram[10]:      50238     51285     44410     43540     47501     45871     38181     35256     36035     32004     30200     29832     32167     33182     56733     53086
maximum mf latency per bank:
dram[0]:      50726    118704     52049    118728     54778     68984     76043    118419     54332     56616     55239     91316     79573     79581     49648     71300
dram[1]:      57439     58696     50593     50518    118704    118497     56413     76021     56718     53838     55219     55252     56125     89850     66134     66151
dram[2]:      49281     58697    118503    118723    118498     53597     71827     54492     53665    171978     79557     53309     56095     56103    118675     66134
dram[3]:      51835     49390    118390     50451    118718     56165     76028     57474     91321     53814     91235     53494     48671     79562     51036     51038
dram[4]:      49242     58697     50290     50394     56324     56199    101401     54497    171972     53994     54513     64691     79565    118434     66145     51107
dram[5]:      48612     49264    118610     57527     95654     56239     54282     95662     56605     53923     54622     79570     89856     71931     50667     89850
dram[6]:      49408     49264     57573     52037     56314     56192     75289     54185    184845    184846     50914     49278     56189     89852     66146     67138
dram[7]:     138302     51831     60944     54440     53523     53476     54284     95565     53369     53721     49314     72119     62813     69423     51378     50588
dram[8]:      69934     49269     51107     57521    118322     95567     54253    181972     61572     53751    118788     79564     66145     53191     66153     50593
dram[9]:      51827     58708     50962     52072     95655     71817     71817     54217     79558     54340     54373     54509     53228     81499    138099     69926
dram[10]:      57440     63901     52049     51060    118713     55600    182753     76008    118708     54247     91233     79567     82991     82999    137776    137770
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295214 n_act=643 n_pre=627 n_req=2013 n_rd=7268 n_write=196 bw_util=0.006479
n_activity=34713 dram_eff=0.43
bk0: 388a 2300193i bk1: 384a 2299667i bk2: 388a 2299867i bk3: 388a 2299514i bk4: 448a 2300055i bk5: 448a 2300331i bk6: 488a 2299438i bk7: 488a 2299287i bk8: 512a 2299111i bk9: 512a 2298946i bk10: 512a 2298917i bk11: 512a 2298667i bk12: 468a 2299225i bk13: 468a 2299155i bk14: 432a 2300053i bk15: 432a 2299728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0633721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295237 n_act=634 n_pre=618 n_req=2011 n_rd=7264 n_write=195 bw_util=0.006475
n_activity=35002 dram_eff=0.4262
bk0: 384a 2300375i bk1: 384a 2299882i bk2: 388a 2300042i bk3: 388a 2299806i bk4: 448a 2299917i bk5: 448a 2300167i bk6: 488a 2299561i bk7: 488a 2299250i bk8: 512a 2299244i bk9: 512a 2298807i bk10: 512a 2299375i bk11: 512a 2299045i bk12: 468a 2299079i bk13: 468a 2299163i bk14: 432a 2299974i bk15: 432a 2300656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0633595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295210 n_act=646 n_pre=630 n_req=2014 n_rd=7264 n_write=198 bw_util=0.006478
n_activity=34219 dram_eff=0.4361
bk0: 384a 2300029i bk1: 384a 2299681i bk2: 388a 2299554i bk3: 388a 2299279i bk4: 448a 2300005i bk5: 448a 2300083i bk6: 488a 2299241i bk7: 488a 2299791i bk8: 512a 2299138i bk9: 512a 2299072i bk10: 512a 2298790i bk11: 512a 2299026i bk12: 468a 2299531i bk13: 468a 2299225i bk14: 432a 2299558i bk15: 432a 2299272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0636946
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295228 n_act=638 n_pre=622 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006476
n_activity=34906 dram_eff=0.4274
bk0: 384a 2300485i bk1: 384a 2300191i bk2: 388a 2300274i bk3: 388a 2299912i bk4: 448a 2300648i bk5: 448a 2300764i bk6: 488a 2300068i bk7: 488a 2299964i bk8: 512a 2299554i bk9: 512a 2299346i bk10: 512a 2299197i bk11: 512a 2299182i bk12: 468a 2299835i bk13: 468a 2299614i bk14: 432a 2300661i bk15: 432a 2300417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0560434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295242 n_act=625 n_pre=609 n_req=2024 n_rd=7264 n_write=208 bw_util=0.006486
n_activity=34745 dram_eff=0.4301
bk0: 384a 2300434i bk1: 384a 2299913i bk2: 388a 2300014i bk3: 388a 2300020i bk4: 448a 2299759i bk5: 448a 2299858i bk6: 488a 2299863i bk7: 488a 2299485i bk8: 512a 2299466i bk9: 512a 2299144i bk10: 512a 2299102i bk11: 512a 2299118i bk12: 464a 2299600i bk13: 464a 2299893i bk14: 436a 2300746i bk15: 436a 2300295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0605543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295205 n_act=646 n_pre=630 n_req=2019 n_rd=7264 n_write=203 bw_util=0.006482
n_activity=35583 dram_eff=0.4197
bk0: 384a 2300271i bk1: 384a 2300408i bk2: 388a 2300437i bk3: 388a 2300355i bk4: 448a 2299937i bk5: 448a 2300142i bk6: 488a 2299596i bk7: 488a 2299587i bk8: 512a 2299487i bk9: 512a 2299410i bk10: 512a 2299582i bk11: 512a 2299312i bk12: 464a 2299656i bk13: 464a 2299306i bk14: 436a 2300484i bk15: 436a 2299999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0556623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295250 n_act=621 n_pre=605 n_req=2018 n_rd=7272 n_write=200 bw_util=0.006486
n_activity=33706 dram_eff=0.4434
bk0: 384a 2300301i bk1: 384a 2300512i bk2: 392a 2299795i bk3: 392a 2299489i bk4: 448a 2299626i bk5: 448a 2300194i bk6: 488a 2299556i bk7: 488a 2299098i bk8: 512a 2298935i bk9: 512a 2298663i bk10: 512a 2298840i bk11: 512a 2299105i bk12: 464a 2300249i bk13: 464a 2299616i bk14: 436a 2299951i bk15: 436a 2300193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0638265
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295299 n_act=607 n_pre=591 n_req=2009 n_rd=7256 n_write=195 bw_util=0.006468
n_activity=34406 dram_eff=0.4331
bk0: 384a 2300193i bk1: 384a 2299606i bk2: 392a 2299770i bk3: 392a 2299179i bk4: 448a 2300325i bk5: 448a 2299788i bk6: 488a 2299252i bk7: 488a 2299627i bk8: 512a 2299314i bk9: 512a 2299240i bk10: 512a 2298960i bk11: 512a 2298663i bk12: 464a 2299790i bk13: 464a 2299228i bk14: 428a 2300093i bk15: 428a 2300414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0679134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295228 n_act=636 n_pre=620 n_req=2019 n_rd=7260 n_write=204 bw_util=0.006479
n_activity=34622 dram_eff=0.4312
bk0: 384a 2300687i bk1: 384a 2300881i bk2: 392a 2300517i bk3: 392a 2300291i bk4: 448a 2300160i bk5: 448a 2299963i bk6: 488a 2299581i bk7: 488a 2300163i bk8: 512a 2299748i bk9: 512a 2299227i bk10: 512a 2299574i bk11: 512a 2299142i bk12: 468a 2299766i bk13: 464a 2299545i bk14: 428a 2300320i bk15: 428a 2300636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0514083
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295267 n_act=616 n_pre=600 n_req=2017 n_rd=7264 n_write=201 bw_util=0.00648
n_activity=34380 dram_eff=0.4343
bk0: 384a 2300481i bk1: 384a 2300289i bk2: 392a 2300229i bk3: 392a 2299620i bk4: 448a 2299799i bk5: 448a 2299649i bk6: 492a 2299840i bk7: 492a 2299653i bk8: 512a 2299634i bk9: 512a 2299405i bk10: 512a 2299263i bk11: 512a 2299038i bk12: 464a 2299678i bk13: 464a 2299312i bk14: 428a 2300439i bk15: 428a 2300286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0607292
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2303948 n_nop=2295258 n_act=623 n_pre=607 n_req=2012 n_rd=7264 n_write=196 bw_util=0.006476
n_activity=34640 dram_eff=0.4307
bk0: 384a 2299693i bk1: 384a 2299545i bk2: 392a 2299720i bk3: 392a 2299390i bk4: 448a 2299879i bk5: 448a 2299560i bk6: 492a 2299202i bk7: 492a 2299204i bk8: 512a 2299216i bk9: 512a 2299218i bk10: 512a 2299316i bk11: 512a 2299030i bk12: 464a 2299456i bk13: 464a 2299168i bk14: 428a 2299918i bk15: 428a 2299519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0680059

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[4]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[7]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 2
L2_cache_bank[9]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[10]: Access = 52941, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 54102, Miss = 909, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 3
L2_cache_bank[14]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[15]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[16]: Access = 62244, Miss = 908, Miss_rate = 0.015, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 2
L2_cache_bank[20]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 1
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3495
L2_total_cache_reservation_fails = 10
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293118
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.89478
	minimum = 6
	maximum = 32
Network latency average = 8.67188
	minimum = 6
	maximum = 29
Slowest packet = 2371226
Flit latency average = 8.4069
	minimum = 6
	maximum = 28
Slowest flit = 4075732
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422704
	minimum = 0.0330237 (at node 2)
	maximum = 0.0495356 (at node 34)
Accepted packet rate average = 0.0422704
	minimum = 0.0330237 (at node 2)
	maximum = 0.0495356 (at node 34)
Injected flit rate average = 0.0634056
	minimum = 0.0330237 (at node 2)
	maximum = 0.0990712 (at node 34)
Accepted flit rate average= 0.0634056
	minimum = 0.0474716 (at node 28)
	maximum = 0.0825593 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.8514 (20 samples)
	minimum = 6 (20 samples)
	maximum = 319.05 (20 samples)
Network latency average = 20.2884 (20 samples)
	minimum = 6 (20 samples)
	maximum = 232.7 (20 samples)
Flit latency average = 21.1583 (20 samples)
	minimum = 6 (20 samples)
	maximum = 231.9 (20 samples)
Fragmentation average = 0.00657278 (20 samples)
	minimum = 0 (20 samples)
	maximum = 78.75 (20 samples)
Injected packet rate average = 0.0239784 (20 samples)
	minimum = 0.0177497 (20 samples)
	maximum = 0.0524031 (20 samples)
Accepted packet rate average = 0.0239784 (20 samples)
	minimum = 0.0177497 (20 samples)
	maximum = 0.0524031 (20 samples)
Injected flit rate average = 0.0387143 (20 samples)
	minimum = 0.0217355 (20 samples)
	maximum = 0.0802368 (20 samples)
Accepted flit rate average = 0.0387143 (20 samples)
	minimum = 0.0284101 (20 samples)
	maximum = 0.0994925 (20 samples)
Injected packet size average = 1.61455 (20 samples)
Accepted packet size average = 1.61455 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 5 sec (2585 sec)
gpgpu_simulation_rate = 12205 (inst/sec)
gpgpu_simulation_rate = 2217 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 41167 Tlb_hit: 38812 Tlb_miss: 2355 Tlb_hit_rate: 0.942794
Shader1: Tlb_access: 44752 Tlb_hit: 42476 Tlb_miss: 2276 Tlb_hit_rate: 0.949142
Shader2: Tlb_access: 41091 Tlb_hit: 38839 Tlb_miss: 2252 Tlb_hit_rate: 0.945195
Shader3: Tlb_access: 43250 Tlb_hit: 40823 Tlb_miss: 2427 Tlb_hit_rate: 0.943884
Shader4: Tlb_access: 43401 Tlb_hit: 41054 Tlb_miss: 2347 Tlb_hit_rate: 0.945923
Shader5: Tlb_access: 42885 Tlb_hit: 40510 Tlb_miss: 2375 Tlb_hit_rate: 0.944619
Shader6: Tlb_access: 44237 Tlb_hit: 41728 Tlb_miss: 2509 Tlb_hit_rate: 0.943283
Shader7: Tlb_access: 38408 Tlb_hit: 36090 Tlb_miss: 2318 Tlb_hit_rate: 0.939648
Shader8: Tlb_access: 41505 Tlb_hit: 39091 Tlb_miss: 2414 Tlb_hit_rate: 0.941838
Shader9: Tlb_access: 41329 Tlb_hit: 38880 Tlb_miss: 2449 Tlb_hit_rate: 0.940744
Shader10: Tlb_access: 41762 Tlb_hit: 39262 Tlb_miss: 2500 Tlb_hit_rate: 0.940137
Shader11: Tlb_access: 42324 Tlb_hit: 39869 Tlb_miss: 2455 Tlb_hit_rate: 0.941995
Shader12: Tlb_access: 38445 Tlb_hit: 36075 Tlb_miss: 2370 Tlb_hit_rate: 0.938353
Shader13: Tlb_access: 43702 Tlb_hit: 41155 Tlb_miss: 2547 Tlb_hit_rate: 0.941719
Shader14: Tlb_access: 37524 Tlb_hit: 35207 Tlb_miss: 2317 Tlb_hit_rate: 0.938253
Shader15: Tlb_access: 38644 Tlb_hit: 36343 Tlb_miss: 2301 Tlb_hit_rate: 0.940456
Shader16: Tlb_access: 40005 Tlb_hit: 37624 Tlb_miss: 2381 Tlb_hit_rate: 0.940482
Shader17: Tlb_access: 43899 Tlb_hit: 41314 Tlb_miss: 2585 Tlb_hit_rate: 0.941115
Shader18: Tlb_access: 39432 Tlb_hit: 37114 Tlb_miss: 2318 Tlb_hit_rate: 0.941215
Shader19: Tlb_access: 42618 Tlb_hit: 40163 Tlb_miss: 2455 Tlb_hit_rate: 0.942395
Shader20: Tlb_access: 43266 Tlb_hit: 40789 Tlb_miss: 2477 Tlb_hit_rate: 0.942750
Shader21: Tlb_access: 42791 Tlb_hit: 40322 Tlb_miss: 2469 Tlb_hit_rate: 0.942301
Shader22: Tlb_access: 39777 Tlb_hit: 37436 Tlb_miss: 2341 Tlb_hit_rate: 0.941147
Shader23: Tlb_access: 44466 Tlb_hit: 42157 Tlb_miss: 2309 Tlb_hit_rate: 0.948073
Shader24: Tlb_access: 44026 Tlb_hit: 41680 Tlb_miss: 2346 Tlb_hit_rate: 0.946713
Shader25: Tlb_access: 44747 Tlb_hit: 42370 Tlb_miss: 2377 Tlb_hit_rate: 0.946879
Shader26: Tlb_access: 45417 Tlb_hit: 43051 Tlb_miss: 2366 Tlb_hit_rate: 0.947905
Shader27: Tlb_access: 43857 Tlb_hit: 41555 Tlb_miss: 2302 Tlb_hit_rate: 0.947511
Tlb_tot_access: 1178727 Tlb_tot_hit: 1111789, Tlb_tot_miss: 66938, Tlb_tot_hit_rate: 0.943212
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 273 Tlb_invalidate: 243 Tlb_evict: 0 Tlb_page_evict: 243
Shader1: Tlb_validate: 293 Tlb_invalidate: 262 Tlb_evict: 0 Tlb_page_evict: 262
Shader2: Tlb_validate: 291 Tlb_invalidate: 258 Tlb_evict: 0 Tlb_page_evict: 258
Shader3: Tlb_validate: 287 Tlb_invalidate: 252 Tlb_evict: 0 Tlb_page_evict: 252
Shader4: Tlb_validate: 280 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader5: Tlb_validate: 284 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader6: Tlb_validate: 279 Tlb_invalidate: 235 Tlb_evict: 0 Tlb_page_evict: 235
Shader7: Tlb_validate: 278 Tlb_invalidate: 231 Tlb_evict: 0 Tlb_page_evict: 231
Shader8: Tlb_validate: 291 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader9: Tlb_validate: 284 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader10: Tlb_validate: 297 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader11: Tlb_validate: 289 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader12: Tlb_validate: 293 Tlb_invalidate: 249 Tlb_evict: 0 Tlb_page_evict: 249
Shader13: Tlb_validate: 289 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader14: Tlb_validate: 290 Tlb_invalidate: 241 Tlb_evict: 0 Tlb_page_evict: 241
Shader15: Tlb_validate: 275 Tlb_invalidate: 221 Tlb_evict: 0 Tlb_page_evict: 221
Shader16: Tlb_validate: 319 Tlb_invalidate: 265 Tlb_evict: 0 Tlb_page_evict: 265
Shader17: Tlb_validate: 302 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader18: Tlb_validate: 284 Tlb_invalidate: 223 Tlb_evict: 0 Tlb_page_evict: 223
Shader19: Tlb_validate: 305 Tlb_invalidate: 236 Tlb_evict: 0 Tlb_page_evict: 236
Shader20: Tlb_validate: 312 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader21: Tlb_validate: 282 Tlb_invalidate: 221 Tlb_evict: 0 Tlb_page_evict: 221
Shader22: Tlb_validate: 290 Tlb_invalidate: 229 Tlb_evict: 0 Tlb_page_evict: 229
Shader23: Tlb_validate: 311 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader24: Tlb_validate: 311 Tlb_invalidate: 258 Tlb_evict: 0 Tlb_page_evict: 258
Shader25: Tlb_validate: 293 Tlb_invalidate: 249 Tlb_evict: 0 Tlb_page_evict: 249
Shader26: Tlb_validate: 317 Tlb_invalidate: 276 Tlb_evict: 0 Tlb_page_evict: 276
Shader27: Tlb_validate: 284 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Tlb_tot_valiate: 8183 Tlb_invalidate: 6859, Tlb_tot_evict: 0, Tlb_tot_evict page: 6859
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 3 | Page: 525574 Trashed: 1 | Page: 525582 Trashed: 1 | Page: 525601 Trashed: 1 | Total 49
Shader1: Page: 524876 Trashed: 1 | Page: 524960 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525067 Trashed: 1 | Page: 525557 Trashed: 1 | Page: 525559 Trashed: 1 | Page: 525560 Trashed: 1 | Page: 525564 Trashed: 1 | Page: 525567 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525577 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525602 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525616 Trashed: 1 | Page: 525619 Trashed: 1 | Total 63
Shader2: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 4 | Page: 525273 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525568 Trashed: 1 | Page: 525573 Trashed: 1 | Page: 525575 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525584 Trashed: 1 | Page: 525587 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525590 Trashed: 1 | Page: 525604 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525608 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525617 Trashed: 1 | Page: 525618 Trashed: 1 | Total 63
Shader3: Page: 524889 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525106 Trashed: 1 | Page: 525564 Trashed: 1 | Page: 525567 Trashed: 1 | Page: 525572 Trashed: 1 | Page: 525573 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525614 Trashed: 1 | Page: 525616 Trashed: 1 | Total 57
Shader4: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525560 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525575 Trashed: 1 | Page: 525579 Trashed: 1 | Page: 525588 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525609 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525620 Trashed: 1 | Total 56
Shader5: Page: 524880 Trashed: 1 | Page: 524964 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 4 | Page: 525282 Trashed: 1 | Page: 525561 Trashed: 1 | Page: 525562 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525603 Trashed: 1 | Page: 525604 Trashed: 1 | Page: 525608 Trashed: 1 | Total 54
Shader6: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 4 | Page: 525582 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525613 Trashed: 1 | Total 53
Shader7: Page: 524882 Trashed: 1 | Page: 524965 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 5 | Page: 525012 Trashed: 2 | Page: 525288 Trashed: 1 | Page: 525560 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525567 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525597 Trashed: 1 | Total 57
Shader8: Page: 524883 Trashed: 1 | Page: 524966 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 5 | Page: 525012 Trashed: 2 | Page: 525255 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525564 Trashed: 1 | Page: 525566 Trashed: 1 | Page: 525578 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525613 Trashed: 1 | Total 60
Shader9: Page: 524895 Trashed: 1 | Page: 524967 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525124 Trashed: 1 | Page: 525560 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525570 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525582 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525608 Trashed: 1 | Total 57
Shader10: Page: 524968 Trashed: 1 | Page: 524969 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525563 Trashed: 1 | Page: 525564 Trashed: 1 | Page: 525565 Trashed: 1 | Page: 525571 Trashed: 1 | Page: 525575 Trashed: 1 | Page: 525579 Trashed: 1 | Page: 525586 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525604 Trashed: 1 | Page: 525605 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525616 Trashed: 1 | Total 65
Shader11: Page: 524969 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Total 50
Shader12: Page: 524970 Trashed: 1 | Page: 524971 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 1 | Page: 525134 Trashed: 1 | Page: 525561 Trashed: 1 | Page: 525567 Trashed: 1 | Page: 525578 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525582 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525608 Trashed: 1 | Page: 525609 Trashed: 1 | Page: 525610 Trashed: 1 | Page: 525611 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525617 Trashed: 1 | Page: 525619 Trashed: 1 | Total 62
Shader13: Page: 524971 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525566 Trashed: 1 | Page: 525572 Trashed: 1 | Page: 525584 Trashed: 1 | Page: 525586 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525605 Trashed: 1 | Page: 525606 Trashed: 1 | Total 54
Shader14: Page: 524917 Trashed: 1 | Page: 524972 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 4 | Page: 525381 Trashed: 1 | Page: 525565 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525578 Trashed: 1 | Page: 525581 Trashed: 1 | Page: 525588 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525604 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525614 Trashed: 1 | Page: 525618 Trashed: 1 | Total 64
Shader15: Page: 524973 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Total 49
Shader16: Page: 524919 Trashed: 1 | Page: 524974 Trashed: 1 | Page: 524975 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525363 Trashed: 1 | Page: 525557 Trashed: 1 | Page: 525558 Trashed: 1 | Page: 525559 Trashed: 1 | Page: 525560 Trashed: 1 | Page: 525562 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525577 Trashed: 1 | Page: 525581 Trashed: 1 | Page: 525582 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525601 Trashed: 1 | Page: 525602 Trashed: 1 | Page: 525604 Trashed: 1 | Page: 525609 Trashed: 1 | Page: 525610 Trashed: 1 | Page: 525611 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525614 Trashed: 1 | Page: 525615 Trashed: 1 | Page: 525616 Trashed: 1 | Page: 525617 Trashed: 1 | Page: 525619 Trashed: 1 | Total 78
Shader17: Page: 524975 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 4 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 4 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525402 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525566 Trashed: 1 | Page: 525571 Trashed: 1 | Page: 525572 Trashed: 1 | Page: 525574 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525602 Trashed: 1 | Page: 525608 Trashed: 1 | Page: 525615 Trashed: 1 | Page: 525619 Trashed: 1 | Total 64
Shader18: Page: 524976 Trashed: 1 | Page: 524977 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 1 | Page: 525012 Trashed: 4 | Page: 525152 Trashed: 1 | Page: 525381 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525611 Trashed: 1 | Total 53
Shader19: Page: 524950 Trashed: 1 | Page: 524977 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525558 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525572 Trashed: 1 | Page: 525586 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525600 Trashed: 1 | Page: 525603 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525609 Trashed: 1 | Page: 525610 Trashed: 1 | Page: 525616 Trashed: 1 | Total 63
Shader20: Page: 524934 Trashed: 1 | Page: 524978 Trashed: 1 | Page: 524979 Trashed: 1 | Page: 524986 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525242 Trashed: 1 | Page: 525397 Trashed: 1 | Page: 525558 Trashed: 1 | Page: 525564 Trashed: 1 | Page: 525566 Trashed: 1 | Page: 525580 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525606 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525614 Trashed: 1 | Page: 525615 Trashed: 1 | Page: 525620 Trashed: 1 | Total 67
Shader21: Page: 524952 Trashed: 1 | Page: 524979 Trashed: 1 | Page: 524997 Trashed: 2 | Page: 524998 Trashed: 4 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 4 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 4 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 4 | Page: 525294 Trashed: 1 | Page: 525581 Trashed: 1 | Page: 525598 Trashed: 1 | Total 51
Shader22: Page: 524980 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 3 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525333 Trashed: 1 | Page: 525557 Trashed: 1 | Page: 525558 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525616 Trashed: 1 | Page: 525617 Trashed: 1 | Total 56
Shader23: Page: 524926 Trashed: 1 | Page: 524954 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525083 Trashed: 1 | Page: 525300 Trashed: 1 | Page: 525557 Trashed: 1 | Page: 525560 Trashed: 1 | Page: 525561 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525568 Trashed: 1 | Page: 525571 Trashed: 1 | Page: 525574 Trashed: 1 | Page: 525577 Trashed: 1 | Page: 525581 Trashed: 1 | Page: 525585 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525601 Trashed: 1 | Page: 525604 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525610 Trashed: 1 | Page: 525612 Trashed: 1 | Total 70
Shader24: Page: 524871 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 1 | Page: 525053 Trashed: 1 | Page: 525084 Trashed: 1 | Page: 525085 Trashed: 1 | Page: 525558 Trashed: 1 | Page: 525561 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525566 Trashed: 1 | Page: 525567 Trashed: 1 | Page: 525568 Trashed: 1 | Page: 525571 Trashed: 1 | Page: 525572 Trashed: 1 | Page: 525575 Trashed: 1 | Page: 525581 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525585 Trashed: 1 | Page: 525598 Trashed: 1 | Page: 525602 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525611 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525615 Trashed: 1 | Total 69
Shader25: Page: 524872 Trashed: 1 | Page: 524939 Trashed: 1 | Page: 524997 Trashed: 4 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 4 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 1 | Page: 525055 Trashed: 1 | Page: 525089 Trashed: 1 | Page: 525256 Trashed: 1 | Page: 525558 Trashed: 1 | Page: 525564 Trashed: 1 | Page: 525565 Trashed: 1 | Page: 525566 Trashed: 1 | Page: 525581 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525612 Trashed: 1 | Page: 525618 Trashed: 1 | Page: 525619 Trashed: 1 | Total 59
Shader26: Page: 524984 Trashed: 1 | Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525091 Trashed: 1 | Page: 525391 Trashed: 1 | Page: 525393 Trashed: 1 | Page: 525557 Trashed: 1 | Page: 525558 Trashed: 1 | Page: 525561 Trashed: 1 | Page: 525562 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525564 Trashed: 1 | Page: 525571 Trashed: 1 | Page: 525572 Trashed: 1 | Page: 525573 Trashed: 1 | Page: 525576 Trashed: 1 | Page: 525577 Trashed: 1 | Page: 525581 Trashed: 1 | Page: 525585 Trashed: 1 | Page: 525589 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525593 Trashed: 1 | Page: 525594 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525596 Trashed: 1 | Page: 525599 Trashed: 1 | Page: 525602 Trashed: 1 | Page: 525606 Trashed: 1 | Page: 525608 Trashed: 1 | Page: 525609 Trashed: 1 | Page: 525610 Trashed: 1 | Page: 525614 Trashed: 1 | Page: 525615 Trashed: 1 | Page: 525616 Trashed: 1 | Page: 525618 Trashed: 1 | Page: 525619 Trashed: 1 | Total 82
Shader27: Page: 524997 Trashed: 3 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 3 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 4 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 4 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 3 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525557 Trashed: 1 | Page: 525559 Trashed: 1 | Page: 525560 Trashed: 1 | Page: 525595 Trashed: 1 | Page: 525597 Trashed: 1 | Page: 525608 Trashed: 1 | Page: 525613 Trashed: 1 | Page: 525618 Trashed: 1 | Total 55
Tlb_tot_thrash: 1680
========================================Page fault statistics==============================
Shader0: Page_table_access:2355 Page_hit: 1911 Page_miss: 444 Page_hit_rate: 0.811465
Shader1: Page_table_access:2276 Page_hit: 1764 Page_miss: 512 Page_hit_rate: 0.775044
Shader2: Page_table_access:2252 Page_hit: 1812 Page_miss: 440 Page_hit_rate: 0.804618
Shader3: Page_table_access:2427 Page_hit: 1911 Page_miss: 516 Page_hit_rate: 0.787392
Shader4: Page_table_access:2347 Page_hit: 1779 Page_miss: 568 Page_hit_rate: 0.757989
Shader5: Page_table_access:2375 Page_hit: 1720 Page_miss: 655 Page_hit_rate: 0.724211
Shader6: Page_table_access:2509 Page_hit: 1617 Page_miss: 892 Page_hit_rate: 0.644480
Shader7: Page_table_access:2318 Page_hit: 1471 Page_miss: 847 Page_hit_rate: 0.634599
Shader8: Page_table_access:2414 Page_hit: 1444 Page_miss: 970 Page_hit_rate: 0.598177
Shader9: Page_table_access:2449 Page_hit: 1479 Page_miss: 970 Page_hit_rate: 0.603920
Shader10: Page_table_access:2500 Page_hit: 1538 Page_miss: 962 Page_hit_rate: 0.615200
Shader11: Page_table_access:2455 Page_hit: 1503 Page_miss: 952 Page_hit_rate: 0.612220
Shader12: Page_table_access:2370 Page_hit: 1522 Page_miss: 848 Page_hit_rate: 0.642194
Shader13: Page_table_access:2547 Page_hit: 1508 Page_miss: 1039 Page_hit_rate: 0.592069
Shader14: Page_table_access:2317 Page_hit: 1470 Page_miss: 847 Page_hit_rate: 0.634441
Shader15: Page_table_access:2301 Page_hit: 1420 Page_miss: 881 Page_hit_rate: 0.617123
Shader16: Page_table_access:2381 Page_hit: 1521 Page_miss: 860 Page_hit_rate: 0.638807
Shader17: Page_table_access:2585 Page_hit: 1656 Page_miss: 929 Page_hit_rate: 0.640619
Shader18: Page_table_access:2318 Page_hit: 1690 Page_miss: 628 Page_hit_rate: 0.729077
Shader19: Page_table_access:2455 Page_hit: 1731 Page_miss: 724 Page_hit_rate: 0.705092
Shader20: Page_table_access:2477 Page_hit: 1701 Page_miss: 776 Page_hit_rate: 0.686718
Shader21: Page_table_access:2469 Page_hit: 1712 Page_miss: 757 Page_hit_rate: 0.693398
Shader22: Page_table_access:2341 Page_hit: 1701 Page_miss: 640 Page_hit_rate: 0.726613
Shader23: Page_table_access:2309 Page_hit: 1750 Page_miss: 559 Page_hit_rate: 0.757904
Shader24: Page_table_access:2346 Page_hit: 1754 Page_miss: 592 Page_hit_rate: 0.747656
Shader25: Page_table_access:2377 Page_hit: 1822 Page_miss: 555 Page_hit_rate: 0.766512
Shader26: Page_table_access:2366 Page_hit: 1921 Page_miss: 445 Page_hit_rate: 0.811919
Shader27: Page_table_access:2302 Page_hit: 1879 Page_miss: 423 Page_hit_rate: 0.816247
Page_table_tot_access: 66938 Page_tot_hit: 46707, Page_tot_miss 20231, Page_tot_hit_rate: 0.697765 Page_tot_fault: 107 Page_tot_pending: 20124
Total_memory_access_page_fault: 107, Average_latency: 3730272.000000
========================================Page thrashing statistics==============================
Page_validate: 1872 Page_evict_dirty: 464 Page_evict_not_dirty: 832
Page: 524869 Thrashed: 2
Page: 524870 Thrashed: 2
Page: 524871 Thrashed: 2
Page: 524872 Thrashed: 2
Page: 524873 Thrashed: 2
Page: 524874 Thrashed: 2
Page: 524875 Thrashed: 2
Page: 524876 Thrashed: 2
Page: 524877 Thrashed: 2
Page: 524878 Thrashed: 2
Page: 524879 Thrashed: 2
Page: 524880 Thrashed: 2
Page: 524881 Thrashed: 2
Page: 524882 Thrashed: 2
Page: 524883 Thrashed: 2
Page: 524884 Thrashed: 2
Page: 524885 Thrashed: 2
Page: 524886 Thrashed: 2
Page: 524887 Thrashed: 2
Page: 524888 Thrashed: 2
Page: 524889 Thrashed: 2
Page: 524890 Thrashed: 2
Page: 524891 Thrashed: 2
Page: 524892 Thrashed: 2
Page: 524893 Thrashed: 2
Page: 524894 Thrashed: 2
Page: 524895 Thrashed: 2
Page: 524896 Thrashed: 2
Page: 524897 Thrashed: 2
Page: 524898 Thrashed: 2
Page: 524899 Thrashed: 2
Page: 524900 Thrashed: 2
Page: 524917 Thrashed: 2
Page: 524918 Thrashed: 2
Page: 524919 Thrashed: 2
Page: 524920 Thrashed: 2
Page: 524921 Thrashed: 2
Page: 524922 Thrashed: 2
Page: 524923 Thrashed: 2
Page: 524924 Thrashed: 2
Page: 524925 Thrashed: 2
Page: 524926 Thrashed: 2
Page: 524927 Thrashed: 2
Page: 524928 Thrashed: 2
Page: 524929 Thrashed: 2
Page: 524930 Thrashed: 2
Page: 524931 Thrashed: 2
Page: 524932 Thrashed: 2
Page: 524933 Thrashed: 1
Page: 524934 Thrashed: 1
Page: 524935 Thrashed: 1
Page: 524936 Thrashed: 1
Page: 524937 Thrashed: 1
Page: 524938 Thrashed: 1
Page: 524939 Thrashed: 1
Page: 524940 Thrashed: 1
Page: 524941 Thrashed: 1
Page: 524942 Thrashed: 1
Page: 524943 Thrashed: 1
Page: 524944 Thrashed: 1
Page: 524945 Thrashed: 1
Page: 524946 Thrashed: 1
Page: 524947 Thrashed: 1
Page: 524948 Thrashed: 1
Page: 524949 Thrashed: 2
Page: 524950 Thrashed: 2
Page: 524951 Thrashed: 2
Page: 524952 Thrashed: 2
Page: 524953 Thrashed: 2
Page: 524954 Thrashed: 2
Page: 524955 Thrashed: 2
Page: 524956 Thrashed: 2
Page: 524957 Thrashed: 2
Page: 524958 Thrashed: 2
Page: 524959 Thrashed: 2
Page: 524960 Thrashed: 2
Page: 524961 Thrashed: 2
Page: 524962 Thrashed: 2
Page: 524963 Thrashed: 2
Page: 524964 Thrashed: 2
Page: 524965 Thrashed: 3
Page: 524966 Thrashed: 3
Page: 524967 Thrashed: 3
Page: 524968 Thrashed: 3
Page: 524969 Thrashed: 3
Page: 524970 Thrashed: 3
Page: 524971 Thrashed: 3
Page: 524972 Thrashed: 3
Page: 524973 Thrashed: 3
Page: 524974 Thrashed: 3
Page: 524975 Thrashed: 3
Page: 524976 Thrashed: 3
Page: 524977 Thrashed: 3
Page: 524978 Thrashed: 3
Page: 524979 Thrashed: 3
Page: 524980 Thrashed: 3
Page: 524981 Thrashed: 5
Page: 524982 Thrashed: 5
Page: 524983 Thrashed: 5
Page: 524984 Thrashed: 5
Page: 524985 Thrashed: 5
Page: 524986 Thrashed: 5
Page: 524987 Thrashed: 5
Page: 524988 Thrashed: 5
Page: 524989 Thrashed: 5
Page: 524990 Thrashed: 5
Page: 524991 Thrashed: 5
Page: 524992 Thrashed: 5
Page: 524993 Thrashed: 5
Page: 524994 Thrashed: 5
Page: 524995 Thrashed: 5
Page: 524996 Thrashed: 5
Page: 524997 Thrashed: 5
Page: 524998 Thrashed: 5
Page: 524999 Thrashed: 5
Page: 525000 Thrashed: 5
Page: 525001 Thrashed: 5
Page: 525002 Thrashed: 5
Page: 525003 Thrashed: 5
Page: 525004 Thrashed: 5
Page: 525005 Thrashed: 5
Page: 525006 Thrashed: 5
Page: 525007 Thrashed: 5
Page: 525008 Thrashed: 5
Page: 525009 Thrashed: 5
Page: 525010 Thrashed: 5
Page: 525011 Thrashed: 5
Page: 525012 Thrashed: 5
Page: 525045 Thrashed: 2
Page: 525046 Thrashed: 2
Page: 525047 Thrashed: 2
Page: 525048 Thrashed: 2
Page: 525049 Thrashed: 2
Page: 525050 Thrashed: 2
Page: 525051 Thrashed: 2
Page: 525052 Thrashed: 2
Page: 525053 Thrashed: 2
Page: 525054 Thrashed: 2
Page: 525055 Thrashed: 2
Page: 525056 Thrashed: 2
Page: 525057 Thrashed: 2
Page: 525058 Thrashed: 2
Page: 525059 Thrashed: 2
Page: 525060 Thrashed: 2
Page: 525061 Thrashed: 3
Page: 525062 Thrashed: 3
Page: 525063 Thrashed: 3
Page: 525064 Thrashed: 3
Page: 525065 Thrashed: 3
Page: 525066 Thrashed: 3
Page: 525067 Thrashed: 3
Page: 525068 Thrashed: 3
Page: 525069 Thrashed: 3
Page: 525070 Thrashed: 3
Page: 525071 Thrashed: 3
Page: 525072 Thrashed: 3
Page: 525073 Thrashed: 3
Page: 525074 Thrashed: 3
Page: 525075 Thrashed: 3
Page: 525076 Thrashed: 3
Page: 525077 Thrashed: 3
Page: 525078 Thrashed: 3
Page: 525079 Thrashed: 3
Page: 525080 Thrashed: 3
Page: 525081 Thrashed: 3
Page: 525082 Thrashed: 3
Page: 525083 Thrashed: 3
Page: 525084 Thrashed: 3
Page: 525085 Thrashed: 3
Page: 525086 Thrashed: 3
Page: 525087 Thrashed: 3
Page: 525088 Thrashed: 3
Page: 525089 Thrashed: 3
Page: 525090 Thrashed: 3
Page: 525091 Thrashed: 3
Page: 525092 Thrashed: 3
Page: 525093 Thrashed: 2
Page: 525094 Thrashed: 2
Page: 525095 Thrashed: 2
Page: 525096 Thrashed: 2
Page: 525097 Thrashed: 2
Page: 525098 Thrashed: 2
Page: 525099 Thrashed: 2
Page: 525100 Thrashed: 2
Page: 525101 Thrashed: 2
Page: 525102 Thrashed: 2
Page: 525103 Thrashed: 2
Page: 525104 Thrashed: 2
Page: 525105 Thrashed: 2
Page: 525106 Thrashed: 2
Page: 525107 Thrashed: 2
Page: 525108 Thrashed: 2
Page: 525109 Thrashed: 3
Page: 525110 Thrashed: 3
Page: 525111 Thrashed: 3
Page: 525112 Thrashed: 3
Page: 525113 Thrashed: 3
Page: 525114 Thrashed: 3
Page: 525115 Thrashed: 3
Page: 525116 Thrashed: 3
Page: 525117 Thrashed: 3
Page: 525118 Thrashed: 3
Page: 525119 Thrashed: 3
Page: 525120 Thrashed: 3
Page: 525121 Thrashed: 3
Page: 525122 Thrashed: 3
Page: 525123 Thrashed: 3
Page: 525124 Thrashed: 3
Page: 525125 Thrashed: 2
Page: 525126 Thrashed: 2
Page: 525127 Thrashed: 2
Page: 525128 Thrashed: 2
Page: 525129 Thrashed: 2
Page: 525130 Thrashed: 2
Page: 525131 Thrashed: 2
Page: 525132 Thrashed: 2
Page: 525133 Thrashed: 2
Page: 525134 Thrashed: 2
Page: 525135 Thrashed: 2
Page: 525136 Thrashed: 2
Page: 525137 Thrashed: 2
Page: 525138 Thrashed: 2
Page: 525139 Thrashed: 2
Page: 525140 Thrashed: 2
Page: 525141 Thrashed: 1
Page: 525142 Thrashed: 1
Page: 525143 Thrashed: 1
Page: 525144 Thrashed: 1
Page: 525145 Thrashed: 1
Page: 525146 Thrashed: 1
Page: 525147 Thrashed: 1
Page: 525148 Thrashed: 1
Page: 525149 Thrashed: 1
Page: 525150 Thrashed: 1
Page: 525151 Thrashed: 1
Page: 525152 Thrashed: 1
Page: 525153 Thrashed: 1
Page: 525154 Thrashed: 1
Page: 525155 Thrashed: 1
Page: 525156 Thrashed: 1
Page: 525157 Thrashed: 2
Page: 525158 Thrashed: 2
Page: 525159 Thrashed: 2
Page: 525160 Thrashed: 2
Page: 525161 Thrashed: 2
Page: 525162 Thrashed: 2
Page: 525163 Thrashed: 2
Page: 525164 Thrashed: 2
Page: 525165 Thrashed: 2
Page: 525166 Thrashed: 2
Page: 525167 Thrashed: 2
Page: 525168 Thrashed: 2
Page: 525169 Thrashed: 2
Page: 525170 Thrashed: 2
Page: 525171 Thrashed: 2
Page: 525172 Thrashed: 2
Page: 525173 Thrashed: 3
Page: 525174 Thrashed: 3
Page: 525175 Thrashed: 3
Page: 525176 Thrashed: 3
Page: 525177 Thrashed: 3
Page: 525178 Thrashed: 3
Page: 525179 Thrashed: 3
Page: 525180 Thrashed: 3
Page: 525181 Thrashed: 3
Page: 525182 Thrashed: 3
Page: 525183 Thrashed: 3
Page: 525184 Thrashed: 3
Page: 525185 Thrashed: 3
Page: 525186 Thrashed: 3
Page: 525187 Thrashed: 3
Page: 525188 Thrashed: 3
Page: 525205 Thrashed: 1
Page: 525206 Thrashed: 1
Page: 525207 Thrashed: 1
Page: 525208 Thrashed: 1
Page: 525209 Thrashed: 1
Page: 525210 Thrashed: 1
Page: 525211 Thrashed: 1
Page: 525212 Thrashed: 1
Page: 525213 Thrashed: 1
Page: 525214 Thrashed: 1
Page: 525215 Thrashed: 1
Page: 525216 Thrashed: 1
Page: 525217 Thrashed: 1
Page: 525218 Thrashed: 1
Page: 525219 Thrashed: 1
Page: 525220 Thrashed: 1
Page: 525237 Thrashed: 1
Page: 525238 Thrashed: 1
Page: 525239 Thrashed: 1
Page: 525240 Thrashed: 1
Page: 525241 Thrashed: 1
Page: 525242 Thrashed: 1
Page: 525243 Thrashed: 1
Page: 525244 Thrashed: 1
Page: 525245 Thrashed: 1
Page: 525246 Thrashed: 1
Page: 525247 Thrashed: 1
Page: 525248 Thrashed: 1
Page: 525249 Thrashed: 1
Page: 525250 Thrashed: 1
Page: 525251 Thrashed: 1
Page: 525252 Thrashed: 1
Page: 525253 Thrashed: 3
Page: 525254 Thrashed: 3
Page: 525255 Thrashed: 3
Page: 525256 Thrashed: 3
Page: 525257 Thrashed: 3
Page: 525258 Thrashed: 3
Page: 525259 Thrashed: 3
Page: 525260 Thrashed: 3
Page: 525261 Thrashed: 3
Page: 525262 Thrashed: 3
Page: 525263 Thrashed: 3
Page: 525264 Thrashed: 3
Page: 525265 Thrashed: 3
Page: 525266 Thrashed: 3
Page: 525267 Thrashed: 3
Page: 525268 Thrashed: 3
Page: 525269 Thrashed: 1
Page: 525270 Thrashed: 1
Page: 525271 Thrashed: 1
Page: 525272 Thrashed: 1
Page: 525273 Thrashed: 1
Page: 525274 Thrashed: 1
Page: 525275 Thrashed: 1
Page: 525276 Thrashed: 1
Page: 525277 Thrashed: 1
Page: 525278 Thrashed: 1
Page: 525279 Thrashed: 1
Page: 525280 Thrashed: 1
Page: 525281 Thrashed: 1
Page: 525282 Thrashed: 1
Page: 525283 Thrashed: 1
Page: 525284 Thrashed: 1
Page: 525285 Thrashed: 1
Page: 525286 Thrashed: 1
Page: 525287 Thrashed: 1
Page: 525288 Thrashed: 1
Page: 525289 Thrashed: 1
Page: 525290 Thrashed: 1
Page: 525291 Thrashed: 1
Page: 525292 Thrashed: 1
Page: 525293 Thrashed: 1
Page: 525294 Thrashed: 1
Page: 525295 Thrashed: 1
Page: 525296 Thrashed: 1
Page: 525297 Thrashed: 1
Page: 525298 Thrashed: 1
Page: 525299 Thrashed: 1
Page: 525300 Thrashed: 1
Page: 525333 Thrashed: 1
Page: 525334 Thrashed: 1
Page: 525335 Thrashed: 1
Page: 525336 Thrashed: 1
Page: 525337 Thrashed: 1
Page: 525338 Thrashed: 1
Page: 525339 Thrashed: 1
Page: 525340 Thrashed: 1
Page: 525341 Thrashed: 1
Page: 525342 Thrashed: 1
Page: 525343 Thrashed: 1
Page: 525344 Thrashed: 1
Page: 525345 Thrashed: 1
Page: 525346 Thrashed: 1
Page: 525347 Thrashed: 1
Page: 525348 Thrashed: 1
Page: 525349 Thrashed: 2
Page: 525350 Thrashed: 2
Page: 525351 Thrashed: 2
Page: 525352 Thrashed: 2
Page: 525353 Thrashed: 2
Page: 525354 Thrashed: 2
Page: 525355 Thrashed: 2
Page: 525356 Thrashed: 2
Page: 525357 Thrashed: 2
Page: 525358 Thrashed: 2
Page: 525359 Thrashed: 2
Page: 525360 Thrashed: 2
Page: 525361 Thrashed: 2
Page: 525362 Thrashed: 2
Page: 525363 Thrashed: 2
Page: 525364 Thrashed: 2
Page: 525365 Thrashed: 1
Page: 525366 Thrashed: 1
Page: 525367 Thrashed: 1
Page: 525368 Thrashed: 1
Page: 525369 Thrashed: 1
Page: 525370 Thrashed: 1
Page: 525371 Thrashed: 1
Page: 525372 Thrashed: 1
Page: 525373 Thrashed: 1
Page: 525374 Thrashed: 1
Page: 525375 Thrashed: 1
Page: 525376 Thrashed: 1
Page: 525377 Thrashed: 1
Page: 525378 Thrashed: 1
Page: 525379 Thrashed: 1
Page: 525380 Thrashed: 1
Page: 525381 Thrashed: 3
Page: 525382 Thrashed: 3
Page: 525383 Thrashed: 3
Page: 525384 Thrashed: 3
Page: 525385 Thrashed: 3
Page: 525386 Thrashed: 3
Page: 525387 Thrashed: 3
Page: 525388 Thrashed: 3
Page: 525389 Thrashed: 3
Page: 525390 Thrashed: 3
Page: 525391 Thrashed: 3
Page: 525392 Thrashed: 3
Page: 525393 Thrashed: 3
Page: 525394 Thrashed: 3
Page: 525395 Thrashed: 3
Page: 525396 Thrashed: 3
Page: 525397 Thrashed: 5
Page: 525398 Thrashed: 5
Page: 525399 Thrashed: 5
Page: 525400 Thrashed: 5
Page: 525401 Thrashed: 5
Page: 525402 Thrashed: 5
Page: 525403 Thrashed: 5
Page: 525404 Thrashed: 5
Page: 525405 Thrashed: 5
Page: 525406 Thrashed: 5
Page: 525407 Thrashed: 5
Page: 525408 Thrashed: 5
Page: 525409 Thrashed: 5
Page: 525410 Thrashed: 5
Page: 525411 Thrashed: 5
Page: 525412 Thrashed: 5
Page: 525413 Thrashed: 4
Page: 525414 Thrashed: 4
Page: 525415 Thrashed: 4
Page: 525416 Thrashed: 4
Page: 525417 Thrashed: 4
Page: 525418 Thrashed: 4
Page: 525419 Thrashed: 4
Page: 525420 Thrashed: 4
Page: 525421 Thrashed: 4
Page: 525422 Thrashed: 4
Page: 525423 Thrashed: 4
Page: 525424 Thrashed: 4
Page: 525425 Thrashed: 4
Page: 525426 Thrashed: 4
Page: 525427 Thrashed: 4
Page: 525428 Thrashed: 4
Page: 525557 Thrashed: 1
Page: 525558 Thrashed: 1
Page: 525559 Thrashed: 1
Page: 525560 Thrashed: 1
Page: 525561 Thrashed: 1
Page: 525562 Thrashed: 1
Page: 525563 Thrashed: 1
Page: 525564 Thrashed: 1
Page: 525565 Thrashed: 1
Page: 525566 Thrashed: 1
Page: 525567 Thrashed: 1
Page: 525568 Thrashed: 1
Page: 525569 Thrashed: 1
Page: 525570 Thrashed: 1
Page: 525571 Thrashed: 1
Page: 525572 Thrashed: 1
Page: 525573 Thrashed: 1
Page: 525574 Thrashed: 1
Page: 525575 Thrashed: 1
Page: 525576 Thrashed: 1
Page: 525577 Thrashed: 1
Page: 525578 Thrashed: 1
Page: 525579 Thrashed: 1
Page: 525580 Thrashed: 1
Page: 525581 Thrashed: 1
Page: 525582 Thrashed: 1
Page: 525583 Thrashed: 1
Page: 525584 Thrashed: 1
Page: 525585 Thrashed: 1
Page: 525586 Thrashed: 1
Page: 525587 Thrashed: 1
Page: 525588 Thrashed: 1
Page: 525589 Thrashed: 1
Page: 525590 Thrashed: 1
Page: 525591 Thrashed: 1
Page: 525592 Thrashed: 1
Page: 525593 Thrashed: 1
Page: 525594 Thrashed: 1
Page: 525595 Thrashed: 1
Page: 525596 Thrashed: 1
Page: 525597 Thrashed: 1
Page: 525598 Thrashed: 1
Page: 525599 Thrashed: 1
Page: 525600 Thrashed: 1
Page: 525601 Thrashed: 1
Page: 525602 Thrashed: 1
Page: 525603 Thrashed: 1
Page: 525604 Thrashed: 1
Page: 525605 Thrashed: 1
Page: 525606 Thrashed: 1
Page: 525607 Thrashed: 1
Page: 525608 Thrashed: 1
Page: 525609 Thrashed: 1
Page: 525610 Thrashed: 1
Page: 525611 Thrashed: 1
Page: 525612 Thrashed: 1
Page: 525613 Thrashed: 1
Page: 525614 Thrashed: 1
Page: 525615 Thrashed: 1
Page: 525616 Thrashed: 1
Page: 525617 Thrashed: 1
Page: 525618 Thrashed: 1
Page: 525619 Thrashed: 1
Page: 525620 Thrashed: 1
Page_tot_thrash: 1120
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.849721
[0-25]: 0.047020, [26-50]: 0.033693, [51-75]: 0.109473, [76-100]: 0.809815
Pcie_write_utilization: 0.977239
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317771 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.852802)
F:   225609----T:   229039 	 St: 802c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80246000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802d9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80525000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80505000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80516000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539921----T:   541849 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.301823)
F:   541849----T:   544384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544385----T:   546920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769071----T:   912259 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.683319)
F:   769709----T:   773521 	 St: 80255000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773521----T:   779933 	 St: 8025a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779933----T:   785448 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785448----T:   797402 	 St: 8026e000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797402----T:   802043 	 St: 80285000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802043----T:   829945 	 St: 8028c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829945----T:   837725 	 St: 80325000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837725----T:   840525 	 St: 80333000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840525----T:   849227 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849227----T:   855188 	 St: 80365000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855188----T:   859407 	 St: 8036f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859407----T:   867647 	 St: 80375000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867647----T:   870252 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870252----T:   874471 	 St: 803b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874471----T:   880432 	 St: 803bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880432----T:   883862 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883862----T:   890727 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890727----T:   894946 	 St: 80465000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894946----T:   900907 	 St: 8046b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900907----T:   905548 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905548----T:   911063 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134409----T:  1135718 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1135718----T:  1138253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138254----T:  1140789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362940----T:  1645120 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(190.533417)
F:  1364041----T:  1368682 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1364041----T:  1372743 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1368682----T:  1381570 	 St: 8030c000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1372743----T:  1381445 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1381445----T:  1390147 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1381570----T:  1397733 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1390147----T:  1398849 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1397733----T:  1421405 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1398849----T:  1407551 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1407551----T:  1416253 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1416253----T:  1424955 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1421405----T:  1482712 	 St: 803d5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1424955----T:  1433657 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1433657----T:  1442359 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1442359----T:  1451061 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1451061----T:  1459763 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1459763----T:  1468465 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1468466----T:  1477168 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1482712----T:  1544019 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1483495----T:  1492197 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1492198----T:  1500900 	 St: 80505000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1544019----T:  1547449 	 St: 80245000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1547449----T:  1554314 	 St: 80249000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1547728----T:  1556430 	 St: 80525000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1554314----T:  1560275 	 St: 80275000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1556430----T:  1565132 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1560275----T:  1564494 	 St: 8027f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1564494----T:  1568306 	 St: 802a5000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1565132----T:  1573834 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1568306----T:  1574718 	 St: 802aa000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1573835----T:  1582537 	 St: 80515000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1574718----T:  1578937 	 St: 80295000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1578937----T:  1584898 	 St: 8029b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1582538----T:  1591240 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1584898----T:  1590413 	 St: 802f5000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1590413----T:  1593213 	 St: 802fe000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1593213----T:  1597025 	 St: 80300000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1597025----T:  1601666 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1601666----T:  1607181 	 St: 8030c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1607181----T:  1612255 	 St: 80505000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1612255----T:  1617329 	 St: 8050d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1617329----T:  1621970 	 St: 80525000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1621970----T:  1627485 	 St: 8052c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1627485----T:  1633897 	 St: 80515000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1633897----T:  1637709 	 St: 80520000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1867270----T:  1878733 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(7.740040)
F:  1867865----T:  1872084 	 St: 802c5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1867865----T:  1876567 	 St: 804f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1872084----T:  1878045 	 St: 802cb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1878733----T:  1881268 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1881269----T:  1883804 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2105955----T:  2271862 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(112.023636)
F:  2106471----T:  2109901 	 St: 80255000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2106471----T:  2115173 	 St: 80285000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2109901----T:  2116766 	 St: 80259000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2115173----T:  2123875 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2116766----T:  2124546 	 St: 80285000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2123875----T:  2132577 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2124546----T:  2127346 	 St: 80293000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2127346----T:  2132861 	 St: 80365000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2132577----T:  2141279 	 St: 80445000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2132861----T:  2137502 	 St: 8036e000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2137502----T:  2145282 	 St: 80375000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2141279----T:  2149981 	 St: 80475000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2145282----T:  2148082 	 St: 80383000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2148082----T:  2151512 	 St: 804f5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2149981----T:  2158683 	 St: 80485000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2151512----T:  2158377 	 St: 804f9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2158377----T:  2161463 	 St: 80325000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2158683----T:  2167385 	 St: 80495000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2161463----T:  2168785 	 St: 80328000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2167385----T:  2176087 	 St: 804a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2168785----T:  2171390 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2171390----T:  2174476 	 St: 80336000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2174476----T:  2177906 	 St: 80339000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2176087----T:  2184789 	 St: 804b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2177906----T:  2180992 	 St: 8033d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2180992----T:  2188772 	 St: 80340000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2184789----T:  2193491 	 St: 804c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2188772----T:  2192991 	 St: 8034e000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2192991----T:  2195596 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2193492----T:  2202194 	 St: 804d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2195596----T:  2204298 	 St: 803b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2204298----T:  2207728 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2207728----T:  2214593 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2214593----T:  2219234 	 St: 80315000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2219234----T:  2224749 	 St: 8031c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2225216----T:  2228016 	 St: 802b5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2225216----T:  2233918 	 St: 804e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2228016----T:  2235796 	 St: 802b7000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2233919----T:  2242621 	 St: 80245000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2235796----T:  2239608 	 St: 80445000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2239608----T:  2246020 	 St: 8044a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2242621----T:  2251323 	 St: 80275000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2246020----T:  2252885 	 St: 80455000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2251324----T:  2260026 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2252885----T:  2258846 	 St: 80461000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2258846----T:  2263065 	 St: 8046b000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2263065----T:  2266151 	 St: 80471000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2266151----T:  2268756 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2494012----T:  2496969 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.996624)
F:  2496969----T:  2499504 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2499505----T:  2502040 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2724191----T:  2861383 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(92.634705)
F:  2724730----T:  2727816 	 St: 80245000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2724730----T:  2733432 	 St: 80295000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2727816----T:  2730421 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2730421----T:  2737286 	 St: 80249000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2733432----T:  2742134 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2737286----T:  2740372 	 St: 80275000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2740372----T:  2747694 	 St: 80278000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2742134----T:  2750836 	 St: 80395000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2747694----T:  2751124 	 St: 80295000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2750836----T:  2759538 	 St: 803e5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2751124----T:  2757989 	 St: 80299000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2757989----T:  2761419 	 St: 802a5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2759538----T:  2768240 	 St: 80425000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2761419----T:  2768284 	 St: 802a9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2768240----T:  2776942 	 St: 80435000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2768284----T:  2771370 	 St: 80305000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2771370----T:  2778692 	 St: 80308000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2776942----T:  2785644 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2778692----T:  2782122 	 St: 80395000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2782122----T:  2788987 	 St: 80399000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2785644----T:  2794346 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2788987----T:  2794061 	 St: 803e5000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2794061----T:  2799135 	 St: 803ed000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  2794347----T:  2803049 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2799135----T:  2801740 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2801740----T:  2809980 	 St: 80426000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2809980----T:  2817760 	 St: 80435000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2817760----T:  2820560 	 St: 80443000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2820924----T:  2824354 	 St: 802b5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2820924----T:  2829626 	 St: 80445000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2824354----T:  2831219 	 St: 802b9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2829627----T:  2838329 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2831219----T:  2837631 	 St: 80445000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2837631----T:  2841443 	 St: 80450000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2838330----T:  2847032 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2841443----T:  2846084 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2846084----T:  2851599 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3083533----T:  3095167 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(7.855503)
F:  3084145----T:  3088364 	 St: 802c5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3084145----T:  3092847 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3088364----T:  3094325 	 St: 802cb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3095167----T:  3097702 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3097703----T:  3100238 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3322389----T:  3420547 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(66.278191)
F:  3323527----T:  3327339 	 St: 80335000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3323527----T:  3332229 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3327339----T:  3333751 	 St: 8033a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3332229----T:  3340931 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3333751----T:  3336356 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3336356----T:  3344596 	 St: 80376000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3340931----T:  3349633 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3344596----T:  3348408 	 St: 803d5000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3348408----T:  3354820 	 St: 803da000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3349634----T:  3358336 	 St: 80445000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3354820----T:  3360335 	 St: 803c5000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3358337----T:  3367039 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3360335----T:  3364976 	 St: 803ce000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3364976----T:  3367581 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3367581----T:  3375821 	 St: 80446000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3376287----T:  3379087 	 St: 802b5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3376287----T:  3384989 	 St: 80325000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3379087----T:  3381692 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3381692----T:  3384492 	 St: 802b8000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3384492----T:  3390904 	 St: 802ba000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3391333----T:  3397745 	 St: 80465000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3391333----T:  3400035 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3397745----T:  3401557 	 St: 80470000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3400036----T:  3408738 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3401557----T:  3410259 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3642697----T:  3656632 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.409183)
F:  3643317----T:  3646117 	 St: 802c5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3643317----T:  3652019 	 St: 80415000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3646117----T:  3648917 	 St: 802c7000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3648917----T:  3655782 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3656632----T:  3659167 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3659168----T:  3661703 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3883854----T:  3979817 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(64.796082)
F:  3885368----T:  3887973 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3885368----T:  3894070 	 St: 80425000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3887973----T:  3896213 	 St: 80316000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3894070----T:  3902772 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3896213----T:  3901728 	 St: 80325000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3901728----T:  3905947 	 St: 8032e000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3902772----T:  3911474 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3905947----T:  3908552 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3908552----T:  3911638 	 St: 80425000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3911475----T:  3920177 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3911638----T:  3918960 	 St: 80428000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3918960----T:  3926282 	 St: 80415000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3926282----T:  3929368 	 St: 80422000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3930223----T:  3938925 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3930223----T:  3938925 	 St: 802a5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3938926----T:  3944000 	 St: 802a5000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3938926----T:  3947628 	 St: 80375000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3944000----T:  3949074 	 St: 802ad000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3947628----T:  3956330 	 St: 802f5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3949074----T:  3954148 	 St: 80465000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3954148----T:  3959222 	 St: 8046d000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3956331----T:  3965033 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3959222----T:  3967462 	 St: 80455000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3967462----T:  3970067 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4201967----T:  4214029 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(8.144497)
F:  4202587----T:  4205387 	 St: 802c5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4202587----T:  4211289 	 St: 80365000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4205387----T:  4213167 	 St: 802c7000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4214029----T:  4216564 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4216565----T:  4219100 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4441251----T:  4530550 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(60.296421)
F:  4442746----T:  4445351 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4442746----T:  4451448 	 St: 803c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4445351----T:  4453591 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4451448----T:  4460150 	 St: 802b5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4453591----T:  4457810 	 St: 80365000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4457810----T:  4463771 	 St: 8036b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4460150----T:  4468852 	 St: 80465000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4463771----T:  4470183 	 St: 80375000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4468853----T:  4477555 	 St: 80455000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4470183----T:  4473995 	 St: 80380000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4473995----T:  4482235 	 St: 803c5000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4482235----T:  4484840 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4485306----T:  4488392 	 St: 802b5000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4485306----T:  4494008 	 St: 80255000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4488392----T:  4490997 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4490997----T:  4494809 	 St: 802b9000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4494809----T:  4497414 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4495234----T:  4503936 	 St: 802c5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4497414----T:  4501633 	 St: 802bf000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4501633----T:  4504719 	 St: 80455000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4503937----T:  4512639 	 St: 80355000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4504719----T:  4512041 	 St: 80458000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4512041----T:  4514841 	 St: 80465000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4514841----T:  4517927 	 St: 80467000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4517927----T:  4523442 	 St: 8046a000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4523442----T:  4526242 	 St: 80473000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4752700----T:  4764086 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(7.688049)
F:  4753315----T:  4757534 	 St: 802c5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4753315----T:  4762017 	 St: 80305000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4757534----T:  4763495 	 St: 802cb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4764086----T:  4766621 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4766622----T:  4769157 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4991308----T:  5047091 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(37.665768)
F:  4991905----T:  4998317 	 St: 80255000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4991905----T:  5000607 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4998317----T:  5002129 	 St: 80260000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5000607----T:  5009309 	 St: 80345000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5002129----T:  5007644 	 St: 80305000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5007644----T:  5012285 	 St: 8030e000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5009309----T:  5018011 	 St: 80315000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5012285----T:  5017800 	 St: 80355000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5017800----T:  5022441 	 St: 8035e000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5018011----T:  5026713 	 St: 80385000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5022441----T:  5030221 	 St: 80335000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5026714----T:  5035416 	 St: 803d5000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5030221----T:  5033021 	 St: 80343000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5033021----T:  5035626 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5035626----T:  5043866 	 St: 80346000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5269240----T:  5270381 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.770425)
F:  5270381----T:  5272916 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5272917----T:  5275452 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5497603----T:  5508857 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(7.598920)
F:  5498676----T:  5504637 	 St: 80315000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5498676----T:  5507378 	 St: 80425000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5504637----T:  5508856 	 St: 8031f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5731007----T:  5731977 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.654963)
F:  5731977----T:  5734512 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5734513----T:  5737118 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5734513----T:  5742753 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5745358----T:  5747963 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5745358----T:  5753598 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5756203----T:  5758808 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5756203----T:  5771898 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5774503----T:  5777108 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5774503----T:  5805226 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  5807831----T:  5810436 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5807831----T:  5831034 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1240794(cycle), 837.808228(us)
Tot_kernel_exec_time_and_fault_time: 8371809(cycle), 5652.808105(us)
Tot_memcpy_h2d_time: 1188800(cycle), 802.700867(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 1214150(cycle), 819.817688(us)
Tot_devicesync_time: 99126(cycle), 66.931801(us)
Tot_writeback_time: 704862(cycle), 475.936523(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 829338(cycle), 559.985168(us)
GPGPU-Sim: *** exit detected ***
