FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Annapurna labs cpu-resume register structure.
 *
 * Copyright (C) 2015 Annapurna Labs Ltd.
 */
/* bench 9682.0.0 4cd96a6a3c6f */
/* bench 9682.0.1 6cb9522fa627 */
/* bench 9682.0.2 be920c6154c5 */
/* bench 9682.0.3 931175181b6a */
/* bench 9682.0.4 e52e29a198ab */
/* bench 9682.0.5 5e37c871c09f */
/* bench 9682.0.6 be950812fd85 */
/* bench 9682.0.7 f7dda0427c33 */
/* bench 9682.0.8 05b8da685d38 */
/* bench 9682.0.9 e9b80be8c579 */
/* bench 9682.0.10 e0a93b9023ef */

/* bench 2371.0.0 e5db233f1ed2 */
/* bench 2371.0.1 d5e2c58f2dff */
/* bench 2371.0.2 f68c86f7a928 */
/* bench 2371.0.3 e9fa72bff0e3 */
/* bench 2371.0.4 c8773fc6abff */
/* bench 2371.0.5 2350291b8b49 */
/* bench 2371.0.6 4140bdebd84c */
#define ALPINE_CPU_RESUME_H_

/* Per-cpu regs */
struct al_cpu_resume_regs_per_cpu {
	uint32_t	flags;
	uint32_t	resume_addr;
};

/* general regs */
struct al_cpu_resume_regs {
	/* Watermark for validating the CPU resume struct */
	uint32_t watermark;
	uint32_t flags;
	struct al_cpu_resume_regs_per_cpu per_cpu[];
};

/* The expected magic number for validating the resume addresses */
#define AL_CPU_RESUME_MAGIC_NUM		0xf0e1d200
#define AL_CPU_RESUME_MAGIC_NUM_MASK	0xffffff00

#endif /* ALPINE_CPU_RESUME_H_ */
