

================================================================
== Vitis HLS Report for 'matmul_Pipeline_writeC'
================================================================
* Date:           Thu Jun 30 16:25:11 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC  |     2049|     2049|         3|          2|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln96 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%itr = alloca i32 1"   --->   Operation 9 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln90_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %sext_ln90"   --->   Operation 10 'read' 'sext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln90_cast = sext i27 %sext_ln90_read"   --->   Operation 11 'sext' 'sext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %itr"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i496 0, i496 %phi_ln96"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%itr_1 = load i11 %itr"   --->   Operation 18 'load' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln90 = icmp_eq  i11 %itr_1, i11 1024" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 19 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.48ns)   --->   "%add_ln90 = add i11 %itr_1, i11 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 20 'add' 'add_ln90' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split, void %.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 21 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:94]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_26 = trunc i11 %itr_1"   --->   Operation 24 'trunc' 'empty_26' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.96ns)   --->   "%icmp_ln92 = icmp_eq  i32 %j_load, i32 32" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 25 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.89ns)   --->   "%add_ln94 = add i32 %i_load, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:94]   --->   Operation 26 'add' 'add_ln94' <Predicate = (!icmp_ln90)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%i_1 = select i1 %icmp_ln92, i32 %add_ln94, i32 %i_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 27 'select' 'i_1' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i32 %i_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 28 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_74_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln96, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 29 'bitconcatenate' 'tmp_74_cast' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.70ns)   --->   "%j_1 = select i1 %icmp_ln92, i32 0, i32 %j_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 30 'select' 'j_1' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i32 %j_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 31 'trunc' 'trunc_ln96_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.41ns)   --->   "%add_ln96 = add i10 %tmp_74_cast, i10 %trunc_ln96_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 32 'add' 'add_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %add_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 33 'zext' 'zext_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i16 %C_V, i32 0, i32 %zext_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 34 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.77ns)   --->   "%C_V_load = load i10 %C_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 35 'load' 'C_V_load' <Predicate = (!icmp_ln90)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%icmp_ln96 = icmp_eq  i5 %empty_26, i5 31" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 36 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split._crit_edge, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 37 'br' 'br_ln96' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.89ns)   --->   "%j_2 = add i32 %j_1, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 38 'add' 'j_2' <Predicate = (!icmp_ln90)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln90 = store i11 %add_ln90, i11 %itr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 39 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.29>
ST_2 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln90 = store i32 %j_2, i32 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 40 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.29>
ST_2 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln92 = store i32 %i_1, i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:92]   --->   Operation 41 'store' 'store_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i256 %gmem0, i32 %sext_ln90_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 43 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:90]   --->   Operation 46 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (2.77ns)   --->   "%C_V_load = load i10 %C_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 47 'load' 'C_V_load' <Predicate = (!icmp_ln90)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%phi_ln96_load = load i496 %phi_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 48 'load' 'phi_ln96_load' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = trunc i496 %phi_ln96_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 49 'trunc' 'trunc_ln96_3' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem0_addr, i256 %trunc_ln96_3, i32 4294967295" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 50 'write' 'write_ln96' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i240 @_ssdm_op_PartSelect.i240.i496.i32.i32, i496 %phi_ln96_load, i32 256, i32 495" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = (!icmp_ln90 & icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%phi_ln96_load_1 = load i496 %phi_ln96"   --->   Operation 52 'load' 'phi_ln96_load_1' <Predicate = (!icmp_ln90 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i480 @_ssdm_op_PartSelect.i480.i496.i32.i32, i496 %phi_ln96_load_1, i32 16, i32 495"   --->   Operation 53 'partselect' 'tmp_1' <Predicate = (!icmp_ln90 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i496 @_ssdm_op_BitConcatenate.i496.i16.i480, i16 %C_V_load, i480 %tmp_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 54 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln90 & !icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.45ns)   --->   "%select_ln96 = select i1 %icmp_ln96, i496 0, i496 %tmp_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 55 'select' 'select_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln96 = store i496 %select_ln96, i496 %phi_ln96" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 56 'store' 'store_ln96' <Predicate = (!icmp_ln90)> <Delay = 1.29>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i240, i16 %C_V_load, i240 %tmp_s" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 58 'bitconcatenate' 'trunc_ln96_1' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (7.30ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem0_addr, i256 %trunc_ln96_1, i32 4294967295" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 59 'write' 'write_ln96' <Predicate = (icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln96 = br void %.split._crit_edge" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:96]   --->   Operation 60 'br' 'br_ln96' <Predicate = (icmp_ln96)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln96          (alloca           ) [ 01110]
i                 (alloca           ) [ 01100]
j                 (alloca           ) [ 01100]
itr               (alloca           ) [ 01100]
sext_ln90_read    (read             ) [ 00000]
sext_ln90_cast    (sext             ) [ 01110]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
itr_1             (load             ) [ 00000]
icmp_ln90         (icmp             ) [ 01110]
add_ln90          (add              ) [ 00000]
br_ln90           (br               ) [ 00000]
i_load            (load             ) [ 00000]
j_load            (load             ) [ 00000]
empty_26          (trunc            ) [ 00000]
icmp_ln92         (icmp             ) [ 00000]
add_ln94          (add              ) [ 00000]
i_1               (select           ) [ 00000]
trunc_ln96        (trunc            ) [ 00000]
tmp_74_cast       (bitconcatenate   ) [ 00000]
j_1               (select           ) [ 00000]
trunc_ln96_2      (trunc            ) [ 00000]
add_ln96          (add              ) [ 00000]
zext_ln96         (zext             ) [ 00000]
C_V_addr          (getelementptr    ) [ 01010]
icmp_ln96         (icmp             ) [ 01111]
br_ln96           (br               ) [ 00000]
j_2               (add              ) [ 00000]
store_ln90        (store            ) [ 00000]
store_ln90        (store            ) [ 00000]
store_ln92        (store            ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
gmem0_addr        (getelementptr    ) [ 00101]
specpipeline_ln0  (specpipeline     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln90 (specloopname     ) [ 00000]
C_V_load          (load             ) [ 00101]
phi_ln96_load     (load             ) [ 00000]
trunc_ln96_3      (trunc            ) [ 00000]
write_ln96        (write            ) [ 00000]
tmp_s             (partselect       ) [ 00101]
phi_ln96_load_1   (load             ) [ 00000]
tmp_1             (partselect       ) [ 00000]
tmp_2             (bitconcatenate   ) [ 00000]
select_ln96       (select           ) [ 00000]
store_ln96        (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
trunc_ln96_1      (bitconcatenate   ) [ 00000]
write_ln96        (write            ) [ 00000]
br_ln96           (br               ) [ 00000]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln90">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i240.i496.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i496.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i496.i16.i480"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i16.i240"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="phi_ln96_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln96/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="itr_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln90_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="27" slack="0"/>
<pin id="90" dir="0" index="1" bw="27" slack="0"/>
<pin id="91" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln90_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln96_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="256" slack="0"/>
<pin id="97" dir="0" index="2" bw="256" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln96_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="256" slack="1"/>
<pin id="105" dir="0" index="2" bw="256" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="C_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_V_load/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="496" slack="2"/>
<pin id="125" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln96_load/3 phi_ln96_load_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln90_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="27" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="496" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="itr_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="1"/>
<pin id="152" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln90_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln90_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="empty_26_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln92_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln94_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln96_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_74_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74_cast/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln96_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln96_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="0"/>
<pin id="222" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln96_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln96_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln90_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="11" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln90_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln92_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="gmem0_addr_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="256" slack="0"/>
<pin id="259" dir="0" index="1" bw="27" slack="2"/>
<pin id="260" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln96_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="496" slack="0"/>
<pin id="265" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_3/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="240" slack="0"/>
<pin id="270" dir="0" index="1" bw="496" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="0" index="3" bw="10" slack="0"/>
<pin id="273" dir="1" index="4" bw="240" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="480" slack="0"/>
<pin id="280" dir="0" index="1" bw="496" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="0" index="3" bw="10" slack="0"/>
<pin id="283" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="496" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="480" slack="0"/>
<pin id="292" dir="1" index="3" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln96_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="496" slack="0"/>
<pin id="300" dir="1" index="3" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln96_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="496" slack="0"/>
<pin id="305" dir="0" index="1" bw="496" slack="2"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln96_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="256" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="1"/>
<pin id="311" dir="0" index="2" bw="240" slack="1"/>
<pin id="312" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln96_1/4 "/>
</bind>
</comp>

<comp id="315" class="1005" name="phi_ln96_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="496" slack="0"/>
<pin id="317" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln96 "/>
</bind>
</comp>

<comp id="322" class="1005" name="i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="329" class="1005" name="j_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="336" class="1005" name="itr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="itr "/>
</bind>
</comp>

<comp id="343" class="1005" name="sext_ln90_cast_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2"/>
<pin id="345" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln90_cast "/>
</bind>
</comp>

<comp id="348" class="1005" name="icmp_ln90_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="352" class="1005" name="C_V_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="1"/>
<pin id="354" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln96_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="362" class="1005" name="gmem0_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="256" slack="1"/>
<pin id="364" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="C_V_load_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="C_V_load "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_s_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="240" slack="1"/>
<pin id="374" dir="1" index="1" bw="240" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="46" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="88" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="174"><net_src comp="150" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="168" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="165" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="175" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="165" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="175" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="168" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="199" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="234"><net_src comp="171" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="207" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="159" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="236" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="187" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="257" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="266"><net_src comp="123" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="123" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="284"><net_src comp="66" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="123" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="68" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="117" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="278" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="288" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="308" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="318"><net_src comp="72" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="325"><net_src comp="76" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="332"><net_src comp="80" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="339"><net_src comp="84" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="346"><net_src comp="126" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="351"><net_src comp="153" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="110" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="360"><net_src comp="230" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="365"><net_src comp="257" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="370"><net_src comp="117" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="375"><net_src comp="268" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="308" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 4 }
 - Input state : 
	Port: matmul_Pipeline_writeC : sext_ln90 | {1 }
	Port: matmul_Pipeline_writeC : C_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln90 : 1
		add_ln90 : 1
		br_ln90 : 2
		empty_26 : 1
		icmp_ln92 : 1
		add_ln94 : 1
		i_1 : 2
		trunc_ln96 : 3
		tmp_74_cast : 4
		j_1 : 2
		trunc_ln96_2 : 3
		add_ln96 : 5
		zext_ln96 : 6
		C_V_addr : 7
		C_V_load : 8
		icmp_ln96 : 2
		br_ln96 : 3
		j_2 : 3
		store_ln90 : 2
		store_ln90 : 4
		store_ln92 : 3
	State 3
		trunc_ln96_3 : 1
		write_ln96 : 2
		tmp_s : 1
		tmp_1 : 1
		tmp_2 : 2
		select_ln96 : 3
		store_ln96 : 4
	State 4
		write_ln96 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         i_1_fu_187        |    0    |    32   |
|  select  |         j_1_fu_207        |    0    |    32   |
|          |     select_ln96_fu_296    |    0    |   496   |
|----------|---------------------------|---------|---------|
|          |      add_ln90_fu_159      |    0    |    11   |
|    add   |      add_ln94_fu_181      |    0    |    32   |
|          |      add_ln96_fu_219      |    0    |    10   |
|          |         j_2_fu_236        |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln90_fu_153     |    0    |    5    |
|   icmp   |      icmp_ln92_fu_175     |    0    |    12   |
|          |      icmp_ln96_fu_230     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln90_read_read_fu_88 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln96_write_fu_94  |    0    |    0    |
|          |  write_ln96_write_fu_102  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln90_cast_fu_126   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      empty_26_fu_171      |    0    |    0    |
|   trunc  |     trunc_ln96_fu_195     |    0    |    0    |
|          |    trunc_ln96_2_fu_215    |    0    |    0    |
|          |    trunc_ln96_3_fu_263    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     tmp_74_cast_fu_199    |    0    |    0    |
|bitconcatenate|        tmp_2_fu_288       |    0    |    0    |
|          |    trunc_ln96_1_fu_308    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln96_fu_225     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_s_fu_268       |    0    |    0    |
|          |        tmp_1_fu_278       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   664   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   C_V_addr_reg_352   |   10   |
|   C_V_load_reg_367   |   16   |
|  gmem0_addr_reg_362  |   256  |
|       i_reg_322      |   32   |
|   icmp_ln90_reg_348  |    1   |
|   icmp_ln96_reg_357  |    1   |
|      itr_reg_336     |   11   |
|       j_reg_329      |   32   |
|   phi_ln96_reg_315   |   496  |
|sext_ln90_cast_reg_343|   32   |
|     tmp_s_reg_372    |   240  |
+----------------------+--------+
|         Total        |  1127  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  1.298  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   664  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1127  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1127  |   673  |
+-----------+--------+--------+--------+
