Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date              : Fri Mar 15 14:24:53 2024
| Host              : SIMBAA162 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Kria_BD_wrapper_timing_summary_routed.rpt -pb Kria_BD_wrapper_timing_summary_routed.pb -rpx Kria_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Kria_BD_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         112         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       57          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1232)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (112)
5. checking no_input_delay (30)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1232)
---------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor12/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor12/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor12/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (112)
--------------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.924        0.000                      0                 9821        0.013        0.000                      0                 9821        1.000        0.000                       0                  5149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
Kria_BD_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out2_Kria_BD_clk_wiz_0_1    {0.000 2.500}        5.000           200.000         
clk_pl_0                          {0.000 5.000}        10.000          100.000         
clk_pl_1                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Kria_BD_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out2_Kria_BD_clk_wiz_0_1          0.924        0.000                      0                 8843        0.013        0.000                      0                 8843        1.000        0.000                       0                  4609  
clk_pl_0                                8.001        0.000                      0                  641        0.062        0.000                      0                  641        4.725        0.000                       0                   539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_Kria_BD_clk_wiz_0_1  clk_pl_0                            1.596        0.000                      0                  357        1.354        0.000                      0                  357  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out2_Kria_BD_clk_wiz_0_1  clk_pl_0                            1.892        0.000                      0                  224        1.442        0.000                      0                  224  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                      clk_out2_Kria_BD_clk_wiz_0_1  
(none)                        clk_pl_0                      clk_out2_Kria_BD_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                                                    
(none)                        clk_out2_Kria_BD_clk_wiz_0_1                                
(none)                        clk_pl_0                                                    
(none)                                                      clk_out2_Kria_BD_clk_wiz_0_1  
(none)                                                      clk_pl_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Kria_BD_i/clk_wiz_0/inst/clk_in1
  To Clock:  Kria_BD_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Kria_BD_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Kria_BD_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Kria_BD_clk_wiz_0_1
  To Clock:  clk_out2_Kria_BD_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.802ns (28.128%)  route 2.049ns (71.872%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 8.786 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.795ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.734ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.906     3.411    Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y220        FDRE                                         r  Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y220        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.526 r  Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=1, routed)           0.163     3.689    Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_3
    SLICE_X15Y220        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.877 r  Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.409     4.285    Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X10Y221        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.141     4.426 r  Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.197     4.624    Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X10Y221        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     4.761 r  Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.234     4.995    Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux2_return__1
    SLICE_X8Y217         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.082     5.077 r  Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.405     5.482    Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X6Y208         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     5.539 f  Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.254     5.793    Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/PS8_i
    SLICE_X3Y206         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     5.875 r  Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.387     6.262    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.602     8.786    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism             -0.587     8.199    
                         clock uncertainty           -0.062     8.137    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.951     7.186    Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.780ns (19.459%)  route 3.228ns (80.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.795ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.734ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.767     3.272    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[14])
                                                      0.699     3.971 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[14]
                         net (fo=28, routed)          2.820     6.791    Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[14]
    SLICE_X14Y226        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     6.872 r  Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.408     7.280    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/D[15]
    SLICE_X15Y229        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.703     8.887    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y229        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism             -0.587     8.300    
                         clock uncertainty           -0.062     8.238    
    SLICE_X15Y229        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.282    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.780ns (19.542%)  route 3.211ns (80.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.887ns = ( 8.887 - 5.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.795ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.734ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.767     3.272    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[14])
                                                      0.699     3.971 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[14]
                         net (fo=28, routed)          2.820     6.791    Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[14]
    SLICE_X14Y226        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     6.872 r  Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.391     7.263    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/D[15]
    SLICE_X15Y229        FDSE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.703     8.887    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y229        FDSE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                         clock pessimism             -0.587     8.300    
                         clock uncertainty           -0.062     8.238    
    SLICE_X15Y229        FDSE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     8.284    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio2_OE_reg[0]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.891ns (24.450%)  route 2.753ns (75.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 8.842 - 5.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.795ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.734ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.767     3.272    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[7])
                                                      0.737     4.009 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[7]
                         net (fo=41, routed)          2.390     6.399    Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X8Y226         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     6.553 r  Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[8]_i_1/O
                         net (fo=2, routed)           0.363     6.916    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/D[7]
    SLICE_X8Y227         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.658     8.842    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y227         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                         clock pessimism             -0.587     8.255    
                         clock uncertainty           -0.062     8.193    
    SLICE_X8Y227         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     8.236    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.236    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.891ns (24.633%)  route 2.726ns (75.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.795ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.734ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.767     3.272    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[7])
                                                      0.737     4.009 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[7]
                         net (fo=41, routed)          2.390     6.399    Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X8Y226         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.154     6.553 r  Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[8]_i_1/O
                         net (fo=2, routed)           0.336     6.889    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/D[7]
    SLICE_X8Y226         FDSE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.663     8.847    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y226         FDSE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/C
                         clock pessimism             -0.587     8.260    
                         clock uncertainty           -0.062     8.198    
    SLICE_X8Y226         FDSE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.244    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio2_OE_reg[8]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor12/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.828ns (22.785%)  route 2.806ns (77.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 8.885 - 5.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.795ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.734ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.767     3.272    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[7])
                                                      0.737     4.009 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[7]
                         net (fo=41, routed)          2.374     6.383    Kria_BD_i/axi_gpio_motor12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X14Y229        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.091     6.474 r  Kria_BD_i/axi_gpio_motor12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[8]_i_1/O
                         net (fo=2, routed)           0.432     6.906    Kria_BD_i/axi_gpio_motor12/U0/gpio_core_1/D[7]
    SLICE_X14Y230        FDSE                                         r  Kria_BD_i/axi_gpio_motor12/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.701     8.885    Kria_BD_i/axi_gpio_motor12/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y230        FDSE                                         r  Kria_BD_i/axi_gpio_motor12/U0/gpio_core_1/Dual.gpio2_OE_reg[8]/C
                         clock pessimism             -0.587     8.298    
                         clock uncertainty           -0.062     8.236    
    SLICE_X14Y230        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.280    Kria_BD_i/axi_gpio_motor12/U0/gpio_core_1/Dual.gpio2_OE_reg[8]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.780ns (21.723%)  route 2.811ns (78.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 8.842 - 5.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.795ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.734ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.767     3.272    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[14])
                                                      0.699     3.971 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[14]
                         net (fo=28, routed)          2.464     6.435    Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[14]
    SLICE_X9Y226         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     6.516 r  Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.347     6.863    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/D[15]
    SLICE_X10Y227        FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.658     8.842    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y227        FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism             -0.587     8.255    
                         clock uncertainty           -0.062     8.193    
    SLICE_X10Y227        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     8.237    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.780ns (21.832%)  route 2.793ns (78.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 8.842 - 5.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.795ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.734ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.767     3.272    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[14])
                                                      0.699     3.971 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[14]
                         net (fo=28, routed)          2.464     6.435    Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[14]
    SLICE_X9Y226         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     6.516 r  Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=2, routed)           0.329     6.845    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/D[15]
    SLICE_X10Y227        FDSE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.658     8.842    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y227        FDSE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                         clock pessimism             -0.587     8.255    
                         clock uncertainty           -0.062     8.193    
    SLICE_X10Y227        FDSE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     8.239    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio2_OE_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.888ns (24.875%)  route 2.682ns (75.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 8.842 - 5.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.795ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.734ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.767     3.272    Kria_BD_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[7])
                                                      0.737     4.009 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[7]
                         net (fo=41, routed)          2.390     6.399    Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X8Y226         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     6.550 r  Kria_BD_i/axi_gpio_motor11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[7]_i_1/O
                         net (fo=2, routed)           0.291     6.842    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/D[8]
    SLICE_X8Y227         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.658     8.842    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y227         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                         clock pessimism             -0.587     8.255    
                         clock uncertainty           -0.062     8.193    
    SLICE_X8Y227         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     8.238    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.006ns (31.302%)  route 2.208ns (68.698%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 8.825 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.795ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.734ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.906     3.411    Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y220        FDRE                                         r  Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y220        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     3.526 r  Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=1, routed)           0.163     3.689    Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_3
    SLICE_X15Y220        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.877 r  Kria_BD_i/axi_gpio_motor9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.409     4.285    Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X10Y221        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.141     4.426 r  Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.197     4.624    Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X10Y221        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     4.761 r  Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.234     4.995    Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux2_return__1
    SLICE_X8Y217         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.082     5.077 r  Kria_BD_i/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.405     5.482    Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X6Y208         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     5.539 f  Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.173     5.712    Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/PS8_i
    SLICE_X5Y207         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.093     5.805 r  Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_1/O
                         net (fo=4, routed)           0.236     6.040    Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[1]
    SLICE_X5Y208         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     6.233 r  Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_1/O
                         net (fo=3, routed)           0.391     6.624    Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/SR[0]
    SLICE_X5Y208         FDRE                                         r  Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     6.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     6.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.641     8.825    Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X5Y208         FDRE                                         r  Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism             -0.587     8.238    
                         clock uncertainty           -0.062     8.176    
    SLICE_X5Y208         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.119     8.057    Kria_BD_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          8.057    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  1.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.112ns (54.553%)  route 0.093ns (45.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Net Delay (Source):      1.691ns (routing 0.734ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.795ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.691     3.875    Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y206        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y206        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.987 r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.093     4.081    Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X15Y206        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.873     3.378    Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y206        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[29]/C
                         clock pessimism              0.587     3.965    
    SLICE_X15Y206        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.067    Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.067    
                         arrival time                           4.081    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor8/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.112ns (48.276%)  route 0.120ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Net Delay (Source):      1.699ns (routing 0.734ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.795ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.699     3.883    Kria_BD_i/axi_gpio_motor8/U0/s_axi_aclk
    SLICE_X15Y223        FDRE                                         r  Kria_BD_i/axi_gpio_motor8/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y223        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.995 r  Kria_BD_i/axi_gpio_motor8/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.120     4.115    Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X14Y222        FDRE                                         r  Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.905     3.410    Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y222        FDRE                                         r  Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism              0.588     3.997    
    SLICE_X14Y222        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.100    Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor2/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Net Delay (Source):      1.692ns (routing 0.734ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.795ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.692     3.876    Kria_BD_i/axi_gpio_motor2/U0/s_axi_aclk
    SLICE_X15Y207        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.988 r  Kria_BD_i/axi_gpio_motor2/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.124     4.112    Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[7]
    SLICE_X14Y205        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.901     3.406    Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y205        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.587     3.993    
    SLICE_X14Y205        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.096    Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.096    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.115ns (46.000%)  route 0.135ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Net Delay (Source):      1.636ns (routing 0.734ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.795ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.636     3.820    Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y196         FDRE                                         r  Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     3.935 r  Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.135     4.070    Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X1Y193         SRLC32E                                      r  Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.858     3.363    Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y193         SRLC32E                                      r  Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism              0.587     3.950    
    SLICE_X1Y193         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     4.054    Kria_BD_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -4.054    
                         arrival time                           4.070    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor2/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.112ns (44.621%)  route 0.139ns (55.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Net Delay (Source):      1.678ns (routing 0.734ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.795ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.678     3.862    Kria_BD_i/axi_gpio_motor2/U0/s_axi_aclk
    SLICE_X15Y206        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     3.974 r  Kria_BD_i/axi_gpio_motor2/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.139     4.113    Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X13Y206        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.900     3.405    Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y206        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.587     3.992    
    SLICE_X13Y206        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     4.095    Kria_BD_i/axi_gpio_motor2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.095    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor6/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.112ns (46.667%)  route 0.128ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Net Delay (Source):      1.699ns (routing 0.734ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.909ns (routing 0.795ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.699     3.883    Kria_BD_i/axi_gpio_motor6/U0/s_axi_aclk
    SLICE_X16Y228        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y228        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.995 r  Kria_BD_i/axi_gpio_motor6/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.128     4.123    Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X14Y228        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.909     3.414    Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y228        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism              0.588     4.001    
    SLICE_X14Y228        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.104    Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor6/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.473%)  route 0.129ns (53.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Net Delay (Source):      1.699ns (routing 0.734ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.909ns (routing 0.795ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.699     3.883    Kria_BD_i/axi_gpio_motor6/U0/s_axi_aclk
    SLICE_X16Y228        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.995 r  Kria_BD_i/axi_gpio_motor6/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.129     4.124    Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[14]
    SLICE_X14Y227        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.909     3.414    Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y227        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism              0.588     4.001    
    SLICE_X14Y227        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     4.104    Kria_BD_i/axi_gpio_motor6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor7/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.112ns (42.424%)  route 0.152ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    3.856ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Net Delay (Source):      1.672ns (routing 0.734ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.795ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.672     3.856    Kria_BD_i/axi_gpio_motor7/U0/s_axi_aclk
    SLICE_X11Y218        FDRE                                         r  Kria_BD_i/axi_gpio_motor7/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y218        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     3.968 r  Kria_BD_i/axi_gpio_motor7/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.152     4.120    Kria_BD_i/axi_gpio_motor7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[4]
    SLICE_X13Y218        FDRE                                         r  Kria_BD_i/axi_gpio_motor7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.901     3.406    Kria_BD_i/axi_gpio_motor7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y218        FDRE                                         r  Kria_BD_i/axi_gpio_motor7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.587     3.993    
    SLICE_X13Y218        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     4.095    Kria_BD_i/axi_gpio_motor7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.095    
                         arrival time                           4.120    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor13/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.111ns (42.692%)  route 0.149ns (57.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Net Delay (Source):      1.635ns (routing 0.734ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.795ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.635     3.819    Kria_BD_i/axi_gpio_motor13/U0/s_axi_aclk
    SLICE_X7Y216         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y216         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.930 r  Kria_BD_i/axi_gpio_motor13/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.149     4.079    Kria_BD_i/axi_gpio_motor13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[9]
    SLICE_X8Y215         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.860     3.365    Kria_BD_i/axi_gpio_motor13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y215         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism              0.587     3.952    
    SLICE_X8Y215         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     4.054    Kria_BD_i/axi_gpio_motor13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.054    
                         arrival time                           4.079    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor8/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_Kria_BD_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.344%)  route 0.135ns (54.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Net Delay (Source):      1.694ns (routing 0.734ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.795ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.694     3.878    Kria_BD_i/axi_gpio_motor8/U0/s_axi_aclk
    SLICE_X15Y225        FDRE                                         r  Kria_BD_i/axi_gpio_motor8/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y225        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.990 r  Kria_BD_i/axi_gpio_motor8/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.135     4.125    Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[12]
    SLICE_X14Y221        FDRE                                         r  Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.904     3.409    Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y221        FDRE                                         r  Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism              0.588     3.996    
    SLICE_X14Y221        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.099    Kria_BD_i/axi_gpio_motor8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.099    
                         arrival time                           4.125    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Kria_BD_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0      Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y185  Kria_BD_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y188  Kria_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.650ns (38.388%)  route 1.043ns (61.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.239ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     3.234    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.135    11.351    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[12]/C
                         clock pessimism              0.163    11.514    
                         clock uncertainty           -0.160    11.354    
    SLICE_X3Y214         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.119    11.235    Kria_BD_i/watchdog_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.650ns (38.388%)  route 1.043ns (61.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.239ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     3.234    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.135    11.351    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[13]/C
                         clock pessimism              0.163    11.514    
                         clock uncertainty           -0.160    11.354    
    SLICE_X3Y214         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.119    11.235    Kria_BD_i/watchdog_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.650ns (38.388%)  route 1.043ns (61.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.239ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     3.234    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.135    11.351    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[14]/C
                         clock pessimism              0.163    11.514    
                         clock uncertainty           -0.160    11.354    
    SLICE_X3Y214         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.119    11.235    Kria_BD_i/watchdog_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.650ns (38.388%)  route 1.043ns (61.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.239ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     3.234    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.135    11.351    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[15]/C
                         clock pessimism              0.163    11.514    
                         clock uncertainty           -0.160    11.354    
    SLICE_X3Y214         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.119    11.235    Kria_BD_i/watchdog_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.650ns (38.388%)  route 1.043ns (61.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 11.348 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.239ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     3.234    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.132    11.348    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[10]/C
                         clock pessimism              0.181    11.529    
                         clock uncertainty           -0.160    11.369    
    SLICE_X3Y214         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.118    11.251    Kria_BD_i/watchdog_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.650ns (38.388%)  route 1.043ns (61.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 11.348 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.239ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     3.234    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.132    11.348    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[11]/C
                         clock pessimism              0.181    11.529    
                         clock uncertainty           -0.160    11.369    
    SLICE_X3Y214         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.118    11.251    Kria_BD_i/watchdog_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.650ns (38.388%)  route 1.043ns (61.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 11.348 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.239ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     3.234    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.132    11.348    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[8]/C
                         clock pessimism              0.181    11.529    
                         clock uncertainty           -0.160    11.369    
    SLICE_X3Y214         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.118    11.251    Kria_BD_i/watchdog_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.650ns (38.388%)  route 1.043ns (61.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 11.348 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.239ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     3.234    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.132    11.348    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                         clock pessimism              0.181    11.529    
                         clock uncertainty           -0.160    11.369    
    SLICE_X3Y214         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.118    11.251    Kria_BD_i/watchdog_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.650ns (41.804%)  route 0.905ns (58.196%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 11.346 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.239ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.423     3.096    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y213         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.130    11.346    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y213         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[0]/C
                         clock pessimism              0.156    11.502    
                         clock uncertainty           -0.160    11.342    
    SLICE_X3Y213         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.118    11.224    Kria_BD_i/watchdog_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  8.128    

Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.650ns (41.804%)  route 0.905ns (58.196%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 11.346 - 10.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.261ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.239ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.274     1.541    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.654 r  Kria_BD_i/watchdog_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.130     1.784    Kria_BD_i/watchdog_0/inst/count_reg[9]
    SLICE_X2Y214         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.012 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_4/O
                         net (fo=1, routed)           0.118     2.130    Kria_BD_i/watchdog_0/inst/watchdog_out_i_4_n_0
    SLICE_X3Y215         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     2.357 r  Kria_BD_i/watchdog_0/inst/watchdog_out_i_2/O
                         net (fo=2, routed)           0.233     2.591    Kria_BD_i/watchdog_0/inst/watchdog_out_i_2_n_0
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     2.673 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.423     3.096    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y213         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.130    11.346    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y213         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[1]/C
                         clock pessimism              0.156    11.502    
                         clock uncertainty           -0.160    11.342    
    SLICE_X3Y213         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.118    11.224    Kria_BD_i/watchdog_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  8.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_0/inst/DEC/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_0/inst/DEC/B_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.112ns (63.235%)  route 0.065ns (36.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.148ns (routing 0.239ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.261ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.148     1.364    Kria_BD_i/motor_controller_0/inst/DEC/clk
    SLICE_X9Y193         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y193         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     1.476 r  Kria_BD_i/motor_controller_0/inst/DEC/B_reg/Q
                         net (fo=2, routed)           0.065     1.541    Kria_BD_i/motor_controller_0/inst/DEC/B
    SLICE_X9Y193         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/B_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.285     1.552    Kria_BD_i/motor_controller_0/inst/DEC/clk
    SLICE_X9Y193         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/B_FF_reg/C
                         clock pessimism             -0.175     1.377    
    SLICE_X9Y193         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     1.479    Kria_BD_i/motor_controller_0/inst/DEC/B_FF_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_12/inst/DEC/A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_12/inst/DEC/A_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.112ns (40.117%)  route 0.167ns (59.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.172ns (routing 0.239ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.261ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.172     1.388    Kria_BD_i/motor_controller_12/inst/DEC/clk
    SLICE_X11Y233        FDRE                                         r  Kria_BD_i/motor_controller_12/inst/DEC/A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     1.500 r  Kria_BD_i/motor_controller_12/inst/DEC/A_reg/Q
                         net (fo=3, routed)           0.167     1.667    Kria_BD_i/motor_controller_12/inst/DEC/A
    SLICE_X13Y233        FDRE                                         r  Kria_BD_i/motor_controller_12/inst/DEC/A_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.340     1.607    Kria_BD_i/motor_controller_12/inst/DEC/clk
    SLICE_X13Y233        FDRE                                         r  Kria_BD_i/motor_controller_12/inst/DEC/A_FF_reg/C
                         clock pessimism             -0.103     1.504    
    SLICE_X13Y233        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     1.605    Kria_BD_i/motor_controller_12/inst/DEC/A_FF_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_5/inst/DEC/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_5/inst/DEC/B_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.112ns (61.444%)  route 0.070ns (38.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      1.204ns (routing 0.239ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.261ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.204     1.420    Kria_BD_i/motor_controller_5/inst/DEC/clk
    SLICE_X19Y203        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/DEC/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y203        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     1.532 r  Kria_BD_i/motor_controller_5/inst/DEC/B_reg/Q
                         net (fo=2, routed)           0.070     1.602    Kria_BD_i/motor_controller_5/inst/DEC/B
    SLICE_X19Y203        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/DEC/B_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.372     1.639    Kria_BD_i/motor_controller_5/inst/DEC/clk
    SLICE_X19Y203        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/DEC/B_FF_reg/C
                         clock pessimism             -0.206     1.433    
    SLICE_X19Y203        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     1.535    Kria_BD_i/motor_controller_5/inst/DEC/B_FF_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_4/inst/DEC/A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_4/inst/DEC/A_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.112ns (49.919%)  route 0.112ns (50.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.168ns (routing 0.239ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.261ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.168     1.384    Kria_BD_i/motor_controller_4/inst/DEC/clk
    SLICE_X12Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     1.496 r  Kria_BD_i/motor_controller_4/inst/DEC/A_reg/Q
                         net (fo=3, routed)           0.112     1.608    Kria_BD_i/motor_controller_4/inst/DEC/A
    SLICE_X12Y212        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/A_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.316     1.583    Kria_BD_i/motor_controller_4/inst/DEC/clk
    SLICE_X12Y212        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/A_FF_reg/C
                         clock pessimism             -0.159     1.424    
    SLICE_X12Y212        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     1.526    Kria_BD_i/motor_controller_4/inst/DEC/A_FF_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_1/inst/DEC/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_1/inst/DEC/B_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.112ns (44.519%)  route 0.140ns (55.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.202ns (routing 0.239ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.261ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.202     1.418    Kria_BD_i/motor_controller_1/inst/DEC/clk
    SLICE_X14Y190        FDRE                                         r  Kria_BD_i/motor_controller_1/inst/DEC/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     1.530 r  Kria_BD_i/motor_controller_1/inst/DEC/B_reg/Q
                         net (fo=2, routed)           0.140     1.669    Kria_BD_i/motor_controller_1/inst/DEC/B
    SLICE_X14Y190        FDRE                                         r  Kria_BD_i/motor_controller_1/inst/DEC/B_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.374     1.641    Kria_BD_i/motor_controller_1/inst/DEC/clk
    SLICE_X14Y190        FDRE                                         r  Kria_BD_i/motor_controller_1/inst/DEC/B_FF_reg/C
                         clock pessimism             -0.169     1.472    
    SLICE_X14Y190        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     1.574    Kria_BD_i/motor_controller_1/inst/DEC/B_FF_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_3/inst/DEC/B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_3/inst/DEC/B_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.112ns (39.215%)  route 0.174ns (60.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.205ns (routing 0.239ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.261ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.205     1.421    Kria_BD_i/motor_controller_3/inst/DEC/clk
    SLICE_X14Y190        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/DEC/B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     1.533 r  Kria_BD_i/motor_controller_3/inst/DEC/B_reg/Q
                         net (fo=2, routed)           0.174     1.706    Kria_BD_i/motor_controller_3/inst/DEC/B
    SLICE_X15Y195        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/DEC/B_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.342     1.609    Kria_BD_i/motor_controller_3/inst/DEC/clk
    SLICE_X15Y195        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/DEC/B_FF_reg/C
                         clock pessimism             -0.103     1.507    
    SLICE_X15Y195        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     1.610    Kria_BD_i/motor_controller_3/inst/DEC/B_FF_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_6/inst/DEC/A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_6/inst/DEC/A_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.082ns (52.011%)  route 0.076ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.727ns (routing 0.142ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.151ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.727     0.878    Kria_BD_i/motor_controller_6/inst/DEC/clk
    SLICE_X13Y233        FDRE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.960 r  Kria_BD_i/motor_controller_6/inst/DEC/A_reg/Q
                         net (fo=3, routed)           0.076     1.035    Kria_BD_i/motor_controller_6/inst/DEC/A
    SLICE_X14Y232        FDRE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/A_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.789     0.976    Kria_BD_i/motor_controller_6/inst/DEC/clk
    SLICE_X14Y232        FDRE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/A_FF_reg/C
                         clock pessimism             -0.084     0.892    
    SLICE_X14Y232        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.044     0.936    Kria_BD_i/motor_controller_6/inst/DEC/A_FF_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.106ns (70.839%)  route 0.044ns (29.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.715ns (routing 0.142ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.779ns (routing 0.151ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.715     0.866    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y214        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y214        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.950 f  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q
                         net (fo=3, routed)           0.027     0.976    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]
    SLICE_X14Y214        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.022     0.998 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.017     1.015    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/p_0_in__0[0]
    SLICE_X14Y214        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.779     0.966    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y214        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/C
                         clock pessimism             -0.096     0.871    
    SLICE_X14Y214        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.044     0.915    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.105ns (70.170%)  route 0.045ns (29.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.717ns (routing 0.142ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.151ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.717     0.868    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X16Y201        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.952 f  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/Q
                         net (fo=3, routed)           0.027     0.979    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]
    SLICE_X16Y201        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.021     1.000 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.018     1.018    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/p_0_in__0[0]
    SLICE_X16Y201        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.782     0.969    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X16Y201        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]/C
                         clock pessimism             -0.096     0.873    
    SLICE_X16Y201        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     0.917    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Kria_BD_i/motor_controller_2/inst/DEC/A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/motor_controller_2/inst/DEC/A_FF_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.748%)  route 0.067ns (44.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.717ns (routing 0.142ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.151ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.717     0.868    Kria_BD_i/motor_controller_2/inst/DEC/clk
    SLICE_X16Y208        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/DEC/A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y208        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.952 r  Kria_BD_i/motor_controller_2/inst/DEC/A_reg/Q
                         net (fo=3, routed)           0.067     1.018    Kria_BD_i/motor_controller_2/inst/DEC/A
    SLICE_X16Y208        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/DEC/A_FF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.781     0.968    Kria_BD_i/motor_controller_2/inst/DEC/clk
    SLICE_X16Y208        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/DEC/A_FF_reg/C
                         clock pessimism             -0.096     0.873    
    SLICE_X16Y208        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.044     0.917    Kria_BD_i/motor_controller_2/inst/DEC/A_FF_reg
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/A_FF_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X10Y192  Kria_BD_i/motor_controller_0/inst/DEC/A_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_FF_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         10.000      9.450      SLICE_X9Y194   Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         10.000      9.450      SLICE_X10Y195  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         10.000      9.450      SLICE_X10Y195  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         10.000      9.450      SLICE_X10Y195  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         10.000      9.450      SLICE_X10Y195  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.550         10.000      9.450      SLICE_X10Y195  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/A_FF_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/A_FF_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X10Y192  Kria_BD_i/motor_controller_0/inst/DEC/A_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X10Y192  Kria_BD_i/motor_controller_0/inst/DEC/A_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_FF_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_FF_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         5.000       4.725      SLICE_X9Y194   Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         5.000       4.725      SLICE_X9Y194   Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/A_FF_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/A_FF_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X10Y192  Kria_BD_i/motor_controller_0/inst/DEC/A_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X10Y192  Kria_BD_i/motor_controller_0/inst/DEC/A_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_FF_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_FF_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X9Y193   Kria_BD_i/motor_controller_0/inst/DEC/B_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         5.000       4.725      SLICE_X9Y194   Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         5.000       4.725      SLICE_X9Y194   Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Kria_BD_clk_wiz_0_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.118ns  (logic 0.340ns (30.407%)  route 0.778ns (69.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 11.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 8.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.809ns (routing 0.795ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.239ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.809     8.314    Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y216         FDRE                                         r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     8.428 r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.217     8.645    Kria_BD_i/watchdog_0/inst/wdt_sig
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.871 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     9.432    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.132    11.348    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[10]/C
                         clock pessimism              0.045    11.393    
                         clock uncertainty           -0.247    11.146    
    SLICE_X3Y214         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.118    11.028    Kria_BD_i/watchdog_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.118ns  (logic 0.340ns (30.407%)  route 0.778ns (69.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 11.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 8.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.809ns (routing 0.795ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.239ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.809     8.314    Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y216         FDRE                                         r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     8.428 r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.217     8.645    Kria_BD_i/watchdog_0/inst/wdt_sig
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.871 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     9.432    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.132    11.348    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[11]/C
                         clock pessimism              0.045    11.393    
                         clock uncertainty           -0.247    11.146    
    SLICE_X3Y214         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.118    11.028    Kria_BD_i/watchdog_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.118ns  (logic 0.340ns (30.407%)  route 0.778ns (69.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 11.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 8.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.809ns (routing 0.795ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.239ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.809     8.314    Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y216         FDRE                                         r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     8.428 r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.217     8.645    Kria_BD_i/watchdog_0/inst/wdt_sig
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.871 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     9.432    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.132    11.348    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[8]/C
                         clock pessimism              0.045    11.393    
                         clock uncertainty           -0.247    11.146    
    SLICE_X3Y214         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.118    11.028    Kria_BD_i/watchdog_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.118ns  (logic 0.340ns (30.407%)  route 0.778ns (69.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 11.348 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 8.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.809ns (routing 0.795ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.239ns, distribution 0.893ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.809     8.314    Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y216         FDRE                                         r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     8.428 r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.217     8.645    Kria_BD_i/watchdog_0/inst/wdt_sig
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.871 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     9.432    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.132    11.348    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[9]/C
                         clock pessimism              0.045    11.393    
                         clock uncertainty           -0.247    11.146    
    SLICE_X3Y214         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.118    11.028    Kria_BD_i/watchdog_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.118ns  (logic 0.340ns (30.407%)  route 0.778ns (69.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 8.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.809ns (routing 0.795ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.239ns, distribution 0.896ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.809     8.314    Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y216         FDRE                                         r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     8.428 r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.217     8.645    Kria_BD_i/watchdog_0/inst/wdt_sig
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.871 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     9.432    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.135    11.351    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[12]/C
                         clock pessimism              0.045    11.396    
                         clock uncertainty           -0.247    11.149    
    SLICE_X3Y214         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.119    11.030    Kria_BD_i/watchdog_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.118ns  (logic 0.340ns (30.407%)  route 0.778ns (69.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 8.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.809ns (routing 0.795ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.239ns, distribution 0.896ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.809     8.314    Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y216         FDRE                                         r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     8.428 r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.217     8.645    Kria_BD_i/watchdog_0/inst/wdt_sig
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.871 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     9.432    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.135    11.351    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[13]/C
                         clock pessimism              0.045    11.396    
                         clock uncertainty           -0.247    11.149    
    SLICE_X3Y214         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.119    11.030    Kria_BD_i/watchdog_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.118ns  (logic 0.340ns (30.407%)  route 0.778ns (69.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 8.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.809ns (routing 0.795ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.239ns, distribution 0.896ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.809     8.314    Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y216         FDRE                                         r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     8.428 r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.217     8.645    Kria_BD_i/watchdog_0/inst/wdt_sig
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.871 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     9.432    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.135    11.351    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[14]/C
                         clock pessimism              0.045    11.396    
                         clock uncertainty           -0.247    11.149    
    SLICE_X3Y214         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.119    11.030    Kria_BD_i/watchdog_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/watchdog_0/inst/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.118ns  (logic 0.340ns (30.407%)  route 0.778ns (69.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 11.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 8.314 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.809ns (routing 0.795ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.239ns, distribution 0.896ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.809     8.314    Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y216         FDRE                                         r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     8.428 r  Kria_BD_i/axi_gpio_watchdog/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.217     8.645    Kria_BD_i/watchdog_0/inst/wdt_sig
    SLICE_X5Y217         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     8.871 r  Kria_BD_i/watchdog_0/inst/count[0]_i_1/O
                         net (fo=19, routed)          0.561     9.432    Kria_BD_i/watchdog_0/inst/count[0]_i_1_n_0
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.135    11.351    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X3Y214         FDRE                                         r  Kria_BD_i/watchdog_0/inst/count_reg[15]/C
                         clock pessimism              0.045    11.396    
                         clock uncertainty           -0.247    11.149    
    SLICE_X3Y214         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.119    11.030    Kria_BD_i/watchdog_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.055ns  (logic 0.197ns (18.665%)  route 0.858ns (81.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 11.356 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 8.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.845ns (routing 0.795ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.239ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.845     8.350    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y216         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y216         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     8.463 r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.164     8.626    Kria_BD_i/motor_controller_13/inst/DEC/cntr/control_vector_in[1]
    SLICE_X5Y217         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.710 r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count[15]_i_1/O
                         net (fo=16, routed)          0.695     9.405    Kria_BD_i/motor_controller_13/inst/DEC/cntr/count[15]_i_1_n_0
    SLICE_X5Y219         FDCE                                         r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.140    11.356    Kria_BD_i/motor_controller_13/inst/DEC/cntr/clk
    SLICE_X5Y219         FDCE                                         r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[1]/C
                         clock pessimism              0.045    11.401    
                         clock uncertainty           -0.247    11.154    
    SLICE_X5Y219         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080    11.074    Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.074    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        1.055ns  (logic 0.197ns (18.665%)  route 0.858ns (81.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 11.356 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 8.350 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.845ns (routing 0.795ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.239ns, distribution 0.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.845     8.350    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y216         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y216         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     8.463 r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.164     8.626    Kria_BD_i/motor_controller_13/inst/DEC/cntr/control_vector_in[1]
    SLICE_X5Y217         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.710 r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count[15]_i_1/O
                         net (fo=16, routed)          0.695     9.405    Kria_BD_i/motor_controller_13/inst/DEC/cntr/count[15]_i_1_n_0
    SLICE_X5Y219         FDCE                                         r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.140    11.356    Kria_BD_i/motor_controller_13/inst/DEC/cntr/clk
    SLICE_X5Y219         FDCE                                         r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[2]/C
                         clock pessimism              0.045    11.401    
                         clock uncertainty           -0.247    11.154    
    SLICE_X5Y219         FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080    11.074    Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.074    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  1.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.083ns (54.024%)  route 0.071ns (45.976%))
  Logic Levels:           0  
  Clock Path Skew:        -1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.048ns (routing 0.451ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.151ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.048     2.464    Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y217        FDRE                                         r  Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y217        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.547 r  Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.071     2.617    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/control_vector_in[1]
    SLICE_X18Y216        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.803     0.990    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X18Y216        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[1]/C
                         clock pessimism             -0.018     0.971    
                         clock uncertainty            0.247     1.219    
    SLICE_X18Y216        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     1.264    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.321%)  route 0.071ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        -1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.039ns (routing 0.451ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.151ns, distribution 0.643ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.039     2.455    Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y223        FDRE                                         r  Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y223        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     2.539 r  Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.071     2.609    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/control_vector_in[7]
    SLICE_X17Y224        FDRE                                         r  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.794     0.981    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X17Y224        FDRE                                         r  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[7]/C
                         clock pessimism             -0.019     0.963    
                         clock uncertainty            0.247     1.210    
    SLICE_X17Y224        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     1.255    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.082ns (47.636%)  route 0.090ns (52.364%))
  Logic Levels:           0  
  Clock Path Skew:        -1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.036ns (routing 0.451ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.151ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.036     2.452    Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y217        FDRE                                         r  Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y217        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.534 r  Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.090     2.624    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/control_vector_in[5]
    SLICE_X18Y216        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.803     0.990    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X18Y216        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[5]/C
                         clock pessimism             -0.018     0.971    
                         clock uncertainty            0.247     1.219    
    SLICE_X18Y216        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     1.264    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.083ns (52.989%)  route 0.074ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        -1.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.028ns (routing 0.451ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.151ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.028     2.444    Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y216        FDRE                                         r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y216        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.527 r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.074     2.600    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/control_vector_in[4]
    SLICE_X11Y216        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.780     0.967    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X11Y216        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]/C
                         clock pessimism             -0.019     0.949    
                         clock uncertainty            0.247     1.196    
    SLICE_X11Y216        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.044     1.240    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.084ns (53.628%)  route 0.073ns (46.373%))
  Logic Levels:           0  
  Clock Path Skew:        -1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.047ns (routing 0.451ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.151ns, distribution 0.645ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.047     2.463    Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y202        FDRE                                         r  Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.547 r  Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.073     2.619    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/control_vector_in[3]
    SLICE_X17Y202        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.796     0.983    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X17Y202        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]/C
                         clock pessimism             -0.019     0.965    
                         clock uncertainty            0.247     1.212    
    SLICE_X17Y202        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.045     1.257    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.083ns (51.155%)  route 0.079ns (48.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.039ns (routing 0.451ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.151ns, distribution 0.643ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.039     2.455    Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y223        FDRE                                         r  Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y223        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.538 r  Kria_BD_i/axi_gpio_motor8/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.079     2.617    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/control_vector_in[4]
    SLICE_X17Y224        FDRE                                         r  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.794     0.981    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X17Y224        FDRE                                         r  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]/C
                         clock pessimism             -0.019     0.963    
                         clock uncertainty            0.247     1.210    
    SLICE_X17Y224        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.044     1.254    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.084ns (55.396%)  route 0.068ns (44.604%))
  Logic Levels:           0  
  Clock Path Skew:        -1.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.043ns (routing 0.451ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.786ns (routing 0.151ns, distribution 0.635ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.043     2.459    Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y207        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y207        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.543 r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.068     2.610    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/control_vector_in[4]
    SLICE_X16Y206        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.786     0.973    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X16Y206        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]/C
                         clock pessimism             -0.019     0.955    
                         clock uncertainty            0.247     1.202    
    SLICE_X16Y206        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.044     1.246    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.084ns (49.518%)  route 0.086ns (50.482%))
  Logic Levels:           0  
  Clock Path Skew:        -1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.001ns (routing 0.451ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.151ns, distribution 0.610ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.001     2.417    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y217         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y217         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     2.501 r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.086     2.586    Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/control_vector_in[3]
    SLICE_X4Y218         FDRE                                         r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.761     0.948    Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X4Y218         FDRE                                         r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]/C
                         clock pessimism             -0.019     0.930    
                         clock uncertainty            0.247     1.177    
    SLICE_X4Y218         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.045     1.222    Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.085ns (51.770%)  route 0.079ns (48.230%))
  Logic Levels:           0  
  Clock Path Skew:        -1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.019ns (routing 0.451ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.773ns (routing 0.151ns, distribution 0.622ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.019     2.435    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y194         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y194         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.520 r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.079     2.599    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/control_vector_in[3]
    SLICE_X8Y195         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.773     0.960    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X8Y195         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]/C
                         clock pessimism             -0.019     0.942    
                         clock uncertainty            0.247     1.189    
    SLICE_X8Y195         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.045     1.234    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.083ns (50.952%)  route 0.080ns (49.048%))
  Logic Levels:           0  
  Clock Path Skew:        -1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.029ns (routing 0.451ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.151ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.029     2.445    Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y217        FDRE                                         r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.528 r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.080     2.607    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/control_vector_in[7]
    SLICE_X11Y216        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.780     0.967    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X11Y216        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[7]/C
                         clock pessimism             -0.019     0.949    
                         clock uncertainty            0.247     1.196    
    SLICE_X11Y216        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.045     1.241    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_duty_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  1.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_Kria_BD_clk_wiz_0_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.832ns  (logic 0.114ns (13.697%)  route 0.718ns (86.303%))
  Logic Levels:           0  
  Clock Path Skew:        -1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 11.372 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns = ( 8.353 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.848ns (routing 0.795ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.239ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.848     8.353    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y218         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y218         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     8.467 f  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.718     9.185    Kria_BD_i/motor_controller_13/inst/DEC/cntr/control_vector_in[0]
    SLICE_X8Y219         FDCE                                         f  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.156    11.372    Kria_BD_i/motor_controller_13/inst/DEC/cntr/clk
    SLICE_X8Y219         FDCE                                         r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[0]/C
                         clock pessimism              0.045    11.417    
                         clock uncertainty           -0.247    11.170    
    SLICE_X8Y219         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    11.077    Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.077    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.726ns  (logic 0.114ns (15.699%)  route 0.612ns (84.301%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 11.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns = ( 8.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.871ns (routing 0.795ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.239ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.871     8.376    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     8.490 f  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.612     9.102    Kria_BD_i/motor_controller_0/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y195        FDCE                                         f  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.163    11.379    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y195        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[10]/C
                         clock pessimism              0.045    11.424    
                         clock uncertainty           -0.247    11.177    
    SLICE_X10Y195        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    11.084    Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.726ns  (logic 0.114ns (15.699%)  route 0.612ns (84.301%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 11.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns = ( 8.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.871ns (routing 0.795ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.239ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.871     8.376    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     8.490 f  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.612     9.102    Kria_BD_i/motor_controller_0/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y195        FDCE                                         f  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.163    11.379    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y195        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[11]/C
                         clock pessimism              0.045    11.424    
                         clock uncertainty           -0.247    11.177    
    SLICE_X10Y195        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    11.084    Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.726ns  (logic 0.114ns (15.699%)  route 0.612ns (84.301%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 11.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns = ( 8.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.871ns (routing 0.795ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.239ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.871     8.376    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     8.490 f  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.612     9.102    Kria_BD_i/motor_controller_0/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y195        FDCE                                         f  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.163    11.379    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y195        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[12]/C
                         clock pessimism              0.045    11.424    
                         clock uncertainty           -0.247    11.177    
    SLICE_X10Y195        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    11.084    Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.726ns  (logic 0.114ns (15.699%)  route 0.612ns (84.301%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 11.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns = ( 8.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.871ns (routing 0.795ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.239ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.871     8.376    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     8.490 f  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.612     9.102    Kria_BD_i/motor_controller_0/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y195        FDCE                                         f  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.163    11.379    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y195        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[9]/C
                         clock pessimism              0.045    11.424    
                         clock uncertainty           -0.247    11.177    
    SLICE_X10Y195        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    11.084    Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.723ns  (logic 0.114ns (15.764%)  route 0.609ns (84.236%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 11.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns = ( 8.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.871ns (routing 0.795ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.239ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.871     8.376    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     8.490 f  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.609     9.099    Kria_BD_i/motor_controller_0/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y195        FDCE                                         f  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.163    11.379    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y195        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[13]/C
                         clock pessimism              0.045    11.424    
                         clock uncertainty           -0.247    11.177    
    SLICE_X10Y195        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    11.084    Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.723ns  (logic 0.114ns (15.764%)  route 0.609ns (84.236%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 11.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns = ( 8.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.871ns (routing 0.795ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.239ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.871     8.376    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     8.490 f  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.609     9.099    Kria_BD_i/motor_controller_0/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y195        FDCE                                         f  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.163    11.379    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y195        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[14]/C
                         clock pessimism              0.045    11.424    
                         clock uncertainty           -0.247    11.177    
    SLICE_X10Y195        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    11.084    Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.723ns  (logic 0.114ns (15.764%)  route 0.609ns (84.236%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 11.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns = ( 8.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.871ns (routing 0.795ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.239ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.871     8.376    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     8.490 f  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.609     9.099    Kria_BD_i/motor_controller_0/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y195        FDCE                                         f  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.163    11.379    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y195        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[15]/C
                         clock pessimism              0.045    11.424    
                         clock uncertainty           -0.247    11.177    
    SLICE_X10Y195        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    11.084    Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.697ns  (logic 0.116ns (16.653%)  route 0.581ns (83.347%))
  Logic Levels:           0  
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 11.360 - 10.000 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 8.372 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.867ns (routing 0.795ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.239ns, distribution 0.905ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.867     8.372    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y223         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y223         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.488 f  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.581     9.068    Kria_BD_i/motor_controller_10/inst/DEC/cntr/control_vector_in[0]
    SLICE_X7Y226         FDCE                                         f  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.144    11.360    Kria_BD_i/motor_controller_10/inst/DEC/cntr/clk
    SLICE_X7Y226         FDCE                                         r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[10]/C
                         clock pessimism              0.045    11.405    
                         clock uncertainty           -0.247    11.158    
    SLICE_X7Y226         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    11.065    Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@5.000ns)
  Data Path Delay:        0.697ns  (logic 0.116ns (16.653%)  route 0.581ns (83.347%))
  Logic Levels:           0  
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 11.360 - 10.000 ) 
    Source Clock Delay      (SCD):    3.372ns = ( 8.372 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.867ns (routing 0.795ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.239ns, distribution 0.905ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     6.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     6.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     6.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.867     8.372    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y223         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y223         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.488 f  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.581     9.068    Kria_BD_i/motor_controller_10/inst/DEC/cntr/control_vector_in[0]
    SLICE_X7Y226         FDCE                                         f  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.144    11.360    Kria_BD_i/motor_controller_10/inst/DEC/cntr/clk
    SLICE_X7Y226         FDCE                                         r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[11]/C
                         clock pessimism              0.045    11.405    
                         clock uncertainty           -0.247    11.158    
    SLICE_X7Y226         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    11.065    Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[11]
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  1.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.085ns (46.718%)  route 0.097ns (53.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.016ns (routing 0.451ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.151ns, distribution 0.623ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.016     2.432    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y230         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.517 f  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.097     2.613    Kria_BD_i/motor_controller_11/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y230        FDCE                                         f  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.774     0.961    Kria_BD_i/motor_controller_11/inst/DEC/cntr/clk
    SLICE_X10Y230        FDCE                                         r  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[1]/C
                         clock pessimism             -0.019     0.943    
                         clock uncertainty            0.247     1.190    
    SLICE_X10Y230        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     1.172    Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.085ns (46.718%)  route 0.097ns (53.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.016ns (routing 0.451ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.151ns, distribution 0.623ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.016     2.432    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y230         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.517 f  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.097     2.613    Kria_BD_i/motor_controller_11/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y230        FDCE                                         f  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.774     0.961    Kria_BD_i/motor_controller_11/inst/DEC/cntr/clk
    SLICE_X10Y230        FDCE                                         r  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[2]/C
                         clock pessimism             -0.019     0.943    
                         clock uncertainty            0.247     1.190    
    SLICE_X10Y230        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.018     1.172    Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.085ns (46.718%)  route 0.097ns (53.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.016ns (routing 0.451ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.151ns, distribution 0.623ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.016     2.432    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y230         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.517 f  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.097     2.613    Kria_BD_i/motor_controller_11/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y230        FDCE                                         f  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.774     0.961    Kria_BD_i/motor_controller_11/inst/DEC/cntr/clk
    SLICE_X10Y230        FDCE                                         r  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[3]/C
                         clock pessimism             -0.019     0.943    
                         clock uncertainty            0.247     1.190    
    SLICE_X10Y230        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.172    Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.085ns (46.718%)  route 0.097ns (53.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.016ns (routing 0.451ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.151ns, distribution 0.623ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.016     2.432    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y230         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.517 f  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.097     2.613    Kria_BD_i/motor_controller_11/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y230        FDCE                                         f  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.774     0.961    Kria_BD_i/motor_controller_11/inst/DEC/cntr/clk
    SLICE_X10Y230        FDCE                                         r  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[4]/C
                         clock pessimism             -0.019     0.943    
                         clock uncertainty            0.247     1.190    
    SLICE_X10Y230        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.172    Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.086ns (47.380%)  route 0.096ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.043ns (routing 0.451ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.151ns, distribution 0.649ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.043     2.459    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y230        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y230        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.545 f  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.096     2.641    Kria_BD_i/motor_controller_6/inst/DEC/cntr/control_vector_in[0]
    SLICE_X16Y231        FDCE                                         f  Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.800     0.987    Kria_BD_i/motor_controller_6/inst/DEC/cntr/clk
    SLICE_X16Y231        FDCE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[5]/C
                         clock pessimism             -0.018     0.969    
                         clock uncertainty            0.247     1.216    
    SLICE_X16Y231        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.198    Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.086ns (47.380%)  route 0.096ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.043ns (routing 0.451ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.151ns, distribution 0.649ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.043     2.459    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y230        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y230        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.545 f  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.096     2.641    Kria_BD_i/motor_controller_6/inst/DEC/cntr/control_vector_in[0]
    SLICE_X16Y231        FDCE                                         f  Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.800     0.987    Kria_BD_i/motor_controller_6/inst/DEC/cntr/clk
    SLICE_X16Y231        FDCE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[6]/C
                         clock pessimism             -0.018     0.969    
                         clock uncertainty            0.247     1.216    
    SLICE_X16Y231        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     1.198    Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.086ns (47.380%)  route 0.096ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.043ns (routing 0.451ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.151ns, distribution 0.649ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.043     2.459    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y230        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y230        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.545 f  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.096     2.641    Kria_BD_i/motor_controller_6/inst/DEC/cntr/control_vector_in[0]
    SLICE_X16Y231        FDCE                                         f  Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.800     0.987    Kria_BD_i/motor_controller_6/inst/DEC/cntr/clk
    SLICE_X16Y231        FDCE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[7]/C
                         clock pessimism             -0.018     0.969    
                         clock uncertainty            0.247     1.216    
    SLICE_X16Y231        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     1.198    Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.086ns (47.380%)  route 0.096ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.043ns (routing 0.451ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.151ns, distribution 0.649ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.043     2.459    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y230        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y230        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.545 f  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.096     2.641    Kria_BD_i/motor_controller_6/inst/DEC/cntr/control_vector_in[0]
    SLICE_X16Y231        FDCE                                         f  Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.800     0.987    Kria_BD_i/motor_controller_6/inst/DEC/cntr/clk
    SLICE_X16Y231        FDCE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[8]/C
                         clock pessimism             -0.018     0.969    
                         clock uncertainty            0.247     1.216    
    SLICE_X16Y231        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     1.198    Kria_BD_i/motor_controller_6/inst/DEC/cntr/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.085ns (46.977%)  route 0.096ns (53.023%))
  Logic Levels:           0  
  Clock Path Skew:        -1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.016ns (routing 0.451ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.151ns, distribution 0.621ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.016     2.432    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y230         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.517 f  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.096     2.612    Kria_BD_i/motor_controller_11/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y230        FDCE                                         f  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.772     0.959    Kria_BD_i/motor_controller_11/inst/DEC/cntr/clk
    SLICE_X10Y230        FDCE                                         r  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[5]/C
                         clock pessimism             -0.019     0.941    
                         clock uncertainty            0.247     1.188    
    SLICE_X10Y230        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     1.170    Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_Kria_BD_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.085ns (46.977%)  route 0.096ns (53.023%))
  Logic Levels:           0  
  Clock Path Skew:        -1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.016ns (routing 0.451ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.151ns, distribution 0.621ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.016     2.432    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y230         FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y230         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.517 f  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=17, routed)          0.096     2.612    Kria_BD_i/motor_controller_11/inst/DEC/cntr/control_vector_in[0]
    SLICE_X10Y230        FDCE                                         f  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.772     0.959    Kria_BD_i/motor_controller_11/inst/DEC/cntr/clk
    SLICE_X10Y230        FDCE                                         r  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[6]/C
                         clock pessimism             -0.019     0.941    
                         clock uncertainty            0.247     1.188    
    SLICE_X10Y230        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.018     1.170    Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  1.443    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_Kria_BD_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.801ns  (logic 0.186ns (6.642%)  route 2.615ns (93.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.702ns (routing 0.734ns, distribution 0.968ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           2.264     2.264    Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y187        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     2.450 r  Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.351     2.801    Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y187        FDRE                                         r  Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.702     3.886    Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y187        FDRE                                         r  Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.090ns (7.793%)  route 1.065ns (92.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.142ns (routing 0.487ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.972     0.972    Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y187        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     1.062 r  Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.093     1.155    Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y187        FDRE                                         r  Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.142     1.996    Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y187        FDRE                                         r  Kria_BD_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_out2_Kria_BD_clk_wiz_0_1

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_2/inst/DEC/cntr/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.114ns (12.541%)  route 0.795ns (87.459%))
  Logic Levels:           0  
  Clock Path Skew:        2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.326ns (routing 0.261ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.734ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.326     1.593    Kria_BD_i/motor_controller_2/inst/DEC/cntr/clk
    SLICE_X16Y209        FDCE                                         r  Kria_BD_i/motor_controller_2/inst/DEC/cntr/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y209        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     1.707 r  Kria_BD_i/motor_controller_2/inst/DEC/cntr/count_reg[7]/Q
                         net (fo=4, routed)           0.795     2.502    Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X15Y208        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.676     3.860    Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y208        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.113ns (14.958%)  route 0.642ns (85.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.312ns (routing 0.261ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.734ns, distribution 0.954ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.312     1.579    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y194        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y194        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     1.692 r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[5]/Q
                         net (fo=4, routed)           0.642     2.335    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X12Y199        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.688     3.872    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y199        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.730ns  (logic 0.115ns (15.748%)  route 0.615ns (84.252%))
  Logic Levels:           0  
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.321ns (routing 0.261ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.734ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.321     1.588    Kria_BD_i/motor_controller_13/inst/DEC/cntr/clk
    SLICE_X8Y219         FDCE                                         r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y219         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.703 r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[0]/Q
                         net (fo=3, routed)           0.615     2.318    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X3Y219         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.624     3.808    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X3Y219         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_4/inst/DEC/cntr/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.115ns (15.729%)  route 0.616ns (84.271%))
  Logic Levels:           0  
  Clock Path Skew:        2.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.317ns (routing 0.261ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.734ns, distribution 0.944ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.317     1.584    Kria_BD_i/motor_controller_4/inst/DEC/cntr/clk
    SLICE_X12Y211        FDCE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/cntr/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y211        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     1.699 r  Kria_BD_i/motor_controller_4/inst/DEC/cntr/count_reg[0]/Q
                         net (fo=3, routed)           0.616     2.315    Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X12Y220        FDRE                                         r  Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.678     3.862    Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y220        FDRE                                         r  Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.116ns (17.739%)  route 0.538ns (82.261%))
  Logic Levels:           0  
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.312ns (routing 0.261ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.734ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.312     1.579    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y194        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y194        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     1.695 r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[7]/Q
                         net (fo=4, routed)           0.538     2.233    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X11Y196        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.679     3.863    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y196        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.113ns (17.372%)  route 0.537ns (82.628%))
  Logic Levels:           0  
  Clock Path Skew:        2.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.311ns (routing 0.261ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.734ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.311     1.578    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y195        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     1.691 r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[13]/Q
                         net (fo=4, routed)           0.537     2.229    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X5Y188         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.652     3.836    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X5Y188         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.112ns (17.542%)  route 0.526ns (82.458%))
  Logic Levels:           0  
  Clock Path Skew:        2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.734ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.313     1.580    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y194        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y194        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     1.692 r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[2]/Q
                         net (fo=4, routed)           0.526     2.219    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X12Y196        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.691     3.875    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y196        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.635ns  (logic 0.112ns (17.627%)  route 0.523ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.312ns (routing 0.261ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.734ns, distribution 0.944ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.312     1.579    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y194        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y194        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     1.691 r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[6]/Q
                         net (fo=4, routed)           0.523     2.215    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X11Y197        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.678     3.862    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y197        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_4/inst/DEC/cntr/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.116ns (18.940%)  route 0.496ns (81.060%))
  Logic Levels:           0  
  Clock Path Skew:        2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.319ns (routing 0.261ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.734ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.319     1.586    Kria_BD_i/motor_controller_4/inst/DEC/cntr/clk
    SLICE_X12Y213        FDCE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/cntr/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y213        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     1.702 r  Kria_BD_i/motor_controller_4/inst/DEC/cntr/count_reg[3]/Q
                         net (fo=4, routed)           0.496     2.198    Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X19Y211        FDRE                                         r  Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.689     3.873    Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X19Y211        FDRE                                         r  Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_4/inst/DEC/cntr/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.112ns (18.700%)  route 0.487ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.831ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.321ns (routing 0.261ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.734ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.321     1.588    Kria_BD_i/motor_controller_4/inst/DEC/cntr/clk
    SLICE_X12Y214        FDCE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/cntr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     1.700 r  Kria_BD_i/motor_controller_4/inst/DEC/cntr/count_reg[10]/Q
                         net (fo=4, routed)           0.487     2.187    Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X10Y215        FDRE                                         r  Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.647     3.831    Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y215        FDRE                                         r  Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.084ns (56.514%)  route 0.065ns (43.486%))
  Logic Levels:           0  
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.695ns (routing 0.142ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.487ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.695     0.846    Kria_BD_i/motor_controller_10/inst/DEC/cntr/clk
    SLICE_X6Y225         FDCE                                         r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y225         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     0.930 r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[0]/Q
                         net (fo=3, routed)           0.065     0.995    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X6Y226         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.106     1.960    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y226         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.084ns (55.033%)  route 0.069ns (44.967%))
  Logic Levels:           0  
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.699ns (routing 0.142ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.487ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.699     0.850    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X9Y194         FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y194         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     0.934 r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[0]/Q
                         net (fo=3, routed)           0.069     1.003    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X9Y192         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.116     1.970    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y192         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.083ns (54.199%)  route 0.070ns (45.801%))
  Logic Levels:           0  
  Clock Path Skew:        1.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.699ns (routing 0.142ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.487ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.699     0.850    Kria_BD_i/motor_controller_10/inst/DEC/cntr/clk
    SLICE_X7Y226         FDCE                                         r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y226         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.933 r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[15]/Q
                         net (fo=2, routed)           0.070     1.003    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X5Y226         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.112     1.966    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X5Y226         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.082ns (53.546%)  route 0.071ns (46.454%))
  Logic Levels:           0  
  Clock Path Skew:        1.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.700ns (routing 0.142ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.487ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.700     0.851    Kria_BD_i/motor_controller_10/inst/DEC/cntr/clk
    SLICE_X7Y226         FDCE                                         r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y226         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.933 r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[10]/Q
                         net (fo=4, routed)           0.071     1.004    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X7Y228         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.105     1.959    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y228         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.083ns (53.847%)  route 0.071ns (46.152%))
  Logic Levels:           0  
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.699ns (routing 0.142ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.487ns, distribution 0.608ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.699     0.850    Kria_BD_i/motor_controller_10/inst/DEC/cntr/clk
    SLICE_X7Y225         FDCE                                         r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y225         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.933 r  Kria_BD_i/motor_controller_10/inst/DEC/cntr/count_reg[3]/Q
                         net (fo=4, routed)           0.071     1.004    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X7Y222         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.095     1.949    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y222         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.082ns (51.853%)  route 0.076ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.697ns (routing 0.142ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.487ns, distribution 0.607ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.697     0.848    Kria_BD_i/motor_controller_13/inst/DEC/cntr/clk
    SLICE_X5Y219         FDCE                                         r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y219         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.930 r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[1]/Q
                         net (fo=5, routed)           0.076     1.006    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X4Y219         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.094     1.948    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X4Y219         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.083ns (53.975%)  route 0.071ns (46.025%))
  Logic Levels:           0  
  Clock Path Skew:        1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.702ns (routing 0.142ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.487ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.702     0.853    Kria_BD_i/motor_controller_13/inst/DEC/cntr/clk
    SLICE_X5Y220         FDCE                                         r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y220         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.936 r  Kria_BD_i/motor_controller_13/inst/DEC/cntr/count_reg[12]/Q
                         net (fo=4, routed)           0.071     1.007    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X7Y220         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.101     1.955    Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y220         FDRE                                         r  Kria_BD_i/axi_gpio_motor13/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_7/inst/DEC/cntr/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.775%)  route 0.059ns (41.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.717ns (routing 0.142ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.487ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.717     0.868    Kria_BD_i/motor_controller_7/inst/DEC/cntr/clk
    SLICE_X15Y214        FDCE                                         r  Kria_BD_i/motor_controller_7/inst/DEC/cntr/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y214        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.952 r  Kria_BD_i/motor_controller_7/inst/DEC/cntr/count_reg[4]/Q
                         net (fo=4, routed)           0.059     1.010    Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X16Y214        FDRE                                         r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.121     1.975    Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y214        FDRE                                         r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.082ns (53.546%)  route 0.071ns (46.454%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.707ns (routing 0.142ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.487ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.707     0.858    Kria_BD_i/motor_controller_11/inst/DEC/cntr/clk
    SLICE_X10Y230        FDCE                                         r  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y230        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.940 r  Kria_BD_i/motor_controller_11/inst/DEC/cntr/count_reg[2]/Q
                         net (fo=4, routed)           0.071     1.011    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X10Y232        FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.113     1.967    Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y232        FDRE                                         r  Kria_BD_i/axi_gpio_motor11/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.083ns (54.555%)  route 0.069ns (45.445%))
  Logic Levels:           0  
  Clock Path Skew:        1.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.709ns (routing 0.142ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.487ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.709     0.860    Kria_BD_i/motor_controller_0/inst/DEC/cntr/clk
    SLICE_X10Y195        FDCE                                         r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y195        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.943 r  Kria_BD_i/motor_controller_0/inst/DEC/cntr/count_reg[15]/Q
                         net (fo=2, routed)           0.069     1.012    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X10Y196        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.113     1.967    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y196        FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.971ns  (logic 0.529ns (54.489%)  route 0.442ns (45.511%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/C
    SLICE_X8Y231         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/Q
                         net (fo=7, routed)           0.301     0.416    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]
    SLICE_X8Y231         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.226     0.642 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.060     0.702    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X8Y231         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     0.890 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr[6]_i_1/O
                         net (fo=1, routed)           0.081     0.971    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/p_0_in__1[6]
    SLICE_X8Y231         FDRE                                         r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.950ns  (logic 0.489ns (51.491%)  route 0.461ns (48.509%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
    SLICE_X15Y197        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/Q
                         net (fo=9, routed)           0.337     0.452    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]
    SLICE_X15Y197        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     0.638 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.057     0.695    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X15Y197        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     0.883 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr[6]_i_1/O
                         net (fo=1, routed)           0.067     0.950    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/p_0_in__1[6]
    SLICE_X15Y197        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.947ns  (logic 0.489ns (51.638%)  route 0.458ns (48.362%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y211        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
    SLICE_X15Y211        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/Q
                         net (fo=9, routed)           0.334     0.449    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]
    SLICE_X15Y211        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     0.635 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.057     0.692    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X15Y211        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     0.880 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr[6]_i_1/O
                         net (fo=1, routed)           0.067     0.947    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/p_0_in__1[6]
    SLICE_X15Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.939ns  (logic 0.540ns (57.518%)  route 0.399ns (42.482%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/C
    SLICE_X8Y231         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/Q
                         net (fo=7, routed)           0.301     0.416    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]
    SLICE_X8Y231         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.226     0.642 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.060     0.702    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X8Y231         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.199     0.901 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.038     0.939    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X8Y231         FDRE                                         r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.928ns  (logic 0.455ns (49.047%)  route 0.473ns (50.953%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y220         FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
    SLICE_X4Y220         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/Q
                         net (fo=9, routed)           0.337     0.452    Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]
    SLICE_X4Y220         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     0.638 r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.056     0.694    Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X4Y220         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     0.848 r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr[6]_i_1/O
                         net (fo=1, routed)           0.080     0.928    Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/p_0_in__1[6]
    SLICE_X4Y220         FDRE                                         r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.925ns  (logic 0.334ns (36.095%)  route 0.591ns (63.905%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y222         FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/C
    SLICE_X7Y222         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/Q
                         net (fo=7, routed)           0.273     0.388    Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]
    SLICE_X7Y222         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.138     0.526 r  Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.251     0.777    Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X6Y220         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     0.858 r  Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr[6]_i_1/O
                         net (fo=1, routed)           0.067     0.925    Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/p_0_in__1[6]
    SLICE_X6Y220         FDRE                                         r  Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.920ns  (logic 0.497ns (54.041%)  route 0.423ns (45.959%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
    SLICE_X15Y197        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/Q
                         net (fo=9, routed)           0.337     0.452    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]
    SLICE_X15Y197        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     0.638 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.057     0.695    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X15Y197        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     0.891 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.029     0.920    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X15Y197        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.917ns  (logic 0.497ns (54.200%)  route 0.420ns (45.800%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y211        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/C
    SLICE_X15Y211        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]/Q
                         net (fo=9, routed)           0.334     0.449    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[0]
    SLICE_X15Y211        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.186     0.635 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.057     0.692    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X15Y211        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.196     0.888 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.029     0.917    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X15Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.915ns  (logic 0.530ns (57.939%)  route 0.385ns (42.061%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y227        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[3]/C
    SLICE_X18Y227        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[3]/Q
                         net (fo=6, routed)           0.244     0.360    Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[3]
    SLICE_X18Y227        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     0.586 r  Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.060     0.646    Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X18Y227        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     0.834 r  Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr[6]_i_1/O
                         net (fo=1, routed)           0.081     0.915    Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/p_0_in__1[6]
    SLICE_X18Y227        FDRE                                         r  Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.904ns  (logic 0.455ns (50.309%)  route 0.449ns (49.691%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y201        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/C
    SLICE_X17Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]/Q
                         net (fo=7, routed)           0.308     0.423    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[2]
    SLICE_X17Y201        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.152     0.575 r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3/O
                         net (fo=2, routed)           0.060     0.635    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_3_n_0
    SLICE_X17Y201        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     0.823 r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr[6]_i_1/O
                         net (fo=1, routed)           0.081     0.904    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/p_0_in__1[6]
    SLICE_X17Y201        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.817%)  route 0.032ns (23.183%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y192        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X14Y192        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.025     0.109    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X14Y192        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.131 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.007     0.138    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X14Y192        FDRE                                         r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.107ns (75.546%)  route 0.035ns (24.454%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X15Y197        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.027     0.111    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X15Y197        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.023     0.134 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.008     0.142    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X15Y197        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.107ns (75.546%)  route 0.035ns (24.454%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y211        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X15Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.027     0.111    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X15Y211        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.023     0.134 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.008     0.142    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X15Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.107ns (75.546%)  route 0.035ns (24.454%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y217        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X11Y217        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.027     0.111    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X11Y217        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.023     0.134 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.008     0.142    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X11Y217        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.107ns (74.830%)  route 0.036ns (25.170%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y215        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X18Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.083 r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.029     0.112    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X18Y215        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.024     0.136 r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.007     0.143    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X18Y215        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.107ns (73.979%)  route 0.038ns (26.021%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X7Y195         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.029     0.111    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X7Y195         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.025     0.136 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.009     0.145    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X7Y195         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.107ns (73.979%)  route 0.038ns (26.021%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X8Y231         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.029     0.111    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X8Y231         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.025     0.136 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.009     0.145    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X8Y231         FDRE                                         r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.107ns (73.979%)  route 0.038ns (26.021%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X13Y232        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.029     0.111    Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X13Y232        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.025     0.136 r  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.009     0.145    Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X13Y232        FDRE                                         r  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.107ns (73.979%)  route 0.038ns (26.021%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y220         FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X4Y220         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.083 r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.031     0.114    Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X4Y220         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.024     0.138 r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.007     0.145    Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X4Y220         FDRE                                         r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.107ns (73.979%)  route 0.038ns (26.021%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y206        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X17Y206        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.029     0.111    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X17Y206        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.025     0.136 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr[7]_i_1/O
                         net (fo=1, routed)           0.009     0.145    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/p_0_in__1[7]
    SLICE_X17Y206        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_Kria_BD_clk_wiz_0_1
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 6.245ns (72.956%)  route 2.315ns (27.044%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.866ns (routing 0.795ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.866     3.371    Kria_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X2Y186         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y186         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     3.487 f  Kria_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          0.417     3.904    Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X6Y185         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.225     4.129 r  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=2, routed)           1.898     6.027    iic_scl_iobuf/T
    AE14                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.904    11.930 r  iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.930    iic_scl_io
    AE14                                                              r  iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 6.074ns (72.061%)  route 2.355ns (27.939%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.858ns (routing 0.795ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.858     3.363    Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X6Y184         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.477 r  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=26, routed)          0.402     3.879    Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X7Y185         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     3.935 r  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=2, routed)           1.953     5.888    iic_sda_iobuf/T
    AE15                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.904    11.791 r  iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.791    iic_sda_io
    AE15                                                              r  iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor10[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 3.396ns (51.045%)  route 3.257ns (48.955%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.866ns (routing 0.795ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.866     3.371    Kria_BD_i/axi_gpio_10/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y222         FDRE                                         r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y222         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.485 r  Kria_BD_i/axi_gpio_10/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.718     4.202    Kria_BD_i/motor_controller_10/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X8Y221         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.095     4.297 r  Kria_BD_i/motor_controller_10/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           2.539     6.836    motor10_OBUF[1]
    AA8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.187    10.023 r  motor10_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.023    motor10[1]
    AA8                                                               r  motor10[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.592ns  (logic 3.437ns (52.138%)  route 3.155ns (47.862%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.906ns (routing 0.795ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.906     3.411    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y227        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y227        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.526 r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.339     3.865    Kria_BD_i/motor_controller_6/inst/H_BR_DRV/control_vector_in[11]
    SLICE_X15Y227        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     4.001 r  Kria_BD_i/motor_controller_6/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           2.816     6.817    motor6_OBUF[0]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.186    10.002 r  motor6_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.002    motor6[0]
    AC12                                                              r  motor6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor6[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.446ns (52.443%)  route 3.125ns (47.557%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.906ns (routing 0.795ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.906     3.411    Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y227        FDRE                                         r  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y227        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     3.526 f  Kria_BD_i/axi_gpio_motor6/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.339     3.865    Kria_BD_i/motor_controller_6/inst/H_BR_DRV/control_vector_in[11]
    SLICE_X15Y227        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     4.000 r  Kria_BD_i/motor_controller_6/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           2.786     6.786    motor6_OBUF[1]
    AD11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.196     9.982 r  motor6_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.982    motor6[1]
    AD11                                                              r  motor6[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 3.493ns (53.312%)  route 3.059ns (46.688%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.907ns (routing 0.795ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.907     3.412    Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y203        FDRE                                         r  Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y203        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     3.528 r  Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.243     3.770    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/control_vector_in[11]
    SLICE_X15Y203        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     3.957 r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           2.816     6.773    motor5_OBUF[0]
    AG10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.190     9.963 r  motor5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.963    motor5[0]
    AG10                                                              r  motor5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.445ns (52.905%)  route 3.067ns (47.095%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.902ns (routing 0.795ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.902     3.407    Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y219        FDRE                                         r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y219        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.524 r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.300     3.823    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X12Y216        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.138     3.961 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           2.767     6.728    motor7_OBUF[0]
    AE10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.190     9.918 r  motor7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.918    motor7[0]
    AE10                                                              r  motor7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor5[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.497ns  (logic 3.499ns (53.859%)  route 2.998ns (46.141%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.907ns (routing 0.795ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.907     3.412    Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y203        FDRE                                         r  Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y203        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     3.528 f  Kria_BD_i/axi_gpio_motor5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.243     3.770    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/control_vector_in[11]
    SLICE_X15Y203        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     3.960 r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           2.755     6.715    motor5_OBUF[1]
    AH12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193     9.909 r  motor5_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.909    motor5[1]
    AH12                                                              r  motor5[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.261ns  (logic 3.423ns (54.674%)  route 2.838ns (45.326%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.902ns (routing 0.795ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.902     3.407    Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y219        FDRE                                         r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y219        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.524 r  Kria_BD_i/axi_gpio_motor7/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.300     3.823    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X12Y216        LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.138     3.961 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           2.538     6.499    motor7_OBUF[1]
    AA11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.168     9.667 r  motor7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.667    motor7[1]
    AA11                                                              r  motor7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 3.392ns (54.340%)  route 2.850ns (45.660%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.828ns (routing 0.795ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.209     1.209    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.106 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.461    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.505 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.828     3.333    Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y211        FDRE                                         r  Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.447 r  Kria_BD_i/axi_gpio_motor4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.220     3.667    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X10Y211        LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.093     3.760 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           2.630     6.390    motor4_OBUF[1]
    AF11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.185     9.575 r  motor4_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.575    motor4[1]
    AF11                                                              r  motor4[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            iic_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.509ns (67.608%)  route 0.723ns (32.392%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.021ns (routing 0.451ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.021     2.437    Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X6Y185         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.521 r  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev_reg/Q
                         net (fo=2, routed)           0.026     2.547    Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev
    SLICE_X6Y185         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.037     2.584 f  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=2, routed)           0.697     3.281    iic_scl_iobuf/T
    AE14                 OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.388     4.669 r  iic_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.669    iic_scl_io
    AE14                                                              r  iic_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.846ns (80.203%)  route 0.456ns (19.797%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.024ns (routing 0.451ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.024     2.440    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.524 r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.053     2.576    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X8Y196         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.026     2.602 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           0.403     3.005    motor0_OBUF[1]
    B10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.736     4.741 r  motor0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.741    motor0[1]
    B10                                                               r  motor0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            iic_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.537ns (65.457%)  route 0.811ns (34.543%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.022ns (routing 0.451ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.022     2.438    Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X5Y183         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y183         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.520 r  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/Q
                         net (fo=6, routed)           0.078     2.598    Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg
    SLICE_X7Y185         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.067     2.665 f  Kria_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=2, routed)           0.733     3.398    iic_sda_iobuf/T
    AE15                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.388     4.786 r  iic_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.786    iic_sda_io
    AE15                                                              r  iic_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.863ns (77.965%)  route 0.527ns (22.035%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.048ns (routing 0.451ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.048     2.464    Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y194        FDRE                                         r  Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.548 r  Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.085     2.632    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X13Y194        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.037     2.669 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           0.442     3.111    motor1_OBUF[0]
    D10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.742     4.854 r  motor1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.854    motor1[0]
    D10                                                               r  motor1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.831ns (75.957%)  route 0.580ns (24.043%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.048ns (routing 0.451ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.048     2.464    Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y194        FDRE                                         r  Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.548 r  Kria_BD_i/axi_gpio_motor1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.085     2.632    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X13Y194        LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.024     2.656 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           0.495     3.151    motor1_OBUF[1]
    D11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.723     4.874 r  motor1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.874    motor1[1]
    D11                                                               r  motor1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.839ns (75.075%)  route 0.611ns (24.925%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.024ns (routing 0.451ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.024     2.440    Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDRE                                         r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.524 r  Kria_BD_i/axi_gpio_motor0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.053     2.576    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X8Y196         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     2.613 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           0.558     3.171    motor0_OBUF[0]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.718     4.889 r  motor0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.889    motor0[0]
    H12                                                               r  motor0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.828ns (71.306%)  route 0.736ns (28.694%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.039ns (routing 0.451ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.039     2.455    Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y207        FDRE                                         r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y207        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.539 r  Kria_BD_i/axi_gpio_motor2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.028     2.566    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X14Y207        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.022     2.588 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           0.708     3.296    motor2_OBUF[1]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.722     5.018 r  motor2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.018    motor2[1]
    H11                                                               r  motor2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.837ns (71.660%)  route 0.726ns (28.340%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.049ns (routing 0.451ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.049     2.465    Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y198        FDRE                                         r  Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y198        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.550 r  Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.090     2.640    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X13Y197        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.025     2.665 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           0.636     3.301    motor3_OBUF[1]
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.727     5.028 r  motor3_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.028    motor3[1]
    F12                                                               r  motor3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor9[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.828ns (70.174%)  route 0.777ns (29.826%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.037ns (routing 0.451ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.037     2.453    Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y218        FDRE                                         r  Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y218        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.536 r  Kria_BD_i/axi_gpio_motor9/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.073     2.609    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X17Y218        LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.046     2.655 r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           0.704     3.359    motor9_OBUF[1]
    AA12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.699     5.058 r  motor9_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.058    motor9[1]
    AA12                                                              r  motor9[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            motor3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.851ns (71.239%)  route 0.747ns (28.761%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.049ns (routing 0.451ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.645     0.645    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.211 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.393    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.416 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.049     2.465    Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y198        FDRE                                         r  Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y198        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.550 r  Kria_BD_i/axi_gpio_motor3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.090     2.640    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/control_vector_in[12]
    SLICE_X13Y197        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     2.677 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           0.657     3.334    motor3_OBUF[0]
    K13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.729     5.063 r  motor3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.063    motor3[0]
    K13                                                               r  motor3[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.259ns  (logic 3.441ns (47.405%)  route 3.818ns (52.595%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          1.002     2.667    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/en
    SLICE_X15Y203        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.136     2.803 r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           2.816     5.619    motor5_OBUF[0]
    AG10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.190     8.809 r  motor5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.809    motor5[0]
    AG10                                                              r  motor5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor5[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 3.443ns (47.825%)  route 3.757ns (52.175%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          1.002     2.667    Kria_BD_i/motor_controller_5/inst/H_BR_DRV/en
    SLICE_X15Y203        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     2.802 r  Kria_BD_i/motor_controller_5/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           2.755     5.557    motor5_OBUF[1]
    AH12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193     8.751 r  motor5_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.751    motor5[1]
    AH12                                                              r  motor5[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 3.454ns (48.060%)  route 3.733ns (51.940%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          1.103     2.768    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/en
    SLICE_X10Y211        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.154     2.922 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           2.630     5.552    motor4_OBUF[1]
    AF11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.185     8.737 r  motor4_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.737    motor4[1]
    AF11                                                              r  motor4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.084ns  (logic 3.459ns (48.835%)  route 3.625ns (51.165%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          1.103     2.768    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/en
    SLICE_X10Y211        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.149     2.917 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           2.522     5.439    motor4_OBUF[0]
    AE12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.195     8.635 r  motor4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.635    motor4[0]
    AE12                                                              r  motor4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.065ns  (logic 3.488ns (49.369%)  route 3.577ns (50.631%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          0.761     2.427    Kria_BD_i/motor_controller_6/inst/H_BR_DRV/en
    SLICE_X15Y227        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     2.614 r  Kria_BD_i/motor_controller_6/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           2.816     5.430    motor6_OBUF[0]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.186     8.616 r  motor6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.616    motor6[0]
    AC12                                                              r  motor6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor6[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 3.501ns (49.674%)  route 3.547ns (50.326%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          0.761     2.427    Kria_BD_i/motor_controller_6/inst/H_BR_DRV/en
    SLICE_X15Y227        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190     2.617 r  Kria_BD_i/motor_controller_6/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           2.786     5.403    motor6_OBUF[1]
    AD11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.196     8.599 r  motor6_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.599    motor6[1]
    AD11                                                              r  motor6[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 3.460ns (49.446%)  route 3.538ns (50.554%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          1.331     2.996    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/en
    SLICE_X14Y207        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.152     3.148 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           2.207     5.355    motor2_OBUF[0]
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193     8.549 r  motor2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.549    motor2[0]
    J11                                                               r  motor2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 3.531ns (50.646%)  route 3.441ns (49.354%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          0.674     2.340    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/en
    SLICE_X12Y216        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.226     2.566 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           2.767     5.333    motor7_OBUF[0]
    AE10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.190     8.523 r  motor7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.523    motor7[0]
    AE10                                                              r  motor7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 3.508ns (52.202%)  route 3.212ns (47.798%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          0.674     2.340    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/en
    SLICE_X12Y216        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.225     2.565 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           2.538     5.103    motor7_OBUF[1]
    AA11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.168     8.271 r  motor7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.271    motor7[1]
    AA11                                                              r  motor7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 3.463ns (52.172%)  route 3.175ns (47.828%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.261ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.284     1.551    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.666 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          1.331     2.996    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/en
    SLICE_X14Y207        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.154     3.150 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           1.844     4.994    motor2_OBUF[1]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.194     8.189 r  motor2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.189    motor2[1]
    H11                                                               r  motor2[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 0.465ns (36.028%)  route 0.825ns (63.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.696ns (routing 0.142ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.696     0.847    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     0.933 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          0.825     1.758    user_led1_OBUF
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.379     2.136 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000     2.136    user_led1
    F8                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.886ns (80.391%)  route 0.460ns (19.609%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.707ns (routing 0.142ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.707     0.858    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X8Y195         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y195         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.941 f  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/Q
                         net (fo=2, routed)           0.057     0.998    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/PWM_OUT
    SLICE_X8Y196         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.067     1.065 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           0.403     1.468    motor0_OBUF[1]
    B10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.736     3.203 r  motor0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.203    motor0[1]
    B10                                                               r  motor0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.903ns (77.836%)  route 0.542ns (22.164%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.725ns (routing 0.142ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.725     0.876    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y193        FDRE                                         r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y193        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.960 f  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/Q
                         net (fo=2, routed)           0.100     1.060    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/PWM_OUT
    SLICE_X13Y194        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.077     1.137 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           0.442     1.579    motor1_OBUF[0]
    D10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.742     3.321 r  motor1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.321    motor1[0]
    D10                                                               r  motor1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.851ns (75.677%)  route 0.595ns (24.323%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.725ns (routing 0.142ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.725     0.876    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y193        FDRE                                         r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y193        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.960 f  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/Q
                         net (fo=2, routed)           0.100     1.060    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/PWM_OUT
    SLICE_X13Y194        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.044     1.104 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           0.495     1.599    motor1_OBUF[1]
    D11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.723     3.322 r  motor1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.322    motor1[1]
    D11                                                               r  motor1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.904ns (75.588%)  route 0.615ns (24.412%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.707ns (routing 0.142ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.707     0.858    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X8Y195         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y195         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.941 f  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/Q
                         net (fo=2, routed)           0.057     0.998    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/PWM_OUT
    SLICE_X8Y196         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.103     1.101 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           0.558     1.659    motor0_OBUF[0]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.718     3.377 r  motor0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.377    motor0[0]
    H12                                                               r  motor0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.850ns (73.118%)  route 0.680ns (26.882%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.723ns (routing 0.142ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.723     0.874    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y197        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.958 f  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/Q
                         net (fo=2, routed)           0.044     1.002    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/PWM_OUT
    SLICE_X13Y197        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.039     1.041 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           0.636     1.677    motor3_OBUF[1]
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.727     3.403 r  motor3_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.403    motor3[1]
    F12                                                               r  motor3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.880ns (72.841%)  route 0.701ns (27.159%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.723ns (routing 0.142ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.723     0.874    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y197        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.958 f  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/Q
                         net (fo=2, routed)           0.044     1.002    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/PWM_OUT
    SLICE_X13Y197        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.067     1.069 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           0.657     1.726    motor3_OBUF[0]
    K13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.729     3.455 r  motor3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.455    motor3[0]
    K13                                                               r  motor3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.872ns (71.130%)  route 0.760ns (28.870%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.697ns (routing 0.142ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.697     0.848    Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X7Y221         FDRE                                         r  Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y221         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.931 f  Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/Q
                         net (fo=2, routed)           0.060     0.991    Kria_BD_i/motor_controller_10/inst/H_BR_DRV/PWM_OUT
    SLICE_X8Y221         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.077     1.068 r  Kria_BD_i/motor_controller_10/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           0.700     1.768    motor10_OBUF[0]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.712     3.480 r  motor10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.480    motor10[0]
    AC13                                                              r  motor10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.870ns (70.085%)  route 0.798ns (29.915%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.696ns (routing 0.142ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.696     0.847    Kria_BD_i/watchdog_0/inst/clk
    SLICE_X5Y217         FDRE                                         r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     0.933 r  Kria_BD_i/watchdog_0/inst/watchdog_out_reg/Q
                         net (fo=30, routed)          0.064     0.997    Kria_BD_i/motor_controller_13/inst/H_BR_DRV/en
    SLICE_X7Y217         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.090     1.087 r  Kria_BD_i/motor_controller_13/inst/H_BR_DRV/h_bridge_cntrl[0]_INST_0/O
                         net (fo=1, routed)           0.734     1.821    motor13_OBUF[0]
    AB15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.694     3.515 r  motor13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.515    motor13[0]
    AB15                                                              r  motor13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor9[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.849ns (70.227%)  route 0.784ns (29.773%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.734ns (routing 0.142ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.734     0.885    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X18Y216        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y216        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.968 f  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/Q
                         net (fo=2, routed)           0.080     1.048    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/PWM_OUT
    SLICE_X17Y218        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.067     1.115 r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/h_bridge_cntrl[1]_INST_0/O
                         net (fo=1, routed)           0.704     1.819    motor9_OBUF[1]
    AA12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.699     3.518 r  motor9_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.518    motor9[1]
    AA12                                                              r  motor9[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_Kria_BD_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_scl_io
                            (input port)
  Destination:            Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.113ns  (logic 1.242ns (39.895%)  route 1.871ns (60.105%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.653ns (routing 0.734ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE14                                              0.000     0.000 r  iic_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_scl_iobuf/IO
    AE14                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.242     1.242 r  iic_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.242    iic_scl_iobuf/OUT
    AE14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.242 r  iic_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.871     3.113    Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X7Y180         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.653     3.837    Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X7Y180         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic_sda_io
                            (input port)
  Destination:            Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.071ns  (logic 1.242ns (40.441%)  route 1.829ns (59.559%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.653ns (routing 0.734ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  iic_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_iobuf/IO
    AE15                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.242     1.242 r  iic_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.242    iic_sda_iobuf/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.242 r  iic_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.829     3.071    Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X7Y180         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         1.094     1.094    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     1.833 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.145    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.184 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.653     3.837    Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X7Y180         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_scl_io
                            (input port)
  Destination:            Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 1.049ns (60.322%)  route 0.690ns (39.678%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.110ns (routing 0.487ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE14                                              0.000     0.000 r  iic_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_scl_iobuf/IO
    AE14                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.049     1.049 r  iic_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.049    iic_scl_iobuf/OUT
    AE14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.049 r  iic_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.690     1.739    Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X7Y180         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.110     1.964    Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X7Y180         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic_sda_io
                            (input port)
  Destination:            Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Kria_BD_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 1.049ns (60.047%)  route 0.698ns (39.953%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.487ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  iic_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_sda_iobuf/IO
    AE15                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.049     1.049 r  iic_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.049    iic_sda_iobuf/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.049 r  iic_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.698     1.747    Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X7Y180         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Kria_BD_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=540, routed)         0.699     0.699    Kria_BD_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.620 r  Kria_BD_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.828    Kria_BD_i/clk_wiz_0/inst/clk_out2_Kria_BD_clk_wiz_0_1
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.854 r  Kria_BD_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=4607, routed)        1.108     1.962    Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X7Y180         FDRE                                         r  Kria_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder6[0]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_6/inst/DEC/A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 1.325ns (31.616%)  route 2.866ns (68.384%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.190ns (routing 0.239ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 f  encoder6[0] (IN)
                         net (fo=0)                   0.000     0.000    encoder6_IBUF[0]_inst/I
    AD12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.243     1.243 f  encoder6_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    encoder6_IBUF[0]_inst/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.243 f  encoder6_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.785     4.028    Kria_BD_i/motor_controller_6/inst/DEC/enc_in[0]
    SLICE_X13Y233        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.110 r  Kria_BD_i/motor_controller_6/inst/DEC/A_i_1/O
                         net (fo=1, routed)           0.081     4.191    Kria_BD_i/motor_controller_6/inst/DEC/neg_enc_a
    SLICE_X13Y233        FDRE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.190     1.406    Kria_BD_i/motor_controller_6/inst/DEC/clk
    SLICE_X13Y233        FDRE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/A_reg/C

Slack:                    inf
  Source:                 encoder6[1]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_6/inst/DEC/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 1.406ns (33.660%)  route 2.771ns (66.340%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.190ns (routing 0.239ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 f  encoder6[1] (IN)
                         net (fo=0)                   0.000     0.000    encoder6_IBUF[1]_inst/I
    AD10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.252     1.252 f  encoder6_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.252    encoder6_IBUF[1]_inst/OUT
    AD10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.252 f  encoder6_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.691     3.943    Kria_BD_i/motor_controller_6/inst/DEC/enc_in[1]
    SLICE_X13Y233        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     4.097 r  Kria_BD_i/motor_controller_6/inst/DEC/B_i_1/O
                         net (fo=1, routed)           0.080     4.177    Kria_BD_i/motor_controller_6/inst/DEC/neg_enc_b
    SLICE_X13Y233        FDRE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.190     1.406    Kria_BD_i/motor_controller_6/inst/DEC/clk
    SLICE_X13Y233        FDRE                                         r  Kria_BD_i/motor_controller_6/inst/DEC/B_reg/C

Slack:                    inf
  Source:                 encoder4[1]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_4/inst/DEC/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 1.327ns (31.912%)  route 2.831ns (68.088%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.168ns (routing 0.239ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG11                                              0.000     0.000 f  encoder4[1] (IN)
                         net (fo=0)                   0.000     0.000    encoder4_IBUF[1]_inst/I
    AG11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 f  encoder4_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    encoder4_IBUF[1]_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 f  encoder4_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.751     3.996    Kria_BD_i/motor_controller_4/inst/DEC/enc_in[1]
    SLICE_X12Y211        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     4.078 r  Kria_BD_i/motor_controller_4/inst/DEC/B_i_1/O
                         net (fo=1, routed)           0.080     4.158    Kria_BD_i/motor_controller_4/inst/DEC/neg_enc_b
    SLICE_X12Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.168     1.384    Kria_BD_i/motor_controller_4/inst/DEC/clk
    SLICE_X12Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/B_reg/C

Slack:                    inf
  Source:                 encoder4[0]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_4/inst/DEC/A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.480ns (35.891%)  route 2.643ns (64.109%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.168ns (routing 0.239ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 f  encoder4[0] (IN)
                         net (fo=0)                   0.000     0.000    encoder4_IBUF[0]_inst/I
    AF12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.252     1.252 f  encoder4_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.252    encoder4_IBUF[0]_inst/OUT
    AF12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.252 f  encoder4_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.563     3.815    Kria_BD_i/motor_controller_4/inst/DEC/enc_in[0]
    SLICE_X12Y211        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.043 r  Kria_BD_i/motor_controller_4/inst/DEC/A_i_1/O
                         net (fo=1, routed)           0.080     4.123    Kria_BD_i/motor_controller_4/inst/DEC/neg_enc_a
    SLICE_X12Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.168     1.384    Kria_BD_i/motor_controller_4/inst/DEC/clk
    SLICE_X12Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/DEC/A_reg/C

Slack:                    inf
  Source:                 encoder5[1]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_5/inst/DEC/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.057ns  (logic 1.403ns (34.576%)  route 2.654ns (65.424%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.204ns (routing 0.239ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 f  encoder5[1] (IN)
                         net (fo=0)                   0.000     0.000    encoder5_IBUF[1]_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.252     1.252 f  encoder5_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.252    encoder5_IBUF[1]_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.252 f  encoder5_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.588     3.840    Kria_BD_i/motor_controller_5/inst/DEC/enc_in[1]
    SLICE_X19Y203        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     3.991 r  Kria_BD_i/motor_controller_5/inst/DEC/B_i_1/O
                         net (fo=1, routed)           0.066     4.057    Kria_BD_i/motor_controller_5/inst/DEC/neg_enc_b
    SLICE_X19Y203        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/DEC/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.204     1.420    Kria_BD_i/motor_controller_5/inst/DEC/clk
    SLICE_X19Y203        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/DEC/B_reg/C

Slack:                    inf
  Source:                 encoder5[0]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_5/inst/DEC/A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.309ns (32.475%)  route 2.721ns (67.525%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.204ns (routing 0.239ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 f  encoder5[0] (IN)
                         net (fo=0)                   0.000     0.000    encoder5_IBUF[0]_inst/I
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 f  encoder5_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    encoder5_IBUF[0]_inst/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 f  encoder5_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.651     3.902    Kria_BD_i/motor_controller_5/inst/DEC/enc_in[0]
    SLICE_X19Y203        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.058     3.960 r  Kria_BD_i/motor_controller_5/inst/DEC/A_i_1/O
                         net (fo=1, routed)           0.070     4.030    Kria_BD_i/motor_controller_5/inst/DEC/neg_enc_a
    SLICE_X19Y203        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/DEC/A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.204     1.420    Kria_BD_i/motor_controller_5/inst/DEC/clk
    SLICE_X19Y203        FDRE                                         r  Kria_BD_i/motor_controller_5/inst/DEC/A_reg/C

Slack:                    inf
  Source:                 encoder7[0]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_7/inst/DEC/A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.028ns  (logic 1.306ns (32.417%)  route 2.722ns (67.583%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.172ns (routing 0.239ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  encoder7[0] (IN)
                         net (fo=0)                   0.000     0.000    encoder7_IBUF[0]_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 f  encoder7_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    encoder7_IBUF[0]_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 f  encoder7_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.655     3.904    Kria_BD_i/motor_controller_7/inst/DEC/enc_in[0]
    SLICE_X14Y214        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     3.961 r  Kria_BD_i/motor_controller_7/inst/DEC/A_i_1/O
                         net (fo=1, routed)           0.067     4.028    Kria_BD_i/motor_controller_7/inst/DEC/neg_enc_a
    SLICE_X14Y214        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/DEC/A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.172     1.388    Kria_BD_i/motor_controller_7/inst/DEC/clk
    SLICE_X14Y214        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/DEC/A_reg/C

Slack:                    inf
  Source:                 encoder8[1]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_8/inst/DEC/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 1.302ns (34.752%)  route 2.444ns (65.248%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.203ns (routing 0.239ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB9                                               0.000     0.000 f  encoder8[1] (IN)
                         net (fo=0)                   0.000     0.000    encoder8_IBUF[1]_inst/I
    AB9                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.246     1.246 f  encoder8_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.246    encoder8_IBUF[1]_inst/OUT
    AB9                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.246 f  encoder8_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.349     3.595    Kria_BD_i/motor_controller_8/inst/DEC/enc_in[1]
    SLICE_X18Y220        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.651 r  Kria_BD_i/motor_controller_8/inst/DEC/B_i_1/O
                         net (fo=1, routed)           0.095     3.746    Kria_BD_i/motor_controller_8/inst/DEC/neg_enc_b
    SLICE_X18Y220        FDRE                                         r  Kria_BD_i/motor_controller_8/inst/DEC/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.203     1.419    Kria_BD_i/motor_controller_8/inst/DEC/clk
    SLICE_X18Y220        FDRE                                         r  Kria_BD_i/motor_controller_8/inst/DEC/B_reg/C

Slack:                    inf
  Source:                 encoder7[1]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_7/inst/DEC/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.742ns  (logic 1.285ns (34.341%)  route 2.457ns (65.659%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.172ns (routing 0.239ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  encoder7[1] (IN)
                         net (fo=0)                   0.000     0.000    encoder7_IBUF[1]_inst/I
    AA10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.229     1.229 f  encoder7_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.229    encoder7_IBUF[1]_inst/OUT
    AA10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.229 f  encoder7_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.388     3.617    Kria_BD_i/motor_controller_7/inst/DEC/enc_in[1]
    SLICE_X14Y214        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     3.673 r  Kria_BD_i/motor_controller_7/inst/DEC/B_i_1/O
                         net (fo=1, routed)           0.069     3.742    Kria_BD_i/motor_controller_7/inst/DEC/neg_enc_b
    SLICE_X14Y214        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/DEC/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.172     1.388    Kria_BD_i/motor_controller_7/inst/DEC/clk
    SLICE_X14Y214        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/DEC/B_reg/C

Slack:                    inf
  Source:                 encoder9[0]
                            (input port)
  Destination:            Kria_BD_i/motor_controller_9/inst/DEC/A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 1.293ns (36.201%)  route 2.278ns (63.799%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.185ns (routing 0.239ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 f  encoder9[0] (IN)
                         net (fo=0)                   0.000     0.000    encoder9_IBUF[0]_inst/I
    Y9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.237     1.237 f  encoder9_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.237    encoder9_IBUF[0]_inst/OUT
    Y9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.237 f  encoder9_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.182     3.419    Kria_BD_i/motor_controller_9/inst/DEC/enc_in[0]
    SLICE_X18Y214        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     3.475 r  Kria_BD_i/motor_controller_9/inst/DEC/A_i_1/O
                         net (fo=1, routed)           0.096     3.571    Kria_BD_i/motor_controller_9/inst/DEC/neg_enc_a
    SLICE_X18Y214        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/DEC/A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         1.185     1.401    Kria_BD_i/motor_controller_9/inst/DEC/clk
    SLICE_X18Y214        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/DEC/A_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.458%)  route 0.056ns (27.542%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.789ns (routing 0.151ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y232        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
    SLICE_X13Y232        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     0.085 f  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/Q
                         net (fo=3, routed)           0.048     0.133    Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]
    SLICE_X14Y232        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.023     0.156 r  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.156    Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1_n_0
    SLICE_X14Y232        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.040     0.196 r  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.204    Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X14Y232        FDRE                                         r  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.789     0.976    Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y232        FDRE                                         r  Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.148ns (71.972%)  route 0.058ns (28.028%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.787ns (routing 0.151ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
    SLICE_X15Y197        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     0.085 f  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/Q
                         net (fo=3, routed)           0.050     0.135    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]
    SLICE_X14Y197        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.023     0.158 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.158    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1_n_0
    SLICE_X14Y197        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.040     0.198 r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.206    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X14Y197        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.787     0.974    Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y197        FDRE                                         r  Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.148ns (71.972%)  route 0.058ns (28.028%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.776ns (routing 0.151ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y211        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
    SLICE_X15Y211        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     0.085 f  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/Q
                         net (fo=3, routed)           0.050     0.135    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]
    SLICE_X14Y211        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.023     0.158 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.158    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1_n_0
    SLICE_X14Y211        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.040     0.198 r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.206    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X14Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.776     0.963    Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y211        FDRE                                         r  Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.624%)  route 0.059ns (28.376%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.776ns (routing 0.151ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y217        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
    SLICE_X11Y217        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     0.085 f  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/Q
                         net (fo=3, routed)           0.051     0.136    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]
    SLICE_X11Y216        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.023     0.159 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.159    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1_n_0
    SLICE_X11Y216        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.040     0.199 r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.207    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X11Y216        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.776     0.963    Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X11Y216        FDRE                                         r  Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.148ns (70.599%)  route 0.062ns (29.401%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.782ns (routing 0.151ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y206        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
    SLICE_X17Y206        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     0.085 f  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/Q
                         net (fo=3, routed)           0.054     0.139    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]
    SLICE_X16Y206        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.023     0.162 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.162    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1_n_0
    SLICE_X16Y206        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.040     0.202 r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.210    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X16Y206        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.782     0.969    Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X16Y206        FDRE                                         r  Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.151ns (71.517%)  route 0.060ns (28.483%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.796ns (routing 0.151ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y225        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]/C
    SLICE_X17Y225        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 f  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]/Q
                         net (fo=4, routed)           0.051     0.133    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]
    SLICE_X17Y224        LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.026     0.159 r  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_2/O
                         net (fo=1, routed)           0.001     0.160    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_2_n_0
    SLICE_X17Y224        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.043     0.203 r  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.211    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X17Y224        FDRE                                         r  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.796     0.983    Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X17Y224        FDRE                                         r  Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.151ns (70.800%)  route 0.062ns (29.200%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.772ns (routing 0.151ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]/C
    SLICE_X8Y231         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 f  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]/Q
                         net (fo=4, routed)           0.053     0.135    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]
    SLICE_X8Y230         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.026     0.161 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_2/O
                         net (fo=1, routed)           0.001     0.162    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_2_n_0
    SLICE_X8Y230         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.043     0.205 r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.213    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X8Y230         FDRE                                         r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.772     0.959    Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X8Y230         FDRE                                         r  Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.151ns (68.550%)  route 0.069ns (31.450%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.774ns (routing 0.151ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]/C
    SLICE_X7Y195         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.082 f  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]/Q
                         net (fo=4, routed)           0.060     0.142    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[5]
    SLICE_X8Y195         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.026     0.168 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_2/O
                         net (fo=1, routed)           0.001     0.169    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_2_n_0
    SLICE_X8Y195         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.043     0.212 r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.220    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X8Y195         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.774     0.961    Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X8Y195         FDRE                                         r  Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.167ns (73.897%)  route 0.059ns (26.103%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.789ns (routing 0.151ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y192        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/C
    SLICE_X14Y192        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 f  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]/Q
                         net (fo=4, routed)           0.051     0.135    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[6]
    SLICE_X14Y193        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.043     0.178 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.178    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1_n_0
    SLICE_X14Y193        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.040     0.218 r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.226    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X14Y193        FDRE                                         r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.789     0.976    Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X14Y193        FDRE                                         r  Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C

Slack:                    inf
  Source:                 Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.166ns (73.023%)  route 0.061ns (26.977%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.805ns (routing 0.151ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y215        FDRE                         0.000     0.000 r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/C
    SLICE_X18Y215        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     0.083 f  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]/Q
                         net (fo=3, routed)           0.051     0.134    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]
    SLICE_X18Y216        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.041     0.175 r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1/O
                         net (fo=1, routed)           0.002     0.177    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry_i_1_n_0
    SLICE_X18Y216        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.042     0.219 r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/PWM_OUT0_carry/CO[3]
                         net (fo=1, routed)           0.008     0.227    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/p_0_in
    SLICE_X18Y216        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    Kria_BD_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y81        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  Kria_BD_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=540, routed)         0.805     0.992    Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk
    SLICE_X18Y216        FDRE                                         r  Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/PWM_OUT_reg/C





