{"id": "https://openalex.org/W2140080802", "doi": null, "title": "VLSI Implementation of a High-Capacity Neural Network Associative Memory", "display_name": "VLSI Implementation of a High-Capacity Neural Network Associative Memory", "publication_year": 1989, "publication_date": "1989-01-01", "ids": {"openalex": "https://openalex.org/W2140080802", "mag": "2140080802"}, "language": "en", "primary_location": {"is_oa": false, "landing_page_url": "http://papers.nips.cc/paper/217-vlsi-implementation-of-a-high-capacity-neural-network-associative-memory.pdf", "pdf_url": null, "source": {"id": "https://openalex.org/S4363606243", "display_name": "neural information processing systems", "issn_l": null, "issn": null, "is_oa": false, "is_in_doaj": false, "host_organization": null, "host_organization_name": null, "host_organization_lineage": [], "host_organization_lineage_names": [], "type": "journal"}, "license": null, "license_id": null, "version": null, "is_accepted": false, "is_published": false}, "type": "article", "type_crossref": "proceedings-article", "indexed_in": [], "open_access": {"is_oa": false, "oa_status": "closed", "oa_url": null, "any_repository_has_fulltext": false}, "authorships": [{"author_position": "first", "author": {"id": "https://openalex.org/A5064876889", "display_name": "Tzi\u2010Dar Chiueh", "orcid": "https://orcid.org/0000-0003-0851-6629"}, "institutions": [{"id": "https://openalex.org/I122411786", "display_name": "California Institute of Technology", "ror": "https://ror.org/05dxps055", "country_code": "US", "type": "education", "lineage": ["https://openalex.org/I122411786"]}], "countries": ["US"], "is_corresponding": false, "raw_author_name": "Tzi-Dar Chiueh", "raw_affiliation_strings": ["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan and Department of Electrical Engineering, California Institute of Technology, Pasadena, CA#TAB#"]}, {"author_position": "last", "author": {"id": "https://openalex.org/A5002541536", "display_name": "R.M. Goodman", "orcid": null}, "institutions": [{"id": "https://openalex.org/I122411786", "display_name": "California Institute of Technology", "ror": "https://ror.org/05dxps055", "country_code": "US", "type": "education", "lineage": ["https://openalex.org/I122411786"]}], "countries": ["US"], "is_corresponding": false, "raw_author_name": "Rodney M. Goodman", "raw_affiliation_strings": ["Department of Electrical Engineering, California Institute of Technology, Pasadena, CA."]}], "countries_distinct_count": 1, "institutions_distinct_count": 1, "corresponding_author_ids": [], "corresponding_institution_ids": [], "apc_list": null, "apc_paid": null, "has_fulltext": false, "cited_by_count": 2, "cited_by_percentile_year": {"min": 65, "max": 69}, "biblio": {"volume": "2", "issue": null, "first_page": "793", "last_page": "800"}, "is_retracted": false, "is_paratext": false, "primary_topic": {"id": "https://openalex.org/T10320", "display_name": "Neural Network Fundamentals and Applications", "score": 0.9991, "subfield": {"id": "https://openalex.org/subfields/1702", "display_name": "Artificial Intelligence"}, "field": {"id": "https://openalex.org/fields/17", "display_name": "Computer Science"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}, "topics": [{"id": "https://openalex.org/T10320", "display_name": "Neural Network Fundamentals and Applications", "score": 0.9991, "subfield": {"id": "https://openalex.org/subfields/1702", "display_name": "Artificial Intelligence"}, "field": {"id": "https://openalex.org/fields/17", "display_name": "Computer Science"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}, {"id": "https://openalex.org/T11992", "display_name": "CMOS Image Sensor Technology", "score": 0.998, "subfield": {"id": "https://openalex.org/subfields/2208", "display_name": "Electrical and Electronic Engineering"}, "field": {"id": "https://openalex.org/fields/22", "display_name": "Engineering"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}, {"id": "https://openalex.org/T10502", "display_name": "Memristive Devices for Neuromorphic Computing", "score": 0.998, "subfield": {"id": "https://openalex.org/subfields/2208", "display_name": "Electrical and Electronic Engineering"}, "field": {"id": "https://openalex.org/fields/22", "display_name": "Engineering"}, "domain": {"id": "https://openalex.org/domains/3", "display_name": "Physical Sciences"}}], "keywords": [{"id": "https://openalex.org/keywords/non-volatile-memory", "display_name": "Non-Volatile Memory", "score": 0.579431}], "concepts": [{"id": "https://openalex.org/C53442348", "wikidata": "https://www.wikidata.org/wiki/Q745101", "display_name": "Content-addressable memory", "level": 3, "score": 0.7475818}, {"id": "https://openalex.org/C41008148", "wikidata": "https://www.wikidata.org/wiki/Q21198", "display_name": "Computer science", "level": 0, "score": 0.72854596}, {"id": "https://openalex.org/C14580979", "wikidata": "https://www.wikidata.org/wiki/Q876049", "display_name": "Very-large-scale integration", "level": 2, "score": 0.723406}, {"id": "https://openalex.org/C2778618852", "wikidata": "https://www.wikidata.org/wiki/Q1128613", "display_name": "Content-addressable storage", "level": 4, "score": 0.63480353}, {"id": "https://openalex.org/C159423971", "wikidata": "https://www.wikidata.org/wiki/Q177251", "display_name": "Associative property", "level": 2, "score": 0.57591975}, {"id": "https://openalex.org/C120620853", "wikidata": "https://www.wikidata.org/wiki/Q506355", "display_name": "Bidirectional associative memory", "level": 4, "score": 0.5313585}, {"id": "https://openalex.org/C165005293", "wikidata": "https://www.wikidata.org/wiki/Q1074500", "display_name": "Chip", "level": 2, "score": 0.4931597}, {"id": "https://openalex.org/C81539297", "wikidata": "https://www.wikidata.org/wiki/Q33456", "display_name": "Exponentiation", "level": 2, "score": 0.48410594}, {"id": "https://openalex.org/C173608175", "wikidata": "https://www.wikidata.org/wiki/Q232661", "display_name": "Parallel computing", "level": 1, "score": 0.46767744}, {"id": "https://openalex.org/C50644808", "wikidata": "https://www.wikidata.org/wiki/Q192776", "display_name": "Artificial neural network", "level": 2, "score": 0.4238136}, {"id": "https://openalex.org/C9390403", "wikidata": "https://www.wikidata.org/wiki/Q3966", "display_name": "Computer hardware", "level": 1, "score": 0.40893954}, {"id": "https://openalex.org/C149635348", "wikidata": "https://www.wikidata.org/wiki/Q193040", "display_name": "Embedded system", "level": 1, "score": 0.36933953}, {"id": "https://openalex.org/C118524514", "wikidata": "https://www.wikidata.org/wiki/Q173212", "display_name": "Computer architecture", "level": 1, "score": 0.36206958}, {"id": "https://openalex.org/C154945302", "wikidata": "https://www.wikidata.org/wiki/Q11660", "display_name": "Artificial intelligence", "level": 1, "score": 0.14436668}, {"id": "https://openalex.org/C33923547", "wikidata": "https://www.wikidata.org/wiki/Q395", "display_name": "Mathematics", "level": 0, "score": 0.09451601}, {"id": "https://openalex.org/C76155785", "wikidata": "https://www.wikidata.org/wiki/Q418", "display_name": "Telecommunications", "level": 1, "score": 0.0}, {"id": "https://openalex.org/C134306372", "wikidata": "https://www.wikidata.org/wiki/Q7754", "display_name": "Mathematical analysis", "level": 1, "score": 0.0}, {"id": "https://openalex.org/C202444582", "wikidata": "https://www.wikidata.org/wiki/Q837863", "display_name": "Pure mathematics", "level": 1, "score": 0.0}], "mesh": [], "locations_count": 1, "locations": [{"is_oa": false, "landing_page_url": "http://papers.nips.cc/paper/217-vlsi-implementation-of-a-high-capacity-neural-network-associative-memory.pdf", "pdf_url": null, "source": {"id": "https://openalex.org/S4363606243", "display_name": "neural information processing systems", "issn_l": null, "issn": null, "is_oa": false, "is_in_doaj": false, "host_organization": null, "host_organization_name": null, "host_organization_lineage": [], "host_organization_lineage_names": [], "type": "journal"}, "license": null, "license_id": null, "version": null, "is_accepted": false, "is_published": false}], "best_oa_location": null, "sustainable_development_goals": [{"score": 0.71, "id": "https://metadata.un.org/sdg/7", "display_name": "Affordable and clean energy"}], "grants": [], "referenced_works_count": 3, "referenced_works": ["https://openalex.org/W2051385641", "https://openalex.org/W2058035248", "https://openalex.org/W2128436809"], "related_works": ["https://openalex.org/W82450939", "https://openalex.org/W110645809", "https://openalex.org/W146461646", "https://openalex.org/W1503864280", "https://openalex.org/W1507631959", "https://openalex.org/W1575381112", "https://openalex.org/W1603053866", "https://openalex.org/W1968017374", "https://openalex.org/W1974757751", "https://openalex.org/W1984431842", "https://openalex.org/W2024665024", "https://openalex.org/W2038761904", "https://openalex.org/W2098392250", "https://openalex.org/W2101884652", "https://openalex.org/W2107132762", "https://openalex.org/W2128084896", "https://openalex.org/W2149465921", "https://openalex.org/W2152958328", "https://openalex.org/W2593998621", "https://openalex.org/W3143343148"], "ngrams_url": "https://api.openalex.org/works/W2140080802/ngrams", "abstract_inverted_index": {"In": [0], "this": [1, 65], "paper": [2], "we": [3, 17], "describe": [4], "the": [5, 19, 45, 51], "VLSI": [6], "design": [7], "and": [8], "testing": [9], "of": [10, 32, 37, 44, 53, 72], "a": [11], "high": [12, 42], "capacity": [13, 43], "associative": [14, 22, 75], "memory": [15, 23, 35], "which": [16, 57], "call": [18], "exponential": [20], "correlation": [21], "(ECAM).": [24], "The": [25, 41, 67], "prototype": [26, 68], "3\u00b5-CMOS": [27], "programmable": [28], "chip": [29, 69], "is": [30, 47, 70], "capable": [31, 71], "storing": [33], "32": [34], "patterns": [36], "24": [38], "bits": [39], "each.": [40], "ECAM": [46], "partly": [48], "due": [49], "to": [50], "use": [52], "special": [54], "exponentiation": [55], "neurons,": [56], "are": [58], "implemented": [59], "via": [60], "sub-threshold": [61], "MOS": [62], "transistors": [63], "in": [64, 77], "design.": [66], "performing": [73], "one": [74], "recall": [76], "3": [78], "\u00b5s.": [79]}, "cited_by_api_url": "https://api.openalex.org/works?filter=cites:W2140080802", "counts_by_year": [], "updated_date": "2024-04-30T14:41:33.052040", "created_date": "2016-06-24"}