#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\ASUSTU~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\ASUSTU~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\ASUSTU~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\ASUSTU~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\ASUSTU~1\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\ASUSTU~1\iverilog\lib\ivl\v2009.vpi";
S_0000028289d54660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028289d82d40 .scope module, "compute_core_tb" "compute_core_tb" 3 4;
 .timescale 0 0;
P_0000028289d84390 .param/l "ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000000100>;
P_0000028289d843c8 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0000028289d84400 .param/l "NUM_THREADS" 0 3 8, +C4<00000000000000000000000000000100>;
P_0000028289d84438 .param/l "REG_COUNT" 0 3 9, +C4<00000000000000000000000000010000>;
v0000028289ddc5e0_0 .var "clk", 0 0;
v0000028289ddc7c0_0 .net "halt", 0 0, v0000028289ddd3a0_0;  1 drivers
v0000028289ddd300_0 .var "reset", 0 0;
E_0000028289d510d0 .event posedge, v0000028289d868d0_0;
S_0000028289d84480 .scope module, "uut" "compute_core" 3 20, 4 8 0, S_0000028289d82d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
v0000028289ddc720_0 .array/port v0000028289ddc720, 0;
L_0000028289d62860 .functor BUFZ 16, v0000028289ddc720_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_1 .array/port v0000028289ddc720, 1;
L_0000028289d628d0 .functor BUFZ 16, v0000028289ddc720_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_2 .array/port v0000028289ddc720, 2;
L_0000028289dddd90 .functor BUFZ 16, v0000028289ddc720_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_3 .array/port v0000028289ddc720, 3;
L_0000028289dddf50 .functor BUFZ 16, v0000028289ddc720_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_4 .array/port v0000028289ddc720, 4;
L_0000028289ddd9a0 .functor BUFZ 16, v0000028289ddc720_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_5 .array/port v0000028289ddc720, 5;
L_0000028289dddd20 .functor BUFZ 16, v0000028289ddc720_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_6 .array/port v0000028289ddc720, 6;
L_0000028289dddb60 .functor BUFZ 16, v0000028289ddc720_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_7 .array/port v0000028289ddc720, 7;
L_0000028289ddd5b0 .functor BUFZ 16, v0000028289ddc720_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_8 .array/port v0000028289ddc720, 8;
L_0000028289dde030 .functor BUFZ 16, v0000028289ddc720_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_9 .array/port v0000028289ddc720, 9;
L_0000028289ddde00 .functor BUFZ 16, v0000028289ddc720_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_10 .array/port v0000028289ddc720, 10;
L_0000028289ddde70 .functor BUFZ 16, v0000028289ddc720_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_11 .array/port v0000028289ddc720, 11;
L_0000028289dde1f0 .functor BUFZ 16, v0000028289ddc720_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_12 .array/port v0000028289ddc720, 12;
L_0000028289dde420 .functor BUFZ 16, v0000028289ddc720_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_13 .array/port v0000028289ddc720, 13;
L_0000028289dddfc0 .functor BUFZ 16, v0000028289ddc720_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_14 .array/port v0000028289ddc720, 14;
L_0000028289ddd620 .functor BUFZ 16, v0000028289ddc720_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289ddc720_15 .array/port v0000028289ddc720, 15;
L_0000028289dddee0 .functor BUFZ 16, v0000028289ddc720_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289d87050_0 .net *"_ivl_2", 4 0, L_0000028289ddb640;  1 drivers
L_0000028289e60088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028289d870f0_0 .net *"_ivl_5", 1 0, L_0000028289e60088;  1 drivers
v0000028289d87190_0 .var "active_threads", 7 0;
v0000028289d87230_0 .var "alu_result", 15 0;
v0000028289d872d0_0 .net "clk", 0 0, v0000028289ddc5e0_0;  1 drivers
v0000028289d87370_0 .var "cmp_flag", 0 0;
v0000028289d86470_0 .var/i "current_thread", 31 0;
v0000028289ddb5a0 .array "data_mem", 15 0, 15 0;
v0000028289ddb6e0_0 .net "dest_reg", 3 0, v0000028289d866f0_0;  1 drivers
v0000028289ddd3a0_0 .var "halt", 0 0;
v0000028289ddc900_0 .var/i "i", 31 0;
v0000028289ddcf40_0 .net "immediate", 7 0, v0000028289d86650_0;  1 drivers
v0000028289ddc720 .array "instr_mem", 15 0, 15 0;
v0000028289ddc680_0 .net "instruction", 15 0, L_0000028289d62710;  1 drivers
v0000028289ddc180_0 .var "next_active_threads", 7 0;
v0000028289ddcae0_0 .net "opcode", 3 0, v0000028289d86ab0_0;  1 drivers
v0000028289ddcd60 .array "pc", 7 0, 15 0;
v0000028289ddce00_0 .var "pc_increment", 0 0;
v0000028289ddbbe0 .array "register_file", 127 0, 15 0;
v0000028289ddcc20_0 .net "reset", 0 0, v0000028289ddd300_0;  1 drivers
v0000028289ddd260_0 .net "scheduled_thread", 2 0, v0000028289d86c90_0;  1 drivers
v0000028289ddc9a0_0 .net "src_reg", 3 0, v0000028289d86b50_0;  1 drivers
L_0000028289ddbdc0 .array/port v0000028289ddcd60, L_0000028289ddb640;
L_0000028289ddb640 .concat [ 3 2 0 0], v0000028289d86c90_0, L_0000028289e60088;
S_0000028289e5dd10 .scope module, "decoder_inst" "decoder" 4 62, 5 4 0, S_0000028289d84480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "dest_reg";
    .port_info 3 /OUTPUT 4 "src_reg";
    .port_info 4 /OUTPUT 8 "immediate";
v0000028289d866f0_0 .var "dest_reg", 3 0;
v0000028289d86650_0 .var "immediate", 7 0;
v0000028289d86830_0 .net "instruction", 15 0, L_0000028289d62710;  alias, 1 drivers
v0000028289d86ab0_0 .var "opcode", 3 0;
v0000028289d86b50_0 .var "src_reg", 3 0;
E_0000028289d50810 .event anyedge, v0000028289d86830_0;
S_0000028289e5dea0 .scope module, "fetcher_inst" "fetcher" 4 55, 6 4 0, S_0000028289d84480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "pc_in";
    .port_info 1 /OUTPUT 16 "instruction";
    .port_info 2 /INPUT 256 "instr_mem";
L_0000028289d62710 .functor BUFZ 16, L_0000028289ddd440, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000028289d86970_0 .net *"_ivl_0", 15 0, L_0000028289ddd440;  1 drivers
v0000028289d86790 .array "instr_mem", 15 0;
v0000028289d86790_0 .net v0000028289d86790 0, 15 0, L_0000028289d62860; 1 drivers
v0000028289d86790_1 .net v0000028289d86790 1, 15 0, L_0000028289d628d0; 1 drivers
v0000028289d86790_2 .net v0000028289d86790 2, 15 0, L_0000028289dddd90; 1 drivers
v0000028289d86790_3 .net v0000028289d86790 3, 15 0, L_0000028289dddf50; 1 drivers
v0000028289d86790_4 .net v0000028289d86790 4, 15 0, L_0000028289ddd9a0; 1 drivers
v0000028289d86790_5 .net v0000028289d86790 5, 15 0, L_0000028289dddd20; 1 drivers
v0000028289d86790_6 .net v0000028289d86790 6, 15 0, L_0000028289dddb60; 1 drivers
v0000028289d86790_7 .net v0000028289d86790 7, 15 0, L_0000028289ddd5b0; 1 drivers
v0000028289d86790_8 .net v0000028289d86790 8, 15 0, L_0000028289dde030; 1 drivers
v0000028289d86790_9 .net v0000028289d86790 9, 15 0, L_0000028289ddde00; 1 drivers
v0000028289d86790_10 .net v0000028289d86790 10, 15 0, L_0000028289ddde70; 1 drivers
v0000028289d86790_11 .net v0000028289d86790 11, 15 0, L_0000028289dde1f0; 1 drivers
v0000028289d86790_12 .net v0000028289d86790 12, 15 0, L_0000028289dde420; 1 drivers
v0000028289d86790_13 .net v0000028289d86790 13, 15 0, L_0000028289dddfc0; 1 drivers
v0000028289d86790_14 .net v0000028289d86790 14, 15 0, L_0000028289ddd620; 1 drivers
v0000028289d86790_15 .net v0000028289d86790 15, 15 0, L_0000028289dddee0; 1 drivers
v0000028289d86dd0_0 .net "instruction", 15 0, L_0000028289d62710;  alias, 1 drivers
v0000028289d86bf0_0 .net "pc_in", 15 0, L_0000028289ddbdc0;  1 drivers
L_0000028289ddd440 .array/port v0000028289d86790, L_0000028289ddbdc0;
S_0000028289d79be0 .scope module, "scheduler_inst" "scheduler" 4 47, 7 4 0, S_0000028289d84480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "active_threads";
    .port_info 3 /OUTPUT 3 "scheduled_thread";
P_0000028289d50950 .param/l "NUM_THREADS" 0 7 5, +C4<00000000000000000000000000001000>;
v0000028289d86e70_0 .net "active_threads", 7 0, v0000028289d87190_0;  1 drivers
v0000028289d868d0_0 .net "clk", 0 0, v0000028289ddc5e0_0;  alias, 1 drivers
v0000028289d86510_0 .var/i "i", 31 0;
v0000028289d86f10_0 .var/i "last_thread", 31 0;
v0000028289d86a10_0 .net "reset", 0 0, v0000028289ddd300_0;  alias, 1 drivers
v0000028289d86c90_0 .var "scheduled_thread", 2 0;
v0000028289d86d30_0 .var/i "thread", 31 0;
v0000028289d86fb0_0 .var "thread_found", 0 0;
E_0000028289d50f10 .event posedge, v0000028289d86a10_0, v0000028289d868d0_0;
    .scope S_0000028289d79be0;
T_0 ;
    %wait E_0000028289d50f10;
    %load/vec4 v0000028289d86a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028289d86f10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028289d86c90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028289d86fb0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000028289d86510_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000028289d86510_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000028289d86f10_0;
    %load/vec4 v0000028289d86510_0;
    %add;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %store/vec4 v0000028289d86d30_0, 0, 32;
    %load/vec4 v0000028289d86e70_0;
    %load/vec4 v0000028289d86d30_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0000028289d86fb0_0;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000028289d86d30_0;
    %pad/s 3;
    %assign/vec4 v0000028289d86c90_0, 0;
    %load/vec4 v0000028289d86d30_0;
    %assign/vec4 v0000028289d86f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028289d86fb0_0, 0, 1;
T_0.4 ;
    %load/vec4 v0000028289d86510_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028289d86510_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028289e5dd10;
T_1 ;
    %wait E_0000028289d50810;
    %load/vec4 v0000028289d86830_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0000028289d86ab0_0, 0, 4;
    %load/vec4 v0000028289d86830_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0000028289d866f0_0, 0, 4;
    %load/vec4 v0000028289d86830_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000028289d86b50_0, 0, 4;
    %load/vec4 v0000028289d86830_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000028289d86650_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028289d84480;
T_2 ;
    %vpi_call/w 4 72 "$readmemh", "instruction_memory.mem", v0000028289ddc720 {0 0 0};
    %vpi_call/w 4 73 "$display", "Instruction Memory Initialized:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028289ddc900_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000028289ddc900_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call/w 4 75 "$display", "instr_mem[%0d] = %h", v0000028289ddc900_0, &A<v0000028289ddc720, v0000028289ddc900_0 > {0 0 0};
    %load/vec4 v0000028289ddc900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028289ddc900_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000028289d84480;
T_3 ;
    %vpi_call/w 4 81 "$readmemh", "data_memory.mem", v0000028289ddb5a0 {0 0 0};
    %vpi_call/w 4 82 "$display", "Data Memory Initialized:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028289ddc900_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000028289ddc900_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call/w 4 84 "$display", "data_mem[%0d] = %h", v0000028289ddc900_0, &A<v0000028289ddb5a0, v0000028289ddc900_0 > {0 0 0};
    %load/vec4 v0000028289ddc900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028289ddc900_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000028289d84480;
T_4 ;
    %wait E_0000028289d50f10;
    %load/vec4 v0000028289ddcc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028289ddc900_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000028289ddc900_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000028289ddc900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddcd60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000028289ddc900_0;
    %assign/vec4/off/d v0000028289d87190_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028289d86470_0, 0, 32;
T_4.4 ;
    %load/vec4 v0000028289d86470_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000028289ddc900_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289d86470_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddbbe0, 0, 4;
    %load/vec4 v0000028289d86470_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028289d86470_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %load/vec4 v0000028289ddc900_0;
    %pad/s 16;
    %load/vec4 v0000028289ddc900_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %pushi/vec4 15, 0, 5;
    %pad/s 42;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddbbe0, 0, 4;
    %load/vec4 v0000028289ddc900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028289ddc900_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028289ddd3a0_0, 0;
    %vpi_call/w 4 103 "$display", "DUT Reset at time %0t", $time {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028289ddd3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0000028289d87190_0;
    %store/vec4 v0000028289ddc180_0, 0, 8;
    %load/vec4 v0000028289ddd260_0;
    %pad/u 32;
    %store/vec4 v0000028289d86470_0, 0, 32;
    %load/vec4 v0000028289d87190_0;
    %load/vec4 v0000028289d86470_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028289ddce00_0, 0, 1;
    %load/vec4 v0000028289ddcae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %vpi_call/w 4 155 "$display", "Thread %0d encountered undefined opcode %b. No operation performed.", v0000028289d86470_0, v0000028289ddcae0_0 {0 0 0};
    %jmp T_4.20;
T_4.10 ;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddb6e0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028289ddbbe0, 4;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddc9a0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028289ddbbe0, 4;
    %add;
    %load/vec4 v0000028289ddcf40_0;
    %pad/u 16;
    %add;
    %store/vec4 v0000028289d87230_0, 0, 16;
    %load/vec4 v0000028289d87230_0;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddb6e0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddbbe0, 0, 4;
    %jmp T_4.20;
T_4.11 ;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddb6e0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028289ddbbe0, 4;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddc9a0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028289ddbbe0, 4;
    %sub;
    %load/vec4 v0000028289ddcf40_0;
    %pad/u 16;
    %sub;
    %store/vec4 v0000028289d87230_0, 0, 16;
    %load/vec4 v0000028289d87230_0;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddb6e0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddbbe0, 0, 4;
    %jmp T_4.20;
T_4.12 ;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddb6e0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028289ddbbe0, 4;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddc9a0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028289ddbbe0, 4;
    %mul;
    %store/vec4 v0000028289d87230_0, 0, 16;
    %load/vec4 v0000028289d87230_0;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddb6e0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddbbe0, 0, 4;
    %jmp T_4.20;
T_4.13 ;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddb6e0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028289ddbbe0, 4;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddc9a0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028289ddbbe0, 4;
    %cmp/u;
    %jmp/0xz  T_4.21, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028289d87370_0, 0;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028289d87370_0, 0;
T_4.22 ;
    %jmp T_4.20;
T_4.14 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000028289ddcf40_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000028289d86470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddcd60, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028289ddce00_0, 0;
    %jmp T_4.20;
T_4.15 ;
    %load/vec4 v0000028289d87370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000028289ddcf40_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000028289d86470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddcd60, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028289ddce00_0, 0;
T_4.23 ;
    %jmp T_4.20;
T_4.16 ;
    %ix/getv 4, v0000028289ddcf40_0;
    %load/vec4a v0000028289ddb5a0, 4;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddb6e0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddbbe0, 0, 4;
    %jmp T_4.20;
T_4.17 ;
    %load/vec4 v0000028289d86470_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000028289ddb6e0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000028289ddbbe0, 4;
    %ix/getv 3, v0000028289ddcf40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddb5a0, 0, 4;
    %jmp T_4.20;
T_4.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000028289d86470_0;
    %store/vec4 v0000028289ddc180_0, 4, 1;
    %vpi_call/w 4 151 "$display", "Thread %0d executing HALT. Halting.", v0000028289d86470_0 {0 0 0};
    %jmp T_4.20;
T_4.20 ;
    %pop/vec4 1;
    %load/vec4 v0000028289ddce00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %ix/getv/s 4, v0000028289d86470_0;
    %load/vec4a v0000028289ddcd60, 4;
    %addi 1, 0, 16;
    %ix/getv/s 3, v0000028289d86470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028289ddcd60, 0, 4;
T_4.25 ;
    %vpi_call/w 4 165 "$display", "Time=%0t | Thread=%0d | PC=%0d | Instruction=%h | Opcode=%b | dest_reg=R%0d | src_reg=R%0d | immediate=%d", $time, v0000028289d86470_0, &A<v0000028289ddcd60, v0000028289d86470_0 >, v0000028289ddc680_0, v0000028289ddcae0_0, v0000028289ddb6e0_0, v0000028289ddc9a0_0, v0000028289ddcf40_0 {0 0 0};
T_4.8 ;
    %load/vec4 v0000028289ddc180_0;
    %assign/vec4 v0000028289d87190_0, 0;
    %load/vec4 v0000028289ddc180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028289ddd3a0_0, 0;
    %vpi_call/w 4 175 "$display", "All threads have halted at time %0t", $time {0 0 0};
T_4.27 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028289d84480;
T_5 ;
    %vpi_call/w 4 182 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call/w 4 183 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028289d84480 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000028289d82d40;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0000028289ddc5e0_0;
    %inv;
    %store/vec4 v0000028289ddc5e0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028289d82d40;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028289ddc5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028289ddd300_0, 0, 1;
    %vpi_call/w 3 38 "$display", "Time\011Reset\011Halt\011PC[0]\011PC[1]\011PC[2]\011PC[3]" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028289ddd300_0, 0, 1;
    %delay 50, 0;
    %vpi_call/w 3 47 "$display", "Running computation..." {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028289ddd300_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028289ddd300_0, 0, 1;
    %delay 50, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000028289d82d40;
T_8 ;
    %wait E_0000028289d510d0;
    %vpi_call/w 3 61 "$display", "%0t\011%0b\011%0b\011%h\011%h\011%h\011%h", $time, v0000028289ddd300_0, v0000028289ddc7c0_0, &A<v0000028289ddcd60, 0>, &A<v0000028289ddcd60, 1>, &A<v0000028289ddcd60, 2>, &A<v0000028289ddcd60, 3> {0 0 0};
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "compute_core_tb.v";
    "compute_core.v";
    "./decoder.v";
    "./fetcher.v";
    "./scheduler.v";
