

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl8/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:8 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8dee7862928c9d1b3ec95fef27f5cde2  /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/sp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=apps/sp/./main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/sp
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/sp "
Parsing file _cuobjdump_complete_output_Ix1oZG
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: apps/sp/./main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: apps/sp/./main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_ : hostFun 0x0x402580, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11global_syncjPVjS0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11global_syncjPVjS0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11global_syncjPVjS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph13printStats1x1Ev" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph13computeLevelsEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph13computeLevelsEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph10initLevelsEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph8print1x1Ev" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace8print1x1Ev" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12computeStatsEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_printf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_printf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_vprintf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_vprintf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2_vprintf" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph12getOutDegreeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12getOutDegreeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph12getOutDegreeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph14getDestinationEjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph14getDestinationEjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph14getDestinationEjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN5Graph14getDestinationEjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph9getWeightEjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph9getWeightEjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph9getWeightEjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN5Graph9getWeightEjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph11getInDegreeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph11getInDegreeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph11getInDegreeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph12getFirstEdgeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12getFirstEdgeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph12getFirstEdgeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph10getMinEdgeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph10getMinEdgeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph10getMinEdgeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12computeInOutEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph15computeDiameterEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph12findMaxLevelEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12findMaxLevelEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4ListC1Ej" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4ListC1Ej" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_malloc" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_malloc" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4initEPjjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4List4initEPjjj" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4List4initEPjjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4List4initEPjjj" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4pushEj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4List4pushEj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN4List7toArrayEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List7toArrayEv" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List5clearEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_free" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN4List4sizeEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4sizeEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4uniqEPjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4List4uniqEPjj" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4List4uniqEPjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace16numberOfElementsEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace16numberOfElementsEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace18numberOfComponentsEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace18numberOfComponentsEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace6isBossEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace6isBossEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN14ComponentSpace6isBossEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace4findEjb" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace4findEjb" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN14ComponentSpace4findEjb" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN14ComponentSpace4findEjb" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace5unifyEjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace5unifyEjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN14ComponentSpace5unifyEjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN14ComponentSpace5unifyEjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z11global_syncjPVjS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11global_syncjPVjS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:144) @!%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (_1.ptx:153) mov.u32 %r14, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:155) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:184) @!%p1 bra $Lt_0_9218;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:159) @!%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:173) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:165) @%p4 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:173) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x138 (_1.ptx:169) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:173) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x148 (_1.ptx:174) @!%p3 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:184) @!%p1 bra $Lt_0_9218;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x178 (_1.ptx:184) @!%p1 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:198) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a8 (_1.ptx:190) @%p6 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:198) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1c0 (_1.ptx:194) @%p7 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:198) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11global_syncjPVjS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11global_syncjPVjS0_'.
GPGPU-Sim PTX: allocating global region for "__constant866" from 0x100 to 0x11c (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant868" from 0x180 to 0x19c (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant869" from 0x200 to 0x222 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant870" from 0x280 to 0x2a2 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant871" from 0x300 to 0x31c (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant878" from 0x380 to 0x3b5 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant879" from 0x400 to 0x412 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_40104" from 0x0 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_41_64128" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_75907_7_non_const_prefix_320" from 0x94 to 0x96
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x96 to 0x9e
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x9e to 0xa6
GPGPU-Sim PTX: instruction assembly for function '_Z11dprintstats5Graph'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding dominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: reconvergence points for _Z11dprintstats5Graph...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x208 (_1.ptx:232) @!%p1 bra $Lt_1_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (_1.ptx:299) @!%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:248) @%p2 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:253) setp.le.u32 %p3, %r3, %r6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x288 (_1.ptx:254) @%p3 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:282) ld.global.u32 %r17, [%rd3+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2a8 (_1.ptx:259) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:282) ld.global.u32 %r17, [%rd3+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x350 (_1.ptx:285) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360 (_1.ptx:289) add.u32 %r6, %r6, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x378 (_1.ptx:292) @%p5 bra $Lt_1_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (_1.ptx:293) bra.uni $Lt_1_8450;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x380 (_1.ptx:293) bra.uni $Lt_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (_1.ptx:299) @!%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x398 (_1.ptx:299) @!%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:329) cvta.local.u64 %rd12, __cuda___cuda_local_var_75907_7_non_const_prefix_320;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:310) @%p6 bra $Lt_1_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:319) mov.s32 %r21, %r24;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:312) @%p7 bra $Lt_1_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:319) mov.s32 %r21, %r24;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:314) bra.uni $L_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:319) mov.s32 %r21, %r24;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x428 (_1.ptx:323) @%p8 bra $Lt_1_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_1.ptx:324) bra.uni $Lt_1_11010;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x430 (_1.ptx:324) bra.uni $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:329) cvta.local.u64 %rd12, __cuda___cuda_local_var_75907_7_non_const_prefix_320;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11dprintstats5Graph
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dprintstats5Graph'.
GPGPU-Sim PTX: allocating global region for "__constant882" from 0x480 to 0x4be (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant884" from 0x500 to 0x535 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant887" from 0x580 to 0x59f (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_16264" from 0x0 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_40288" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_57_72320" from 0x100 to 0x114
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x114 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x11c to 0x124
GPGPU-Sim PTX: instruction assembly for function '_Z14dcomputelevels5GraphPb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding dominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: reconvergence points for _Z14dcomputelevels5GraphPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5e0 (_1.ptx:408) @%p1 bra $Lt_2_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:555) mov.u32 %r36, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x638 (_1.ptx:421) @%p2 bra $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:555) mov.u32 %r36, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x678 (_1.ptx:432) @%p3 bra $Lt_2_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:511) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x690 (_1.ptx:436) @%p4 bra $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (_1.ptx:468) add.u32 %r20, %r17, %r11;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6b8 (_1.ptx:441) @%p5 bra $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (_1.ptx:468) add.u32 %r20, %r17, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6e8 (_1.ptx:448) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_184_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x758 (_1.ptx:468) add.u32 %r20, %r17, %r11;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7b0 (_1.ptx:479) @%p6 bra $Lt_2_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:511) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7e0 (_1.ptx:486) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:511) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7f0 (_1.ptx:490) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:511) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x870 (_1.ptx:512) @%p7 bra $Lt_2_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:544) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8a8 (_1.ptx:519) @%p8 bra $Lt_2_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:544) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x8c0 (_1.ptx:524) bra.uni $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:544) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x8d0 (_1.ptx:529) @%p9 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:544) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x938 (_1.ptx:546) @%p10 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:547) bra.uni $Lt_2_17154;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x940 (_1.ptx:547) bra.uni $Lt_2_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:555) mov.u32 %r36, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x950 (_1.ptx:550) bra.uni $Lt_2_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:555) mov.u32 %r36, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x970 (_1.ptx:557) @%p11 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x990 (_1.ptx:564) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dcomputelevels5GraphPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dcomputelevels5GraphPb'.
GPGPU-Sim PTX: instruction assembly for function '_Z11dinitlevels5Graph'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding dominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: reconvergence points for _Z11dinitlevels5Graph...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9d0 (_1.ptx:584) @%p1 bra $Lt_3_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (_1.ptx:593) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11dinitlevels5Graph
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dinitlevels5Graph'.
GPGPU-Sim PTX: allocating global region for "__constant872" from 0x600 to 0x607 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant876" from 0x680 to 0x68a (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant877" from 0x700 to 0x724 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_43_16552" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_32568" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_56592" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_88624" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_112648" from 0x200 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x21c to 0x224
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x224 to 0x22c
GPGPU-Sim PTX: instruction assembly for function '_Z9dprint1x15Graph'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding dominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding postdominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: reconvergence points for _Z9dprint1x15Graph...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa60 (_1.ptx:628) @%p1 bra $Lt_4_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e8 (_1.ptx:890) setp.eq.u32 %p14, %r2, %r6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xac0 (_1.ptx:643) @%p2 bra $Lt_4_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_1.ptx:882) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xae8 (_1.ptx:651) @!%p3 bra $Lt_4_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda0 (_1.ptx:759) @!%p3 bra $Lt_4_33538;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb00 (_1.ptx:655) @%p4 bra $Lt_4_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda0 (_1.ptx:759) @!%p3 bra $Lt_4_33538;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb18 (_1.ptx:659) @%p5 bra $Lt_4_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:696) add.u32 %r24, %r16, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb40 (_1.ptx:664) @%p6 bra $Lt_4_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:696) add.u32 %r24, %r16, %r11;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb70 (_1.ptx:671) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_188_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:696) add.u32 %r24, %r16, %r11;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xc58 (_1.ptx:706) @%p7 bra $Lt_4_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda0 (_1.ptx:759) @!%p3 bra $Lt_4_33538;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc88 (_1.ptx:713) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_188_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda0 (_1.ptx:759) @!%p3 bra $Lt_4_33538;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc98 (_1.ptx:717) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_188_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda0 (_1.ptx:759) @!%p3 bra $Lt_4_33538;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xcc8 (_1.ptx:725) @!%p3 bra $Lt_4_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:756) mov.s32 %r33, %r1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xd38 (_1.ptx:740) bra.uni $Lt_4_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:756) mov.s32 %r33, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xda0 (_1.ptx:759) @!%p3 bra $Lt_4_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1058 (_1.ptx:867) st.local.u32 [__cuda___cuda__temp__valist_array_43_16552+0], %r5;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xdb8 (_1.ptx:763) @%p8 bra $Lt_4_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1058 (_1.ptx:867) st.local.u32 [__cuda___cuda__temp__valist_array_43_16552+0], %r5;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xdd0 (_1.ptx:767) @%p9 bra $Lt_4_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec0 (_1.ptx:804) add.u32 %r52, %r44, %r11;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xdf8 (_1.ptx:772) @%p10 bra $Lt_4_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec0 (_1.ptx:804) add.u32 %r52, %r44, %r11;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xe28 (_1.ptx:779) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_188_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec0 (_1.ptx:804) add.u32 %r52, %r44, %r11;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xf10 (_1.ptx:814) @%p11 bra $Lt_4_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1058 (_1.ptx:867) st.local.u32 [__cuda___cuda__temp__valist_array_43_16552+0], %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xf40 (_1.ptx:821) bra.uni $LDWendi__ZN5Graph9getWeightEjj_188_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1058 (_1.ptx:867) st.local.u32 [__cuda___cuda__temp__valist_array_43_16552+0], %r5;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xf50 (_1.ptx:825) bra.uni $LDWendi__ZN5Graph9getWeightEjj_188_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1058 (_1.ptx:867) st.local.u32 [__cuda___cuda__temp__valist_array_43_16552+0], %r5;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xf80 (_1.ptx:833) @!%p3 bra $Lt_4_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1050 (_1.ptx:864) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xff0 (_1.ptx:848) bra.uni $Lt_4_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1050 (_1.ptx:864) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10b0 (_1.ptx:880) @%p12 bra $Lt_4_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_1.ptx:882) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10d0 (_1.ptx:885) @%p13 bra $Lt_4_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d8 (_1.ptx:886) bra.uni $Lt_4_25090;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10d8 (_1.ptx:886) bra.uni $Lt_4_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e8 (_1.ptx:890) setp.eq.u32 %p14, %r2, %r6;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x10f0 (_1.ptx:891) @%p14 bra $Lt_4_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:902) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9dprint1x15Graph
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9dprint1x15Graph'.
GPGPU-Sim PTX: allocating global region for "__constant908" from 0x780 to 0x795 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant909" from 0x800 to 0x80c (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_68_2456" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z8print1x114ComponentSpace'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding dominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding postdominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: reconvergence points for _Z8print1x114ComponentSpace...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1180 (_1.ptx:930) @%p1 bra $Lt_5_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:953) cvta.global.u64 %rd8, __constant908;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1200 (_1.ptx:949) @%p2 bra $Lt_5_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1208 (_1.ptx:950) cvta.local.u64 %rd1, __cuda___cuda__temp__valist_array_68_2456;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8print1x114ComponentSpace
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8print1x114ComponentSpace'.
GPGPU-Sim PTX: instruction assembly for function '_Z7dinitcsjPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7dinitcsjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1278 (_1.ptx:980) @%p1 bra $Lt_6_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c8 (_1.ptx:994) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7dinitcsjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7dinitcsjPjS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5dinitjPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5dinitjPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z5dinitjPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5dinitjPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5dinitjPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5dinitjPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5dinitjPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z5dinitjPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1308 (_1.ptx:1017) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1380 (_1.ptx:1035) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5dinitjPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5dinitjPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: reconvergence points for _Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13f8 (_1.ptx:1082) @%p1 bra $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e8 (_1.ptx:1201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1410 (_1.ptx:1085) @%p2 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1658 (_1.ptx:1174) ld.param.u64 %rd16, [__cudaparm__Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S__gMaxBias];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1480 (_1.ptx:1101) @%p3 bra $Lt_8_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (_1.ptx:1165) add.u32 %r16, %r16, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x15f8 (_1.ptx:1157) @!%p6 bra $Lt_8_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (_1.ptx:1165) add.u32 %r16, %r16, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1630 (_1.ptx:1167) @%p7 bra $Lt_8_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:1168) bra.uni $Lt_8_7170;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1638 (_1.ptx:1168) bra.uni $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1658 (_1.ptx:1174) ld.param.u64 %rd16, [__cudaparm__Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S__gMaxBias];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1670 (_1.ptx:1177) @!%p8 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1690 (_1.ptx:1184) st.global.f32 [%rd16+0], %f17;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1680 (_1.ptx:1180) bra.uni $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1690 (_1.ptx:1184) st.global.f32 [%rd16+0], %f17;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_1.ptx:1188) @!%p9 bra $Lt_8_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_1.ptx:1195) st.global.f32 [%rd17+0], %f19;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c0 (_1.ptx:1191) bra.uni $Lt_8_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_1.ptx:1195) st.global.f32 [%rd17+0], %f19;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1760 (_1.ptx:1246) @%p1 bra $Lt_9_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b68 (_1.ptx:1400) mov.u32 %r33, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1778 (_1.ptx:1249) @%p2 bra $Lt_9_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b68 (_1.ptx:1400) mov.u32 %r33, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1818 (_1.ptx:1274) @%p3 bra $Lt_9_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1387) add.u32 %r21, %r21, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1840 (_1.ptx:1280) @%p4 bra $Lt_9_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b8 (_1.ptx:1298) add.u32 %r27, %r17, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x18a8 (_1.ptx:1294) bra.uni $Lt_9_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b8 (_1.ptx:1298) add.u32 %r27, %r17, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x18c8 (_1.ptx:1300) @%p5 bra $Lt_9_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (_1.ptx:1315) add.u32 %r29, %r17, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1948 (_1.ptx:1317) @%p6 bra $Lt_9_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_1.ptx:1332) sub.f32 %f9, %f1, %f4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e0 (_1.ptx:1337) @!%p7 bra $Lt_9_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1387) add.u32 %r21, %r21, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1a38 (_1.ptx:1350) @!%p8 bra $Lt_9_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a58 (_1.ptx:1357) mul.lo.u64 %rd32, %rd6, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1ab0 (_1.ptx:1368) @%p9 bra $Lt_9_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1384) mov.s32 %r19, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1ae0 (_1.ptx:1375) bra.uni $Lt_9_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_1.ptx:1384) mov.s32 %r19, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1b28 (_1.ptx:1389) @%p10 bra $Lt_9_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (_1.ptx:1390) mov.s32 %r17, %r22;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1b40 (_1.ptx:1392) @%p11 bra $Lt_9_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_1.ptx:1393) bra.uni $Lt_9_8706;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1b48 (_1.ptx:1393) bra.uni $Lt_9_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b68 (_1.ptx:1400) mov.u32 %r33, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1396) bra.uni $Lt_9_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b68 (_1.ptx:1400) mov.u32 %r33, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1b78 (_1.ptx:1402) @%p12 bra $Lt_9_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b98 (_1.ptx:1409) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1456) @%p1 bra $Lt_10_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc8 (_1.ptx:1527) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c28 (_1.ptx:1459) @%p2 bra $Lt_10_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd8 (_1.ptx:1487) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_1.ptx:1466) @%p3 bra $Lt_10_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd8 (_1.ptx:1487) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1478) bra.uni $Lt_10_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd8 (_1.ptx:1487) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cc8 (_1.ptx:1482) bra.uni $Lt_10_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd8 (_1.ptx:1487) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1cf0 (_1.ptx:1490) @%p4 bra $Lt_10_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc8 (_1.ptx:1527) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d48 (_1.ptx:1504) @%p5 bra $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db0 (_1.ptx:1521) add.u32 %r19, %r19, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d78 (_1.ptx:1510) @!%p6 bra $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db0 (_1.ptx:1521) add.u32 %r19, %r19, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1dc0 (_1.ptx:1523) @%p7 bra $Lt_10_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc8 (_1.ptx:1527) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_'...
GPGPU-Sim PTX: reconvergence points for _Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e40 (_1.ptx:1569) @%p1 bra $Lt_11_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2010 (_1.ptx:1647) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e58 (_1.ptx:1572) @%p2 bra $Lt_11_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_1.ptx:1643) ld.param.u64 %rd13, [__cudaparm__Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S__changed];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e98 (_1.ptx:1582) @!%p3 bra $Lt_11_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd8 (_1.ptx:1635) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f20 (_1.ptx:1602) @%p4 bra $L_11_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd8 (_1.ptx:1635) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1f58 (_1.ptx:1609) @%p5 bra $L_11_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd8 (_1.ptx:1635) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1f70 (_1.ptx:1613) @%p6 bra $Lt_11_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd8 (_1.ptx:1635) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1fa8 (_1.ptx:1620) @%p7 bra $Lt_11_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd8 (_1.ptx:1635) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1fb8 (_1.ptx:1625) bra.uni $Lt_11_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd8 (_1.ptx:1635) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1fd0 (_1.ptx:1631) @%p8 bra $Lt_11_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd8 (_1.ptx:1635) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1fe8 (_1.ptx:1637) @%p9 bra $Lt_11_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_1.ptx:1638) bra.uni $Lt_11_6146;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1ff0 (_1.ptx:1638) bra.uni $Lt_11_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_1.ptx:1643) ld.param.u64 %rd13, [__cudaparm__Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S__changed];
GPGPU-Sim PTX: ... end of reconvergence points for _Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2088 (_1.ptx:1690) @%p1 bra $Lt_12_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2158 (_1.ptx:1724) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x20a0 (_1.ptx:1693) @%p2 bra $Lt_12_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_1.ptx:1718) ld.param.u64 %rd4, [__cudaparm__Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S__changed];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2120 (_1.ptx:1712) @%p4 bra $Lt_12_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2128 (_1.ptx:1713) bra.uni $Lt_12_4354;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2128 (_1.ptx:1713) bra.uni $Lt_12_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_1.ptx:1718) ld.param.u64 %rd4, [__cudaparm__Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S__changed];
GPGPU-Sim PTX: ... end of reconvergence points for _Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_401432" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_41_641456" from 0x100 to 0x114
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_75907_7_non_const_prefix_3280" from 0x114 to 0x116
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x116 to 0x11e
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x11e to 0x126
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph13printStats1x1Ev'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph13printStats1x1Ev...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21a8 (_1.ptx:1751) @!%p1 bra $Lt_13_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2330 (_1.ptx:1816) @!%p1 bra $Lt_13_12290;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x21f8 (_1.ptx:1763) @%p2 bra $Lt_13_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2210 (_1.ptx:1769) setp.le.u32 %p3, %r3, %r5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2218 (_1.ptx:1770) @%p3 bra $Lt_13_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d0 (_1.ptx:1799) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2238 (_1.ptx:1775) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d0 (_1.ptx:1799) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x22e8 (_1.ptx:1802) @%p4 bra $Lt_13_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1807) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2318 (_1.ptx:1811) @%p5 bra $Lt_13_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2320 (_1.ptx:1812) mov.u32 %r17, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2330 (_1.ptx:1816) @!%p1 bra $Lt_13_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e0 (_1.ptx:1847) cvta.local.u64 %rd15, __cuda___cuda_local_var_75907_7_non_const_prefix_3280;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2378 (_1.ptx:1828) @%p6 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a8 (_1.ptx:1837) mov.s32 %r20, %r23;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2388 (_1.ptx:1830) @%p7 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a8 (_1.ptx:1837) mov.s32 %r20, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2398 (_1.ptx:1832) bra.uni $L_13_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a8 (_1.ptx:1837) mov.s32 %r20, %r23;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x23c8 (_1.ptx:1841) @%p8 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d0 (_1.ptx:1842) bra.uni $Lt_13_11010;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x23d0 (_1.ptx:1842) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e0 (_1.ptx:1847) cvta.local.u64 %rd15, __cuda___cuda_local_var_75907_7_non_const_prefix_3280;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph13printStats1x1Ev
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph13printStats1x1Ev'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_43_161480" from 0x80 to 0x8c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_321496" from 0x100 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_561520" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_801544" from 0x200 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_1121576" from 0x280 to 0x298
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_1361600" from 0x300 to 0x318
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_1601624" from 0x380 to 0x39c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_1921656" from 0x400 to 0x418
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x418 to 0x420
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x420 to 0x428
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph8print1x1Ev'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph8print1x1Ev...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2618 (_1.ptx:1945) @!%p1 bra $Lt_14_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ee0 (_1.ptx:2298) ld.u32 %r73, [%rd2+8];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2648 (_1.ptx:1953) @!%p2 bra $Lt_14_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2710 (_1.ptx:1984) mov.u32 %r15, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2678 (_1.ptx:1960) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_189_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2710 (_1.ptx:1984) mov.u32 %r15, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2720 (_1.ptx:1986) @%p5 bra $Lt_14_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb0 (_1.ptx:2290) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2750 (_1.ptx:1995) @!%p2 bra $Lt_14_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (_1.ptx:2137) @!%p2 bra $Lt_14_34050;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2788 (_1.ptx:2003) @%p6 bra $Lt_14_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (_1.ptx:2137) @!%p2 bra $Lt_14_34050;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x27a0 (_1.ptx:2007) @%p7 bra $Lt_14_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a0 (_1.ptx:2046) neg.s32 %r30, %r22;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x27c8 (_1.ptx:2012) @%p8 bra $Lt_14_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a0 (_1.ptx:2046) neg.s32 %r30, %r22;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x27f8 (_1.ptx:2019) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_189_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a0 (_1.ptx:2046) neg.s32 %r30, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x28b0 (_1.ptx:2048) @%p9 bra $Lt_14_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (_1.ptx:2137) @!%p2 bra $Lt_14_34050;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x28d8 (_1.ptx:2053) @%p10 bra $Lt_14_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (_1.ptx:2137) @!%p2 bra $Lt_14_34050;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2908 (_1.ptx:2060) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_189_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (_1.ptx:2137) @!%p2 bra $Lt_14_34050;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2918 (_1.ptx:2065) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_189_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (_1.ptx:2137) @!%p2 bra $Lt_14_34050;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2948 (_1.ptx:2073) @!%p2 bra $Lt_14_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac8 (_1.ptx:2132) ld.u32 %r3, [%rd2+4];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2990 (_1.ptx:2083) @%p11 bra $Lt_14_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2109) st.local.u32 [__cuda___cuda__temp__valist_array_49_801544+24], %r42;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x29c0 (_1.ptx:2090) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_189_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:2109) st.local.u32 [__cuda___cuda__temp__valist_array_49_801544+24], %r42;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2a60 (_1.ptx:2115) bra.uni $Lt_14_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac8 (_1.ptx:2132) ld.u32 %r3, [%rd2+4];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2ae0 (_1.ptx:2137) @!%p2 bra $Lt_14_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e50 (_1.ptx:2275) st.local.u32 [__cuda___cuda__temp__valist_array_43_161480+0], %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b18 (_1.ptx:2145) @%p12 bra $Lt_14_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e50 (_1.ptx:2275) st.local.u32 [__cuda___cuda__temp__valist_array_43_161480+0], %r5;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b30 (_1.ptx:2149) @%p13 bra $Lt_14_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c20 (_1.ptx:2186) neg.s32 %r57, %r49;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2b58 (_1.ptx:2154) @%p14 bra $Lt_14_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c20 (_1.ptx:2186) neg.s32 %r57, %r49;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2161) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_189_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c20 (_1.ptx:2186) neg.s32 %r57, %r49;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2c30 (_1.ptx:2188) @%p15 bra $Lt_14_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e50 (_1.ptx:2275) st.local.u32 [__cuda___cuda__temp__valist_array_43_161480+0], %r5;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2c58 (_1.ptx:2193) @%p16 bra $Lt_14_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e50 (_1.ptx:2275) st.local.u32 [__cuda___cuda__temp__valist_array_43_161480+0], %r5;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2c88 (_1.ptx:2200) bra.uni $LDWendi__ZN5Graph9getWeightEjj_189_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e50 (_1.ptx:2275) st.local.u32 [__cuda___cuda__temp__valist_array_43_161480+0], %r5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2205) bra.uni $LDWendi__ZN5Graph9getWeightEjj_189_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e50 (_1.ptx:2275) st.local.u32 [__cuda___cuda__temp__valist_array_43_161480+0], %r5;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2cc8 (_1.ptx:2213) @!%p2 bra $Lt_14_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e48 (_1.ptx:2272) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2d10 (_1.ptx:2223) @%p17 bra $Lt_14_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db0 (_1.ptx:2249) st.local.u32 [__cuda___cuda__temp__valist_array_51_1601624+24], %r68;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2d40 (_1.ptx:2230) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_189_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db0 (_1.ptx:2249) st.local.u32 [__cuda___cuda__temp__valist_array_51_1601624+24], %r68;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2de0 (_1.ptx:2255) bra.uni $Lt_14_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e48 (_1.ptx:2272) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2ea8 (_1.ptx:2287) @%p18 bra $Lt_14_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb0 (_1.ptx:2290) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2ec8 (_1.ptx:2293) @%p2 bra $Lt_14_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ed0 (_1.ptx:2294) bra.uni $Lt_14_25858;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2ed0 (_1.ptx:2294) bra.uni $Lt_14_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ee0 (_1.ptx:2298) ld.u32 %r73, [%rd2+8];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2ef0 (_1.ptx:2300) @%p19 bra $Lt_14_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f30 (_1.ptx:2311) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph8print1x1Ev
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph8print1x1Ev'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_161680" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12getOutDegreeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12getOutDegreeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2f68 (_1.ptx:2331) @%p1 bra $Lt_15_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3038 (_1.ptx:2362) mov.s32 %r12, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f98 (_1.ptx:2338) bra.uni $LBB5__ZN5Graph12getOutDegreeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3038 (_1.ptx:2362) mov.s32 %r12, %r4;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12getOutDegreeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12getOutDegreeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_161704" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph11getInDegreeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph11getInDegreeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3080 (_1.ptx:2384) @%p1 bra $Lt_16_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3150 (_1.ptx:2415) mov.s32 %r12, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x30b0 (_1.ptx:2391) bra.uni $LBB5__ZN5Graph11getInDegreeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3150 (_1.ptx:2415) mov.s32 %r12, %r4;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph11getInDegreeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph11getInDegreeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_161728" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_401752" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_721784" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x198 to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x1a0 to 0x1a8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph14getDestinationEjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph14getDestinationEjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x31a8 (_1.ptx:2441) @!%p1 bra $Lt_17_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_1.ptx:2581) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x31e0 (_1.ptx:2449) @%p2 bra $Lt_17_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_1.ptx:2581) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x31f8 (_1.ptx:2453) @%p3 bra $Lt_17_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f0 (_1.ptx:2491) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3220 (_1.ptx:2458) @%p4 bra $L_17_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f0 (_1.ptx:2491) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3250 (_1.ptx:2465) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_203_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f0 (_1.ptx:2491) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3308 (_1.ptx:2494) @%p5 bra $Lt_17_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_1.ptx:2581) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3328 (_1.ptx:2498) @%p6 bra $L_17_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_1.ptx:2581) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3358 (_1.ptx:2505) bra.uni $LBB21__ZN5Graph14getDestinationEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_1.ptx:2581) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3368 (_1.ptx:2510) bra.uni $LBB21__ZN5Graph14getDestinationEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_1.ptx:2581) mov.s32 %r34, %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3398 (_1.ptx:2518) @!%p1 bra $Lt_17_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3528 (_1.ptx:2579) ld.u32 %r21, [%rd2+4];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x33e8 (_1.ptx:2529) @%p7 bra $Lt_17_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (_1.ptx:2555) st.local.u32 [__cuda___cuda__temp__valist_array_49_401752+24], %r29;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3418 (_1.ptx:2536) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_203_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (_1.ptx:2555) st.local.u32 [__cuda___cuda__temp__valist_array_49_401752+24], %r29;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x34b8 (_1.ptx:2561) bra.uni $Lt_17_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3528 (_1.ptx:2579) ld.u32 %r21, [%rd2+4];
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph14getDestinationEjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph14getDestinationEjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_161808" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_401832" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_721864" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x198 to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x1a0 to 0x1a8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph9getWeightEjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph9getWeightEjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3588 (_1.ptx:2607) @!%p1 bra $Lt_18_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3910 (_1.ptx:2747) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x35c0 (_1.ptx:2615) @%p2 bra $Lt_18_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3910 (_1.ptx:2747) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x35d8 (_1.ptx:2619) @%p3 bra $Lt_18_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36d0 (_1.ptx:2657) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3600 (_1.ptx:2624) @%p4 bra $L_18_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36d0 (_1.ptx:2657) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3630 (_1.ptx:2631) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_204_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36d0 (_1.ptx:2657) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x36e8 (_1.ptx:2660) @%p5 bra $Lt_18_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3910 (_1.ptx:2747) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3708 (_1.ptx:2664) @%p6 bra $L_18_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3910 (_1.ptx:2747) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3738 (_1.ptx:2671) bra.uni $LBB21__ZN5Graph9getWeightEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3910 (_1.ptx:2747) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3748 (_1.ptx:2676) bra.uni $LBB21__ZN5Graph9getWeightEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3910 (_1.ptx:2747) mov.s32 %r34, %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3778 (_1.ptx:2684) @!%p1 bra $Lt_18_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3908 (_1.ptx:2745) mov.u32 %r21, 1000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x37c8 (_1.ptx:2695) @%p7 bra $Lt_18_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3868 (_1.ptx:2721) st.local.u32 [__cuda___cuda__temp__valist_array_51_401832+24], %r29;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x37f8 (_1.ptx:2702) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_204_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3868 (_1.ptx:2721) st.local.u32 [__cuda___cuda__temp__valist_array_51_401832+24], %r29;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3898 (_1.ptx:2727) bra.uni $Lt_18_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3908 (_1.ptx:2745) mov.u32 %r21, 1000000000;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph9getWeightEjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph9getWeightEjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_161888" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_401912" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_721944" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_53_961968" from 0x200 to 0x218
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x218 to 0x220
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x220 to 0x228
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph10getMinEdgeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph10getMinEdgeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3958 (_1.ptx:2772) @%p1 bra $Lt_19_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a0 (_1.ptx:3107) mov.s32 %r76, %r61;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3998 (_1.ptx:2781) @!%p2 bra $Lt_19_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a0 (_1.ptx:3107) mov.s32 %r76, %r61;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x39b0 (_1.ptx:2785) @%p3 bra $Lt_19_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_1.ptx:2897) mov.s32 %r31, %r19;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x39b8 (_1.ptx:2787) @!%p2 bra $Lt_19_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ab8 (_1.ptx:2826) mov.u32 %r16, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x39e0 (_1.ptx:2792) @%p4 bra $Lt_19_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ab8 (_1.ptx:2826) mov.u32 %r16, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3a18 (_1.ptx:2800) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_207_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ab8 (_1.ptx:2826) mov.u32 %r16, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3ac8 (_1.ptx:2828) @%p5 bra $Lt_19_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_1.ptx:2897) mov.s32 %r31, %r19;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ae8 (_1.ptx:2832) @%p6 bra $Lt_19_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_1.ptx:2897) mov.s32 %r31, %r19;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3b18 (_1.ptx:2839) bra.uni $LDWendi__ZN5Graph9getWeightEjj_207_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_1.ptx:2897) mov.s32 %r31, %r19;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3b28 (_1.ptx:2844) bra.uni $LDWendi__ZN5Graph9getWeightEjj_207_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_1.ptx:2897) mov.s32 %r31, %r19;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:2862) @%p7 bra $Lt_19_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c38 (_1.ptx:2886) st.local.u32 [__cuda___cuda__temp__valist_array_51_401912+24], %r28;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3bc8 (_1.ptx:2867) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_207_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c38 (_1.ptx:2886) st.local.u32 [__cuda___cuda__temp__valist_array_51_401912+24], %r28;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3c88 (_1.ptx:2900) @%p8 bra $Lt_19_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:3059) mov.s32 %r61, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:2910) @!%p9 bra $Lt_19_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4010 (_1.ptx:3044) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3ce8 (_1.ptx:2916) @%p10 bra $Lt_19_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4010 (_1.ptx:3044) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3d00 (_1.ptx:2920) @%p11 bra $Lt_19_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3df0 (_1.ptx:2957) neg.s32 %r46, %r8;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3d28 (_1.ptx:2925) @%p12 bra $Lt_19_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3df0 (_1.ptx:2957) neg.s32 %r46, %r8;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3d58 (_1.ptx:2932) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_207_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3df0 (_1.ptx:2957) neg.s32 %r46, %r8;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3e00 (_1.ptx:2959) @%p13 bra $Lt_19_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4010 (_1.ptx:3044) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3e28 (_1.ptx:2964) @%p14 bra $Lt_19_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4010 (_1.ptx:3044) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3e58 (_1.ptx:2971) bra.uni $LDWendi__ZN5Graph9getWeightEjj_207_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4010 (_1.ptx:3044) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3e68 (_1.ptx:2976) bra.uni $LDWendi__ZN5Graph9getWeightEjj_207_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4010 (_1.ptx:3044) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x3e98 (_1.ptx:2984) @!%p9 bra $Lt_19_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:3041) mov.u32 %r50, 1000000000;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3ee0 (_1.ptx:2994) @%p15 bra $Lt_19_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f70 (_1.ptx:3018) st.local.u32 [__cuda___cuda__temp__valist_array_51_401912+24], %r28;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3f00 (_1.ptx:2999) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_207_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f70 (_1.ptx:3018) st.local.u32 [__cuda___cuda__temp__valist_array_51_401912+24], %r28;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3fa0 (_1.ptx:3024) bra.uni $Lt_19_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:3041) mov.u32 %r50, 1000000000;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x4018 (_1.ptx:3045) @%p16 bra $Lt_19_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4030 (_1.ptx:3051) add.u32 %r34, %r34, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x4040 (_1.ptx:3053) @%p17 bra $Lt_19_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_1.ptx:3054) bra.uni $Lt_19_29442;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x4048 (_1.ptx:3054) bra.uni $Lt_19_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:3059) mov.s32 %r61, %r35;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x4060 (_1.ptx:3060) bra.uni $LBB52__ZN5Graph10getMinEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a0 (_1.ptx:3107) mov.s32 %r76, %r61;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x4100 (_1.ptx:3083) bra.uni $LBB52__ZN5Graph10getMinEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a0 (_1.ptx:3107) mov.s32 %r76, %r61;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph10getMinEdgeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph10getMinEdgeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_161992" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12getFirstEdgeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12getFirstEdgeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x41e8 (_1.ptx:3129) @%p1 bra $Lt_20_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (_1.ptx:3199) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4228 (_1.ptx:3139) @%p2 bra $Lt_20_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (_1.ptx:3199) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4250 (_1.ptx:3144) @%p3 bra $L_20_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (_1.ptx:3199) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4280 (_1.ptx:3151) bra.uni $LBB9__ZN5Graph12getFirstEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (_1.ptx:3199) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4320 (_1.ptx:3175) bra.uni $LBB9__ZN5Graph12getFirstEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (_1.ptx:3199) mov.s32 %r22, %r7;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12getFirstEdgeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12getFirstEdgeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_162016" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12computeStatsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12computeStatsEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4400 (_1.ptx:3220) @!%p1 bra $Lt_21_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4588 (_1.ptx:3285) @!%p1 bra $Lt_21_12290;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4450 (_1.ptx:3232) @%p2 bra $Lt_21_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4468 (_1.ptx:3238) setp.le.u32 %p3, %r1, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4470 (_1.ptx:3239) @%p3 bra $Lt_21_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4528 (_1.ptx:3268) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4490 (_1.ptx:3244) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_199_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4528 (_1.ptx:3268) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4540 (_1.ptx:3271) @%p4 bra $Lt_21_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4550 (_1.ptx:3276) add.u32 %r3, %r3, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4570 (_1.ptx:3280) @%p5 bra $Lt_21_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4578 (_1.ptx:3281) mov.u32 %r15, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4588 (_1.ptx:3285) @!%p1 bra $Lt_21_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4638 (_1.ptx:3316) st.u32 [%rd2+96], %r18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x45d0 (_1.ptx:3297) @%p6 bra $Lt_21_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4600 (_1.ptx:3306) mov.s32 %r18, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x45e0 (_1.ptx:3299) @%p7 bra $Lt_21_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4600 (_1.ptx:3306) mov.s32 %r18, %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x45f0 (_1.ptx:3301) bra.uni $L_21_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4600 (_1.ptx:3306) mov.s32 %r18, %r21;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4620 (_1.ptx:3310) @%p8 bra $Lt_21_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4628 (_1.ptx:3311) bra.uni $Lt_21_11010;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4628 (_1.ptx:3311) bra.uni $Lt_21_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4638 (_1.ptx:3316) st.u32 [%rd2+96], %r18;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12computeStatsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12computeStatsEv'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_162040" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_402064" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_722096" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_57_962120" from 0x200 to 0x214
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x214 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x21c to 0x224
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph13computeLevelsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph13computeLevelsEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4690 (_1.ptx:3344) @%p1 bra $Lt_22_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b40 (_1.ptx:3540) mov.s32 %r37, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x46e8 (_1.ptx:3357) @%p2 bra $Lt_22_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b40 (_1.ptx:3540) mov.s32 %r37, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4728 (_1.ptx:3368) @!%p3 bra $Lt_22_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (_1.ptx:3494) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4750 (_1.ptx:3374) @%p4 bra $Lt_22_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (_1.ptx:3494) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4768 (_1.ptx:3378) @%p5 bra $Lt_22_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4838 (_1.ptx:3411) neg.s32 %r21, %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4790 (_1.ptx:3383) @%p6 bra $Lt_22_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4838 (_1.ptx:3411) neg.s32 %r21, %r18;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x47c0 (_1.ptx:3390) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_185_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4838 (_1.ptx:3411) neg.s32 %r21, %r18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4848 (_1.ptx:3413) @%p7 bra $Lt_22_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (_1.ptx:3494) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4870 (_1.ptx:3418) @%p8 bra $Lt_22_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (_1.ptx:3494) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x48a0 (_1.ptx:3425) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (_1.ptx:3494) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x48b0 (_1.ptx:3430) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (_1.ptx:3494) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x48b8 (_1.ptx:3433) @!%p3 bra $Lt_22_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a28 (_1.ptx:3490) ld.u32 %r14, [%rd2+4];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4900 (_1.ptx:3443) @%p9 bra $Lt_22_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4990 (_1.ptx:3467) st.local.u32 [__cuda___cuda__temp__valist_array_49_402064+24], %r28;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4920 (_1.ptx:3448) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_185_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4990 (_1.ptx:3467) st.local.u32 [__cuda___cuda__temp__valist_array_49_402064+24], %r28;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x49c0 (_1.ptx:3473) bra.uni $Lt_22_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a28 (_1.ptx:3490) ld.u32 %r14, [%rd2+4];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4a40 (_1.ptx:3495) @%p10 bra $Lt_22_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (_1.ptx:3529) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4a80 (_1.ptx:3503) @%p11 bra $Lt_22_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (_1.ptx:3529) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4a98 (_1.ptx:3508) bra.uni $Lt_22_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (_1.ptx:3529) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4aa8 (_1.ptx:3513) @%p12 bra $Lt_22_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b08 (_1.ptx:3529) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4b18 (_1.ptx:3531) @%p13 bra $Lt_22_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b20 (_1.ptx:3532) bra.uni $Lt_22_16642;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x4b20 (_1.ptx:3532) bra.uni $Lt_22_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b40 (_1.ptx:3540) mov.s32 %r37, %r12;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x4b30 (_1.ptx:3535) bra.uni $Lt_22_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b40 (_1.ptx:3540) mov.s32 %r37, %r12;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph13computeLevelsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph13computeLevelsEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12findMaxLevelEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12findMaxLevelEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4b80 (_1.ptx:3558) @%p1 bra $Lt_23_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c30 (_1.ptx:3589) mov.s32 %r9, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4bc8 (_1.ptx:3570) @%p2 bra $Lt_23_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:3579) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4bd8 (_1.ptx:3572) @%p3 bra $Lt_23_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:3579) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4be8 (_1.ptx:3574) bra.uni $L_23_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:3579) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4c18 (_1.ptx:3583) @%p4 bra $Lt_23_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c20 (_1.ptx:3584) bra.uni $Lt_23_3074;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4c20 (_1.ptx:3584) bra.uni $Lt_23_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c30 (_1.ptx:3589) mov.s32 %r9, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12findMaxLevelEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12findMaxLevelEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph15computeDiameterEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph15computeDiameterEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4c70 (_1.ptx:3607) @%p1 bra $Lt_24_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d20 (_1.ptx:3638) st.u32 [%rd2+96], %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4cb8 (_1.ptx:3619) @%p2 bra $Lt_24_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce8 (_1.ptx:3628) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4cc8 (_1.ptx:3621) @%p3 bra $Lt_24_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce8 (_1.ptx:3628) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4cd8 (_1.ptx:3623) bra.uni $L_24_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce8 (_1.ptx:3628) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4d08 (_1.ptx:3632) @%p4 bra $Lt_24_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d10 (_1.ptx:3633) bra.uni $Lt_24_3074;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4d10 (_1.ptx:3633) bra.uni $Lt_24_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d20 (_1.ptx:3638) st.u32 [%rd2+96], %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph15computeDiameterEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph15computeDiameterEv'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_162144" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_402168" from 0x100 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x118 to 0x120
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x120 to 0x128
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12computeInOutEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12computeInOutEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4d58 (_1.ptx:3660) @!%p1 bra $Lt_25_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f90 (_1.ptx:3753) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4d80 (_1.ptx:3667) @!%p2 bra $Lt_25_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e48 (_1.ptx:3698) ld.u64 %rd10, [%rd2+80];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4db0 (_1.ptx:3674) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_208_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e48 (_1.ptx:3698) ld.u64 %rd10, [%rd2+80];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4e60 (_1.ptx:3701) @%p5 bra $Lt_25_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e70 (_1.ptx:3706) ld.u32 %r13, [%rd2+4];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4e80 (_1.ptx:3708) @%p6 bra $Lt_25_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f48 (_1.ptx:3739) ld.u64 %rd17, [%rd2+88];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4eb0 (_1.ptx:3715) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_208_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f48 (_1.ptx:3739) ld.u64 %rd17, [%rd2+88];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4f60 (_1.ptx:3742) @%p7 bra $Lt_25_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f70 (_1.ptx:3747) add.u32 %r3, %r3, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4f88 (_1.ptx:3750) @%p2 bra $Lt_25_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f90 (_1.ptx:3753) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12computeInOutEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12computeInOutEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph10initLevelsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph10initLevelsEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4fe0 (_1.ptx:3773) @%p1 bra $Lt_26_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5010 (_1.ptx:3782) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph10initLevelsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph10initLevelsEv'.
GPGPU-Sim PTX: allocating global region for "__constant891" from 0x880 to 0x8c5 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant892" from 0x900 to 0x911 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_59_162192" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_malloc" from 0x94 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudareta_malloc" from 0x9c to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_ZN4ListC1Ej'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding dominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: reconvergence points for _ZN4ListC1Ej...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5070 (_1.ptx:3814) @%p1 bra $Lt_27_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5158 (_1.ptx:3850) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x50c0 (_1.ptx:3825) @%p2 bra $Lt_27_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5158 (_1.ptx:3850) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5148 (_1.ptx:3843) bra.uni $Lt_27_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5158 (_1.ptx:3850) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4ListC1Ej
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4ListC1Ej'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4initEPjjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4initEPjjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4initEPjjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4initEPjjj'.
GPGPU-Sim PTX: allocating global region for "__constant895" from 0x980 to 0x9b9 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_61_162216" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x94 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x9c to 0xa4
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4pushEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4pushEj'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4pushEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x51f0 (_1.ptx:3894) @%p1 bra $Lt_29_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52d0 (_1.ptx:3928) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5208 (_1.ptx:3897) @%p2 bra $L_29_1538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52d0 (_1.ptx:3928) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5240 (_1.ptx:3905) bra.uni $L_29_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52d0 (_1.ptx:3928) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4pushEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4pushEj'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4List7toArrayEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: reconvergence points for _ZN4List7toArrayEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List7toArrayEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List7toArrayEv'.
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_free" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_ZN4List5clearEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List5clearEv'...
GPGPU-Sim PTX: reconvergence points for _ZN4List5clearEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5328 (_1.ptx:3958) @%p1 bra $Lt_31_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5348 (_1.ptx:3964) mov.u32 %r1, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List5clearEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List5clearEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4sizeEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4sizeEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4sizeEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4sizeEv'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_63_162240" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_malloc" from 0x94 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudareta_malloc" from 0x9c to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_free" from 0xb4 to 0xbc
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4uniqEPjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4uniqEPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x53d8 (_1.ptx:4011) @%p1 bra $Lt_33_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5650 (_1.ptx:4112) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x53e0 (_1.ptx:4012) bra.uni $LBB19__ZN4List4uniqEPjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5650 (_1.ptx:4112) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5428 (_1.ptx:4023) @%p2 bra $Lt_33_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5650 (_1.ptx:4112) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x54b0 (_1.ptx:4041) bra.uni $LBB19__ZN4List4uniqEPjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5650 (_1.ptx:4112) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x54d0 (_1.ptx:4047) @%p3 bra $Lt_33_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c0 (_1.ptx:4086) mov.u64 %rd20, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5540 (_1.ptx:4064) @%p4 bra $Lt_33_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5590 (_1.ptx:4077) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5570 (_1.ptx:4070) @%p5 bra $Lt_33_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5590 (_1.ptx:4077) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x55a8 (_1.ptx:4080) @%p6 bra $Lt_33_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b0 (_1.ptx:4081) bra.uni $Lt_33_6146;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x55b0 (_1.ptx:4081) bra.uni $Lt_33_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c0 (_1.ptx:4086) mov.u64 %rd20, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x55d0 (_1.ptx:4088) @%p7 bra $Lt_33_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f0 (_1.ptx:4095) mov.u32 %r22, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4uniqEPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4uniqEPjj'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace16numberOfElementsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace16numberOfElementsEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace16numberOfElementsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace16numberOfElementsEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace18numberOfComponentsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace18numberOfComponentsEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace18numberOfComponentsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace18numberOfComponentsEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace6isBossEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace6isBossEj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace6isBossEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace6isBossEj'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace4findEjb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace4findEjb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5788 (_1.ptx:4191) @%p1 bra $Lt_37_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57e8 (_1.ptx:4208) mov.u32 %r11, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57e0 (_1.ptx:4206) @%p2 bra $Lt_37_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57e8 (_1.ptx:4208) mov.u32 %r11, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x57f8 (_1.ptx:4210) @%p3 bra $Lt_37_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5808 (_1.ptx:4215) mov.s32 %r12, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace4findEjb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace4findEjb'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace5unifyEjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace5unifyEjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5888 (_1.ptx:4244) @%p1 bra $Lt_38_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:4262) mov.s32 %r11, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x58e0 (_1.ptx:4259) @%p2 bra $Lt_38_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:4262) mov.s32 %r11, %r5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5920 (_1.ptx:4271) @%p3 bra $Lt_38_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5980 (_1.ptx:4289) setp.ne.u32 %p5, %r11, %r5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5978 (_1.ptx:4286) @%p4 bra $Lt_38_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5980 (_1.ptx:4289) setp.ne.u32 %p5, %r11, %r5;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5988 (_1.ptx:4290) @%p5 bra $Lt_38_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a78 (_1.ptx:4336) mov.s32 %r25, %r16;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5998 (_1.ptx:4293) bra.uni $LBB15__ZN14ComponentSpace5unifyEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a78 (_1.ptx:4336) mov.s32 %r25, %r16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59b8 (_1.ptx:4300) @%p6 bra $Lt_38_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d0 (_1.ptx:4307) cvt.u64.u32 %rd16, %r18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5a00 (_1.ptx:4313) @%p7 bra $Lt_38_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a78 (_1.ptx:4336) mov.s32 %r25, %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a18 (_1.ptx:4319) bra.uni $Lt_38_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4236) mov.s32 %r5, %r2;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace5unifyEjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace5unifyEjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_68_24360" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x18 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace8print1x1Ev'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace8print1x1Ev...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5ae8 (_1.ptx:4364) @%p1 bra $Lt_39_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b80 (_1.ptx:4388) cvta.global.u64 %rd12, __constant908;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5b70 (_1.ptx:4384) @%p2 bra $Lt_39_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b78 (_1.ptx:4385) cvta.local.u64 %rd3, __cuda___cuda__temp__valist_array_68_24360;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace8print1x1Ev
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace8print1x1Ev'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_7TDa3j"
Running: cat _ptx_7TDa3j | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1hC6Y0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1hC6Y0 --output-file  /dev/null 2> _ptx_7TDa3jinfo"
GPGPU-Sim PTX: Kernel '_Z15dverifyliteralsjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_' : regs=8, lmem=0, smem=0, cmem=232
GPGPU-Sim PTX: Kernel '_Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_' : regs=14, lmem=0, smem=0, cmem=224
GPGPU-Sim PTX: Kernel '_Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_' : regs=13, lmem=0, smem=0, cmem=260
GPGPU-Sim PTX: Kernel '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_' : regs=21, lmem=0, smem=0, cmem=248
GPGPU-Sim PTX: Kernel '_Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_' : regs=19, lmem=0, smem=0, cmem=260
GPGPU-Sim PTX: Kernel '_Z5dinitjPfS_S_' : regs=10, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z7dinitcsjPjS_' : regs=8, lmem=0, smem=0, cmem=128
GPGPU-Sim PTX: Kernel '_Z8print1x114ComponentSpace' : regs=18, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z9dprint1x15Graph' : regs=27, lmem=0, smem=0, cmem=208
GPGPU-Sim PTX: Kernel '_Z11dinitlevels5Graph' : regs=6, lmem=0, smem=0, cmem=208
GPGPU-Sim PTX: Kernel '_Z14dcomputelevels5GraphPb' : regs=26, lmem=0, smem=0, cmem=216
GPGPU-Sim PTX: Kernel '_Z11dprintstats5Graph' : regs=24, lmem=0, smem=0, cmem=212
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_7TDa3j _ptx2_1hC6Y0 _ptx_7TDa3jinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__constant866' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant868' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant869' ...  wrote 34 bytes
GPGPU-Sim PTX:     initializing '__constant870' ...  wrote 34 bytes
GPGPU-Sim PTX:     initializing '__constant871' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant878' ...  wrote 53 bytes
GPGPU-Sim PTX:     initializing '__constant879' ...  wrote 18 bytes
GPGPU-Sim PTX:     initializing '__constant882' ...  wrote 62 bytes
GPGPU-Sim PTX:     initializing '__constant884' ...  wrote 53 bytes
GPGPU-Sim PTX:     initializing '__constant887' ...  wrote 31 bytes
GPGPU-Sim PTX:     initializing '__constant872' ...  wrote 7 bytes
GPGPU-Sim PTX:     initializing '__constant876' ...  wrote 10 bytes
GPGPU-Sim PTX:     initializing '__constant877' ...  wrote 36 bytes
GPGPU-Sim PTX:     initializing '__constant908' ...  wrote 21 bytes
GPGPU-Sim PTX:     initializing '__constant909' ...  wrote 12 bytes
GPGPU-Sim PTX:     initializing '__constant891' ...  wrote 69 bytes
GPGPU-Sim PTX:     initializing '__constant892' ...  wrote 17 bytes
GPGPU-Sim PTX:     initializing '__constant895' ...  wrote 57 bytes
GPGPU-Sim PTX: finished loading globals (598 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15dverifysolutionjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_ : hostFun 0x0x4027a0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9ddecimatejjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_ : hostFun 0x0x402a20, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_ : hostFun 0x0x402c60, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dupdatebiasjjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S0_S0_S_ : hostFun 0x0x402ee0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z5dinitjPfS_S_ : hostFun 0x0x403f60, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7dinitcsjPjS_ : hostFun 0x0x403ee0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8print1x114ComponentSpace : hostFun 0x0x403c50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9dprint1x15Graph : hostFun 0x0x403c10, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dinitlevels5Graph : hostFun 0x0x403bd0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dcomputelevels5GraphPb : hostFun 0x0x403c90, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dprintstats5Graph : hostFun 0x0x403b90, fat_cubin_handle = 1
Found 1 devices, using device 0 (GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ), compute capability 2.0, cores 15*32.
populating data structures: M=4200000, N=1000000, K=3.

GPGPU-Sim PTX: cudaLaunch for 0x0x403f60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z5dinitjPfS_S_' to stream 0, gridDim= (1954,1,1) blockDim = (512,1,1) 
kernel '_Z5dinitjPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z5dinitjPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 38400 (ipc=76.8) sim_rate=3200 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:51:47 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(18,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(20,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1883,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1975,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1976,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 340512 (ipc=170.3) sim_rate=26193 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:51:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2031,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2032,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2067,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2068,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2124,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2125,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2185,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2186,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2247,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2248,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(41,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2309,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2310,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2322,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2323,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2430,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2431,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2436,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2437,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2629,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2630,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2673,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2674,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2799,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2800,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(56,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3163,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3164,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3585,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3586,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(50,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3758,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3759,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3841,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3842,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3886,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3887,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 619904 (ipc=155.0) sim_rate=44278 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:51:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4006,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4007,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4313,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4314,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4325,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4326,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4374,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4375,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(51,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4428,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4429,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4510,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4511,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4581,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4582,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4693,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4694,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4732,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4733,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4799,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4800,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4833,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4834,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4917,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4918,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4936,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4937,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4990,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4991,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(65,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5071,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5072,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5141,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5142,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5230,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5231,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5232,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5233,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5310,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5311,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5319,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5320,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5457,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5458,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5466,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5467,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5470,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5471,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 826784 (ipc=150.3) sim_rate=55118 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:51:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5506,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5507,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5516,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5517,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5536,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5537,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5602,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5603,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(71,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5691,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5692,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5818,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5819,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5897,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5898,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6025,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6026,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6047,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6048,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6166,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6167,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6215,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6216,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(97,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6444,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6445,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6516,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6517,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6575,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6576,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6660,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6661,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6674,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6675,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6733,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6734,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6844,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6845,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(100,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6910,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6911,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1060064 (ipc=151.4) sim_rate=66254 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:51:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7264,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7265,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7266,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7267,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7311,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7312,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7372,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7373,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7474,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7475,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7478,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7479,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7536,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7537,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7603,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7604,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7626,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7627,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7660,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7661,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(92,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7781,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7782,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7819,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7820,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8003,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8004,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8059,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8059,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8060,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8060,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(100,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8146,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8147,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8193,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8194,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8198,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8199,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8219,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8220,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8267,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8268,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8316,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8317,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8379,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8380,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8397,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8398,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8442,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8443,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1280576 (ipc=150.7) sim_rate=75328 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:51:52 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(103,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8725,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8726,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8767,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8768,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8868,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8869,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8922,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8923,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8990,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8991,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9031,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9032,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9139,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9140,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9188,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9189,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9322,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9323,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(138,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9428,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9429,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9501,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9502,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9528,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9529,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9663,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9664,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9680,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9681,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9682,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9683,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9789,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9790,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9878,0), 2 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(126,0,0) tid=(255,0,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9879,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9948,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9949,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1545568 (ipc=154.6) sim_rate=85864 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:51:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10032,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10033,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10169,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10170,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10181,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10182,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10281,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10282,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10294,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10295,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10345,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10346,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10531,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10532,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(142,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10602,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10603,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10646,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10647,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10663,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10664,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10700,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10701,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10724,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10725,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10733,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10734,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10754,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10755,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10836,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10837,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11012,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11013,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11036,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11037,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11084,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11085,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11293,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11294,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(157,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11377,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11378,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11379,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11380,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 1747936 (ipc=152.0) sim_rate=91996 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:51:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11606,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11607,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11666,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11667,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11795,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11796,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11901,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11902,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11969,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11970,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11996,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11997,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11999,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12000,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(174,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12327,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12328,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12464,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12465,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12547,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12548,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12584,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12585,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(176,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12784,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12785,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12873,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12874,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13056,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13057,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13071,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13072,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13223,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13224,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13231,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13232,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13286,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13287,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13291,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13292,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13302,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13303,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13316,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13317,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13331,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13332,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(189,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13391,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13392,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13483,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13484,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2030976 (ipc=150.4) sim_rate=101548 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:51:55 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13572,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13573,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13803,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13804,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13832,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13833,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13852,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13853,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(166,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13955,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13956,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14140,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14141,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14163,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14164,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14165,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14166,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14191,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14192,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14229,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14230,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14250,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14251,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14286,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14287,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14406,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14407,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14417,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14418,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14487,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14488,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 2194112 (ipc=151.3) sim_rate=104481 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:51:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14518,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14519,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14555,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14556,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(209,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14821,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14822,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15015,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15016,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15025,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15026,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15169,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15170,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15178,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15179,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15184,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15185,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15188,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15189,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(201,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15217,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15218,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15328,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15329,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15345,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15346,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15411,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15412,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15561,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15562,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15653,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15654,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(197,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15924,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15925,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15947,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15948,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 2418912 (ipc=151.2) sim_rate=109950 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:51:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16008,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16009,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16058,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16059,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16116,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16117,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16181,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16182,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16247,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16248,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16259,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16260,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16313,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16314,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(223,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16420,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16421,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16452,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16453,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16483,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16484,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16508,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16509,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16561,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16562,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16619,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16620,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16758,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16759,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16800,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16801,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16832,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16833,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(235,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17031,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17032,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17185,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17186,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17322,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17323,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17329,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17330,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17387,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17388,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17401,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17402,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 2648704 (ipc=151.4) sim_rate=115161 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:51:58 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17602,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17603,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17612,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17613,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(211,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17703,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17704,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17744,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17745,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17756,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17757,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17773,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17774,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18150,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18151,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18209,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18210,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18218,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18219,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18281,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18282,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18306,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18307,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(241,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18390,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18391,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18444,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18445,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18644,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18645,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18784,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18785,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18794,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18795,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18845,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18846,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18888,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18889,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18892,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18893,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18896,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18897,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18938,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18938,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18939,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18939,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 2865664 (ipc=150.8) sim_rate=119402 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:51:59 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(264,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19088,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19089,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19123,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19124,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19278,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19279,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19573,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19574,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19715,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19716,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19720,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19721,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(267,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19853,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19854,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19863,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19864,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19870,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19871,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19956,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19957,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20005,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20006,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20032,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20033,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20070,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20071,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20091,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20092,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20171,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20172,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20187,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20188,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20217,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20218,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20312,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20313,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20316,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20317,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(277,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20421,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20422,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 3098464 (ipc=151.1) sim_rate=123938 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:52:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20678,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20679,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20682,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20683,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20751,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20752,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20811,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20812,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20910,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20911,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(275,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20985,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21128,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21129,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21262,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21263,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21270,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21271,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21397,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21398,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21403,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21404,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21533,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21534,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(281,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21730,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21731,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21737,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21738,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21878,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21879,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21890,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21891,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21948,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21949,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 3314432 (ipc=150.7) sim_rate=127478 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:52:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22051,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22052,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(287,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22256,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22257,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22264,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22265,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22271,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22272,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22498,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22499,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22536,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22537,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22559,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22560,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22684,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22685,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22742,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22743,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22752,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22753,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(315,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22984,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22985,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23051,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23052,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23084,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(23085,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23086,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23087,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23109,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23110,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23166,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23167,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23224,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23225,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23236,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23237,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23250,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23251,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23279,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23280,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(314,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23441,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23442,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 3560192 (ipc=151.5) sim_rate=131858 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:52:02 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23621,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23622,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23785,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23786,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23855,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23856,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23880,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23881,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23906,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23907,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23941,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23942,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24031,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24032,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(315,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24102,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24103,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24124,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24125,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24186,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24187,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24194,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24195,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24239,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24240,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24246,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24247,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24490,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24491,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24552,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24553,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(314,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24689,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24690,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24795,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24796,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24860,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24861,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 3767456 (ipc=150.7) sim_rate=134552 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:52:03 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25001,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25002,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25005,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25006,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25077,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25078,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25155,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25156,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(340,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25266,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25276,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25277,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25356,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25357,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25404,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25405,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25519,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25520,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25591,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25592,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25628,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25629,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25705,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25706,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25708,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25709,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25712,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25713,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25721,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25722,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25805,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25806,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25952,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25953,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25975,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25976,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(351,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26106,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26107,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26256,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26257,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26341,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26342,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26416,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26417,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26496,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26497,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 3977280 (ipc=150.1) sim_rate=137147 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:52:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26634,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(26635,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(343,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26708,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26709,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26813,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26814,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26893,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26894,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26958,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26959,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26968,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(26969,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27171,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27172,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27250,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(27251,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27305,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27306,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(368,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (27370,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(27371,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27604,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27605,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27663,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27664,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27673,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27674,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27701,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27702,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27813,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27814,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27896,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27897,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27988,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27989,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 4197376 (ipc=149.9) sim_rate=139912 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:52:05 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(365,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28125,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28126,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28160,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28161,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28190,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28191,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28281,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(28282,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28292,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28293,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28359,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28360,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28436,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28437,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(387,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28716,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28717,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28836,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28837,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28857,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28858,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28913,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28914,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28923,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28924,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28928,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28929,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28980,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28981,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28985,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28986,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29009,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29010,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29047,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29048,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29113,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29114,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29120,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29121,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(369,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29295,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29296,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 4424416 (ipc=150.0) sim_rate=142723 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:52:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29539,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29540,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29564,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29565,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29592,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29593,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29617,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29618,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29712,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29713,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29777,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(29778,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29818,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29819,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(404,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29904,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29905,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29910,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29911,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29943,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29944,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30085,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30086,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30333,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30334,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30344,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30345,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(403,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30606,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30607,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30628,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30629,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30680,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30681,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30700,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30701,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30888,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30889,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30889,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30890,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30948,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30949,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 4674496 (ipc=150.8) sim_rate=146078 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:52:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31016,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31017,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(400,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31108,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31109,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31273,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31274,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31306,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31307,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31402,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31403,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31454,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31455,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31492,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31493,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31576,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31577,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31593,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31594,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(431,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31645,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31646,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31647,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31648,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31656,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31657,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31659,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31660,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31787,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31788,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31797,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31798,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31868,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31869,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31880,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31881,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31945,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(31946,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32032,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32033,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32115,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(32116,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32135,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(32136,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32198,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32199,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(435,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32257,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32258,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32263,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32264,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32325,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(32326,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32487,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(32488,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 4928896 (ipc=151.7) sim_rate=149360 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:52:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32510,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32511,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32874,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32875,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32885,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32886,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(444,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33112,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33113,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33179,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33180,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33272,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(33273,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33367,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33368,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33417,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(33418,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33425,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33426,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33484,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33485,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(455,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33628,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33629,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33713,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33714,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33920,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33921,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 5109504 (ipc=150.3) sim_rate=150279 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:52:09 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (34014,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(34015,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34017,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34018,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34092,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34093,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34101,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34102,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (34114,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(34115,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34275,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34276,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34319,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34320,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(447,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34447,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34448,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34486,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34487,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34538,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34539,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34579,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34580,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34806,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34807,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34869,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34870,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(473,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (35024,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(35025,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35092,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35093,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35126,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35127,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35179,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35180,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35244,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35245,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35387,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35388,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35438,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35439,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35475,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35476,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 5329664 (ipc=150.1) sim_rate=152276 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:52:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35548,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35549,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35607,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35608,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(486,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35656,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35657,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35657,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35658,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35675,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35676,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35779,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35780,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35900,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35901,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36002,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36003,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36075,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36076,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36214,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36215,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(493,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36288,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(36289,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36351,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36352,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36433,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36434,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36448,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36449,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36459,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36460,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36509,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36510,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36553,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36554,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (36819,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(36820,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36828,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36829,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36832,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36833,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(499,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36966,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36967,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36985,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36986,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36991,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36992,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 5559936 (ipc=150.3) sim_rate=154442 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:52:11 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37050,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37051,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37057,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37058,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37187,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37188,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37272,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37273,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37324,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37325,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37455,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37456,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(510,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37514,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37515,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37595,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37596,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37697,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37698,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37769,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37770,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (37801,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(37802,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37917,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37918,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(514,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38082,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38083,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38167,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38168,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38170,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38171,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38266,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38267,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38272,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38273,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38288,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38289,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38327,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38328,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38379,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38380,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38481,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38482,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 5819072 (ipc=151.1) sim_rate=157272 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:52:12 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(528,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38646,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38647,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38700,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38701,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38871,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38872,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38881,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38882,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38946,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38947,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39037,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39038,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39114,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39115,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39126,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(39127,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(535,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39222,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39223,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39239,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39240,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39278,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39279,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39476,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39477,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39572,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39573,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39619,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39620,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39622,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39623,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39631,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(39632,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39706,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39707,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39770,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(39771,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(528,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39933,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39934,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39938,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39939,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 6040032 (ipc=151.0) sim_rate=158948 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:52:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40091,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(40092,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40103,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(40104,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40186,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40187,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40234,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(40235,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40247,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40248,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40259,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(40260,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40492,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(40493,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40527,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(40528,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40613,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(40614,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(537,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40633,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40634,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40721,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(40722,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40801,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(40802,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40868,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40869,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (41039,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(41040,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41165,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(41166,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41193,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41194,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41272,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(41273,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(565,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41350,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41351,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41372,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(41373,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (41391,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(41392,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41441,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(41442,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (41456,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(41457,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41459,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41460,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 6248928 (ipc=150.6) sim_rate=160228 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:52:14 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(539,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41975,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(41976,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42027,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42028,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42225,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42226,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42233,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(42234,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42247,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(42248,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42296,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(42297,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42648,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(42649,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42659,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(42660,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(579,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42735,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42736,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42812,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42813,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (42912,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(42913,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42953,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42954,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42973,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(42974,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 6470016 (ipc=150.5) sim_rate=161750 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:52:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43047,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43048,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43253,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(43254,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43295,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43296,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(566,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43383,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43384,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43513,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(43514,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43597,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(43598,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43603,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(43604,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43643,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43644,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (43674,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(43675,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43828,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43829,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(594,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43979,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43980,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44004,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(44005,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (44031,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(44032,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44075,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(44076,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44127,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(44128,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44150,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44151,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44155,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44156,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44206,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(44207,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44212,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44213,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (44261,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(44262,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44292,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(44293,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (44365,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(44366,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (44408,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(44409,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(601,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44453,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44454,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 6703840 (ipc=150.6) sim_rate=163508 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:52:16 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (44503,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(44504,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44617,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(44618,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44642,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(44643,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (44893,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(44894,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (44901,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(44902,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (44982,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(44983,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(592,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45143,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45144,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45247,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45248,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (45289,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(45290,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45306,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(45307,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45369,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45370,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45406,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(45407,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (45437,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(45438,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45441,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45442,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 6874656 (ipc=151.1) sim_rate=163682 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:52:17 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(616,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45643,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45644,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45793,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45794,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45854,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(45855,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45919,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(45920,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45987,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45988,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45998,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(45999,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46103,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46104,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46113,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(46114,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46170,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(46171,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46235,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(46236,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(607,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (46308,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(46309,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46384,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46385,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46416,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(46417,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (46541,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(46542,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (46617,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(46618,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46761,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(46762,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46849,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(46850,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(628,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46906,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(46907,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46936,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(46937,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 7093280 (ipc=150.9) sim_rate=164960 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:52:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47014,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47015,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (47276,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(47277,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (47313,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(47314,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (47316,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(47317,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (47482,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(47483,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (47519,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(47520,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(635,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (47739,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(47740,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (47788,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(47789,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47792,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(47793,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47878,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47879,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48066,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48067,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (48067,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(48068,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (48145,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(48146,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(631,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48428,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48429,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48538,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(48539,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (48559,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(48560,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (48597,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(48598,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (48634,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(48635,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (48651,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(48652,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (48797,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(48798,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48806,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(48807,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (48814,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48814,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(48815,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(48815,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (48864,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(48865,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (48897,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(48898,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (48912,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(48913,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (48958,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(48959,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(665,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 7369120 (ipc=150.4) sim_rate=167480 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:52:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49136,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49137,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (49397,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(49398,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (49538,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(49539,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (49563,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(49564,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (49630,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(49631,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (49635,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(49636,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (49655,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(49656,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(651,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49810,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49811,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49867,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49868,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (50047,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(50048,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (50101,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(50102,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (50143,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(50144,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50214,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(50215,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(663,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50291,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50292,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (50371,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(50372,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50449,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(50450,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50490,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50491,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 7584192 (ipc=150.2) sim_rate=168537 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:52:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (50501,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(50502,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (50747,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(50748,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50751,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50752,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (50826,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(50827,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (50859,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(50860,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (50900,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(50901,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(691,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (51036,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(51037,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (51162,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(51163,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (51226,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(51227,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (51237,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(51238,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (51304,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(51305,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (51309,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(51310,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51355,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(51356,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (51366,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(51367,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (51418,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(51419,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(696,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 7747936 (ipc=150.4) sim_rate=168433 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:52:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (51544,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(51545,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51667,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51668,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51950,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51951,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (51958,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(51959,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (51987,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(51988,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (51988,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(51989,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (51993,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(51994,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52011,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52012,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(689,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (52160,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(52161,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (52300,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(52301,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (52337,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(52338,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (52339,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(52340,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (52341,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(52342,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (52371,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(52372,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52400,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52401,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (52434,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(52435,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (52467,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(52468,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52576,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(52577,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(700,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (52653,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(52654,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52779,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52780,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (52787,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(52788,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (52907,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(52908,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 8002112 (ipc=151.0) sim_rate=170257 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:52:22 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53096,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53097,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (53106,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(53107,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53152,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53153,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(711,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53339,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53340,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53450,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(53451,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53498,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53499,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53617,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53618,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (53627,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(53628,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (53661,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(53662,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53678,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53679,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53683,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53684,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (53982,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(53983,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(734,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (54047,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(54048,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54115,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54116,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (54116,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(54117,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (54384,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(54385,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 8197824 (ipc=150.4) sim_rate=170788 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:52:23 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(712,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (54711,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(54712,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54731,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54732,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (54812,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(54813,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (54818,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(54819,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54870,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54871,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (55131,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(55132,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (55137,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(55138,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55169,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55170,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (55185,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(55186,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (55206,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(55207,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (55327,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(55328,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(729,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (55400,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(55401,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (55404,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(55405,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (55524,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(55525,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (55637,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(55638,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55643,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(55644,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55814,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55815,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55819,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(55820,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (55890,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(55891,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(751,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55975,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(55976,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (56031,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(56032,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56056,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(56057,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (56158,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(56159,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (56298,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(56299,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (56309,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(56310,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (56363,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(56364,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (56424,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(56425,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (56496,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(56497,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 8484544 (ipc=150.2) sim_rate=173153 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:52:24 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(763,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56734,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(56735,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56743,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56744,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (56806,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(56807,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56825,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(56826,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (56839,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(56840,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (56879,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(56880,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (56909,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(56910,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57133,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57134,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (57233,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(57234,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57275,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(57276,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(749,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 8642528 (ipc=150.3) sim_rate=172850 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:52:25 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57521,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(57522,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57527,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57528,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57531,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(57532,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (57594,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(57595,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (57659,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(57660,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57819,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57820,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (57864,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(57865,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(783,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (58080,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(58081,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58132,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58133,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (58191,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(58192,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (58270,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(58271,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (58301,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(58302,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (58367,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(58368,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58430,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(58431,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (58485,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(58486,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(786,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (58562,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(58563,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (58615,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(58616,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58651,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58652,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58670,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58671,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (58699,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(58700,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58734,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(58735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58750,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(58751,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (58772,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(58773,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (58790,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(58791,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (58812,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(58813,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58897,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58898,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 8886464 (ipc=150.6) sim_rate=174244 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:52:26 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(793,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59097,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(59098,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59174,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(59175,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59226,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(59227,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (59354,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(59355,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (59555,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(59556,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(805,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59756,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(59757,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (59907,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(59908,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (59957,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(59958,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (59974,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(59975,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (60019,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(60020,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (60023,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(60024,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (60038,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(60039,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60069,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(60070,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (60169,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(60170,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (60197,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(60198,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60269,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(60270,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(794,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60370,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(60371,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (60391,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(60392,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (60428,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(60429,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60446,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(60447,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 9123072 (ipc=150.8) sim_rate=175443 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:52:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60511,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(60512,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60528,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(60529,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (60636,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(60637,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60640,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(60641,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60642,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60643,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (60773,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(60774,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(818,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (60884,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(60885,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (61056,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(61057,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (61074,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(61075,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61148,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61149,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (61160,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(61161,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (61406,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(61407,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(815,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61647,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61648,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (61692,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(61693,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (61797,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(61798,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (61799,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(61800,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (61865,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(61866,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (61894,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(61895,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (61950,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(61951,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 9327072 (ipc=150.4) sim_rate=175982 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:52:28 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (62015,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(62016,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62032,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(62033,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(828,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62247,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(62248,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (62324,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(62325,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (62391,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(62392,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (62669,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(62670,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (62735,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(62736,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (62980,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(62981,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (62982,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(62983,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63003,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(63004,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63016,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(63017,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(821,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (63093,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(63094,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (63154,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(63155,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63160,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(63161,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63380,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(63381,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 9542272 (ipc=150.3) sim_rate=176708 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:52:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (63611,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(63612,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63617,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(63618,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63622,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(63623,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63688,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(63689,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(851,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63744,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(63745,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (63779,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(63780,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (63802,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(63803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63997,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(63998,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (64010,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(64011,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (64069,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(64070,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64206,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(64207,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64211,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(64212,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(847,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64282,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(64283,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (64374,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(64375,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (64452,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(64453,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64492,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(64493,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (64620,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(64621,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (64637,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(64638,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (64702,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(64703,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (64703,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(64704,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (64715,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(64716,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(876,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64924,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(64925,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64993,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64994,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 9773088 (ipc=150.4) sim_rate=177692 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:52:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65236,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(65237,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65248,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(65249,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65303,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(65304,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65349,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(65350,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (65369,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(65370,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(870,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (65447,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(65448,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (65512,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(65513,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65582,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(65583,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (65589,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(65590,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (65649,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(65650,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (65662,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(65663,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (65725,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(65726,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65731,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(65732,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (65785,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(65786,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (65906,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(65907,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65919,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(65920,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(893,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (66161,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(66162,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (66181,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(66182,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (66318,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(66319,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66325,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(66326,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (66331,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(66332,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (66376,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(66377,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (66424,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(66425,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (66431,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(66432,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (66498,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(66499,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 10031584 (ipc=150.9) sim_rate=179135 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:52:31 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(904,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (66578,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(66579,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (66660,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(66661,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (66808,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(66809,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (66825,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(66826,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (67100,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(67101,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (67180,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(67181,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (67260,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(67261,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(911,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (67329,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(67330,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (67334,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(67335,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (67463,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(67464,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (67677,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(67678,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (67686,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(67687,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (67729,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(67730,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (67745,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(67746,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(907,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (67870,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (67870,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(67871,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(67871,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (67874,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(67875,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 10264160 (ipc=150.9) sim_rate=180072 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:52:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (68020,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(68021,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (68160,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(68161,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (68238,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(68239,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (68273,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(68274,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (68399,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(68400,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (68416,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(68417,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(921,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (68466,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(68467,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (68541,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(68542,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (68737,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(68738,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (68834,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(68835,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (68841,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(68842,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (69007,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(69008,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (69008,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(69009,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (69156,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(69157,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (69183,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(69184,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (69200,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(69201,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(925,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (69399,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(69400,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (69456,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(69457,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 10463200 (ipc=150.5) sim_rate=180400 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:52:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (69520,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(69521,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (69534,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(69535,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (69540,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(69541,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (69557,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(69558,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (69772,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(69773,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (69914,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(69915,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(945,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (69961,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(69962,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70016,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70017,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (70147,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(70148,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (70250,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(70251,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (70317,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(70318,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70407,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(70408,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (70412,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(70413,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (70487,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(70488,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (70493,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(70494,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (70570,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(70571,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (70575,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(70576,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (70585,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(70586,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(936,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (70665,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(70666,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (70913,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(70914,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (70938,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(70939,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 10665376 (ipc=150.2) sim_rate=180769 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:52:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (71069,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(71070,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (71143,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(71144,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (71175,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(71176,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(944,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (71296,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(71297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (71374,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(71375,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (71593,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(71594,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (71650,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(71651,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (71724,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(71725,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (71799,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(71800,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (71810,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(71811,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (71865,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(71866,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(969,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (71972,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(71973,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (72106,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(72107,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (72293,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(72294,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (72325,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(72326,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (72341,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(72342,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (72415,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(72416,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (72433,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(72434,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (72435,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(72436,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(976,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 10911808 (ipc=150.5) sim_rate=181863 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:52:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (72642,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(72643,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (72722,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(72723,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (72750,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(72751,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (72756,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(72757,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (72760,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(72761,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72769,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(72770,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (72806,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(72807,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (72815,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(72816,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (72887,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(72888,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (72988,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(72989,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (73037,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(73038,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(973,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (73182,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(73183,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73356,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73357,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (73394,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(73395,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (73416,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(73417,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (73422,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(73423,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (73478,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(73479,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (73580,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(73581,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(982,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (73714,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(73715,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (73819,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(73820,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (73885,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(73886,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (73902,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(73903,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (73941,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(73942,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (73952,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(73953,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 11151616 (ipc=150.7) sim_rate=182813 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:52:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (74019,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(74020,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (74118,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(74119,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(996,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (74185,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(74186,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (74200,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(74201,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (74424,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(74425,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (74451,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(74452,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (74746,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(74747,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (74786,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(74787,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (74836,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(74837,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(984,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (75129,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(75130,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (75165,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(75166,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (75296,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(75297,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75303,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(75304,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (75388,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(75389,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1016,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 11386592 (ipc=150.8) sim_rate=183654 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:52:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75543,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(75544,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (75611,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(75612,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (75641,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(75642,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (75740,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(75741,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (75748,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(75749,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (75794,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(75795,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (75808,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(75809,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (75826,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(75827,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (75841,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(75842,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (75877,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(75878,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (75880,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(75881,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (75912,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(75913,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (76105,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(76106,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1022,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (76219,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(76220,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (76414,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(76415,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (76447,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(76448,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (76529,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(76530,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (76598,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(76599,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (76643,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(76644,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (76701,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(76702,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (76721,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(76722,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (76772,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(76773,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (76885,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(76886,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1009,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (76914,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(76915,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (76970,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(76971,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 11590304 (ipc=150.5) sim_rate=183973 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:52:38 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (77063,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(77064,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (77071,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(77072,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (77183,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(77184,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (77280,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(77281,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (77386,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(77387,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (77497,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(77498,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (77502,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(77503,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1049,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (77694,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(77695,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (77706,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(77707,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (77805,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(77806,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (77978,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(77979,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (77991,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(77992,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (78107,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(78108,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (78178,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(78179,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (78227,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(78228,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (78233,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(78234,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1034,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (78308,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(78309,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (78351,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(78352,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 11824320 (ipc=150.6) sim_rate=184755 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:52:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (78610,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(78611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (78705,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(78706,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (78783,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(78784,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1045,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (78865,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(78866,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (78914,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(78915,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (78922,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(78923,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (78940,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(78941,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (79068,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(79069,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79115,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(79116,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (79239,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(79240,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (79272,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(79273,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1067,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (79525,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(79526,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (79630,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(79631,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (79661,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(79662,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (79664,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(79665,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (79703,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(79704,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (79822,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(79823,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (79853,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(79854,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (79887,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(79888,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (79893,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(79894,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79955,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(79956,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 12033728 (ipc=150.4) sim_rate=185134 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:52:40 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1054,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (80076,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(80077,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (80247,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(80248,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (80260,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(80261,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (80399,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(80400,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (80423,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(80424,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (80429,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(80430,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (80487,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(80488,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (80543,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(80544,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1087,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (80642,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(80643,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (80644,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(80645,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (80712,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(80713,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (80766,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(80767,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (80775,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(80776,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (80849,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(80850,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (80918,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(80919,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (80943,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(80944,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (80966,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(80967,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 12208448 (ipc=150.7) sim_rate=184976 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:52:41 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1073,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (81170,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(81171,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (81441,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(81442,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (81575,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(81576,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (81583,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(81584,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (81636,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(81637,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (81647,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(81648,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (81673,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(81674,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (81703,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(81704,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1098,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (81775,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(81776,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (81850,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(81851,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (81985,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(81986,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (82075,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(82076,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (82149,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(82150,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (82206,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(82207,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (82366,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(82367,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82393,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(82394,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (82435,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(82436,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (82444,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(82445,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1109,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 12433056 (ipc=150.7) sim_rate=185568 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:52:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (82593,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(82594,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (82607,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(82608,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (82887,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(82888,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (82925,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(82926,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (82939,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(82940,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (82942,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(82943,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (82993,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(82994,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1122,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (83073,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(83074,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (83165,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(83166,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (83360,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(83361,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (83458,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(83459,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (83509,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(83510,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (83531,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(83532,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (83563,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(83564,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (83610,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(83611,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (83626,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(83627,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (83788,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(83789,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1133,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83799,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(83800,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (83873,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(83874,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (83972,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(83973,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 12647840 (ipc=150.6) sim_rate=185997 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:52:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (84077,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(84078,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (84113,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(84114,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (84475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (84475,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(84476,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(84476,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (84498,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(84499,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (84551,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(84552,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1131,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (84618,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(84619,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (84745,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(84746,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (84809,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(84810,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (84854,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(84855,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (84957,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(84958,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (85038,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(85039,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1128,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (85213,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(85214,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (85296,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(85297,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (85379,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(85380,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (85412,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(85413,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (85423,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(85424,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (85491,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(85492,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (85723,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(85724,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (85748,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(85749,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1155,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (85888,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(85889,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (85996,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(85997,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 12926464 (ipc=150.3) sim_rate=187340 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:52:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (86022,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(86023,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (86091,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(86092,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (86121,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(86122,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (86194,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(86195,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (86298,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(86299,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (86347,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(86348,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (86353,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(86354,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (86483,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(86484,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1165,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (86605,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(86606,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (86676,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(86677,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (86758,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(86759,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (86760,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(86761,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (86821,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(86822,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (86827,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(86828,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (86883,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(86884,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (86933,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(86934,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1168,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (87235,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(87236,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (87239,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(87240,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87243,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(87244,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (87316,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(87317,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 13172576 (ipc=150.5) sim_rate=188179 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:52:45 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (87537,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(87538,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (87582,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(87583,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (87606,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(87607,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1179,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (87673,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(87674,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (87679,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(87680,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (87685,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(87686,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (87718,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(87719,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (87742,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(87743,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (87749,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(87750,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (87860,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(87861,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (88013,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(88014,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (88036,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(88037,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (88093,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(88094,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (88168,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(88169,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (88174,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(88175,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1190,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (88303,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(88304,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (88333,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(88334,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 13333280 (ipc=150.7) sim_rate=187792 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:52:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (88585,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(88586,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (88591,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(88592,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (88647,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(88648,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (88650,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(88651,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (88708,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(88709,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (88716,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(88717,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1198,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (88867,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(88868,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (88954,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(88955,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (89010,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(89011,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (89014,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(89015,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (89060,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(89061,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (89310,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(89311,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (89332,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(89333,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1183,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (89534,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(89535,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (89692,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(89693,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (89791,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(89792,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (89918,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(89919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (89974,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(89975,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (90069,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(90070,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1197,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (90186,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(90187,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (90189,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(90190,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (90234,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(90235,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (90317,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(90318,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (90319,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(90320,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 13616960 (ipc=150.5) sim_rate=189124 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:52:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (90547,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(90548,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (90743,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(90744,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (90795,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(90796,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (90799,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(90800,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (90870,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(90871,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1223,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (90999,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(91000,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (91032,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(91033,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (91078,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(91079,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (91111,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(91112,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (91200,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(91201,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (91280,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(91281,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (91306,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(91307,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (91309,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(91310,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (91379,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(91380,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1230,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (91540,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(91541,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (91544,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(91545,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (91549,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(91550,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (91558,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(91559,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (91641,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(91642,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (91706,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(91707,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (91793,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(91794,0)
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 13830912 (ipc=150.3) sim_rate=189464 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:52:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (92025,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(92026,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1225,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (92208,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(92209,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (92273,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(92274,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (92288,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(92289,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (92349,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(92350,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (92497,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(92498,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (92573,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(92574,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (92587,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(92588,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (92751,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(92752,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (92760,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (92760,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(92761,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(92761,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (92865,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(92866,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1251,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (92919,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(92920,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (92970,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(92971,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (93010,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(93011,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (93015,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(93016,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (93022,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(93023,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (93243,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(93244,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (93480,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(93481,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 14050176 (ipc=150.3) sim_rate=189867 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:52:49 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1251,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (93597,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(93598,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (93671,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(93672,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (93719,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(93720,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (93859,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(93860,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (93868,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(93869,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (93912,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(93913,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (93955,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(93956,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (93991,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(93992,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (94048,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(94049,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1256,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (94100,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(94101,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (94169,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(94170,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (94234,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(94235,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (94352,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(94353,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (94425,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(94426,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (94428,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(94429,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (94478,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(94479,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (94499,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(94500,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1259,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (94678,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(94679,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (94684,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(94685,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (94688,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(94689,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (94788,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(94789,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (94862,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(94863,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (94890,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(94891,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (94931,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(94932,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 14319424 (ipc=150.7) sim_rate=190925 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:52:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (95051,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(95052,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (95135,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(95136,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1265,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (95381,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(95382,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (95419,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(95420,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (95482,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(95483,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (95549,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(95550,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (95560,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(95561,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (95690,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(95691,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (95828,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (95828,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(95829,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(95829,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1284,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (95861,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(95862,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (95928,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(95929,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (95940,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(95941,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (95941,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(95942,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (95948,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(95949,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (95954,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(95955,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 14468192 (ipc=150.7) sim_rate=190370 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:52:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (96056,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(96057,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (96057,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(96058,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (96129,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(96130,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (96325,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(96326,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (96416,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(96417,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1287,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (96715,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(96716,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (96794,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(96795,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (96850,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(96851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (96866,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(96867,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (96925,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(96926,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (96938,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(96939,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (97013,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(97014,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (97024,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(97025,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1296,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (97240,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(97241,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (97356,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(97357,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (97461,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(97462,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 14686368 (ipc=150.6) sim_rate=190732 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:52:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (97600,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(97601,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (97605,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(97606,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (97759,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(97760,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (97763,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(97764,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (97821,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(97822,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1312,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (97846,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(97847,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (97893,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(97894,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (97972,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(97973,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (97975,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(97976,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (98148,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(98149,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (98241,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(98242,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (98242,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(98243,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (98322,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(98323,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1307,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (98504,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(98505,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (98579,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(98580,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (98580,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(98581,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (98683,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(98684,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (98737,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(98738,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (98987,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(98988,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (98997,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(98998,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 14893600 (ipc=150.4) sim_rate=190943 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:52:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (99104,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(99105,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1303,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (99228,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(99229,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (99296,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(99297,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (99366,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(99367,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (99431,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(99432,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (99506,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(99507,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (99521,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(99522,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (99595,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(99596,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1337,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (99751,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(99752,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (99821,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(99822,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (99922,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(99923,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (100005,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(100006,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (100081,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(100082,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (100169,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(100170,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (100195,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(100196,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (100304,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(100305,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (100317,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(100318,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (100375,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(100376,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (100442,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(100443,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1342,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 15110976 (ipc=150.4) sim_rate=191278 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:52:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (100516,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(100517,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (100578,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(100579,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (100581,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(100582,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (100731,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(100732,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (100942,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(100943,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (101065,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(101066,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1348,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (101114,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(101115,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (101138,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(101139,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (101275,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(101276,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (101292,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(101293,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (101359,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(101360,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (101375,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(101376,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (101389,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(101390,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (101400,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(101401,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (101456,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(101457,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (101468,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(101469,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (101571,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(101572,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1370,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (101596,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(101597,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (101643,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(101644,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (101765,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(101766,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (101816,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(101817,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (101838,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(101839,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 15362624 (ipc=150.6) sim_rate=192032 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:52:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (102040,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(102041,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1355,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (102275,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(102276,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (102338,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(102339,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (102350,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(102351,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (102405,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(102406,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (102466,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(102467,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (102468,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(102469,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (102483,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(102484,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (102543,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(102544,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (102823,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(102824,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1383,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (102905,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(102906,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (102972,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(102973,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (103036,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(103037,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (103090,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(103091,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (103176,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(103177,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (103282,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(103283,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (103297,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(103298,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (103301,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(103302,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1389,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 15594208 (ipc=150.7) sim_rate=192521 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:52:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (103505,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(103506,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (103550,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(103551,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (103555,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(103556,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (103635,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(103636,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (103789,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(103790,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (103831,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(103832,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (103892,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(103893,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (103900,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(103901,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (103936,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(103937,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (103944,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(103945,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (103993,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(103994,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1386,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (104095,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(104096,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (104171,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(104172,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (104241,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(104242,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (104306,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(104307,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (104449,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(104450,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (104513,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(104514,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (104572,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(104573,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1402,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (104771,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(104772,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (104800,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(104801,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (104835,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(104836,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (104919,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(104920,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (104924,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(104925,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (104989,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(104990,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (104998,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(104999,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 15812160 (ipc=150.6) sim_rate=192831 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:52:57 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (105068,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(105069,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (105240,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(105241,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (105255,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(105256,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (105313,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(105314,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (105317,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(105318,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1409,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (105584,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(105585,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (105693,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(105694,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (105844,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(105845,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (106013,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(106014,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1392,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (106161,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(106162,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (106260,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(106261,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (106269,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(106270,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (106417,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(106418,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (106422,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(106423,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (106486,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(106487,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 16014944 (ipc=150.4) sim_rate=192951 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:52:58 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (106502,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(106503,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (106573,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(106574,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (106622,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(106623,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1429,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (106778,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(106779,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (106893,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(106894,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (106944,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(106945,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (106963,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(106964,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (107022,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(107023,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (107075,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(107076,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (107176,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(107177,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (107225,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(107226,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (107368,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(107369,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1414,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (107431,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(107432,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (107517,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(107518,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (107682,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(107683,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (107873,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(107874,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 16242432 (ipc=150.4) sim_rate=193362 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:52:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (108014,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(108015,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (108022,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(108023,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (108047,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(108048,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (108070,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(108071,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1435,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (108145,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(108146,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (108194,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(108195,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (108312,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(108313,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (108349,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(108350,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (108425,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(108426,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (108497,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(108498,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (108556,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(108557,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (108562,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(108563,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (108617,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(108618,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1455,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (108619,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(108620,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (108683,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(108684,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (108811,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(108812,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (108818,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(108819,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (108878,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(108879,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (109014,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(109015,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (109080,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(109081,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (109144,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(109145,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1460,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (109225,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(109226,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (109269,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(109270,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (109342,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(109343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (109424,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(109425,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (109483,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(109484,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (109485,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(109486,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 16499296 (ipc=150.7) sim_rate=194109 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:53:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (109598,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(109599,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109640,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(109641,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (109694,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(109695,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1474,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (109871,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(109872,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (109938,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(109939,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (109997,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(109998,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (110000,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(110001,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110010,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(110011,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (110018,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(110019,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (110085,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(110086,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (110087,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(110088,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (110101,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(110102,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (110238,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(110239,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1456,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (110386,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(110387,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 16668960 (ipc=150.9) sim_rate=193825 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:53:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (110576,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(110577,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (110702,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(110703,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (110785,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(110786,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (110898,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(110899,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (110955,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(110956,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (111015,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(111016,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (111023,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(111024,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (111027,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(111028,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1497,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (111263,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(111264,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (111369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (111369,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(111370,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(111370,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (111456,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(111457,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (111516,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(111517,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111566,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(111567,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1481,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (111735,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(111736,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (111739,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(111740,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (111763,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(111764,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (111797,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(111798,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (112102,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(112103,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (112105,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(112106,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (112237,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(112238,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1492,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (112454,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(112455,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (112474,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(112475,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 16934784 (ipc=150.5) sim_rate=194652 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:53:02 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (112608,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(112609,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (112756,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(112757,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (112798,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(112799,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (112899,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(112900,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (112977,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(112978,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (113086,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(113087,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113126,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(113127,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (113174,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(113175,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1510,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113230,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(113231,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113286,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(113287,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (113369,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(113370,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113454,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(113455,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (113506,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(113507,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (113521,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(113522,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (113601,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(113602,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (113657,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(113658,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (113661,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(113662,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113670,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(113671,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (113707,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(113708,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1520,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113817,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(113818,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113888,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(113889,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (113897,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(113898,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 17150496 (ipc=150.4) sim_rate=194892 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:53:03 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (114016,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(114017,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (114132,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(114133,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (114276,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(114277,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (114360,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(114361,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (114362,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(114363,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1508,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (114503,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(114504,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114698,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(114699,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114770,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(114771,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114832,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(114833,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114898,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(114899,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1528,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (115181,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(115182,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115200,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(115201,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (115246,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(115247,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (115433,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(115434,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (115491,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(115492,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 17373440 (ipc=150.4) sim_rate=195207 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:53:04 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (115518,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(115519,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (115556,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(115557,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115572,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(115573,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115615,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(115616,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1555,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (115663,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(115664,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115697,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(115698,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (115707,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(115708,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (115740,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(115741,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (115820,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(115821,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115859,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(115860,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115885,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(115886,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (115950,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(115951,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (116021,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(116022,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (116090,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(116091,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (116134,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(116135,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1559,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (116213,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(116214,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (116228,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(116229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (116410,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(116411,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (116416,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(116417,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (116422,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(116423,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (116470,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(116471,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (116495,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(116496,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116547,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(116548,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116629,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(116630,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1575,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (116759,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(116760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116946,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(116947,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116987,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(116988,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 17641728 (ipc=150.8) sim_rate=196019 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:53:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (117181,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(117182,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (117248,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(117249,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117317,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(117318,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1574,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (117385,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(117386,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (117389,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(117390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (117410,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(117411,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (117466,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(117467,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117537,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(117538,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117608,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(117609,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117806,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(117807,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117863,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(117864,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (117987,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(117988,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1590,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118037,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(118038,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118205,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(118206,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (118298,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(118299,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (118369,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(118370,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (118410,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(118411,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (118440,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(118441,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (118486,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(118487,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (118497,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(118498,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 17852736 (ipc=150.7) sim_rate=196183 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:53:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (118552,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(118553,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1580,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118694,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(118695,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118758,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(118759,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (118800,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(118801,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (118813,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(118814,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (118856,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(118857,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (119011,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(119012,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (119021,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(119022,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (119068,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(119069,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (119094,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(119095,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1608,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (119458,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(119459,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (119591,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(119592,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (119642,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(119643,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (119744,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(119745,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 18059872 (ipc=150.5) sim_rate=196302 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:53:07 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1609,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (120132,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(120133,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (120212,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(120213,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (120269,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(120270,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (120284,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(120285,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (120293,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(120294,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (120441,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(120442,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (120500,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(120501,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (120541,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(120542,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (120713,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(120714,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1621,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (120772,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(120773,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (120870,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(120871,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (120927,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(120928,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (120963,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(120964,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (120966,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(120967,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (121059,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(121060,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (121068,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(121069,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (121069,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(121070,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (121128,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(121129,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (121193,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(121194,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (121244,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(121245,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (121301,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(121302,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (121331,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(121332,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1634,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 18286912 (ipc=150.5) sim_rate=196633 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:53:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (121566,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(121567,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (121600,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(121601,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (121616,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(121617,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121624,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121625,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (121660,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(121661,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (121670,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(121671,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (121671,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(121672,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (121727,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(121728,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (121791,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(121792,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (121871,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(121872,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (122000,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(122001,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1642,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (122099,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(122100,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (122210,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(122211,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (122252,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(122253,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (122261,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(122262,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (122302,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(122303,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (122377,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(122378,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (122487,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(122488,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 18444960 (ipc=150.6) sim_rate=196222 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:53:09 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1651,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (122708,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(122709,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (122800,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(122801,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (122846,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(122847,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (123021,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(123022,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (123243,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(123244,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1621,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (123371,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(123372,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (123407,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(123408,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (123432,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(123433,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (123447,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(123448,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (123484,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(123485,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (123495,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(123496,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (123498,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(123499,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (123636,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(123637,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (123654,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(123655,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (123688,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(123689,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (123705,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(123706,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (123706,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(123707,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1657,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (123824,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(123825,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (123949,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(123950,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 18702688 (ipc=150.8) sim_rate=196870 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:53:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (124065,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(124066,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (124075,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(124076,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (124168,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(124169,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (124310,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(124311,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1675,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (124366,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(124367,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (124369,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(124370,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (124424,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(124425,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (124600,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(124601,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (124628,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(124629,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (124699,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(124700,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (124750,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(124751,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (124802,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(124803,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1657,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (124886,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(124887,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (124916,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(124917,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (124944,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(124945,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (125199,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(125200,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (125382,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(125383,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (125415,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(125416,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 18916000 (ipc=150.7) sim_rate=197041 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:53:11 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (125505,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(125506,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1684,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (125709,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(125710,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (125715,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(125716,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (125800,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(125801,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (125816,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(125817,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (125899,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(125900,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (125910,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(125911,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (125960,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(125961,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (126046,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(126047,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (126230,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(126231,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1691,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126350,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(126351,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (126361,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (126361,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(126362,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(126362,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (126406,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(126407,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (126606,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(126607,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (126802,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(126803,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (126919,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(126920,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (126949,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(126950,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126965,0), 2 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1706,0,0) tid=(479,0,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(126966,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (126968,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(126969,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (126985,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(126986,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 19130368 (ipc=150.6) sim_rate=197220 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:53:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (127109,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(127110,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (127150,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(127151,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (127335,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(127336,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (127363,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(127364,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (127368,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(127369,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (127547,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(127548,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (127597,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(127598,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1717,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (127672,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(127673,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (127728,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(127729,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (127734,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(127735,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (127761,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(127762,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (127855,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(127856,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (127873,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(127874,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (127961,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(127962,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (128181,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(128182,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (128219,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(128220,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1708,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (128293,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(128294,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (128363,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(128364,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (128404,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(128405,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 19342944 (ipc=150.5) sim_rate=197376 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:53:13 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (128602,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(128603,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (128603,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(128604,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (128684,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(128685,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (128730,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(128731,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (128809,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(128810,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (128879,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(128880,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (128913,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(128914,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1734,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (128947,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(128948,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (128988,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(128989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (129008,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(129009,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (129066,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(129067,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (129325,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (129325,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(129326,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(129326,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (129494,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(129495,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (129510,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(129511,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1706,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (129728,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(129729,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (129871,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(129872,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (129901,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(129902,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (129972,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(129973,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 19570016 (ipc=150.5) sim_rate=197676 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:53:14 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (130014,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(130015,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (130072,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(130073,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (130094,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(130095,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1741,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (130167,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(130168,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (130208,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(130209,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (130222,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(130223,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (130283,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(130284,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (130325,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(130326,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (130331,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(130332,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (130358,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(130359,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (130433,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(130434,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (130532,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(130533,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1748,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (130804,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(130805,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (130900,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(130901,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (130984,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (130984,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(130985,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(130985,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (131063,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (131063,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(131064,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(131064,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (131070,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(131071,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (131175,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(131176,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (131230,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(131231,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (131237,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(131238,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (131239,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(131240,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1767,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (131277,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(131278,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 19821696 (ipc=150.7) sim_rate=198216 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:53:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (131561,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(131562,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (131586,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(131587,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (131681,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(131682,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (131740,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(131741,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (131752,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(131753,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (131786,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(131787,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (131803,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(131804,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (131841,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(131842,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (131899,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(131900,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1764,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (131960,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(131961,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (132276,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(132277,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (132431,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(132432,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (132535,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(132536,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (132575,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(132576,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1745,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (132588,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(132589,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (132653,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(132654,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 20047584 (ipc=150.7) sim_rate=198490 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:53:16 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (133003,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(133004,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (133008,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(133009,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (133036,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(133037,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (133075,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(133076,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (133110,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(133111,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (133222,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(133223,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1792,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (133393,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(133394,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (133406,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(133407,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (133460,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(133461,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (133644,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(133645,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (133664,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(133665,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (133773,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(133774,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (133788,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(133789,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (133931,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(133932,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1787,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (134016,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(134017,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (134056,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(134057,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (134073,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(134074,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (134116,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(134117,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (134309,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(134310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (134349,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(134350,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (134354,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(134355,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 20261280 (ipc=150.6) sim_rate=198640 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:53:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (134569,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(134570,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (134659,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(134660,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1795,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (134734,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(134735,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (134740,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(134741,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (134806,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(134807,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (134914,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(134915,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (134980,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(134981,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135108,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(135109,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (135135,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(135136,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (135165,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(135166,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (135252,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(135253,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1812,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (135310,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(135311,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (135350,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(135351,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (135490,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(135491,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (135560,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(135561,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (135666,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(135667,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (135741,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(135742,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (135928,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(135929,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (135951,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(135952,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (135978,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(135979,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (135998,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(135999,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 20462080 (ipc=150.5) sim_rate=198660 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:53:18 2016
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1794,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (136166,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(136167,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (136296,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(136297,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (136357,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(136358,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (136456,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(136457,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1829,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (136609,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(136610,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (136656,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(136657,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (136761,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(136762,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (136823,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(136824,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (136828,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(136829,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (136852,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(136853,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (136942,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(136943,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (136974,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(136975,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (137115,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(137116,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1838,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (137260,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(137261,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (137266,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(137267,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (137314,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(137315,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (137373,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(137374,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (137381,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(137382,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (137425,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(137426,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (137452,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(137453,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 20722016 (ipc=150.7) sim_rate=199250 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:53:19 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (137506,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(137507,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (137606,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(137607,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (137749,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(137750,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (137756,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(137757,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (137760,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(137761,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1823,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (137885,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(137886,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (137944,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(137945,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (137953,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(137954,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (138034,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(138035,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (138074,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(138075,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138167,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(138168,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (138191,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(138192,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (138273,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(138274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (138284,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(138285,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (138286,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(138287,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1863,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (138350,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(138351,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (138369,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(138370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (138375,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(138376,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (138431,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(138432,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 20890048 (ipc=150.8) sim_rate=198952 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:53:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (138692,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(138693,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (138788,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(138789,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (138808,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(138809,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (138860,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(138861,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (138879,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(138880,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1872,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (138927,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(138928,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (138935,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(138936,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (139052,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(139053,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (139256,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(139257,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (139413,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(139414,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (139561,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(139562,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1848,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (139800,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(139801,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (139806,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(139807,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 21096640 (ipc=150.7) sim_rate=199024 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:53:21 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (140009,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(140010,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (140013,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(140014,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (140091,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(140092,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (140232,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(140233,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1885,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (140291,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(140292,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (140300,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(140301,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (140381,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(140382,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (140422,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(140423,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (140485,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(140486,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (140513,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(140514,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (140534,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(140535,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (140676,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(140677,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (140682,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(140683,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (140743,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(140744,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (140783,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(140784,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (140795,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(140796,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1897,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (140999,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(141000,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (141229,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(141230,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (141247,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(141248,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (141319,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(141320,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (141431,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(141432,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 21302592 (ipc=150.5) sim_rate=199089 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:53:22 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (141505,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(141506,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (141553,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(141554,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (141585,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(141586,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (141612,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(141613,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (141615,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(141616,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1903,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (141765,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(141766,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (141938,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(141939,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (142325,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(142326,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1911,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (142377,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(142378,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (142447,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(142448,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (142480,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(142481,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (142491,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(142492,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (142514,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(142515,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (142536,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(142537,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (142685,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(142686,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (142691,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(142692,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (142868,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(142869,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (142887,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(142888,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (142964,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(142965,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1910,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 21521120 (ipc=150.5) sim_rate=199269 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:53:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (143035,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(143036,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (143041,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(143042,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (143074,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(143075,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (143110,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(143111,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (143260,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(143261,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (143337,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(143338,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (143481,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(143482,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (143492,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(143493,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1929,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (143639,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(143640,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (143645,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(143646,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (143711,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(143712,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (143813,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(143814,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (143838,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(143839,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (143965,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(143966,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (143975,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(143976,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (144052,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(144053,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (144088,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(144089,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (144100,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(144101,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1920,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (144327,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(144328,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (144361,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(144362,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (144478,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(144479,0)
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 21766432 (ipc=150.6) sim_rate=199692 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:53:24 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (144512,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(144513,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (144538,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(144539,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (144645,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(144646,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (144694,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(144695,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (144738,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(144739,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1940,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (144768,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(144769,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (144879,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(144880,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (144968,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(144969,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (145021,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(145022,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (145033,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(145034,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (145078,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (145079,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (145145,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (145178,0), 2 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1953,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (145401,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (145470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (145510,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (145656,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (145772,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (145798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (145896,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (145972,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (146007,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (146092,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (146102,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (146253,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (146321,0), 2 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1952,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (146453,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 22003584 (ipc=150.2) sim_rate=200032 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:53:25 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (146564,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (146569,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (146591,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (146592,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (146653,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (146686,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (146734,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (146858,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (146861,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (146864,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (146913,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (146991,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (147035,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (147040,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (147060,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (147069,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (147075,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (147116,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (147123,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (147135,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (147168,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (147169,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (147199,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (147200,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (147222,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (147244,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (147266,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z5dinitjPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z5dinitjPfS_S_' finished on shader 6.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z5dinitjPfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 147267
gpu_sim_insn = 22004032
gpu_ipc =     149.4159
gpu_tot_sim_cycle = 147267
gpu_tot_sim_insn = 22004032
gpu_tot_ipc =     149.4159
gpu_tot_issued_cta = 1954
gpu_stall_dramfull = 559237
gpu_stall_icnt2sh    = 199
gpu_total_sim_rate=200036

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 375084
	L1I_total_cache_misses = 902
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 6336, Miss = 6336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127728
	L1D_cache_core[1]: Access = 6432, Miss = 6432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125713
	L1D_cache_core[2]: Access = 6288, Miss = 6288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127362
	L1D_cache_core[3]: Access = 6192, Miss = 6192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126278
	L1D_cache_core[4]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126664
	L1D_cache_core[5]: Access = 6096, Miss = 6096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124801
	L1D_cache_core[6]: Access = 6192, Miss = 6192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126377
	L1D_cache_core[7]: Access = 6288, Miss = 6288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127385
	L1D_cache_core[8]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127660
	L1D_cache_core[9]: Access = 6288, Miss = 6288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 124639
	L1D_cache_core[10]: Access = 6150, Miss = 6150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126697
	L1D_cache_core[11]: Access = 6240, Miss = 6240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125544
	L1D_cache_core[12]: Access = 6480, Miss = 6480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127556
	L1D_cache_core[13]: Access = 6288, Miss = 6288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 127625
	L1D_cache_core[14]: Access = 6192, Miss = 6192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 126374
	L1D_total_cache_accesses = 93750
	L1D_total_cache_misses = 93750
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1898403
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 125014
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 124774
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1898403
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 374182
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 902
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 1012, 
gpgpu_n_tot_thrd_icount = 23004032
gpgpu_n_tot_w_icount = 718876
gpgpu_n_stall_shd_mem = 1898403
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 93750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4000448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1898403
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3037296	W0_Idle:547849	W0_Scoreboard:104967	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:718876
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12750000 {136:93750,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 750000 {8:93750,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 1797 
maxdqlatency = 0 
maxmflatency = 2957 
averagemflatency = 839 
max_icnt2mem_latency = 1158 
max_icnt2sh_latency = 147266 
mrq_lat_table:34160 	1942 	4898 	7869 	19717 	35587 	47073 	31192 	4159 	742 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11 	2582 	75958 	15169 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	73 	201 	253 	19370 	23229 	46339 	4344 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	13 	0 	0 	0 	0 	40 	617 	1279 	2602 	5287 	10481 	20961 	42164 	10319 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        58        56        60        62        60        60        64        64        58        58        60        60        62        60        62        62 
dram[1]:        54        60        62        64        60        60        64        64        62        62        60        62        62        60        62        62 
dram[2]:        60        58        62        62        64        60        64        64        64        62        64        62        62        58        64        60 
dram[3]:        60        60        60        62        62        60        64        64        62        58        64        60        62        58        62        58 
dram[4]:        62        60        62        62        60        60        64        64        62        60        64        58        62        58        62        60 
dram[5]:        58        60        62        62        60        62        64        64        60        62        60        62        62        62        60        64 
maximum service time to same row:
dram[0]:      8172      8747      8813      9016      8100      8448      8384      8751      8179      8694      8698      8656      7984      8850      8019      8625 
dram[1]:      8132      8573      7873      8570      8262      8391      8450      8408      8168      8582      8578      8519      7655      8368      8039      8617 
dram[2]:      8838      8459      8666      8289      8910      8115      8582      8339      8811      8526      9174      8590      8484      8170      8647      8581 
dram[3]:      8737      8132      8311      8301      8694      7886      8413      8747      8793      8146      8836      8365      8311      8315      8501      8276 
dram[4]:      9004      8820      8282      8899      8795      8708      8427      8627      8605      8490      8726      8888      8317      8467      8296      8334 
dram[5]:      8396      8644      8288      8462      8604      8271      8320      8843      8123      8702      8663      8827      8011      7979      8318      8404 
average row accesses per activate:
dram[0]: 12.006250 12.235669 13.714286 13.812949 12.679739 13.690141 13.052631 13.496598 13.052631 14.273381 13.589041 14.171429 13.234900 14.289855 12.972973 12.885906 
dram[1]: 11.566265 13.255173 13.617022 15.737705 12.201258 14.616541 12.024242 14.070922 13.777778 13.315436 13.226666 15.261539 13.059603 13.694445 13.714286 13.333333 
dram[2]: 12.549020 11.851851 13.617022 14.769231 14.057971 13.985612 16.396694 14.588235 13.226666 13.315436 15.261539 14.805970 14.500000 13.297297 15.238095 12.467532 
dram[3]: 12.307693 12.151898 14.328359 13.333333 14.586466 12.382166 16.957266 13.971831 14.376812 11.880239 16.000000 13.226666 16.163935 12.300000 16.000000 12.549020 
dram[4]: 12.972973 13.150685 15.483871 13.521127 14.160583 13.787234 14.588235 14.376812 14.376812 15.145039 16.000000 13.874125 14.827067 13.479452 15.737705 14.222222 
dram[5]: 12.800000 13.714286 14.328359 16.000000 13.046980 13.594405 15.622047 15.030303 12.967320 16.957266 13.874125 14.588235 14.394160 14.364964 13.150685 16.842106 
average row locality = 187504/13559 = 13.828749
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       961       961       960       960       970       972       992       992       992       992       992       992       986       986       960       960 
dram[1]:       960       962       960       960       970       972       992       992       992       992       992       992       986       986       960       960 
dram[2]:       960       960       960       960       970       972       992       992       992       992       992       992       986       984       960       960 
dram[3]:       960       960       960       960       970       972       992       992       992       992       992       992       986       984       960       960 
dram[4]:       960       960       960       960       970       972       992       992       992       992       992       992       986       984       960       960 
dram[5]:       960       960       960       960       972       972       992       992       992       992       992       992       986       984       960       960 
total reads: 93754
bank skew: 992/960 = 1.03
chip skew: 15628/15624 = 1.00
number of total write accesses:
dram[0]:       960       960       960       960       970       972       992       992       992       992       992       992       986       986       960       960 
dram[1]:       960       960       960       960       970       972       992       992       992       992       992       992       986       986       960       960 
dram[2]:       960       960       960       960       970       972       992       992       992       992       992       992       986       984       960       960 
dram[3]:       960       960       960       960       970       972       992       992       992       992       992       992       986       984       960       960 
dram[4]:       960       960       960       960       970       972       992       992       992       992       992       992       986       984       960       960 
dram[5]:       960       960       960       960       972       972       992       992       992       992       992       992       986       984       960       960 
total reads: 93750
bank skew: 992/960 = 1.03
chip skew: 15626/15624 = 1.00
average mf latency per bank:
dram[0]:        378       378       374       375       370       375       375       373       375       381       370       361       372       379       373       382
dram[1]:        497       469       497       467       492       461       486       464       499       471       495       457       493       471       496       473
dram[2]:        402       400       409       398       415       394       403       405       402       401       398       395       410       398       413       407
dram[3]:        432       489       438       482       437       473       437       483       437       486       427       481       435       485       435       484
dram[4]:        420       420       418       413       418       419       418       422       424       422       410       421       418       429       419       427
dram[5]:        382       383       377       377       381       376       377       385       390       380       380       367       386       376       380       380
maximum mf latency per bank:
dram[0]:       1666      1801      1434      1832      2003      1584      1499      1640      1310      1692      1623      1767      1830      2091      1408      2166
dram[1]:       2456      1938      2957      2197      1664      1863      1820      1848      2019      1472      2127      1704      2453      1601      1946      1687
dram[2]:       1600      1595      2457      1663      2422      1437      1986      1399      1962      1443      2053      1628      1978      2073      2212      1683
dram[3]:       1944      2689      1958      1826      1992      1696      2127      2182      2088      2498      1656      2080      1963      1873      1624      1864
dram[4]:       1485      1843      1619      2592      1770      1771      1569      2386      2326      2195      1743      2076      1782      1877      1432      2384
dram[5]:       1922      1666      1792      1595      1662      1356      1688      1919      2076      1891      2183      1631      1843      1896      1638      1432

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194392 n_nop=127196 n_act=2352 n_pre=2336 n_req=31254 n_rd=31256 n_write=31252 bw_util=0.6431
n_activity=192980 dram_eff=0.6478
bk0: 1922a 115652i bk1: 1922a 112776i bk2: 1920a 113216i bk3: 1920a 111873i bk4: 1940a 112506i bk5: 1944a 110455i bk6: 1984a 109103i bk7: 1984a 108990i bk8: 1984a 113649i bk9: 1984a 109146i bk10: 1984a 111606i bk11: 1984a 110011i bk12: 1972a 111362i bk13: 1972a 109028i bk14: 1920a 112096i bk15: 1920a 109270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6137
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194392 n_nop=127252 n_act=2324 n_pre=2308 n_req=31254 n_rd=31256 n_write=31252 bw_util=0.6431
n_activity=193084 dram_eff=0.6475
bk0: 1920a 114571i bk1: 1924a 116248i bk2: 1920a 111968i bk3: 1920a 114105i bk4: 1940a 111734i bk5: 1944a 111355i bk6: 1984a 108952i bk7: 1984a 109934i bk8: 1984a 110543i bk9: 1984a 112347i bk10: 1984a 109561i bk11: 1984a 112101i bk12: 1972a 109405i bk13: 1972a 109978i bk14: 1920a 111320i bk15: 1920a 111347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7131
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194392 n_nop=127418 n_act=2247 n_pre=2231 n_req=31248 n_rd=31248 n_write=31248 bw_util=0.643
n_activity=192948 dram_eff=0.6478
bk0: 1920a 116246i bk1: 1920a 115036i bk2: 1920a 112489i bk3: 1920a 112573i bk4: 1940a 110773i bk5: 1944a 109715i bk6: 1984a 109609i bk7: 1984a 109103i bk8: 1984a 110251i bk9: 1984a 110971i bk10: 1984a 110123i bk11: 1984a 110480i bk12: 1972a 108392i bk13: 1968a 109820i bk14: 1920a 111257i bk15: 1920a 109725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6995
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194392 n_nop=127362 n_act=2275 n_pre=2259 n_req=31248 n_rd=31248 n_write=31248 bw_util=0.643
n_activity=193095 dram_eff=0.6473
bk0: 1920a 116949i bk1: 1920a 111722i bk2: 1920a 114821i bk3: 1920a 110328i bk4: 1940a 114141i bk5: 1944a 110110i bk6: 1984a 110787i bk7: 1984a 106835i bk8: 1984a 114404i bk9: 1984a 109949i bk10: 1984a 112819i bk11: 1984a 109537i bk12: 1972a 112728i bk13: 1968a 109631i bk14: 1920a 113668i bk15: 1920a 110122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8a98f880, atomic=0 1 entries : 0x7f60262045b0 :  mf: uid=2590139, sid06:w07, part=4, addr=0x8a98f880, load , size=128, unknown  status = IN_PARTITION_DRAM (147263), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194392 n_nop=127544 n_act=2184 n_pre=2168 n_req=31248 n_rd=31248 n_write=31248 bw_util=0.643
n_activity=193162 dram_eff=0.6471
bk0: 1920a 115330i bk1: 1920a 112783i bk2: 1920a 113057i bk3: 1920a 111841i bk4: 1940a 112522i bk5: 1944a 110453i bk6: 1984a 111234i bk7: 1984a 109510i bk8: 1984a 110759i bk9: 1984a 111200i bk10: 1984a 112606i bk11: 1984a 109992i bk12: 1972a 111527i bk13: 1968a 108604i bk14: 1920a 111002i bk15: 1920a 111024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194392 n_nop=127548 n_act=2178 n_pre=2162 n_req=31252 n_rd=31252 n_write=31252 bw_util=0.6431
n_activity=193049 dram_eff=0.6475
bk0: 1920a 113830i bk1: 1920a 114264i bk2: 1920a 112400i bk3: 1920a 113187i bk4: 1944a 110683i bk5: 1944a 111557i bk6: 1984a 108662i bk7: 1984a 108554i bk8: 1984a 110589i bk9: 1984a 113102i bk10: 1984a 109840i bk11: 1984a 111811i bk12: 1972a 109533i bk13: 1968a 110691i bk14: 1920a 110040i bk15: 1920a 111389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7827, Miss = 7813, Miss_rate = 0.998, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[1]: Access = 7829, Miss = 7815, Miss_rate = 0.998, Pending_hits = 3, Reservation_fails = 128
L2_cache_bank[2]: Access = 7812, Miss = 7812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 7844, Miss = 7816, Miss_rate = 0.996, Pending_hits = 6, Reservation_fails = 183
L2_cache_bank[4]: Access = 7812, Miss = 7812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7812, Miss = 7812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[6]: Access = 7812, Miss = 7812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7812, Miss = 7812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7812, Miss = 7812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
L2_cache_bank[9]: Access = 7812, Miss = 7812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[10]: Access = 7814, Miss = 7814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
L2_cache_bank[11]: Access = 7812, Miss = 7812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 61
L2_total_cache_accesses = 93810
L2_total_cache_misses = 93754
L2_total_cache_miss_rate = 0.9994
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 518
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 294
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.212

icnt_total_pkts_mem_to_simt=94020
icnt_total_pkts_simt_to_mem=468810
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.4486
	minimum = 6
	maximum = 658
Network latency average = 30.4124
	minimum = 6
	maximum = 643
Slowest packet = 481
Flit latency average = 36.3216
	minimum = 6
	maximum = 639
Slowest flit = 402092
Fragmentation average = 1.434
	minimum = 0
	maximum = 401
Injected packet rate average = 0.0471856
	minimum = 0.0414214 (at node 5)
	maximum = 0.0532638 (at node 18)
Accepted packet rate average = 0.0471856
	minimum = 0.0414214 (at node 5)
	maximum = 0.0532638 (at node 18)
Injected flit rate average = 0.141549
	minimum = 0.0530465 (at node 17)
	maximum = 0.220036 (at node 12)
Accepted flit rate average= 0.141549
	minimum = 0.0415164 (at node 5)
	maximum = 0.265504 (at node 18)
Injected packet length average = 2.99984
Accepted packet length average = 2.99984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.4486 (1 samples)
	minimum = 6 (1 samples)
	maximum = 658 (1 samples)
Network latency average = 30.4124 (1 samples)
	minimum = 6 (1 samples)
	maximum = 643 (1 samples)
Flit latency average = 36.3216 (1 samples)
	minimum = 6 (1 samples)
	maximum = 639 (1 samples)
Fragmentation average = 1.434 (1 samples)
	minimum = 0 (1 samples)
	maximum = 401 (1 samples)
Injected packet rate average = 0.0471856 (1 samples)
	minimum = 0.0414214 (1 samples)
	maximum = 0.0532638 (1 samples)
Accepted packet rate average = 0.0471856 (1 samples)
	minimum = 0.0414214 (1 samples)
	maximum = 0.0532638 (1 samples)
Injected flit rate average = 0.141549 (1 samples)
	minimum = 0.0530465 (1 samples)
	maximum = 0.220036 (1 samples)
Accepted flit rate average = 0.141549 (1 samples)
	minimum = 0.0415164 (1 samples)
	maximum = 0.265504 (1 samples)
Injected packet size average = 2.99984 (1 samples)
Accepted packet size average = 2.99984 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 50 sec (110 sec)
gpgpu_simulation_rate = 200036 (inst/sec)
gpgpu_simulation_rate = 1338 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
solving.

GPGPU-Sim PTX: cudaLaunch for 0x0x402c60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_' to stream 0, gridDim= (8204,1,1) blockDim = (512,1,1) 
kernel '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z10dupdateetajjjjjPjS_S_PfPbS0_S1_S1_S0_S0_S0_S_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,147267)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,147267)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,147267)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(12,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 148767  inst.: 22219072 (ipc=143.4) sim_rate=172240 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 12:53:44 2016
GPGPU-Sim uArch: cycles simulated: 149767  inst.: 22252608 (ipc=99.4) sim_rate=171173 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 12:53:45 2016
GPGPU-Sim uArch: cycles simulated: 151767  inst.: 22257984 (ipc=56.4) sim_rate=169908 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 12:53:46 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(11,0,0) tid=(351,0,0)
GPGPU-Sim uArch: cycles simulated: 153767  inst.: 22302688 (ipc=45.9) sim_rate=168959 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 12:53:47 2016
GPGPU-Sim uArch: cycles simulated: 155267  inst.: 22337152 (ipc=41.6) sim_rate=167948 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 12:53:48 2016
GPGPU-Sim uArch: cycles simulated: 157267  inst.: 22361696 (ipc=35.8) sim_rate=166878 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 12:53:49 2016
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 159267  inst.: 22397888 (ipc=32.8) sim_rate=165910 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 12:53:50 2016
GPGPU-Sim uArch: cycles simulated: 161267  inst.: 22444506 (ipc=31.5) sim_rate=165033 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 12:53:51 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(10,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 163267  inst.: 22481745 (ipc=29.9) sim_rate=164100 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 12:53:52 2016
GPGPU-Sim uArch: cycles simulated: 165267  inst.: 22512611 (ipc=28.3) sim_rate=163134 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 12:53:53 2016
GPGPU-Sim uArch: cycles simulated: 167267  inst.: 22545424 (ipc=27.1) sim_rate=162197 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 12:53:54 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(7,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 169267  inst.: 22573083 (ipc=25.9) sim_rate=161236 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 12:53:55 2016
GPGPU-Sim uArch: cycles simulated: 171267  inst.: 22598357 (ipc=24.8) sim_rate=160272 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 12:53:56 2016
GPGPU-Sim uArch: cycles simulated: 173267  inst.: 22622528 (ipc=23.8) sim_rate=159313 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 12:53:57 2016
GPGPU-Sim uArch: cycles simulated: 175267  inst.: 22642162 (ipc=22.8) sim_rate=158336 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 12:53:58 2016
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(7,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 177267  inst.: 22663260 (ipc=22.0) sim_rate=157383 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 12:53:59 2016
GPGPU-Sim uArch: cycles simulated: 179267  inst.: 22685681 (ipc=21.3) sim_rate=156452 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 12:54:00 2016
GPGPU-Sim uArch: cycles simulated: 181267  inst.: 22713066 (ipc=20.9) sim_rate=155568 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 12:54:01 2016
GPGPU-Sim uArch: cycles simulated: 183267  inst.: 22737000 (ipc=20.4) sim_rate=154673 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 12:54:02 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 185267  inst.: 22771894 (ipc=20.2) sim_rate=153864 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 12:54:03 2016
GPGPU-Sim uArch: cycles simulated: 187267  inst.: 22800411 (ipc=19.9) sim_rate=153022 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 12:54:04 2016
GPGPU-Sim uArch: cycles simulated: 189267  inst.: 22834514 (ipc=19.8) sim_rate=152230 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 12:54:05 2016
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(4,0,0) tid=(374,0,0)
GPGPU-Sim uArch: cycles simulated: 191267  inst.: 22861289 (ipc=19.5) sim_rate=151399 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 12:54:06 2016
GPGPU-Sim uArch: cycles simulated: 193267  inst.: 22889266 (ipc=19.2) sim_rate=150587 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 12:54:07 2016
GPGPU-Sim uArch: cycles simulated: 195267  inst.: 22913777 (ipc=19.0) sim_rate=149763 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 12:54:08 2016
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(9,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 197267  inst.: 22935816 (ipc=18.6) sim_rate=148933 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 12:54:09 2016
GPGPU-Sim uArch: cycles simulated: 199267  inst.: 22960421 (ipc=18.4) sim_rate=148131 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 12:54:10 2016
GPGPU-Sim uArch: cycles simulated: 201267  inst.: 22989390 (ipc=18.2) sim_rate=147367 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 12:54:11 2016
GPGPU-Sim uArch: cycles simulated: 203267  inst.: 23016203 (ipc=18.1) sim_rate=146600 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 12:54:12 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(12,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 205267  inst.: 23042057 (ipc=17.9) sim_rate=145835 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 12:54:13 2016
GPGPU-Sim uArch: cycles simulated: 207267  inst.: 23075034 (ipc=17.9) sim_rate=145126 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 12:54:14 2016
GPGPU-Sim uArch: cycles simulated: 209267  inst.: 23105803 (ipc=17.8) sim_rate=144411 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 12:54:15 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 211267  inst.: 23139661 (ipc=17.7) sim_rate=143724 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 12:54:16 2016
GPGPU-Sim uArch: cycles simulated: 213267  inst.: 23167467 (ipc=17.6) sim_rate=143009 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 12:54:17 2016
GPGPU-Sim uArch: cycles simulated: 215267  inst.: 23201993 (ipc=17.6) sim_rate=142343 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 12:54:18 2016
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(13,0,0) tid=(368,0,0)
GPGPU-Sim uArch: cycles simulated: 217267  inst.: 23230159 (ipc=17.5) sim_rate=141647 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 12:54:19 2016
GPGPU-Sim uArch: cycles simulated: 218767  inst.: 23257031 (ipc=17.5) sim_rate=140951 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 12:54:20 2016
GPGPU-Sim uArch: cycles simulated: 220767  inst.: 23287625 (ipc=17.5) sim_rate=140286 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 12:54:21 2016
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(10,0,0) tid=(349,0,0)
GPGPU-Sim uArch: cycles simulated: 222767  inst.: 23320685 (ipc=17.4) sim_rate=139644 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 12:54:22 2016
GPGPU-Sim uArch: cycles simulated: 224767  inst.: 23361379 (ipc=17.5) sim_rate=139055 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 12:54:23 2016
GPGPU-Sim uArch: cycles simulated: 226767  inst.: 23391226 (ipc=17.4) sim_rate=138409 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 12:54:24 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(10,0,0) tid=(458,0,0)
GPGPU-Sim uArch: cycles simulated: 228767  inst.: 23424970 (ipc=17.4) sim_rate=137793 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 12:54:25 2016
GPGPU-Sim uArch: cycles simulated: 230767  inst.: 23455747 (ipc=17.4) sim_rate=137168 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 12:54:26 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(11,0,0) tid=(401,0,0)
GPGPU-Sim uArch: cycles simulated: 232767  inst.: 23491731 (ipc=17.4) sim_rate=136579 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 12:54:27 2016
GPGPU-Sim uArch: cycles simulated: 234767  inst.: 23522480 (ipc=17.4) sim_rate=135968 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 12:54:28 2016
GPGPU-Sim uArch: cycles simulated: 236767  inst.: 23557395 (ipc=17.4) sim_rate=135387 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 12:54:29 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 238767  inst.: 23596625 (ipc=17.4) sim_rate=134837 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 12:54:30 2016
GPGPU-Sim uArch: cycles simulated: 240267  inst.: 23629264 (ipc=17.5) sim_rate=134257 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 12:54:31 2016
GPGPU-Sim uArch: cycles simulated: 242267  inst.: 23665427 (ipc=17.5) sim_rate=133702 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 12:54:32 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(8,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 244267  inst.: 23695445 (ipc=17.4) sim_rate=133120 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 12:54:33 2016
GPGPU-Sim uArch: cycles simulated: 246267  inst.: 23731928 (ipc=17.5) sim_rate=132580 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 12:54:34 2016
GPGPU-Sim uArch: cycles simulated: 248267  inst.: 23763475 (ipc=17.4) sim_rate=132019 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 12:54:35 2016
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(2,0,0) tid=(471,0,0)
GPGPU-Sim uArch: cycles simulated: 250267  inst.: 23797789 (ipc=17.4) sim_rate=131479 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 12:54:36 2016
GPGPU-Sim uArch: cycles simulated: 252267  inst.: 23827921 (ipc=17.4) sim_rate=130922 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 12:54:37 2016
GPGPU-Sim uArch: cycles simulated: 254267  inst.: 23856606 (ipc=17.3) sim_rate=130363 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 12:54:38 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(3,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 256267  inst.: 23883579 (ipc=17.2) sim_rate=129802 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 12:54:39 2016
GPGPU-Sim uArch: cycles simulated: 258267  inst.: 23917902 (ipc=17.2) sim_rate=129285 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 12:54:40 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(6,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 260267  inst.: 23952595 (ipc=17.2) sim_rate=128777 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 12:54:41 2016
GPGPU-Sim uArch: cycles simulated: 262267  inst.: 23980417 (ipc=17.2) sim_rate=128237 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 12:54:42 2016
GPGPU-Sim uArch: cycles simulated: 264267  inst.: 24012250 (ipc=17.2) sim_rate=127724 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 12:54:43 2016
GPGPU-Sim uArch: cycles simulated: 266267  inst.: 24042352 (ipc=17.1) sim_rate=127208 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 12:54:44 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(6,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 268267  inst.: 24067903 (ipc=17.1) sim_rate=126673 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 12:54:45 2016
GPGPU-Sim uArch: cycles simulated: 270267  inst.: 24097041 (ipc=17.0) sim_rate=126162 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 12:54:46 2016
GPGPU-Sim uArch: cycles simulated: 272267  inst.: 24126807 (ipc=17.0) sim_rate=125660 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 12:54:47 2016
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(23,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 274267  inst.: 24152140 (ipc=16.9) sim_rate=125140 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 12:54:48 2016
GPGPU-Sim uArch: cycles simulated: 276267  inst.: 24182409 (ipc=16.9) sim_rate=124651 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 12:54:49 2016
GPGPU-Sim uArch: cycles simulated: 278267  inst.: 24211140 (ipc=16.8) sim_rate=124159 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 12:54:50 2016
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(26,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 280267  inst.: 24235733 (ipc=16.8) sim_rate=123651 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 12:54:51 2016
GPGPU-Sim uArch: cycles simulated: 282267  inst.: 24266967 (ipc=16.8) sim_rate=123182 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 12:54:52 2016
GPGPU-Sim uArch: cycles simulated: 284267  inst.: 24293155 (ipc=16.7) sim_rate=122692 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 12:54:53 2016
GPGPU-Sim uArch: cycles simulated: 286267  inst.: 24315420 (ipc=16.6) sim_rate=122188 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 12:54:54 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 287767  inst.: 24342622 (ipc=16.6) sim_rate=121713 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 12:54:55 2016
GPGPU-Sim uArch: cycles simulated: 289767  inst.: 24370273 (ipc=16.6) sim_rate=121245 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 12:54:56 2016
GPGPU-Sim uArch: cycles simulated: 291767  inst.: 24400231 (ipc=16.6) sim_rate=120793 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 12:54:57 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(4,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 293767  inst.: 24430210 (ipc=16.6) sim_rate=120345 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 12:54:58 2016
GPGPU-Sim uArch: cycles simulated: 295767  inst.: 24455564 (ipc=16.5) sim_rate=119880 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 12:54:59 2016
GPGPU-Sim uArch: cycles simulated: 297767  inst.: 24483519 (ipc=16.5) sim_rate=119431 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 12:55:00 2016
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(21,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 299767  inst.: 24515432 (ipc=16.5) sim_rate=119006 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 12:55:01 2016
GPGPU-Sim uArch: cycles simulated: 301767  inst.: 24538611 (ipc=16.4) sim_rate=118544 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 12:55:02 2016
GPGPU-Sim uArch: cycles simulated: 304267  inst.: 24572797 (ipc=16.4) sim_rate=118138 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 12:55:03 2016
GPGPU-Sim uArch: cycles simulated: 306267  inst.: 24598818 (ipc=16.3) sim_rate=117697 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 12:55:04 2016
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(21,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 308267  inst.: 24632021 (ipc=16.3) sim_rate=117295 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 12:55:05 2016
GPGPU-Sim uArch: cycles simulated: 310267  inst.: 24660418 (ipc=16.3) sim_rate=116874 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 12:55:06 2016
GPGPU-Sim uArch: cycles simulated: 312267  inst.: 24692528 (ipc=16.3) sim_rate=116474 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 12:55:07 2016
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(17,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 314267  inst.: 24722803 (ipc=16.3) sim_rate=116069 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 12:55:08 2016
GPGPU-Sim uArch: cycles simulated: 316267  inst.: 24749210 (ipc=16.2) sim_rate=115650 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 12:55:09 2016
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(8,0,0) tid=(507,0,0)
GPGPU-Sim uArch: cycles simulated: 318767  inst.: 24797975 (ipc=16.3) sim_rate=115339 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 12:55:10 2016
GPGPU-Sim uArch: cycles simulated: 320767  inst.: 24829549 (ipc=16.3) sim_rate=114951 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 12:55:11 2016
GPGPU-Sim uArch: cycles simulated: 322767  inst.: 24855890 (ipc=16.2) sim_rate=114543 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 12:55:12 2016
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(23,0,0) tid=(466,0,0)
GPGPU-Sim uArch: cycles simulated: 324767  inst.: 24894014 (ipc=16.3) sim_rate=114192 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 12:55:13 2016
GPGPU-Sim uArch: cycles simulated: 327267  inst.: 24931092 (ipc=16.3) sim_rate=113840 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 12:55:14 2016
GPGPU-Sim uArch: cycles simulated: 329267  inst.: 24960971 (ipc=16.2) sim_rate=113458 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 12:55:15 2016
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(20,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 331267  inst.: 24987460 (ipc=16.2) sim_rate=113065 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 12:55:16 2016
GPGPU-Sim uArch: cycles simulated: 333267  inst.: 25022866 (ipc=16.2) sim_rate=112715 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 12:55:17 2016
GPGPU-Sim uArch: cycles simulated: 335767  inst.: 25052620 (ipc=16.2) sim_rate=112343 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 12:55:18 2016
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(25,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 337767  inst.: 25080300 (ipc=16.1) sim_rate=111965 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 12:55:19 2016
GPGPU-Sim uArch: cycles simulated: 340267  inst.: 25117141 (ipc=16.1) sim_rate=111631 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 12:55:20 2016
GPGPU-Sim uArch: cycles simulated: 342267  inst.: 25148032 (ipc=16.1) sim_rate=111274 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 12:55:21 2016
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(6,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 344267  inst.: 25179159 (ipc=16.1) sim_rate=110921 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 12:55:22 2016
GPGPU-Sim uArch: cycles simulated: 346767  inst.: 25221233 (ipc=16.1) sim_rate=110619 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 12:55:23 2016
GPGPU-Sim uArch: cycles simulated: 348767  inst.: 25246648 (ipc=16.1) sim_rate=110247 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 12:55:24 2016
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(20,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 350767  inst.: 25282360 (ipc=16.1) sim_rate=109923 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 12:55:25 2016
GPGPU-Sim uArch: cycles simulated: 353267  inst.: 25318111 (ipc=16.1) sim_rate=109602 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 12:55:26 2016
GPGPU-Sim uArch: cycles simulated: 355267  inst.: 25345820 (ipc=16.1) sim_rate=109249 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 12:55:27 2016
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(16,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 357767  inst.: 25379500 (ipc=16.0) sim_rate=108924 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 12:55:28 2016
GPGPU-Sim uArch: cycles simulated: 359767  inst.: 25412709 (ipc=16.0) sim_rate=108601 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 12:55:29 2016
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(25,0,0) tid=(301,0,0)
GPGPU-Sim uArch: cycles simulated: 362267  inst.: 25448588 (ipc=16.0) sim_rate=108291 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 12:55:30 2016
GPGPU-Sim uArch: cycles simulated: 364267  inst.: 25475870 (ipc=16.0) sim_rate=107948 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 12:55:31 2016
GPGPU-Sim uArch: cycles simulated: 366767  inst.: 25513978 (ipc=16.0) sim_rate=107653 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 12:55:32 2016
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(1,0,0) tid=(508,0,0)
GPGPU-Sim uArch: cycles simulated: 369267  inst.: 25552863 (ipc=16.0) sim_rate=107364 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 12:55:33 2016
GPGPU-Sim uArch: cycles simulated: 371267  inst.: 25582400 (ipc=16.0) sim_rate=107039 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 12:55:34 2016
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,0,0) tid=(418,0,0)
GPGPU-Sim uArch: cycles simulated: 373767  inst.: 25626680 (ipc=16.0) sim_rate=106777 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 12:55:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (227748,147267), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(227749,147267)
GPGPU-Sim uArch: cycles simulated: 375767  inst.: 25654577 (ipc=16.0) sim_rate=106450 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 12:55:36 2016
GPGPU-Sim uArch: cycles simulated: 377767  inst.: 25687268 (ipc=16.0) sim_rate=106145 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 12:55:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (231055,147267), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(231056,147267)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(22,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 379767  inst.: 25726731 (ipc=16.0) sim_rate=105871 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 12:55:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (233249,147267), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(233250,147267)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (233918,147267), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(233919,147267)
GPGPU-Sim uArch: cycles simulated: 381767  inst.: 25767941 (ipc=16.1) sim_rate=105606 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 12:55:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (235099,147267), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(235100,147267)
GPGPU-Sim uArch: cycles simulated: 383767  inst.: 25803887 (ipc=16.1) sim_rate=105321 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 12:55:40 2016
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(18,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (236989,147267), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(236990,147267)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (237185,147267), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(237186,147267)
GPGPU-Sim uArch: cycles simulated: 385267  inst.: 25835466 (ipc=16.1) sim_rate=105022 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 12:55:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (238660,147267), 1 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(238661,147267)
GPGPU-Sim uArch: cycles simulated: 386767  inst.: 25866561 (ipc=16.1) sim_rate=104722 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 12:55:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (239510,147267), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(239511,147267)
GPGPU-Sim uArch: cycles simulated: 388267  inst.: 25901068 (ipc=16.2) sim_rate=104439 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 12:55:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (241030,147267), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(241031,147267)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(24,0,0) tid=(441,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (242228,147267), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(242229,147267)
GPGPU-Sim uArch: cycles simulated: 389767  inst.: 25936775 (ipc=16.2) sim_rate=104163 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 12:55:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (242880,147267), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(242881,147267)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (243001,147267), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(243002,147267)
GPGPU-Sim uArch: cycles simulated: 391267  inst.: 25974309 (ipc=16.3) sim_rate=103897 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 12:55:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (244264,147267), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(244265,147267)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (244504,147267), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(244505,147267)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(43,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 392767  inst.: 26022621 (ipc=16.4) sim_rate=103675 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 12:55:46 2016
GPGPU-Sim uArch: cycles simulated: 394267  inst.: 26052266 (ipc=16.4) sim_rate=103382 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 12:55:47 2016
GPGPU-Sim uArch: cycles simulated: 396267  inst.: 26082054 (ipc=16.4) sim_rate=103091 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 12:55:48 2016
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(32,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 397767  inst.: 26112273 (ipc=16.4) sim_rate=102804 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 12:55:49 2016
GPGPU-Sim uArch: cycles simulated: 399767  inst.: 26146287 (ipc=16.4) sim_rate=102534 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 12:55:50 2016
GPGPU-Sim uArch: cycles simulated: 401267  inst.: 26173803 (ipc=16.4) sim_rate=102241 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 12:55:51 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(41,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 403267  inst.: 26213649 (ipc=16.4) sim_rate=101998 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 12:55:52 2016
GPGPU-Sim uArch: cycles simulated: 404767  inst.: 26233721 (ipc=16.4) sim_rate=101681 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 12:55:53 2016
GPGPU-Sim uArch: cycles simulated: 406767  inst.: 26263481 (ipc=16.4) sim_rate=101403 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 12:55:54 2016
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(31,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 408767  inst.: 26290043 (ipc=16.4) sim_rate=101115 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 12:55:55 2016
GPGPU-Sim uArch: cycles simulated: 410267  inst.: 26314586 (ipc=16.4) sim_rate=100822 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 12:55:56 2016
GPGPU-Sim uArch: cycles simulated: 412267  inst.: 26342554 (ipc=16.4) sim_rate=100544 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 12:55:57 2016
GPGPU-Sim uArch: cycles simulated: 414267  inst.: 26365742 (ipc=16.3) sim_rate=100249 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 12:55:58 2016
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(43,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 416267  inst.: 26389349 (ipc=16.3) sim_rate=99959 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 12:55:59 2016
GPGPU-Sim uArch: cycles simulated: 418267  inst.: 26414837 (ipc=16.3) sim_rate=99678 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 12:56:00 2016
GPGPU-Sim uArch: cycles simulated: 419767  inst.: 26435876 (ipc=16.3) sim_rate=99382 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 12:56:01 2016
GPGPU-Sim uArch: cycles simulated: 421767  inst.: 26460053 (ipc=16.2) sim_rate=99101 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 12:56:02 2016
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(41,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 423767  inst.: 26487448 (ipc=16.2) sim_rate=98833 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 12:56:03 2016
GPGPU-Sim uArch: cycles simulated: 425767  inst.: 26515279 (ipc=16.2) sim_rate=98569 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 12:56:04 2016
GPGPU-Sim uArch: cycles simulated: 427767  inst.: 26544181 (ipc=16.2) sim_rate=98311 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 12:56:05 2016
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(43,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 429767  inst.: 26574130 (ipc=16.2) sim_rate=98059 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 12:56:06 2016
GPGPU-Sim uArch: cycles simulated: 431267  inst.: 26596574 (ipc=16.2) sim_rate=97781 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 12:56:07 2016
GPGPU-Sim uArch: cycles simulated: 433267  inst.: 26625393 (ipc=16.2) sim_rate=97528 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 12:56:08 2016
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(22,0,0) tid=(312,0,0)
GPGPU-Sim uArch: cycles simulated: 435267  inst.: 26651418 (ipc=16.1) sim_rate=97267 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 12:56:09 2016
GPGPU-Sim uArch: cycles simulated: 437267  inst.: 26677353 (ipc=16.1) sim_rate=97008 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 12:56:10 2016
GPGPU-Sim uArch: cycles simulated: 439267  inst.: 26703076 (ipc=16.1) sim_rate=96750 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 12:56:11 2016
GPGPU-Sim uArch: cycles simulated: 441267  inst.: 26731225 (ipc=16.1) sim_rate=96502 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 12:56:12 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(31,0,0) tid=(273,0,0)
GPGPU-Sim uArch: cycles simulated: 442767  inst.: 26758230 (ipc=16.1) sim_rate=96252 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 12:56:13 2016
GPGPU-Sim uArch: cycles simulated: 444767  inst.: 26782920 (ipc=16.1) sim_rate=95996 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 12:56:14 2016
GPGPU-Sim uArch: cycles simulated: 446767  inst.: 26813550 (ipc=16.1) sim_rate=95762 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 12:56:15 2016
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(34,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 448767  inst.: 26847384 (ipc=16.1) sim_rate=95542 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 12:56:16 2016
GPGPU-Sim uArch: cycles simulated: 450767  inst.: 26876814 (ipc=16.1) sim_rate=95307 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 12:56:17 2016
GPGPU-Sim uArch: cycles simulated: 452767  inst.: 26898407 (ipc=16.0) sim_rate=95047 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 12:56:18 2016
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(28,0,0) tid=(444,0,0)
GPGPU-Sim uArch: cycles simulated: 454767  inst.: 26931204 (ipc=16.0) sim_rate=94828 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 12:56:19 2016
GPGPU-Sim uArch: cycles simulated: 456267  inst.: 26955745 (ipc=16.0) sim_rate=94581 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 12:56:20 2016
GPGPU-Sim uArch: cycles simulated: 458267  inst.: 26980683 (ipc=16.0) sim_rate=94338 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 12:56:21 2016
GPGPU-Sim uArch: cycles simulated: 460267  inst.: 27008910 (ipc=16.0) sim_rate=94107 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 12:56:22 2016
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(41,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 462267  inst.: 27037448 (ipc=16.0) sim_rate=93880 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 12:56:23 2016
GPGPU-Sim uArch: cycles simulated: 464267  inst.: 27072318 (ipc=16.0) sim_rate=93675 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 12:56:24 2016
GPGPU-Sim uArch: cycles simulated: 466267  inst.: 27105908 (ipc=16.0) sim_rate=93468 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 12:56:25 2016
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(18,0,0) tid=(355,0,0)
GPGPU-Sim uArch: cycles simulated: 468267  inst.: 27143110 (ipc=16.0) sim_rate=93275 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 12:56:26 2016
GPGPU-Sim uArch: cycles simulated: 470267  inst.: 27170460 (ipc=16.0) sim_rate=93049 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 12:56:27 2016
GPGPU-Sim uArch: cycles simulated: 472267  inst.: 27200122 (ipc=16.0) sim_rate=92833 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 12:56:28 2016
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(32,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 474267  inst.: 27234392 (ipc=16.0) sim_rate=92633 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 12:56:29 2016
GPGPU-Sim uArch: cycles simulated: 476267  inst.: 27264285 (ipc=16.0) sim_rate=92421 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 12:56:30 2016
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(31,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 478267  inst.: 27302106 (ipc=16.0) sim_rate=92236 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 12:56:31 2016
GPGPU-Sim uArch: cycles simulated: 479767  inst.: 27321610 (ipc=16.0) sim_rate=91991 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 12:56:32 2016
GPGPU-Sim uArch: cycles simulated: 481767  inst.: 27349806 (ipc=16.0) sim_rate=91777 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 12:56:33 2016
GPGPU-Sim uArch: cycles simulated: 483767  inst.: 27383967 (ipc=16.0) sim_rate=91585 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 12:56:34 2016
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(19,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 486267  inst.: 27421324 (ipc=16.0) sim_rate=91404 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 12:56:35 2016
GPGPU-Sim uArch: cycles simulated: 488267  inst.: 27451123 (ipc=16.0) sim_rate=91199 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 12:56:36 2016
GPGPU-Sim uArch: cycles simulated: 489767  inst.: 27470480 (ipc=16.0) sim_rate=90961 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 12:56:37 2016
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(33,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 491767  inst.: 27501107 (ipc=16.0) sim_rate=90762 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 12:56:38 2016
GPGPU-Sim uArch: cycles simulated: 494267  inst.: 27537637 (ipc=15.9) sim_rate=90584 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 12:56:39 2016
GPGPU-Sim uArch: cycles simulated: 496267  inst.: 27567710 (ipc=15.9) sim_rate=90385 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 12:56:40 2016
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(38,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 498767  inst.: 27600955 (ipc=15.9) sim_rate=90199 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 12:56:41 2016
GPGPU-Sim uArch: cycles simulated: 500267  inst.: 27622207 (ipc=15.9) sim_rate=89974 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 12:56:42 2016
GPGPU-Sim uArch: cycles simulated: 502267  inst.: 27645857 (ipc=15.9) sim_rate=89759 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 12:56:43 2016
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(44,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 504767  inst.: 27685277 (ipc=15.9) sim_rate=89596 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 12:56:44 2016
GPGPU-Sim uArch: cycles simulated: 506767  inst.: 27714263 (ipc=15.9) sim_rate=89400 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 12:56:45 2016
GPGPU-Sim uArch: cycles simulated: 508767  inst.: 27748253 (ipc=15.9) sim_rate=89222 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 12:56:46 2016
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(34,0,0) tid=(375,0,0)
GPGPU-Sim uArch: cycles simulated: 511267  inst.: 27784995 (ipc=15.9) sim_rate=89054 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 12:56:47 2016
GPGPU-Sim uArch: cycles simulated: 513267  inst.: 27811500 (ipc=15.9) sim_rate=88854 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 12:56:48 2016
GPGPU-Sim uArch: cycles simulated: 515767  inst.: 27849886 (ipc=15.9) sim_rate=88693 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 12:56:49 2016
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(25,0,0) tid=(496,0,0)
GPGPU-Sim uArch: cycles simulated: 517767  inst.: 27875991 (ipc=15.8) sim_rate=88495 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 12:56:50 2016
GPGPU-Sim uArch: cycles simulated: 520267  inst.: 27915488 (ipc=15.8) sim_rate=88340 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 12:56:51 2016
GPGPU-Sim uArch: cycles simulated: 522267  inst.: 27944400 (ipc=15.8) sim_rate=88152 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 12:56:52 2016
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(42,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 524267  inst.: 27975295 (ipc=15.8) sim_rate=87972 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 12:56:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (377030,147267), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(377031,147267)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (377326,147267), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(377327,147267)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (377346,147267), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(377347,147267)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (377592,147267), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(377593,147267)
GPGPU-Sim uArch: cycles simulated: 525767  inst.: 28011432 (ipc=15.9) sim_rate=87810 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 12:56:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (378951,147267), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(378952,147267)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (379027,147267), 1 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(379028,147267)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(32,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 527767  inst.: 28068163 (ipc=15.9) sim_rate=87713 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 12:56:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (380560,147267), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(380561,147267)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (381590,147267), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(381591,147267)
GPGPU-Sim uArch: cycles simulated: 529267  inst.: 28103377 (ipc=16.0) sim_rate=87549 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 12:56:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (382480,147267), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(382481,147267)
GPGPU-Sim uArch: cycles simulated: 530767  inst.: 28133623 (ipc=16.0) sim_rate=87371 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 12:56:57 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(30,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (383772,147267), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(383773,147267)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (383911,147267), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(383912,147267)
GPGPU-Sim uArch: cycles simulated: 532267  inst.: 28165940 (ipc=16.0) sim_rate=87201 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 12:56:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (385599,147267), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(385600,147267)
GPGPU-Sim uArch: cycles simulated: 533267  inst.: 28192088 (ipc=16.0) sim_rate=87012 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 12:56:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (387051,147267), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(387052,147267)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (387450,147267), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(387451,147267)
GPGPU-Sim uArch: cycles simulated: 534767  inst.: 28226015 (ipc=16.1) sim_rate=86849 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 12:57:00 2016
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(48,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 536267  inst.: 28257521 (ipc=16.1) sim_rate=86679 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 12:57:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (389373,147267), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(389374,147267)
GPGPU-Sim uArch: cycles simulated: 537767  inst.: 28287448 (ipc=16.1) sim_rate=86505 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 12:57:02 2016
GPGPU-Sim uArch: cycles simulated: 539267  inst.: 28318471 (ipc=16.1) sim_rate=86336 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 12:57:03 2016
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(48,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 540767  inst.: 28345956 (ipc=16.1) sim_rate=86157 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 12:57:04 2016
GPGPU-Sim uArch: cycles simulated: 542267  inst.: 28374157 (ipc=16.1) sim_rate=85982 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 12:57:05 2016
GPGPU-Sim uArch: cycles simulated: 544267  inst.: 28413354 (ipc=16.1) sim_rate=85840 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 12:57:06 2016
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(52,0,0) tid=(329,0,0)
GPGPU-Sim uArch: cycles simulated: 545767  inst.: 28437677 (ipc=16.1) sim_rate=85655 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 12:57:07 2016
GPGPU-Sim uArch: cycles simulated: 547767  inst.: 28469516 (ipc=16.1) sim_rate=85494 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 12:57:08 2016
GPGPU-Sim uArch: cycles simulated: 549267  inst.: 28492508 (ipc=16.1) sim_rate=85306 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 12:57:09 2016
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(57,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 551267  inst.: 28522919 (ipc=16.1) sim_rate=85143 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 12:57:10 2016
