#ifndef __AW87339_SPK_H__
#define __AW87339_SPK_H__

unsigned char aw87339_spk_kspk_cfg_default[] = {
	/*0x00, 0x39,  CHIPID REG */
	0x01, 0x06,
	0x02, 0xA3,
	0x03, 0x06,
	0x04, 0x05,
	0x05, 0x10,
	0x06, 0x07,
	0x07, 0x52,
	0x08, 0x06,
	0x09, 0x08,
	0x0A, 0x96,
	0x62, 0x01,
	0x63, 0x00,
	0x64, 0x00,
	0x01, 0x0E
};

unsigned char aw87339_spk_drcv_cfg_default[] = {
	/*0x00, 0x39,  CHIPID REG */
	0x01, 0x02,
	0x02, 0xAB,
	0x03, 0x06,
	0x04, 0x05,
	0x05, 0x00,
	0x06, 0x0F,
	0x07, 0x52,
	0x08, 0x09,
	0x09, 0x08,
	0x0A, 0x97,
	0x62, 0x01,
	0x63, 0x00,
	0x64, 0x00,
	0x01, 0x0A
};

unsigned char aw87339_spk_abrcv_cfg_default[] = {
	/*0x00, 0x39,  CHIPID REG */
	0x01, 0x02,
	0x02, 0xAF,
	0x03, 0x06,
	0x04, 0x05,
	0x05, 0x00,
	0x06, 0x0F,
	0x07, 0x52,
	0x08, 0x09,
	0x09, 0x08,
	0x0A, 0x97,
	0x62, 0x01,
	0x63, 0x00,
	0x64, 0x00,
	0x01, 0x0A
};

unsigned char aw87339_spk_rcvspk_cfg_default[] = {
	/*0x00, 0x39,  CHIPID REG */
	0x01, 0x06,
	0x02, 0xB3,
	0x03, 0x06,
	0x04, 0x05,
	0x05, 0x00,
	0x06, 0x07,
	0x07, 0x52,
	0x08, 0x06,
	0x09, 0x08,
	0x0A, 0x96,
	0x62, 0x01,
	0x63, 0x00,
	0x64, 0x00,
	0x01, 0x0E
};

/******************************************************
 *
 *Load config function
 *This driver will use load firmware if AW20036_BIN_CONFIG be defined
 *****************************************************/
#define AWINIC_CFG_UPDATE_DELAY

#define AW_I2C_RETRIES 5
#define AW_I2C_RETRY_DELAY 2
#define AW_READ_CHIPID_RETRIES 5
#define AW_READ_CHIPID_RETRY_DELAY 2

#define aw87339_spk_REG_CHIPID      0x00
#define aw87339_spk_REG_SYSCTRL     0x01
#define aw87339_spk_REG_MODECTRL    0x02
#define aw87339_spk_REG_CPOVP       0x03
#define aw87339_spk_REG_CPP         0x04
#define aw87339_spk_REG_GAIN        0x05
#define aw87339_spk_REG_AGC3_PO     0x06
#define aw87339_spk_REG_AGC3        0x07
#define aw87339_spk_REG_AGC2_PO     0x08
#define aw87339_spk_REG_AGC2        0x09
#define aw87339_spk_REG_AGC1        0x0A

#define aw87339_spk_REG_DFT1        0x62
#define aw87339_spk_REG_DFT2        0x63
#define aw87339_spk_REG_ENCRY       0x64

#define aw87339_spk_CHIP_DISABLE    0x0C

#define AW87339_SPK_CHIPID          0x39

#define REG_NONE_ACCESS         0
#define REG_RD_ACCESS           (1 << 0)
#define REG_WR_ACCESS           (1 << 1)
#define aw87339_spk_REG_MAX         0xFF

const unsigned char aw87339_spk_reg_access[aw87339_spk_REG_MAX] = {
	[aw87339_spk_REG_CHIPID] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_SYSCTRL] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_MODECTRL] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_CPOVP] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_CPP] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_GAIN] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_AGC3_PO] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_AGC3] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_AGC2_PO] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_AGC2] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_AGC1] = REG_RD_ACCESS | REG_WR_ACCESS,
	[aw87339_spk_REG_DFT1] = REG_RD_ACCESS,
	[aw87339_spk_REG_DFT2] = REG_RD_ACCESS,
	[aw87339_spk_REG_ENCRY] = REG_RD_ACCESS,
};

struct aw87339_spk_container {
	int len;
	unsigned char data[];
};

struct aw87339_spk {
	struct i2c_client *i2c_client;
	int reset_gpio;
	unsigned char init_flag;
	unsigned char hwen_flag;
	unsigned char kspk_cfg_update_flag;
	unsigned char drcv_cfg_update_flag;
	unsigned char abrcv_cfg_update_flag;
	unsigned char rcvspk_cfg_update_flag;
	struct hrtimer cfg_timer;
	struct mutex cfg_lock;
	struct work_struct cfg_work;
	struct delayed_work ram_work;
};

/****************************************************
 * aw87339_spk functions
 ****************************************************/
extern unsigned char aw87339_spk_audio_off(void);
extern unsigned char aw87339_spk_audio_kspk(void);
extern unsigned char aw87339_spk_audio_drcv(void);
extern unsigned char aw87339_spk_audio_abrcv(void);
extern unsigned char aw87339_spk_audio_rcvspk(void);
#endif
