{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744027461764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744027461765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 20:04:21 2025 " "Processing started: Mon Apr  7 20:04:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744027461765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027461765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lanqiao_15_mocks_2 -c lanqiao_15_mocks_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lanqiao_15_mocks_2 -c lanqiao_15_mocks_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027461765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744027462157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744027462157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027469438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027469438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_cnt " "Found entity 1: time_cnt" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027469440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027469440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027469442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027469442 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_ctrler.v(129) " "Verilog HDL information at i2c_ctrler.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744027469445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrler " "Found entity 1: i2c_ctrler" {  } { { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027469446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027469446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom_3bytes_rw " "Found entity 1: eeprom_3bytes_rw" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027469448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027469448 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit caseg_to_hc595.v(20) " "Verilog HDL Declaration warning at caseg_to_hc595.v(20): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/caseg_to_hc595.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744027469450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/caseg_to_hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/caseg_to_hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 caseg_to_hc595 " "Found entity 1: caseg_to_hc595" {  } { { "../rtl/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/caseg_to_hc595.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027469450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027469450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/bit_to_caseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/project_23_1/lanqiao_15_mocks_2/rtl/bit_to_caseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_caseg " "Found entity 1: bit_to_caseg" {  } { { "../rtl/bit_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/bit_to_caseg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027469452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027469452 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(16) " "Verilog HDL Parameter Declaration warning at key.v(16): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469453 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(27) " "Verilog HDL Parameter Declaration warning at key.v(27): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469453 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(38) " "Verilog HDL Parameter Declaration warning at key.v(38): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469453 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(39) " "Verilog HDL Parameter Declaration warning at key.v(39): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469453 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(61) " "Verilog HDL Parameter Declaration warning at key.v(61): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469453 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(85) " "Verilog HDL Parameter Declaration warning at key.v(85): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469453 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eeprom_3bytes_rw eeprom_3bytes_rw.v(21) " "Verilog HDL Parameter Declaration warning at eeprom_3bytes_rw.v(21): Parameter Declaration in module \"eeprom_3bytes_rw\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469454 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eeprom_3bytes_rw eeprom_3bytes_rw.v(22) " "Verilog HDL Parameter Declaration warning at eeprom_3bytes_rw.v(22): Parameter Declaration in module \"eeprom_3bytes_rw\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469454 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eeprom_3bytes_rw eeprom_3bytes_rw.v(79) " "Verilog HDL Parameter Declaration warning at eeprom_3bytes_rw.v(79): Parameter Declaration in module \"eeprom_3bytes_rw\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469454 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eeprom_3bytes_rw eeprom_3bytes_rw.v(80) " "Verilog HDL Parameter Declaration warning at eeprom_3bytes_rw.v(80): Parameter Declaration in module \"eeprom_3bytes_rw\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469454 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(53) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(53): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(63) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(63): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(73) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(73): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrler i2c_ctrler.v(74) " "Verilog HDL Parameter Declaration warning at i2c_ctrler.v(74): Parameter Declaration in module \"i2c_ctrler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469455 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "time_cnt time_cnt.v(29) " "Verilog HDL Parameter Declaration warning at time_cnt.v(29): Parameter Declaration in module \"time_cnt\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "time_cnt time_cnt.v(30) " "Verilog HDL Parameter Declaration warning at time_cnt.v(30): Parameter Declaration in module \"time_cnt\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744027469464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744027469498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(82) " "Verilog HDL assignment warning at top_module.v(82): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469500 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(83) " "Verilog HDL assignment warning at top_module.v(83): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469500 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(84) " "Verilog HDL assignment warning at top_module.v(84): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469500 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(94) " "Verilog HDL assignment warning at top_module.v(94): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469500 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(183) " "Verilog HDL assignment warning at top_module.v(183): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469501 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(184) " "Verilog HDL assignment warning at top_module.v(184): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469501 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(186) " "Verilog HDL assignment warning at top_module.v(186): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469502 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_module.v(187) " "Verilog HDL assignment warning at top_module.v(187): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469502 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key1_inst " "Elaborating entity \"key\" for hierarchy \"key:key1_inst\"" {  } { { "../rtl/top_module.v" "key1_inst" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744027469521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(23) " "Verilog HDL assignment warning at key.v(23): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469522 "|test1|key:key_wr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(46) " "Verilog HDL assignment warning at key.v(46): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469522 "|test1|key:key_wr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(70) " "Verilog HDL assignment warning at key.v(70): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469522 "|test1|key:key_wr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(94) " "Verilog HDL assignment warning at key.v(94): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/key.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469522 "|test1|key:key_wr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eeprom_3bytes_rw eeprom_3bytes_rw:eeprom_3bytes_rw_inst " "Elaborating entity \"eeprom_3bytes_rw\" for hierarchy \"eeprom_3bytes_rw:eeprom_3bytes_rw_inst\"" {  } { { "../rtl/top_module.v" "eeprom_3bytes_rw_inst" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744027469523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 eeprom_3bytes_rw.v(30) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(30): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469525 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 eeprom_3bytes_rw.v(35) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(35): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469525 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(110) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(110): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469525 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(112) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(112): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469525 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(114) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(114): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469525 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(122) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(122): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469525 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(123) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(123): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469525 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eeprom_3bytes_rw.v(124) " "Verilog HDL assignment warning at eeprom_3bytes_rw.v(124): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/eeprom_3bytes_rw.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469525 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrler eeprom_3bytes_rw:eeprom_3bytes_rw_inst\|i2c_ctrler:i2c_ctrler_inst " "Elaborating entity \"i2c_ctrler\" for hierarchy \"eeprom_3bytes_rw:eeprom_3bytes_rw_inst\|i2c_ctrler:i2c_ctrler_inst\"" {  } { { "../rtl/eeprom_3bytes_rw.v" "i2c_ctrler_inst" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/eeprom_3bytes_rw.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744027469526 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "i2c_ctrler.v(140) " "Verilog HDL Case Statement warning at i2c_ctrler.v(140): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 140 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1744027469529 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst|i2c_ctrler:i2c_ctrler_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "i2c_ctrler.v(233) " "Verilog HDL Case Statement warning at i2c_ctrler.v(233): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 233 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1744027469529 "|test1|eeprom_3bytes_rw:eeprom_3bytes_rw_inst|i2c_ctrler:i2c_ctrler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_cnt time_cnt:time_cnt_inst " "Elaborating entity \"time_cnt\" for hierarchy \"time_cnt:time_cnt_inst\"" {  } { { "../rtl/top_module.v" "time_cnt_inst" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744027469530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(56) " "Verilog HDL assignment warning at time_cnt.v(56): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469531 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(61) " "Verilog HDL assignment warning at time_cnt.v(61): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469531 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(62) " "Verilog HDL assignment warning at time_cnt.v(62): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469531 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(67) " "Verilog HDL assignment warning at time_cnt.v(67): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469531 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(72) " "Verilog HDL assignment warning at time_cnt.v(72): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469531 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(73) " "Verilog HDL assignment warning at time_cnt.v(73): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469531 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(78) " "Verilog HDL assignment warning at time_cnt.v(78): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469531 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(83) " "Verilog HDL assignment warning at time_cnt.v(83): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469531 "|top_module|time_cnt:time_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_cnt.v(84) " "Verilog HDL assignment warning at time_cnt.v(84): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/time_cnt.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/time_cnt.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469531 "|top_module|time_cnt:time_cnt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_caseg bit_to_caseg:bit_to_caseg_inst " "Elaborating entity \"bit_to_caseg\" for hierarchy \"bit_to_caseg:bit_to_caseg_inst\"" {  } { { "../rtl/top_module.v" "bit_to_caseg_inst" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744027469532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_to_caseg.v(34) " "Verilog HDL assignment warning at bit_to_caseg.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/bit_to_caseg.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469533 "|test1|bit_to_caseg:bit_to_caseg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bit_to_caseg.v(55) " "Verilog HDL assignment warning at bit_to_caseg.v(55): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/bit_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/bit_to_caseg.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469533 "|test1|bit_to_caseg:bit_to_caseg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caseg_to_hc595 caseg_to_hc595:caseg_to_hc595_inst " "Elaborating entity \"caseg_to_hc595\" for hierarchy \"caseg_to_hc595:caseg_to_hc595_inst\"" {  } { { "../rtl/top_module.v" "caseg_to_hc595_inst" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744027469534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 caseg_to_hc595.v(33) " "Verilog HDL assignment warning at caseg_to_hc595.v(33): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/caseg_to_hc595.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469534 "|test1|caseg_to_hc595:caseg_to_hc595_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_to_hc595.v(40) " "Verilog HDL assignment warning at caseg_to_hc595.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/caseg_to_hc595.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744027469534 "|test1|caseg_to_hc595:caseg_to_hc595_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "../rtl/top_module.v" "Mod1" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 187 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744027470770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../rtl/top_module.v" "Div1" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744027470770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../rtl/top_module.v" "Div0" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744027470770 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../rtl/top_module.v" "Mod0" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744027470770 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744027470770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 187 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744027470800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744027470800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744027470800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744027470800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744027470800 ""}  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 187 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744027470800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/quartus_prj/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027470834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027470834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/quartus_prj/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027470845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027470845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/quartus_prj/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027470858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027470858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027470893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027470893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027470926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027470926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744027470931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744027470931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744027470931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744027470931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744027470931 ""}  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744027470931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/quartus_prj/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744027470966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027470966 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 46 -1 0 } } { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 40 -1 0 } } { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 41 -1 0 } } { "../rtl/i2c_ctrler.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/i2c_ctrler.v" 139 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744027471169 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744027471169 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oe GND " "Pin \"oe\" is stuck at GND" {  } { { "../rtl/top_module.v" "" { Text "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/rtl/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744027471776 "|top_module|oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744027471776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744027471836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/quartus_prj/output_files/lanqiao_15_mocks_2.map.smsg " "Generated suppressed messages file D:/DATAFiles/QuartusII/project_23_1/lanqiao_15_mocks_2/quartus_prj/output_files/lanqiao_15_mocks_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027472514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744027472614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744027472614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1233 " "Implemented 1233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744027472680 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744027472680 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1744027472680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1222 " "Implemented 1222 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744027472680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744027472680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744027472695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 20:04:32 2025 " "Processing ended: Mon Apr  7 20:04:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744027472695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744027472695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744027472695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744027472695 ""}
