design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/designer01/projects/kws_final_final/openlane/kws_final_final,CNN_Accelerator_Top,24_06_08_07_52,flow completed,0h22m6s0ms,0h18m34s0ms,40537.347560975606,0.656,16214.939024390244,11.43,-1,1503.23,6812,0,0,0,0,0,0,0,3,3,0,-1,-1,286686,73624,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,128698172.0,0.0,13.11,12.18,2.87,2.81,-1,7411,9454,181,2199,0,0,0,7614,1068,4,285,329,716,1621,697,8,356,665,28,38571,8928,2713,11825,10637,72674,629088.3456,-1,-1,-1,0.0141,0.0145,7.54e-08,-1,-1,-1,4.440000000000001,25.0,40.0,25,1,40,153.18,153.6,0.3,1,16,0.55,1,sky130_fd_sc_hd,AREA 0
