# rtl-design
RTL projects for various applications

## 5-Stage Pipelined CPU
[Pipelined_CPU](./Pipelined_CPU) contains RTL files for a 5-stage pipelined CPU designed for a subset of ARM-v8 ISA.
- The design includes forwarding units, and an accelerate branches unit.
- The benchmarks used for testing the system are also included.