/// Auto-generated register definitions for RTC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rtc {

// ============================================================================
// RTC - Real-time Clock
// Base Address: 0x400E1A60
// ============================================================================

/// RTC Register Structure
struct RTC_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MR;

    /// Time Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMR;

    /// Calendar Register
    /// Offset: 0x000C
    /// Reset value: 0x01210720
    /// Access: read-write
    volatile uint32_t CALR;

    /// Time Alarm Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMALR;

    /// Calendar Alarm Register
    /// Offset: 0x0014
    /// Reset value: 0x01010000
    /// Access: read-write
    volatile uint32_t CALALR;

    /// Status Register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;

    /// Status Clear Command Register
    /// Offset: 0x001C
    /// Access: write-only
    volatile uint32_t SCCR;

    /// Interrupt Enable Register
    /// Offset: 0x0020
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR;

    /// Valid Entry Register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t VER;
    uint8_t RESERVED_0030[180]; ///< Reserved

    /// Write Protect Mode Register
    /// Offset: 0x00E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t WPMR;
};

static_assert(sizeof(RTC_Registers) >= 232, "RTC_Registers size mismatch");

/// RTC peripheral instance
constexpr RTC_Registers* RTC = 
    reinterpret_cast<RTC_Registers*>(0x400E1A60);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rtc
