#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* BL */
#define BL__0__DM__MASK 0x38u
#define BL__0__DM__SHIFT 3
#define BL__0__DR CYREG_PRT0_DR
#define BL__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BL__0__HSIOM_MASK 0x000000F0u
#define BL__0__HSIOM_SHIFT 4u
#define BL__0__INTCFG CYREG_PRT0_INTCFG
#define BL__0__INTSTAT CYREG_PRT0_INTSTAT
#define BL__0__MASK 0x02u
#define BL__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BL__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BL__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BL__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BL__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BL__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BL__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BL__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BL__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BL__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BL__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BL__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BL__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BL__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BL__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BL__0__PC CYREG_PRT0_PC
#define BL__0__PC2 CYREG_PRT0_PC2
#define BL__0__PORT 0u
#define BL__0__PS CYREG_PRT0_PS
#define BL__0__SHIFT 1
#define BL__DR CYREG_PRT0_DR
#define BL__INTCFG CYREG_PRT0_INTCFG
#define BL__INTSTAT CYREG_PRT0_INTSTAT
#define BL__MASK 0x02u
#define BL__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BL__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BL__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BL__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BL__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BL__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BL__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BL__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BL__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BL__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BL__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BL__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BL__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BL__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BL__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BL__PC CYREG_PRT0_PC
#define BL__PC2 CYREG_PRT0_PC2
#define BL__PORT 0u
#define BL__PS CYREG_PRT0_PS
#define BL__SHIFT 1

/* CE */
#define CE__0__DM__MASK 0x38000u
#define CE__0__DM__SHIFT 15
#define CE__0__DR CYREG_PRT2_DR
#define CE__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define CE__0__HSIOM_MASK 0x00F00000u
#define CE__0__HSIOM_SHIFT 20u
#define CE__0__INTCFG CYREG_PRT2_INTCFG
#define CE__0__INTSTAT CYREG_PRT2_INTSTAT
#define CE__0__MASK 0x20u
#define CE__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CE__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CE__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CE__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CE__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CE__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CE__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CE__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CE__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CE__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CE__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CE__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CE__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CE__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CE__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CE__0__PC CYREG_PRT2_PC
#define CE__0__PC2 CYREG_PRT2_PC2
#define CE__0__PORT 2u
#define CE__0__PS CYREG_PRT2_PS
#define CE__0__SHIFT 5
#define CE__DR CYREG_PRT2_DR
#define CE__INTCFG CYREG_PRT2_INTCFG
#define CE__INTSTAT CYREG_PRT2_INTSTAT
#define CE__MASK 0x20u
#define CE__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CE__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CE__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CE__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CE__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CE__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CE__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CE__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CE__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CE__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CE__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CE__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CE__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CE__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CE__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CE__PC CYREG_PRT2_PC
#define CE__PC2 CYREG_PRT2_PC2
#define CE__PORT 2u
#define CE__PS CYREG_PRT2_PS
#define CE__SHIFT 5

/* DC */
#define DC__0__DM__MASK 0x7000u
#define DC__0__DM__SHIFT 12
#define DC__0__DR CYREG_PRT2_DR
#define DC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define DC__0__HSIOM_MASK 0x000F0000u
#define DC__0__HSIOM_SHIFT 16u
#define DC__0__INTCFG CYREG_PRT2_INTCFG
#define DC__0__INTSTAT CYREG_PRT2_INTSTAT
#define DC__0__MASK 0x10u
#define DC__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DC__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DC__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DC__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DC__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DC__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DC__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DC__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DC__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DC__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DC__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DC__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DC__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DC__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DC__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DC__0__PC CYREG_PRT2_PC
#define DC__0__PC2 CYREG_PRT2_PC2
#define DC__0__PORT 2u
#define DC__0__PS CYREG_PRT2_PS
#define DC__0__SHIFT 4
#define DC__DR CYREG_PRT2_DR
#define DC__INTCFG CYREG_PRT2_INTCFG
#define DC__INTSTAT CYREG_PRT2_INTSTAT
#define DC__MASK 0x10u
#define DC__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DC__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DC__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DC__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DC__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DC__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DC__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DC__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DC__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DC__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DC__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DC__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DC__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DC__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DC__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DC__PC CYREG_PRT2_PC
#define DC__PC2 CYREG_PRT2_PC2
#define DC__PORT 2u
#define DC__PS CYREG_PRT2_PS
#define DC__SHIFT 4

/* Clk */
#define Clk__0__DM__MASK 0x1C0u
#define Clk__0__DM__SHIFT 6
#define Clk__0__DR CYREG_PRT2_DR
#define Clk__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Clk__0__HSIOM_MASK 0x00000F00u
#define Clk__0__HSIOM_SHIFT 8u
#define Clk__0__INTCFG CYREG_PRT2_INTCFG
#define Clk__0__INTSTAT CYREG_PRT2_INTSTAT
#define Clk__0__MASK 0x04u
#define Clk__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Clk__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Clk__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Clk__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Clk__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Clk__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Clk__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Clk__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Clk__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Clk__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Clk__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Clk__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Clk__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Clk__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Clk__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Clk__0__PC CYREG_PRT2_PC
#define Clk__0__PC2 CYREG_PRT2_PC2
#define Clk__0__PORT 2u
#define Clk__0__PS CYREG_PRT2_PS
#define Clk__0__SHIFT 2
#define Clk__DR CYREG_PRT2_DR
#define Clk__INTCFG CYREG_PRT2_INTCFG
#define Clk__INTSTAT CYREG_PRT2_INTSTAT
#define Clk__MASK 0x04u
#define Clk__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Clk__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Clk__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Clk__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Clk__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Clk__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Clk__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Clk__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Clk__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Clk__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Clk__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Clk__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Clk__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Clk__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Clk__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Clk__PC CYREG_PRT2_PC
#define Clk__PC2 CYREG_PRT2_PC2
#define Clk__PORT 2u
#define Clk__PS CYREG_PRT2_PS
#define Clk__SHIFT 2

/* Din */
#define Din__0__DM__MASK 0xE00u
#define Din__0__DM__SHIFT 9
#define Din__0__DR CYREG_PRT2_DR
#define Din__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Din__0__HSIOM_MASK 0x0000F000u
#define Din__0__HSIOM_SHIFT 12u
#define Din__0__INTCFG CYREG_PRT2_INTCFG
#define Din__0__INTSTAT CYREG_PRT2_INTSTAT
#define Din__0__MASK 0x08u
#define Din__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Din__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Din__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Din__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Din__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Din__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Din__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Din__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Din__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Din__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Din__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Din__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Din__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Din__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Din__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Din__0__PC CYREG_PRT2_PC
#define Din__0__PC2 CYREG_PRT2_PC2
#define Din__0__PORT 2u
#define Din__0__PS CYREG_PRT2_PS
#define Din__0__SHIFT 3
#define Din__DR CYREG_PRT2_DR
#define Din__INTCFG CYREG_PRT2_INTCFG
#define Din__INTSTAT CYREG_PRT2_INTSTAT
#define Din__MASK 0x08u
#define Din__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Din__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Din__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Din__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Din__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Din__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Din__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Din__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Din__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Din__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Din__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Din__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Din__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Din__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Din__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Din__PC CYREG_PRT2_PC
#define Din__PC2 CYREG_PRT2_PC2
#define Din__PORT 2u
#define Din__PS CYREG_PRT2_PS
#define Din__SHIFT 3

/* Gnd */
#define Gnd__0__DM__MASK 0x07u
#define Gnd__0__DM__SHIFT 0
#define Gnd__0__DR CYREG_PRT2_DR
#define Gnd__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Gnd__0__HSIOM_MASK 0x0000000Fu
#define Gnd__0__HSIOM_SHIFT 0u
#define Gnd__0__INTCFG CYREG_PRT2_INTCFG
#define Gnd__0__INTSTAT CYREG_PRT2_INTSTAT
#define Gnd__0__MASK 0x01u
#define Gnd__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Gnd__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Gnd__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Gnd__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Gnd__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Gnd__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Gnd__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Gnd__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Gnd__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Gnd__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Gnd__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Gnd__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Gnd__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Gnd__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Gnd__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Gnd__0__PC CYREG_PRT2_PC
#define Gnd__0__PC2 CYREG_PRT2_PC2
#define Gnd__0__PORT 2u
#define Gnd__0__PS CYREG_PRT2_PS
#define Gnd__0__SHIFT 0
#define Gnd__DR CYREG_PRT2_DR
#define Gnd__INTCFG CYREG_PRT2_INTCFG
#define Gnd__INTSTAT CYREG_PRT2_INTSTAT
#define Gnd__MASK 0x01u
#define Gnd__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Gnd__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Gnd__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Gnd__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Gnd__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Gnd__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Gnd__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Gnd__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Gnd__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Gnd__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Gnd__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Gnd__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Gnd__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Gnd__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Gnd__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Gnd__PC CYREG_PRT2_PC
#define Gnd__PC2 CYREG_PRT2_PC2
#define Gnd__PORT 2u
#define Gnd__PS CYREG_PRT2_PS
#define Gnd__SHIFT 0

/* RST */
#define RST__0__DM__MASK 0x07u
#define RST__0__DM__SHIFT 0
#define RST__0__DR CYREG_PRT0_DR
#define RST__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define RST__0__HSIOM_MASK 0x0000000Fu
#define RST__0__HSIOM_SHIFT 0u
#define RST__0__INTCFG CYREG_PRT0_INTCFG
#define RST__0__INTSTAT CYREG_PRT0_INTSTAT
#define RST__0__MASK 0x01u
#define RST__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RST__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RST__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RST__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RST__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RST__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RST__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RST__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RST__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RST__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RST__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RST__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RST__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RST__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RST__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RST__0__PC CYREG_PRT0_PC
#define RST__0__PC2 CYREG_PRT0_PC2
#define RST__0__PORT 0u
#define RST__0__PS CYREG_PRT0_PS
#define RST__0__SHIFT 0
#define RST__DR CYREG_PRT0_DR
#define RST__INTCFG CYREG_PRT0_INTCFG
#define RST__INTSTAT CYREG_PRT0_INTSTAT
#define RST__MASK 0x01u
#define RST__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RST__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RST__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RST__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RST__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RST__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RST__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RST__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RST__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RST__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RST__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RST__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RST__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RST__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RST__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RST__PC CYREG_PRT0_PC
#define RST__PC2 CYREG_PRT0_PC2
#define RST__PORT 0u
#define RST__PS CYREG_PRT0_PS
#define RST__SHIFT 0

/* Vcc */
#define Vcc__0__DM__MASK 0x38u
#define Vcc__0__DM__SHIFT 3
#define Vcc__0__DR CYREG_PRT2_DR
#define Vcc__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Vcc__0__HSIOM_MASK 0x000000F0u
#define Vcc__0__HSIOM_SHIFT 4u
#define Vcc__0__INTCFG CYREG_PRT2_INTCFG
#define Vcc__0__INTSTAT CYREG_PRT2_INTSTAT
#define Vcc__0__MASK 0x02u
#define Vcc__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Vcc__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Vcc__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Vcc__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Vcc__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Vcc__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Vcc__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Vcc__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Vcc__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Vcc__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Vcc__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Vcc__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Vcc__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Vcc__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Vcc__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Vcc__0__PC CYREG_PRT2_PC
#define Vcc__0__PC2 CYREG_PRT2_PC2
#define Vcc__0__PORT 2u
#define Vcc__0__PS CYREG_PRT2_PS
#define Vcc__0__SHIFT 1
#define Vcc__DR CYREG_PRT2_DR
#define Vcc__INTCFG CYREG_PRT2_INTCFG
#define Vcc__INTSTAT CYREG_PRT2_INTSTAT
#define Vcc__MASK 0x02u
#define Vcc__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Vcc__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Vcc__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Vcc__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Vcc__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Vcc__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Vcc__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Vcc__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Vcc__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Vcc__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Vcc__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Vcc__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Vcc__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Vcc__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Vcc__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Vcc__PC CYREG_PRT2_PC
#define Vcc__PC2 CYREG_PRT2_PC2
#define Vcc__PORT 2u
#define Vcc__PS CYREG_PRT2_PS
#define Vcc__SHIFT 1

/* I2CM_SCB */
#define I2CM_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define I2CM_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define I2CM_SCB__CTRL CYREG_SCB0_CTRL
#define I2CM_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define I2CM_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define I2CM_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define I2CM_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define I2CM_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define I2CM_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define I2CM_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define I2CM_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define I2CM_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define I2CM_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define I2CM_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2CM_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2CM_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2CM_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2CM_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2CM_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2CM_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2CM_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2CM_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2CM_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2CM_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2CM_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2CM_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2CM_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2CM_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2CM_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2CM_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2CM_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2CM_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2CM_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2CM_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2CM_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2CM_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2CM_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2CM_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2CM_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2CM_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2CM_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2CM_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2CM_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2CM_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2CM_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2CM_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2CM_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2CM_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2CM_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2CM_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2CM_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2CM_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2CM_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2CM_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2CM_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2CM_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2CM_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2CM_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2CM_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2CM_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2CM_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2CM_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2CM_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2CM_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2CM_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2CM_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2CM_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2CM_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2CM_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2CM_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2CM_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2CM_SCB__SS0_POSISTION 0u
#define I2CM_SCB__SS1_POSISTION 1u
#define I2CM_SCB__SS2_POSISTION 2u
#define I2CM_SCB__SS3_POSISTION 3u
#define I2CM_SCB__STATUS CYREG_SCB0_STATUS
#define I2CM_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2CM_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2CM_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2CM_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2CM_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2CM_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2CM_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2CM_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2CM_SCB_IRQ */
#define I2CM_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2CM_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2CM_SCB_IRQ__INTC_MASK 0x400u
#define I2CM_SCB_IRQ__INTC_NUMBER 10u
#define I2CM_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2CM_SCB_IRQ__INTC_PRIOR_NUM 1u
#define I2CM_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2CM_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2CM_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2CM_SCBCLK */
#define I2CM_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2CM_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define I2CM_SCBCLK__ENABLE_MASK 0x80000000u
#define I2CM_SCBCLK__MASK 0x80000000u
#define I2CM_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* I2CM_scl */
#define I2CM_scl__0__DM__MASK 0x07u
#define I2CM_scl__0__DM__SHIFT 0
#define I2CM_scl__0__DR CYREG_PRT4_DR
#define I2CM_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2CM_scl__0__HSIOM_MASK 0x0000000Fu
#define I2CM_scl__0__HSIOM_SHIFT 0u
#define I2CM_scl__0__INTCFG CYREG_PRT4_INTCFG
#define I2CM_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2CM_scl__0__MASK 0x01u
#define I2CM_scl__0__PC CYREG_PRT4_PC
#define I2CM_scl__0__PC2 CYREG_PRT4_PC2
#define I2CM_scl__0__PORT 4u
#define I2CM_scl__0__PS CYREG_PRT4_PS
#define I2CM_scl__0__SHIFT 0
#define I2CM_scl__DR CYREG_PRT4_DR
#define I2CM_scl__INTCFG CYREG_PRT4_INTCFG
#define I2CM_scl__INTSTAT CYREG_PRT4_INTSTAT
#define I2CM_scl__MASK 0x01u
#define I2CM_scl__PC CYREG_PRT4_PC
#define I2CM_scl__PC2 CYREG_PRT4_PC2
#define I2CM_scl__PORT 4u
#define I2CM_scl__PS CYREG_PRT4_PS
#define I2CM_scl__SHIFT 0

/* I2CM_sda */
#define I2CM_sda__0__DM__MASK 0x38u
#define I2CM_sda__0__DM__SHIFT 3
#define I2CM_sda__0__DR CYREG_PRT4_DR
#define I2CM_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2CM_sda__0__HSIOM_MASK 0x000000F0u
#define I2CM_sda__0__HSIOM_SHIFT 4u
#define I2CM_sda__0__INTCFG CYREG_PRT4_INTCFG
#define I2CM_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2CM_sda__0__MASK 0x02u
#define I2CM_sda__0__PC CYREG_PRT4_PC
#define I2CM_sda__0__PC2 CYREG_PRT4_PC2
#define I2CM_sda__0__PORT 4u
#define I2CM_sda__0__PS CYREG_PRT4_PS
#define I2CM_sda__0__SHIFT 1
#define I2CM_sda__DR CYREG_PRT4_DR
#define I2CM_sda__INTCFG CYREG_PRT4_INTCFG
#define I2CM_sda__INTSTAT CYREG_PRT4_INTSTAT
#define I2CM_sda__MASK 0x02u
#define I2CM_sda__PC CYREG_PRT4_PC
#define I2CM_sda__PC2 CYREG_PRT4_PC2
#define I2CM_sda__PORT 4u
#define I2CM_sda__PS CYREG_PRT4_PS
#define I2CM_sda__SHIFT 1

/* Knap */
#define Knap__0__DM__MASK 0x07u
#define Knap__0__DM__SHIFT 0
#define Knap__0__DR CYREG_PRT1_DR
#define Knap__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Knap__0__HSIOM_MASK 0x0000000Fu
#define Knap__0__HSIOM_SHIFT 0u
#define Knap__0__INTCFG CYREG_PRT1_INTCFG
#define Knap__0__INTSTAT CYREG_PRT1_INTSTAT
#define Knap__0__MASK 0x01u
#define Knap__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Knap__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Knap__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Knap__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Knap__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Knap__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Knap__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Knap__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Knap__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Knap__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Knap__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Knap__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Knap__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Knap__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Knap__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Knap__0__PC CYREG_PRT1_PC
#define Knap__0__PC2 CYREG_PRT1_PC2
#define Knap__0__PORT 1u
#define Knap__0__PS CYREG_PRT1_PS
#define Knap__0__SHIFT 0
#define Knap__DR CYREG_PRT1_DR
#define Knap__INTCFG CYREG_PRT1_INTCFG
#define Knap__INTSTAT CYREG_PRT1_INTSTAT
#define Knap__MASK 0x01u
#define Knap__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Knap__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Knap__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Knap__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Knap__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Knap__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Knap__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Knap__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Knap__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Knap__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Knap__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Knap__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Knap__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Knap__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Knap__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Knap__PC CYREG_PRT1_PC
#define Knap__PC2 CYREG_PRT1_PC2
#define Knap__PORT 1u
#define Knap__PS CYREG_PRT1_PS
#define Knap__SHIFT 0

/* SPIS_miso_s */
#define SPIS_miso_s__0__DM__MASK 0x38u
#define SPIS_miso_s__0__DM__SHIFT 3
#define SPIS_miso_s__0__DR CYREG_PRT3_DR
#define SPIS_miso_s__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SPIS_miso_s__0__HSIOM_MASK 0x000000F0u
#define SPIS_miso_s__0__HSIOM_SHIFT 4u
#define SPIS_miso_s__0__INTCFG CYREG_PRT3_INTCFG
#define SPIS_miso_s__0__INTSTAT CYREG_PRT3_INTSTAT
#define SPIS_miso_s__0__MASK 0x02u
#define SPIS_miso_s__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define SPIS_miso_s__0__OUT_SEL_SHIFT 2u
#define SPIS_miso_s__0__OUT_SEL_VAL -1u
#define SPIS_miso_s__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPIS_miso_s__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPIS_miso_s__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPIS_miso_s__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPIS_miso_s__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPIS_miso_s__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPIS_miso_s__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPIS_miso_s__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPIS_miso_s__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPIS_miso_s__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPIS_miso_s__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPIS_miso_s__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPIS_miso_s__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPIS_miso_s__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPIS_miso_s__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPIS_miso_s__0__PC CYREG_PRT3_PC
#define SPIS_miso_s__0__PC2 CYREG_PRT3_PC2
#define SPIS_miso_s__0__PORT 3u
#define SPIS_miso_s__0__PS CYREG_PRT3_PS
#define SPIS_miso_s__0__SHIFT 1
#define SPIS_miso_s__DR CYREG_PRT3_DR
#define SPIS_miso_s__INTCFG CYREG_PRT3_INTCFG
#define SPIS_miso_s__INTSTAT CYREG_PRT3_INTSTAT
#define SPIS_miso_s__MASK 0x02u
#define SPIS_miso_s__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPIS_miso_s__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPIS_miso_s__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPIS_miso_s__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPIS_miso_s__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPIS_miso_s__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPIS_miso_s__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPIS_miso_s__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPIS_miso_s__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPIS_miso_s__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPIS_miso_s__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPIS_miso_s__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPIS_miso_s__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPIS_miso_s__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPIS_miso_s__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPIS_miso_s__PC CYREG_PRT3_PC
#define SPIS_miso_s__PC2 CYREG_PRT3_PC2
#define SPIS_miso_s__PORT 3u
#define SPIS_miso_s__PS CYREG_PRT3_PS
#define SPIS_miso_s__SHIFT 1

/* SPIS_mosi_s */
#define SPIS_mosi_s__0__DM__MASK 0x07u
#define SPIS_mosi_s__0__DM__SHIFT 0
#define SPIS_mosi_s__0__DR CYREG_PRT3_DR
#define SPIS_mosi_s__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SPIS_mosi_s__0__HSIOM_MASK 0x0000000Fu
#define SPIS_mosi_s__0__HSIOM_SHIFT 0u
#define SPIS_mosi_s__0__INTCFG CYREG_PRT3_INTCFG
#define SPIS_mosi_s__0__INTSTAT CYREG_PRT3_INTSTAT
#define SPIS_mosi_s__0__MASK 0x01u
#define SPIS_mosi_s__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPIS_mosi_s__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPIS_mosi_s__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPIS_mosi_s__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPIS_mosi_s__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPIS_mosi_s__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPIS_mosi_s__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPIS_mosi_s__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPIS_mosi_s__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPIS_mosi_s__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPIS_mosi_s__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPIS_mosi_s__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPIS_mosi_s__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPIS_mosi_s__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPIS_mosi_s__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPIS_mosi_s__0__PC CYREG_PRT3_PC
#define SPIS_mosi_s__0__PC2 CYREG_PRT3_PC2
#define SPIS_mosi_s__0__PORT 3u
#define SPIS_mosi_s__0__PS CYREG_PRT3_PS
#define SPIS_mosi_s__0__SHIFT 0
#define SPIS_mosi_s__DR CYREG_PRT3_DR
#define SPIS_mosi_s__INTCFG CYREG_PRT3_INTCFG
#define SPIS_mosi_s__INTSTAT CYREG_PRT3_INTSTAT
#define SPIS_mosi_s__MASK 0x01u
#define SPIS_mosi_s__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SPIS_mosi_s__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SPIS_mosi_s__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SPIS_mosi_s__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SPIS_mosi_s__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SPIS_mosi_s__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SPIS_mosi_s__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SPIS_mosi_s__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SPIS_mosi_s__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SPIS_mosi_s__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SPIS_mosi_s__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SPIS_mosi_s__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SPIS_mosi_s__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SPIS_mosi_s__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SPIS_mosi_s__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SPIS_mosi_s__PC CYREG_PRT3_PC
#define SPIS_mosi_s__PC2 CYREG_PRT3_PC2
#define SPIS_mosi_s__PORT 3u
#define SPIS_mosi_s__PS CYREG_PRT3_PS
#define SPIS_mosi_s__SHIFT 0

/* SPIS_SCB */
#define SPIS_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define SPIS_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define SPIS_SCB__CTRL CYREG_SCB1_CTRL
#define SPIS_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define SPIS_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define SPIS_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define SPIS_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define SPIS_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define SPIS_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define SPIS_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define SPIS_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define SPIS_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define SPIS_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define SPIS_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPIS_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPIS_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPIS_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPIS_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPIS_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPIS_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPIS_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPIS_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPIS_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPIS_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPIS_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPIS_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPIS_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPIS_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPIS_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPIS_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPIS_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPIS_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPIS_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPIS_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPIS_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPIS_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPIS_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPIS_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPIS_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPIS_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPIS_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPIS_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPIS_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPIS_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPIS_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPIS_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPIS_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPIS_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPIS_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPIS_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPIS_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPIS_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPIS_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPIS_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPIS_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPIS_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPIS_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPIS_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPIS_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPIS_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPIS_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPIS_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPIS_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPIS_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPIS_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPIS_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPIS_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPIS_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPIS_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPIS_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPIS_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPIS_SCB__SS0_POSISTION 0u
#define SPIS_SCB__SS1_POSISTION 1u
#define SPIS_SCB__SS2_POSISTION 2u
#define SPIS_SCB__SS3_POSISTION 3u
#define SPIS_SCB__STATUS CYREG_SCB1_STATUS
#define SPIS_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPIS_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPIS_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPIS_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPIS_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPIS_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPIS_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPIS_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* SPIS_SCB_IRQ */
#define SPIS_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SPIS_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SPIS_SCB_IRQ__INTC_MASK 0x800u
#define SPIS_SCB_IRQ__INTC_NUMBER 11u
#define SPIS_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define SPIS_SCB_IRQ__INTC_PRIOR_NUM 0u
#define SPIS_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define SPIS_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define SPIS_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SPIS_SCBCLK */
#define SPIS_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define SPIS_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define SPIS_SCBCLK__ENABLE_MASK 0x80000000u
#define SPIS_SCBCLK__MASK 0x80000000u
#define SPIS_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00

/* SPIS_sclk_s */
#define SPIS_sclk_s__0__DM__MASK 0x1C0000u
#define SPIS_sclk_s__0__DM__SHIFT 18
#define SPIS_sclk_s__0__DR CYREG_PRT0_DR
#define SPIS_sclk_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPIS_sclk_s__0__HSIOM_MASK 0x0F000000u
#define SPIS_sclk_s__0__HSIOM_SHIFT 24u
#define SPIS_sclk_s__0__INTCFG CYREG_PRT0_INTCFG
#define SPIS_sclk_s__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_sclk_s__0__MASK 0x40u
#define SPIS_sclk_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_sclk_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_sclk_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_sclk_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_sclk_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_sclk_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_sclk_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_sclk_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_sclk_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_sclk_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_sclk_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_sclk_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_sclk_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_sclk_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_sclk_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_sclk_s__0__PC CYREG_PRT0_PC
#define SPIS_sclk_s__0__PC2 CYREG_PRT0_PC2
#define SPIS_sclk_s__0__PORT 0u
#define SPIS_sclk_s__0__PS CYREG_PRT0_PS
#define SPIS_sclk_s__0__SHIFT 6
#define SPIS_sclk_s__DR CYREG_PRT0_DR
#define SPIS_sclk_s__INTCFG CYREG_PRT0_INTCFG
#define SPIS_sclk_s__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_sclk_s__MASK 0x40u
#define SPIS_sclk_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_sclk_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_sclk_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_sclk_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_sclk_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_sclk_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_sclk_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_sclk_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_sclk_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_sclk_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_sclk_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_sclk_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_sclk_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_sclk_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_sclk_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_sclk_s__PC CYREG_PRT0_PC
#define SPIS_sclk_s__PC2 CYREG_PRT0_PC2
#define SPIS_sclk_s__PORT 0u
#define SPIS_sclk_s__PS CYREG_PRT0_PS
#define SPIS_sclk_s__SHIFT 6

/* SPIS_ss_s */
#define SPIS_ss_s__0__DM__MASK 0xE00000u
#define SPIS_ss_s__0__DM__SHIFT 21
#define SPIS_ss_s__0__DR CYREG_PRT0_DR
#define SPIS_ss_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPIS_ss_s__0__HSIOM_MASK 0xF0000000u
#define SPIS_ss_s__0__HSIOM_SHIFT 28u
#define SPIS_ss_s__0__INTCFG CYREG_PRT0_INTCFG
#define SPIS_ss_s__0__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_ss_s__0__MASK 0x80u
#define SPIS_ss_s__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_ss_s__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_ss_s__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_ss_s__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_ss_s__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_ss_s__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_ss_s__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_ss_s__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_ss_s__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_ss_s__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_ss_s__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_ss_s__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_ss_s__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_ss_s__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_ss_s__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_ss_s__0__PC CYREG_PRT0_PC
#define SPIS_ss_s__0__PC2 CYREG_PRT0_PC2
#define SPIS_ss_s__0__PORT 0u
#define SPIS_ss_s__0__PS CYREG_PRT0_PS
#define SPIS_ss_s__0__SHIFT 7
#define SPIS_ss_s__DR CYREG_PRT0_DR
#define SPIS_ss_s__INTCFG CYREG_PRT0_INTCFG
#define SPIS_ss_s__INTSTAT CYREG_PRT0_INTSTAT
#define SPIS_ss_s__MASK 0x80u
#define SPIS_ss_s__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SPIS_ss_s__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SPIS_ss_s__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SPIS_ss_s__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SPIS_ss_s__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SPIS_ss_s__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SPIS_ss_s__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SPIS_ss_s__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SPIS_ss_s__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SPIS_ss_s__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SPIS_ss_s__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SPIS_ss_s__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SPIS_ss_s__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SPIS_ss_s__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SPIS_ss_s__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SPIS_ss_s__PC CYREG_PRT0_PC
#define SPIS_ss_s__PC2 CYREG_PRT0_PC2
#define SPIS_ss_s__PORT 0u
#define SPIS_ss_s__PS CYREG_PRT0_PS
#define SPIS_ss_s__SHIFT 7

/* LED_RED */
#define LED_RED__0__DM__MASK 0x1C0000u
#define LED_RED__0__DM__SHIFT 18
#define LED_RED__0__DR CYREG_PRT1_DR
#define LED_RED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_RED__0__HSIOM_MASK 0x0F000000u
#define LED_RED__0__HSIOM_SHIFT 24u
#define LED_RED__0__INTCFG CYREG_PRT1_INTCFG
#define LED_RED__0__INTSTAT CYREG_PRT1_INTSTAT
#define LED_RED__0__MASK 0x40u
#define LED_RED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_RED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_RED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_RED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_RED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_RED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_RED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_RED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_RED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_RED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_RED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_RED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_RED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_RED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_RED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_RED__0__PC CYREG_PRT1_PC
#define LED_RED__0__PC2 CYREG_PRT1_PC2
#define LED_RED__0__PORT 1u
#define LED_RED__0__PS CYREG_PRT1_PS
#define LED_RED__0__SHIFT 6
#define LED_RED__DR CYREG_PRT1_DR
#define LED_RED__INTCFG CYREG_PRT1_INTCFG
#define LED_RED__INTSTAT CYREG_PRT1_INTSTAT
#define LED_RED__MASK 0x40u
#define LED_RED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_RED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_RED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_RED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_RED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_RED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_RED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_RED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_RED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_RED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_RED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_RED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_RED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_RED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_RED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_RED__PC CYREG_PRT1_PC
#define LED_RED__PC2 CYREG_PRT1_PC2
#define LED_RED__PORT 1u
#define LED_RED__PS CYREG_PRT1_PS
#define LED_RED__SHIFT 6

/* LED_BLUE */
#define LED_BLUE__0__DM__MASK 0xE00u
#define LED_BLUE__0__DM__SHIFT 9
#define LED_BLUE__0__DR CYREG_PRT0_DR
#define LED_BLUE__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_BLUE__0__HSIOM_MASK 0x0000F000u
#define LED_BLUE__0__HSIOM_SHIFT 12u
#define LED_BLUE__0__INTCFG CYREG_PRT0_INTCFG
#define LED_BLUE__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_BLUE__0__MASK 0x08u
#define LED_BLUE__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_BLUE__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_BLUE__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_BLUE__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_BLUE__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_BLUE__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_BLUE__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_BLUE__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_BLUE__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_BLUE__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_BLUE__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_BLUE__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_BLUE__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_BLUE__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_BLUE__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_BLUE__0__PC CYREG_PRT0_PC
#define LED_BLUE__0__PC2 CYREG_PRT0_PC2
#define LED_BLUE__0__PORT 0u
#define LED_BLUE__0__PS CYREG_PRT0_PS
#define LED_BLUE__0__SHIFT 3
#define LED_BLUE__DR CYREG_PRT0_DR
#define LED_BLUE__INTCFG CYREG_PRT0_INTCFG
#define LED_BLUE__INTSTAT CYREG_PRT0_INTSTAT
#define LED_BLUE__MASK 0x08u
#define LED_BLUE__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_BLUE__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_BLUE__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_BLUE__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_BLUE__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_BLUE__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_BLUE__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_BLUE__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_BLUE__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_BLUE__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_BLUE__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_BLUE__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_BLUE__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_BLUE__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_BLUE__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_BLUE__PC CYREG_PRT0_PC
#define LED_BLUE__PC2 CYREG_PRT0_PC2
#define LED_BLUE__PORT 0u
#define LED_BLUE__PS CYREG_PRT0_PS
#define LED_BLUE__SHIFT 3

/* LED_GREEN */
#define LED_GREEN__0__DM__MASK 0x1C0u
#define LED_GREEN__0__DM__SHIFT 6
#define LED_GREEN__0__DR CYREG_PRT0_DR
#define LED_GREEN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_GREEN__0__HSIOM_MASK 0x00000F00u
#define LED_GREEN__0__HSIOM_SHIFT 8u
#define LED_GREEN__0__INTCFG CYREG_PRT0_INTCFG
#define LED_GREEN__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_GREEN__0__MASK 0x04u
#define LED_GREEN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_GREEN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_GREEN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_GREEN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_GREEN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_GREEN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_GREEN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_GREEN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_GREEN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_GREEN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_GREEN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_GREEN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_GREEN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_GREEN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_GREEN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_GREEN__0__PC CYREG_PRT0_PC
#define LED_GREEN__0__PC2 CYREG_PRT0_PC2
#define LED_GREEN__0__PORT 0u
#define LED_GREEN__0__PS CYREG_PRT0_PS
#define LED_GREEN__0__SHIFT 2
#define LED_GREEN__DR CYREG_PRT0_DR
#define LED_GREEN__INTCFG CYREG_PRT0_INTCFG
#define LED_GREEN__INTSTAT CYREG_PRT0_INTSTAT
#define LED_GREEN__MASK 0x04u
#define LED_GREEN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_GREEN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_GREEN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_GREEN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_GREEN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_GREEN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_GREEN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_GREEN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_GREEN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_GREEN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_GREEN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_GREEN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_GREEN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_GREEN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_GREEN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_GREEN__PC CYREG_PRT0_PC
#define LED_GREEN__PC2 CYREG_PRT0_PC2
#define LED_GREEN__PORT 0u
#define LED_GREEN__PS CYREG_PRT0_PS
#define LED_GREEN__SHIFT 2

/* Miscellaneous */
#define CY_PROJECT_NAME "PSoC4Master"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
