{"vcs1":{"timestamp_begin":1704263818.688830993, "rt":0.93, "ut":0.41, "st":0.18}}
{"vcselab":{"timestamp_begin":1704263819.706164807, "rt":0.71, "ut":0.29, "st":0.11}}
{"link":{"timestamp_begin":1704263820.478947023, "rt":0.25, "ut":0.18, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704263818.247764142}
{"VCS_COMP_START_TIME": 1704263818.247764142}
{"VCS_COMP_END_TIME": 1704263822.480681497}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 340812}}
{"vcselab": {"peak_mem": 227244}}
