$date
	Mon Nov 24 17:17:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module conversor_binary_grey_tb $end
$var wire 4 ! gray [3:0] $end
$var parameter 32 " DELAY $end
$var reg 4 # binario [3:0] $end
$scope module GREY_TB $end
$var wire 4 $ binario [3:0] $end
$var reg 4 % gray [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 !
$end
#10000
b1 !
b1 %
b1 #
b1 $
#20000
b11 !
b11 %
b10 #
b10 $
#30000
b10 !
b10 %
b11 #
b11 $
#40000
b110 !
b110 %
b100 #
b100 $
#50000
b111 !
b111 %
b101 #
b101 $
#60000
b101 !
b101 %
b110 #
b110 $
#70000
b100 !
b100 %
b111 #
b111 $
#80000
b1100 !
b1100 %
b1000 #
b1000 $
#90000
b1101 !
b1101 %
b1001 #
b1001 $
#100000
b1111 !
b1111 %
b1010 #
b1010 $
#110000
b1110 !
b1110 %
b1011 #
b1011 $
#120000
b1010 !
b1010 %
b1100 #
b1100 $
#130000
b1011 !
b1011 %
b1101 #
b1101 $
#140000
b1001 !
b1001 %
b1110 #
b1110 $
#150000
b1000 !
b1000 %
b1111 #
b1111 $
#160000
