{:input (genetic.crossover/dumb-crossover 283234470 (genetic.representation/genetic-representation "examples/58451.D939260B.blif") (genetic.representation/genetic-representation "examples/57485.8B27965C.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_8 , wire1_11, \\wire:missing_edge , wire12_147, wire16_160, \\wire17_:missing , \\wire18_:missing , \\wire19_:missing , wire20_154, \\wire21_:missing , wire22_168, wire23_171, \\wire24_46_40_33_29_44_35_:missing_42_37 , wire25_35, wire26_133);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  wire \\wire100_:missing ;\n  wire wire101_110;\n  wire wire102_111;\n  wire wire103_112;\n  wire wire104_115;\n  wire wire105_116_230;\n  wire \\wire107_118_:missing ;\n  wire wire107_194_217;\n  wire \\wire108_193_:missing ;\n  wire \\wire108_:missing_233 ;\n  wire \\wire111_:missing ;\n  wire \\wire113_:missing ;\n  wire \\wire114_:missing ;\n  wire \\wire116_125_:missing ;\n  wire \\wire117_:missing ;\n  wire \\wire119_128_:missing ;\n  wire wire119_209;\n  wire \\wire121_:missing_246 ;\n  wire wire122_245;\n  wire \\wire123_:missing ;\n  input wire12_147;\n  wire wire12_147;\n  wire \\wire130_228_:missing ;\n  wire wire131_35;\n  wire wire141_143;\n  wire wire144_146;\n  wire \\wire145_:missing ;\n  wire \\wire146_:missing ;\n  wire \\wire149_:missing ;\n  wire \\wire151_:missing ;\n  wire wire155_156;\n  wire wire157;\n  wire wire157_102;\n  wire wire157_103;\n  wire wire157_106;\n  wire wire157_109;\n  wire wire157_11;\n  wire wire157_113;\n  wire wire157_117;\n  wire wire157_122;\n  wire wire157_123;\n  wire \\wire157_127_:missing ;\n  wire wire157_133;\n  wire wire157_135;\n  wire wire157_136;\n  wire wire157_138;\n  wire wire157_139;\n  wire wire157_140;\n  wire wire157_141;\n  wire wire157_142;\n  wire wire157_144;\n  wire wire157_145;\n  wire wire157_148;\n  wire wire157_149;\n  wire wire157_152;\n  wire wire157_163;\n  wire wire157_165;\n  wire wire157_167;\n  wire wire157_169;\n  wire wire157_170;\n  wire wire157_180;\n  wire wire157_181;\n  wire wire157_186;\n  wire wire157_192;\n  wire wire157_196;\n  wire wire157_200_202;\n  wire wire157_204;\n  wire wire157_207;\n  wire wire157_208;\n  wire wire157_211_223;\n  wire wire157_219;\n  wire wire157_225;\n  wire wire157_229;\n  wire wire157_236;\n  wire wire157_239;\n  wire wire157_241;\n  wire wire157_242;\n  wire wire157_30;\n  wire wire157_45;\n  wire wire157_52;\n  wire wire157_62;\n  wire wire157_63;\n  wire wire157_69;\n  wire wire157_7;\n  wire wire157_73;\n  wire wire157_74;\n  wire wire157_76;\n  wire wire157_79;\n  wire wire157_9;\n  wire \\wire157_:missing_197 ;\n  wire \\wire157_:missing_205 ;\n  wire \\wire157_:missing_227 ;\n  wire \\wire157_:missing_237 ;\n  wire \\wire157_:missing_240 ;\n  wire \\wire157_:missing_6 ;\n  wire \\wire157_:missing_7 ;\n  wire wire158_159;\n  wire \\wire159_:missing ;\n  wire wire161_162;\n  wire \\wire165_:missing ;\n  wire \\wire169_:missing ;\n  input wire16_160;\n  wire wire16_160;\n  wire wire177_178;\n  wire wire178_195_198;\n  input \\wire17_:missing ;\n  wire \\wire17_:missing ;\n  wire \\wire180_:missing ;\n  wire \\wire181_:missing ;\n  wire \\wire183_:missing ;\n  wire \\wire186_:missing_206 ;\n  input \\wire18_:missing ;\n  wire \\wire18_:missing ;\n  wire wire192_194;\n  wire \\wire196_212_:missing ;\n  wire \\wire199_:missing ;\n  input \\wire19_:missing ;\n  wire \\wire19_:missing ;\n  output wire1_11;\n  wire wire1_11;\n  wire wire201_222;\n  wire \\wire203_:missing ;\n  wire wire207_209;\n  input wire20_154;\n  wire wire20_154;\n  wire wire215_216;\n  wire wire218_220;\n  wire wire219_221;\n  input \\wire21_:missing ;\n  wire \\wire21_:missing ;\n  wire \\wire220_:missing ;\n  wire wire225_232;\n  wire \\wire226_:missing ;\n  input wire22_168;\n  wire wire22_168;\n  wire \\wire231_:missing ;\n  wire \\wire234_:missing ;\n  wire \\wire238_:missing ;\n  input wire23_171;\n  wire wire23_171;\n  wire wire243_244;\n  input \\wire24_46_40_33_29_44_35_:missing_42_37 ;\n  wire \\wire24_46_40_33_29_44_35_:missing_42_37 ;\n  output wire25_35;\n  wire wire25_35;\n  output wire26_133;\n  wire wire26_133;\n  wire wire27;\n  wire wire29_93_143_176;\n  wire \\wire29_:missing ;\n  wire wire30_31;\n  wire wire31_132;\n  wire wire32_125;\n  wire \\wire32_:missing ;\n  wire wire33_35;\n  wire wire34_35;\n  wire \\wire34_:missing ;\n  wire wire35_36;\n  wire wire36_35;\n  wire wire37_127;\n  wire wire37_38;\n  wire wire38_39;\n  wire \\wire39_:missing_216 ;\n  wire wire4;\n  wire wire40_35;\n  wire wire40_41;\n  wire wire41_241;\n  wire \\wire41_:missing ;\n  wire wire42_129;\n  wire wire42_43;\n  wire \\wire43_:missing ;\n  wire wire44_35;\n  wire \\wire44_:missing ;\n  wire wire46_47;\n  wire \\wire48_:missing ;\n  wire \\wire48_:missing_216 ;\n  wire wire49_50_168;\n  wire wire49_50_216;\n  wire \\wire49_:missing ;\n  wire \\wire50_:missing ;\n  wire wire51_35;\n  wire wire52_35;\n  wire \\wire52_:missing ;\n  wire wire53_177;\n  wire wire53_35;\n  wire wire54_183;\n  wire wire54_35;\n  wire wire55_187;\n  wire wire55_56;\n  wire wire55_57_216;\n  wire wire56_185;\n  wire wire57_188;\n  wire \\wire57_:missing ;\n  wire wire58_190;\n  wire wire58_59;\n  wire \\wire58_:missing_189 ;\n  wire wire59_35;\n  wire \\wire59_:missing ;\n  wire wire5_8;\n  wire \\wire5_:missing ;\n  wire wire60_61;\n  wire \\wire60_:missing_195 ;\n  wire wire61_191;\n  wire wire61_35;\n  wire wire62_35;\n  wire wire63_199;\n  wire wire63_35;\n  wire wire64_35;\n  wire wire64_65;\n  wire wire64_66_216;\n  wire wire65_35;\n  wire wire66_202;\n  wire wire67_35;\n  wire \\wire67_:missing ;\n  wire wire68_203;\n  wire \\wire69_:missing ;\n  wire wire6_10;\n  wire wire70_71;\n  wire wire71_218;\n  wire wire72_224;\n  wire wire73_35;\n  wire wire74_232;\n  wire wire75_231;\n  wire wire75_35;\n  wire wire76_234;\n  wire wire77_235;\n  wire wire77_237;\n  wire wire78_151;\n  wire wire79_35;\n  wire \\wire79_:missing ;\n  wire \\wire7_:missing ;\n  wire wire80_35;\n  wire wire81_35;\n  wire wire81_82_242;\n  wire \\wire81_:missing ;\n  wire wire82_35;\n  wire \\wire82_:missing ;\n  wire wire83_246;\n  wire wire83_84;\n  wire \\wire83_:missing_245 ;\n  wire \\wire85_:missing ;\n  wire \\wire86_:missing_153 ;\n  wire \\wire86_:missing_154 ;\n  wire wire87_155;\n  wire \\wire87_:missing_216 ;\n  wire wire89_158;\n  wire \\wire89_:missing_160 ;\n  wire \\wire89_:missing_216 ;\n  wire wire90_91_163;\n  wire \\wire90_:missing ;\n  wire wire91_161;\n  wire \\wire92_:missing_167 ;\n  wire \\wire92_:missing_216 ;\n  wire \\wire93_:missing ;\n  wire wire94_100;\n  wire \\wire94_150_:missing ;\n  wire \\wire95_:missing ;\n  wire wire97_104;\n  wire \\wire98_:missing_214 ;\n  wire \\wire99_174_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_130 ;\n  wire \\wire:missing_131 ;\n  wire \\wire:missing_136 ;\n  wire \\wire:missing_137 ;\n  wire \\wire:missing_138 ;\n  wire \\wire:missing_139 ;\n  wire \\wire:missing_140 ;\n  wire \\wire:missing_142 ;\n  wire \\wire:missing_147 ;\n  wire \\wire:missing_170_189 ;\n  wire \\wire:missing_175 ;\n  wire \\wire:missing_176 ;\n  wire \\wire:missing_182 ;\n  wire \\wire:missing_184 ;\n  wire \\wire:missing_197 ;\n  wire \\wire:missing_198 ;\n  wire \\wire:missing_200 ;\n  wire \\wire:missing_205 ;\n  wire \\wire:missing_211 ;\n  wire \\wire:missing_212 ;\n  wire \\wire:missing_214 ;\n  wire \\wire:missing_216_182 ;\n  wire \\wire:missing_217 ;\n  wire \\wire:missing_227 ;\n  wire \\wire:missing_233 ;\n  wire \\wire:missing_244 ;\n  wire \\wire:missing_35_179 ;\n  wire \\wire:missing_35_184 ;\n  wire \\wire:missing_35_187 ;\n  wire \\wire:missing_53_179 ;\n  wire \\wire:missing_5_191 ;\n  wire \\wire:missing_68_204 ;\n  wire \\wire:missing_6_216 ;\n  wire \\wire:missing_72_216 ;\n  wire \\wire:missing_75_216 ;\n  wire \\wire:missing_77_236 ;\n  wire \\wire:missing_78_152 ;\n  wire \\wire:missing_78_216 ;\n  wire \\wire:missing_80_239 ;\n  wire \\wire:missing_95_162_188 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 4'h6 >> { wire5_8, \\wire:missing_5_191  };\n  assign wire31_132 = 4'h6 >> { \\wire:missing_edge , wire30_31 };\n  assign \\wire32_:missing  = 4'he >> { \\wire:missing_edge , wire32_125 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire24_46_40_33_29_44_35_:missing_42_37 , wire33_35 };\n  assign \\wire34_:missing  = 4'he >> { \\wire:missing_edge , wire34_35 };\n  assign wire25_35 = 4'h8 >> { \\wire24_46_40_33_29_44_35_:missing_42_37 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'he >> { wire35_36, wire36_35 };\n  assign wire37_38 = 4'h8 >> { \\wire24_46_40_33_29_44_35_:missing_42_37 , wire37_127 };\n  assign wire38_39 = 4'he >> { wire37_38, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire39_:missing_216 , wire38_39 };\n  assign wire40_41 = 4'h8 >> { \\wire24_46_40_33_29_44_35_:missing_42_37 , wire40_35 };\n  assign wire6_10 = 4'h8 >> { \\wire157_:missing_6 , \\wire:missing_6_216  };\n  assign \\wire41_:missing  = 4'he >> { wire40_41, wire41_241 };\n  assign wire42_43 = 4'h8 >> { \\wire24_46_40_33_29_44_35_:missing_42_37 , wire42_129 };\n  assign \\wire43_:missing  = 4'he >> { wire42_43, \\wire:missing_edge  };\n  assign \\wire44_:missing  = 4'h8 >> { \\wire24_46_40_33_29_44_35_:missing_42_37 , wire44_35 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , wire157_45 };\n  assign wire46_47 = 4'h8 >> { \\wire24_46_40_33_29_44_35_:missing_42_37 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'he >> { wire46_47, \\wire:missing_edge  };\n  assign \\wire48_:missing  = 4'h8 >> { \\wire48_:missing_216 , \\wire48_:missing_216  };\n  assign \\wire49_:missing  = 4'h8 >> { wire49_50_168, wire49_50_216 };\n  assign \\wire50_:missing  = 4'h6 >> { wire49_50_168, wire49_50_216 };\n  assign \\wire7_:missing  = 4'h8 >> { \\wire157_:missing_7 , wire157_7 };\n  assign \\wire:missing_edge  = 4'he >> { \\wire:missing_edge , wire51_35 };\n  assign \\wire52_:missing  = 4'he >> { wire157_52, wire52_35 };\n  assign wire53_177 = 4'h8 >> { wire53_35, \\wire:missing_53_179  };\n  assign wire54_183 = 4'he >> { \\wire:missing_edge , wire54_35 };\n  assign wire55_56 = 4'h8 >> { wire55_57_216, wire55_187 };\n  assign wire56_185 = 4'he >> { wire55_56, \\wire:missing_edge  };\n  assign \\wire57_:missing  = 4'h8 >> { wire57_188, wire55_57_216 };\n  assign wire58_59 = 4'h8 >> { \\wire58_:missing_189 , wire58_190 };\n  assign \\wire59_:missing  = 4'he >> { wire58_59, wire59_35 };\n  assign wire60_61 = 4'h8 >> { \\wire60_:missing_195 , \\wire:missing_edge  };\n  assign wire61_191 = 4'he >> { wire60_61, wire61_35 };\n  assign \\wire:missing_edge  = 4'he >> { wire157_62, wire62_35 };\n  assign wire63_199 = 4'he >> { wire157_63, wire63_35 };\n  assign wire64_65 = 4'h8 >> { wire64_66_216, wire64_35 };\n  assign \\wire:missing_edge  = 4'he >> { wire64_65, wire65_35 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire66_202, wire64_66_216 };\n  assign \\wire67_:missing  = 4'he >> { \\wire:missing_edge , wire67_35 };\n  assign wire68_203 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_68_204  };\n  assign \\wire69_:missing  = 4'he >> { wire157_69, \\wire:missing_edge  };\n  assign wire70_71 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire71_218 = 4'he >> { wire70_71, \\wire:missing_edge  };\n  assign wire72_224 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_72_216  };\n  assign \\wire:missing_edge  = 4'he >> { wire157_73, wire73_35 };\n  assign \\wire:missing_edge  = 4'he >> { wire157_74, wire74_232 };\n  assign wire75_231 = 4'h8 >> { wire75_35, \\wire:missing_75_216  };\n  assign wire76_234 = 4'he >> { wire157_76, \\wire:missing_edge  };\n  assign wire77_235 = 4'h8 >> { wire77_237, \\wire:missing_77_236  };\n  assign wire78_151 = 4'h6 >> { \\wire:missing_78_152 , \\wire:missing_78_216  };\n  assign \\wire79_:missing  = 4'he >> { wire157_79, wire79_35 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire80_35, \\wire:missing_80_239  };\n  assign \\wire81_:missing  = 4'h8 >> { wire81_82_242, wire81_35 };\n  assign \\wire82_:missing  = 4'h8 >> { wire82_35, wire81_82_242 };\n  assign wire83_84 = 4'h8 >> { \\wire83_:missing_245 , wire83_246 };\n  assign \\wire:missing_edge  = 4'he >> { wire83_84, \\wire:missing_edge  };\n  assign \\wire85_:missing  = 4'he >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire86_:missing_154 , \\wire86_:missing_153  };\n  assign wire87_155 = 4'h8 >> { \\wire87_:missing_216 , \\wire87_:missing_216  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire89_158 = 4'h8 >> { \\wire89_:missing_216 , \\wire89_:missing_160  };\n  assign \\wire90_:missing  = 4'h8 >> { wire90_91_163, \\wire:missing_edge  };\n  assign wire91_161 = 4'h6 >> { wire90_91_163, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire92_:missing_216 , \\wire92_:missing_167  };\n  assign \\wire29_:missing  = 4'h6 >> { wire29_93_143_176, \\wire24_46_40_33_29_44_35_:missing_42_37  };\n  assign wire30_31 = 4'he >> { wire157_30, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire4 = 1'h0;\n  assign wire27 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire83_246 = \\wire121_:missing_246 ;\n  assign \\wire83_:missing_245  = wire122_245;\n  assign \\wire:missing_244  = wire243_244;\n  assign wire243_244 = \\wire:missing_edge ;\n  assign wire81_82_242 = wire157_242;\n  assign wire41_241 = wire157_241;\n  assign \\wire:missing_edge  = \\wire157_:missing_240 ;\n  assign \\wire:missing_80_239  = wire157_239;\n  assign \\wire238_:missing  = \\wire:missing_edge ;\n  assign wire77_237 = \\wire157_:missing_237 ;\n  assign \\wire:missing_77_236  = wire157_236;\n  assign \\wire:missing_edge  = wire77_235;\n  assign \\wire234_:missing  = wire76_234;\n  assign \\wire:missing_233  = \\wire108_:missing_233 ;\n  assign wire74_232 = wire225_232;\n  assign \\wire231_:missing  = wire75_231;\n  assign \\wire:missing_edge  = wire105_116_230;\n  assign \\wire:missing_edge  = wire157_229;\n  assign \\wire130_228_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_227  = \\wire157_:missing_227 ;\n  assign \\wire226_:missing  = \\wire:missing_edge ;\n  assign wire225_232 = wire157_225;\n  assign \\wire:missing_edge  = wire72_224;\n  assign \\wire:missing_edge  = wire157_211_223;\n  assign \\wire:missing_edge  = wire201_222;\n  assign \\wire:missing_edge  = wire219_221;\n  assign \\wire220_:missing  = wire218_220;\n  assign wire219_221 = wire157_219;\n  assign wire218_220 = wire71_218;\n  assign \\wire:missing_217  = wire107_194_217;\n  assign \\wire:missing_6_216  = wire215_216;\n  assign wire215_216 = \\wire:missing_edge ;\n  assign \\wire:missing_214  = \\wire98_:missing_214 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_212  = \\wire196_212_:missing ;\n  assign \\wire:missing_211  = wire157_211_223;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire119_209 = wire207_209;\n  assign \\wire:missing_edge  = wire157_208;\n  assign wire207_209 = wire157_207;\n  assign \\wire:missing_edge  = \\wire186_:missing_206 ;\n  assign \\wire:missing_205  = \\wire157_:missing_205 ;\n  assign \\wire:missing_68_204  = wire157_204;\n  assign \\wire203_:missing  = wire68_203;\n  assign wire66_202 = wire157_200_202;\n  assign wire201_222 = \\wire:missing_edge ;\n  assign \\wire:missing_200  = wire157_200_202;\n  assign \\wire199_:missing  = wire63_199;\n  assign \\wire:missing_198  = wire178_195_198;\n  assign \\wire:missing_197  = \\wire157_:missing_197 ;\n  assign \\wire196_212_:missing  = wire157_196;\n  assign \\wire60_:missing_195  = wire178_195_198;\n  assign wire107_194_217 = wire192_194;\n  assign \\wire108_193_:missing  = \\wire:missing_edge ;\n  assign wire192_194 = wire157_192;\n  assign \\wire:missing_5_191  = wire61_191;\n  assign wire58_190 = \\wire:missing_edge ;\n  assign \\wire58_:missing_189  = \\wire:missing_170_189 ;\n  assign wire57_188 = \\wire:missing_95_162_188 ;\n  assign wire55_187 = \\wire:missing_35_187 ;\n  assign \\wire186_:missing_206  = wire157_186;\n  assign \\wire:missing_edge  = wire56_185;\n  assign \\wire:missing_184  = \\wire:missing_35_184 ;\n  assign \\wire183_:missing  = wire54_183;\n  assign \\wire:missing_182  = \\wire:missing_216_182 ;\n  assign \\wire181_:missing  = wire157_181;\n  assign \\wire180_:missing  = wire157_180;\n  assign \\wire:missing_53_179  = \\wire:missing_35_179 ;\n  assign wire178_195_198 = wire177_178;\n  assign wire177_178 = wire53_177;\n  assign \\wire:missing_176  = wire29_93_143_176;\n  assign \\wire:missing_175  = \\wire:missing_edge ;\n  assign \\wire99_174_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire23_171;\n  assign \\wire:missing_170_189  = wire157_170;\n  assign \\wire169_:missing  = wire157_169;\n  assign wire49_50_168 = wire22_168;\n  assign \\wire92_:missing_167  = wire157_167;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire165_:missing  = wire157_165;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire90_91_163 = wire157_163;\n  assign \\wire:missing_95_162_188  = wire161_162;\n  assign wire161_162 = wire91_161;\n  assign \\wire89_:missing_160  = wire16_160;\n  assign \\wire159_:missing  = wire158_159;\n  assign wire158_159 = wire89_158;\n  assign \\wire157_:missing_7  = wire157;\n  assign \\wire:missing_edge  = wire155_156;\n  assign wire155_156 = wire87_155;\n  assign \\wire86_:missing_154  = wire20_154;\n  assign \\wire86_:missing_153  = \\wire:missing_edge ;\n  assign \\wire:missing_78_152  = wire157_152;\n  assign \\wire151_:missing  = wire78_151;\n  assign \\wire94_150_:missing  = \\wire:missing_edge ;\n  assign \\wire149_:missing  = wire157_149;\n  assign \\wire:missing_edge  = wire157_148;\n  assign \\wire:missing_147  = wire12_147;\n  assign \\wire146_:missing  = wire144_146;\n  assign \\wire145_:missing  = wire157_145;\n  assign wire144_146 = wire157_144;\n  assign wire29_93_143_176 = wire141_143;\n  assign \\wire:missing_142  = wire157_142;\n  assign wire141_143 = wire157_141;\n  assign \\wire:missing_140  = wire157_140;\n  assign \\wire:missing_139  = wire157_139;\n  assign \\wire:missing_138  = wire157_138;\n  assign \\wire:missing_137  = \\wire:missing_edge ;\n  assign \\wire:missing_136  = wire157_136;\n  assign \\wire:missing_edge  = wire157_135;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire26_133 = wire157_133;\n  assign \\wire:missing_edge  = wire31_132;\n  assign \\wire:missing_131  = wire131_35;\n  assign \\wire:missing_130  = \\wire130_228_:missing ;\n  assign wire42_129 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire119_128_:missing ;\n  assign wire37_127 = \\wire157_127_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire32_125 = \\wire116_125_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire123_:missing  = wire157_123;\n  assign wire122_245 = wire157_122;\n  assign \\wire121_:missing_246  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire119_128_:missing  = wire119_209;\n  assign \\wire:missing_edge  = \\wire107_118_:missing ;\n  assign \\wire117_:missing  = wire157_117;\n  assign \\wire116_125_:missing  = wire105_116_230;\n  assign \\wire:missing_edge  = wire104_115;\n  assign \\wire114_:missing  = \\wire:missing_edge ;\n  assign \\wire113_:missing  = wire157_113;\n  assign \\wire:missing_edge  = wire103_112;\n  assign \\wire111_:missing  = wire102_111;\n  assign \\wire:missing_edge  = wire101_110;\n  assign \\wire:missing_edge  = wire157_109;\n  assign \\wire108_:missing_233  = \\wire108_193_:missing ;\n  assign \\wire107_118_:missing  = wire107_194_217;\n  assign \\wire:missing_edge  = wire157_106;\n  assign wire105_116_230 = \\wire:missing_edge ;\n  assign wire104_115 = wire97_104;\n  assign wire103_112 = wire157_103;\n  assign wire102_111 = wire157_102;\n  assign wire101_110 = \\wire:missing_edge ;\n  assign \\wire100_:missing  = wire94_100;\n  assign \\wire:missing_edge  = \\wire99_174_:missing ;\n  assign \\wire98_:missing_214  = \\wire:missing_edge ;\n  assign wire97_104 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire95_:missing  = \\wire:missing_95_162_188 ;\n  assign wire94_100 = \\wire94_150_:missing ;\n  assign \\wire93_:missing  = wire29_93_143_176;\n  assign wire1_11 = wire157_11;\n  assign \\wire:missing_10  = wire6_10;\n  assign \\wire:missing_edge  = wire157_9;\n  assign wire5_8 = \\wire0_:missing_8 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:3.1-543.10\" *)\nmodule postsynth(\\wire0_:missing_8 , wire1_11, \\wire:missing_edge , wire12_147, wire16_160, \\wire17_:missing , \\wire18_:missing , \\wire19_:missing , wire20_154, \\wire21_:missing , wire22_168, wire23_171, \\wire24_46_40_33_29_44_35_:missing_42_37 , wire25_35, wire26_133);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:5.9-5.26\" *)\n  input \\wire0_:missing_8 ;\n  wire \\wire0_:missing_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:7.8-7.25\" *)\n  wire \\wire100_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:8.8-8.19\" *)\n  wire wire101_110;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:10.8-10.19\" *)\n  wire wire103_112;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:11.8-11.19\" *)\n  wire wire104_115;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:12.8-12.23\" *)\n  wire wire105_116_230;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:13.8-13.29\" *)\n  wire \\wire107_118_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:14.8-14.23\" *)\n  wire wire107_194_217;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:15.8-15.29\" *)\n  wire \\wire108_193_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:16.8-16.29\" *)\n  wire \\wire108_:missing_233 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:19.8-19.25\" *)\n  wire \\wire114_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:20.8-20.29\" *)\n  wire \\wire116_125_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:22.8-22.29\" *)\n  wire \\wire119_128_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:23.8-23.19\" *)\n  wire wire119_209;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:24.8-24.29\" *)\n  wire \\wire121_:missing_246 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:27.9-27.19\" *)\n  input wire12_147;\n  wire wire12_147;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:29.8-29.29\" *)\n  wire \\wire130_228_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:37.8-37.19\" *)\n  wire wire155_156;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:40.8-40.19\" *)\n  wire wire157_103;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:41.8-41.19\" *)\n  wire wire157_106;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:42.8-42.19\" *)\n  wire wire157_109;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:43.8-43.18\" *)\n  wire wire157_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:49.8-49.19\" *)\n  wire wire157_133;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:50.8-50.19\" *)\n  wire wire157_135;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:59.8-59.19\" *)\n  wire wire157_148;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:69.8-69.19\" *)\n  wire wire157_186;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:70.8-70.19\" *)\n  wire wire157_192;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:74.8-74.19\" *)\n  wire wire157_207;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:75.8-75.19\" *)\n  wire wire157_208;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:76.8-76.23\" *)\n  wire wire157_211_223;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:77.8-77.19\" *)\n  wire wire157_219;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:79.8-79.19\" *)\n  wire wire157_229;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:95.8-95.17\" *)\n  wire wire157_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:100.8-100.29\" *)\n  wire \\wire157_:missing_240 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:108.9-108.19\" *)\n  input wire16_160;\n  wire wire16_160;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:112.9-112.25\" *)\n  input \\wire17_:missing ;\n  wire \\wire17_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:117.8-117.29\" *)\n  wire \\wire186_:missing_206 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:118.9-118.25\" *)\n  input \\wire18_:missing ;\n  wire \\wire18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:120.8-120.19\" *)\n  wire wire192_194;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:123.9-123.25\" *)\n  input \\wire19_:missing ;\n  wire \\wire19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:125.10-125.18\" *)\n  output wire1_11;\n  wire wire1_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:127.8-127.19\" *)\n  wire wire201_222;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:129.8-129.19\" *)\n  wire wire207_209;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:130.9-130.19\" *)\n  input wire20_154;\n  wire wire20_154;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:132.8-132.19\" *)\n  wire wire215_216;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:133.8-133.19\" *)\n  wire wire218_220;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:134.8-134.19\" *)\n  wire wire219_221;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:135.9-135.25\" *)\n  input \\wire21_:missing ;\n  wire \\wire21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:137.8-137.25\" *)\n  wire \\wire220_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:139.8-139.25\" *)\n  wire \\wire226_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:140.9-140.19\" *)\n  input wire22_168;\n  wire wire22_168;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:144.8-144.25\" *)\n  wire \\wire238_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:145.9-145.19\" *)\n  input wire23_171;\n  wire wire23_171;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:147.8-147.19\" *)\n  wire wire243_244;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:148.9-148.49\" *)\n  input \\wire24_46_40_33_29_44_35_:missing_42_37 ;\n  wire \\wire24_46_40_33_29_44_35_:missing_42_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:150.10-150.19\" *)\n  output wire25_35;\n  wire wire25_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:152.10-152.20\" *)\n  output wire26_133;\n  wire wire26_133;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:154.8-154.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:158.8-158.18\" *)\n  wire wire31_132;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:159.8-159.18\" *)\n  wire wire32_125;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:160.8-160.24\" *)\n  wire \\wire32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:170.8-170.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:175.8-175.18\" *)\n  wire wire42_129;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:183.8-183.21\" *)\n  (* unused_bits = \"0\" *)\n  wire wire49_50_168;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:197.8-197.18\" *)\n  wire wire56_185;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:200.8-200.18\" *)\n  wire wire58_190;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:205.8-205.15\" *)\n  (* unused_bits = \"0\" *)\n  wire wire5_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:224.8-224.17\" *)\n  wire wire70_71;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:225.8-225.18\" *)\n  wire wire71_218;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:226.8-226.18\" *)\n  wire wire72_224;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:232.8-232.18\" *)\n  wire wire77_235;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:244.8-244.18\" *)\n  wire wire83_246;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:247.8-247.24\" *)\n  wire \\wire85_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:248.8-248.28\" *)\n  wire \\wire86_:missing_153 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:249.8-249.28\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire86_:missing_154 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:250.8-250.18\" *)\n  wire wire87_155;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:253.8-253.28\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire89_:missing_160 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:261.8-261.18\" *)\n  wire wire94_100;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:262.8-262.28\" *)\n  wire \\wire94_150_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:264.8-264.18\" *)\n  wire wire97_104;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:265.8-265.28\" *)\n  wire \\wire98_:missing_214 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:266.8-266.28\" *)\n  wire \\wire99_174_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:268.8-268.25\" *)\n  wire \\wire:missing_130 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:271.8-271.25\" *)\n  wire \\wire:missing_137 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:276.8-276.25\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_147 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:278.8-278.25\" *)\n  wire \\wire:missing_175 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:286.8-286.25\" *)\n  wire \\wire:missing_211 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:288.8-288.25\" *)\n  wire \\wire:missing_214 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:290.8-290.25\" *)\n  wire \\wire:missing_217 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:292.8-292.25\" *)\n  wire \\wire:missing_233 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:293.8-293.25\" *)\n  wire \\wire:missing_244 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:300.8-300.27\" *)\n  wire \\wire:missing_6_216 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B2308581.v:308.9-308.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire100_:missing  = 1'h0;\n  assign wire101_110 = 1'h0;\n  assign wire103_112 = 1'h0;\n  assign wire104_115 = 1'h0;\n  assign wire105_116_230 = 1'h0;\n  assign \\wire107_118_:missing  = 1'h0;\n  assign wire107_194_217 = 1'h0;\n  assign \\wire108_193_:missing  = 1'h0;\n  assign \\wire108_:missing_233  = 1'h0;\n  assign \\wire114_:missing  = 1'h0;\n  assign \\wire116_125_:missing  = 1'h0;\n  assign \\wire119_128_:missing  = 1'h0;\n  assign wire119_209 = 1'h0;\n  assign \\wire121_:missing_246  = 1'h0;\n  assign \\wire130_228_:missing  = 1'h0;\n  assign wire155_156 = 1'h0;\n  assign wire157_103 = 1'h0;\n  assign wire157_106 = 1'h0;\n  assign wire157_109 = 1'h0;\n  assign wire157_11 = 1'hx;\n  assign wire157_133 = 1'hx;\n  assign wire157_135 = 1'h0;\n  assign wire157_148 = 1'h0;\n  assign wire157_186 = 1'h0;\n  assign wire157_192 = 1'h0;\n  assign wire157_207 = 1'h0;\n  assign wire157_208 = 1'h0;\n  assign wire157_211_223 = 1'h0;\n  assign wire157_219 = 1'h0;\n  assign wire157_229 = 1'h0;\n  assign wire157_9 = 1'h0;\n  assign \\wire157_:missing_240  = 1'h0;\n  assign \\wire186_:missing_206  = 1'h0;\n  assign wire192_194 = 1'h0;\n  assign wire1_11 = 1'hx;\n  assign wire201_222 = 1'h0;\n  assign wire207_209 = 1'h0;\n  assign wire215_216 = 1'h0;\n  assign wire218_220 = 1'h0;\n  assign wire219_221 = 1'h0;\n  assign \\wire220_:missing  = 1'h0;\n  assign \\wire226_:missing  = 1'h0;\n  assign \\wire238_:missing  = 1'h0;\n  assign wire23_171 = 1'h0;\n  assign wire243_244 = 1'h0;\n  assign wire25_35 = 1'h0;\n  assign wire26_133 = 1'hx;\n  assign wire27 = 1'h0;\n  assign wire31_132 = 1'h0;\n  assign wire32_125 = 1'h0;\n  assign \\wire32_:missing  = 1'h0;\n  assign wire4 = 1'h0;\n  assign wire42_129 = 1'h0;\n  assign wire49_50_168 = wire22_168;\n  assign wire56_185 = 1'h0;\n  assign wire58_190 = 1'h0;\n  assign wire5_8 = \\wire0_:missing_8 ;\n  assign wire70_71 = 1'h0;\n  assign wire71_218 = 1'h0;\n  assign wire72_224 = 1'h0;\n  assign wire77_235 = 1'h0;\n  assign wire83_246 = 1'h0;\n  assign \\wire85_:missing  = 1'h0;\n  assign \\wire86_:missing_153  = 1'h0;\n  assign \\wire86_:missing_154  = wire20_154;\n  assign wire87_155 = 1'h0;\n  assign \\wire89_:missing_160  = wire16_160;\n  assign wire94_100 = 1'h0;\n  assign \\wire94_150_:missing  = 1'h0;\n  assign wire97_104 = 1'h0;\n  assign \\wire98_:missing_214  = 1'h0;\n  assign \\wire99_174_:missing  = 1'h0;\n  assign \\wire:missing_130  = 1'h0;\n  assign \\wire:missing_137  = 1'h0;\n  assign \\wire:missing_147  = wire12_147;\n  assign \\wire:missing_175  = 1'h0;\n  assign \\wire:missing_211  = 1'h0;\n  assign \\wire:missing_214  = 1'h0;\n  assign \\wire:missing_217  = 1'h0;\n  assign \\wire:missing_233  = 1'h0;\n  assign \\wire:missing_244  = 1'h0;\n  assign \\wire:missing_6_216  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:11:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n/src/top.v'.\nSBY  1:11:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] Copy '/tmp/fuzzmount2DDF5D8C/B2308581.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n/src/B2308581.v'.\nSBY  1:11:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] Copy '/tmp/fuzzmount2DDF5D8C/B2308581.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n/src/B2308581.post.v'.\nSBY  1:11:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] engine_0: abc pdr\nSBY  1:11:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:369$82_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:369$82.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:368$81_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:368$81.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:374$87_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:374$87.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:366$79_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:366$79.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:362$75_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:362$75.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:359$72_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:359$72.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:356$69_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:356$69.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:355$68_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:355$68.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:354$67_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:354$67.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:348$61_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:348$61.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:347$60_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:347$60.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:344$57_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:344$57.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:338$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:338$51.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:333$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:333$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:328$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:328$41.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:326$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:326$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:319$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:319$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:316$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:316$29.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:313$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:313$26.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:311$24_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/B2308581.v:311$24.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Wire presynth.\\wire26_133 is used but has no driver.\nSBY  1:11:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: Warning: Wire presynth.\\wire1_11 is used but has no driver.\nSBY  1:11:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] base: finished (returncode=0)\nSBY  1:11:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:11:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] aig: Warning: Wire presynth.\\wire26_133 is used but has no driver.\nSBY  1:11:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] aig: Warning: Wire presynth.\\wire1_11 is used but has no driver.\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] aig: finished (returncode=0)\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] engine_0: Warning: The network has no constraints.\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] engine_0: finished (returncode=0)\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] engine_0: Status returned by engine: FAIL\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n'.\nSBY  1:11:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdgt6ax0n] DONE (FAIL, rc=2)\n", :err ""}}}