// Seed: 992782318
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always id_1 = 1 - 1;
  assign id_1 = 1;
  assign module_1.type_9 = 0;
  tri0 id_3 = id_3 !== id_3;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0
);
  tri0 id_2;
  always id_2 = 1 == 1;
  tri id_3 = 1;
  tri id_4;
  initial id_4 = id_2;
  assign id_3 = 1;
  final assert (1);
  wire id_5;
  tri1 id_6;
  assign id_2 = {id_4, id_6, 1, 1 != ""};
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
