Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Sat Nov 11 17:55:39 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 44.78 sec.

Routing started.
Building routing graph takes 2.20 sec.
Processing design graph takes 1.97 sec.
Total nets for routing : 27066.
Global routing takes 5.95 sec.
Detailed routing takes 30.09 sec.
Hold Violation Fix in router takes 4.84 sec.
Finish routing takes 1.48 sec.
Hold violation fix takes 2.00 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 49.84 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT              | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| b_in[3]           | input         | W15      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[4]           | input         | Y16      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[5]           | input         | AB16     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[6]           | input         | AA16     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_in[7]           | input         | AB17     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| b_out[0]          | output        | V21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[1]          | output        | V22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[2]          | output        | T21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[3]          | output        | T22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[4]          | output        | R20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[5]          | output        | R22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[6]          | output        | R19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| b_out[7]          | output        | P19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| clk               | input         | P20      | BANK1     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[0]     | input         | V11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[1]     | input         | Y10      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[2]     | input         | T11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[3]     | input         | R11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[4]     | input         | W11      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[5]     | input         | AB11     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[6]     | input         | AA10     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_data[7]     | input         | AB13     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_href        | input         | AB10     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_pclk        | input         | T12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos1_reset       | output        | W10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos1_scl         | inout         | Y11      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos1_sda         | inout         | Y13      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos1_vsync       | input         | U12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[0]     | input         | Y6       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[1]     | input         | U8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[2]     | input         | T8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[3]     | input         | U9       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[4]     | input         | W8       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[5]     | input         | AB8      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[6]     | input         | Y9       | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_data[7]     | input         | AB9      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_href        | input         | AB5      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_pclk        | input         | W6       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cmos2_reset       | output        | AB4      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos2_scl         | inout         | V9       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos2_sda         | inout         | T10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cmos2_vsync       | input         | Y5       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| de_in             | input         | U13      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| de_out            | output        | Y22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_rstn          | output        | B20      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_rx_ctl        | input         | F9       | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxc           | input         | F14      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[0]        | input         | H10      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[1]        | input         | H11      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[2]        | input         | G13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_rxd[3]        | input         | H13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| eth_tx_ctl        | output        | B18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txc           | output        | G16      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[0]        | output        | F17      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[1]        | output        | D17      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[2]        | output        | C18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| eth_txd[3]        | output        | A18      | BANK0     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_in[2]           | input         | W18      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[3]           | input         | AB19     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[4]           | input         | AA18     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[5]           | input         | AB18     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[6]           | input         | Y18      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_in[7]           | input         | W17      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| g_out[0]          | output        | M21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_out[1]          | output        | M17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_out[2]          | output        | M18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_out[3]          | output        | M16      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_out[4]          | output        | N15      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_out[5]          | output        | L19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_out[6]          | output        | K20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| g_out[7]          | output        | L17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| hdmi_in_clk       | input         | AA12     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| hs_in             | input         | V13      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| hs_out            | output        | Y21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| iic_scl           | output        | V19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| iic_sda           | inout         | V20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| iic_tx_scl        | output        | P17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| iic_tx_sda        | inout         | P18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key[2]            | input         | L15      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key[3]            | input         | J17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key[4]            | input         | K16      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key[5]            | input         | J16      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key[6]            | input         | J19      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| led[1]            | output        | B2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[2]            | output        | A2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[3]            | output        | B3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[4]            | output        | A3       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[5]            | output        | C5       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[6]            | output        | A5       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[7]            | output        | F7       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[8]            | output        | F8       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| mem_a[0]          | output        | N6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[10]         | output        | P8       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[11]         | output        | T4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[12]         | output        | P7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[13]         | output        | P4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[14]         | output        | T3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[1]          | output        | R4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[2]          | output        | P6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[3]          | output        | F3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[4]          | output        | V5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[5]          | output        | E4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[6]          | output        | V3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[7]          | output        | D2       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[8]          | output        | U4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[9]          | output        | P5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[0]         | output        | F5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[1]         | output        | W4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[2]         | output        | N7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cas_n         | output        | H8       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck            | output        | T6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck_n          | output        | T5       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cke           | output        | Y3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cs_n          | output        | G6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[0]         | output        | W3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[1]         | output        | L1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[2]         | output        | K2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[3]         | output        | G1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dq[0]         | inout         | U1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[10]        | inout         | R1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[11]        | inout         | M1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[12]        | inout         | P2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[13]        | inout         | L3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[14]        | inout         | P3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[15]        | inout         | N4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[16]        | inout         | K4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[17]        | inout         | K1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[18]        | inout         | J3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[19]        | inout         | L4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[1]         | inout         | U3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[20]        | inout         | K3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[21]        | inout         | M3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[22]        | inout         | J1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[23]        | inout         | M4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[24]        | inout         | J6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[25]        | inout         | F1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[26]        | inout         | K7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[27]        | inout         | F2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[28]        | inout         | H5       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[29]        | inout         | H3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[2]         | inout         | T2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[30]        | inout         | J4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[31]        | inout         | G3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[3]         | inout         | Y2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[4]         | inout         | T1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[5]         | inout         | Y1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[6]         | inout         | M7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[7]         | inout         | W1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[8]         | inout         | P1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dq[9]         | inout         | M2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[0]        | inout         | V2       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[1]        | inout         | N3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[2]        | inout         | M6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs[3]        | inout         | E3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[0]      | inout         | V1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[1]      | inout         | N1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[2]      | inout         | L6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_dqs_n[3]      | inout         | E1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            | NA              
| mem_odt           | output        | G7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ras_n         | output        | J7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_rst_n         | output        | C1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_we_n          | output        | H6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| pix_clk           | output        | M22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_in[3]           | input         | V15      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[4]           | input         | AA14     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[5]           | input         | AB14     | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[6]           | input         | W14      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_in[7]           | input         | Y14      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| r_out[0]          | output        | K17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[1]          | output        | N19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[2]          | output        | J22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[3]          | output        | J20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[4]          | output        | K22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[5]          | output        | H21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[6]          | output        | H22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| r_out[7]          | output        | H19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| rstn              | input         | K18      | BANK1     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rstn_out          | output        | R17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vs_in             | input         | W13      | BANK2     | 3.3       | LVCMOS12       | NA        | NONE           | NA       | NA                       | UD                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| vs_out            | output        | W20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 23.5     | 84            | 28                 
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 2694     | 6450          | 42                 
|   FF                     | 8356     | 38700         | 22                 
|   LUT                    | 8529     | 25800         | 34                 
|   LUT-FF pairs           | 3368     | 25800         | 14                 
| Use of CLMS              | 1700     | 4250          | 40                 
|   FF                     | 5264     | 25500         | 21                 
|   LUT                    | 5415     | 17000         | 32                 
|   LUT-FF pairs           | 2199     | 17000         | 13                 
|   Distributed RAM        | 88       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 2        | 10            | 20                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 98.5     | 134           | 74                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 1334     | 6672          | 20                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 180      | 296           | 61                 
|   IOBD                   | 32       | 64            | 50                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 5        | 8             | 63                 
|   IOBS_LR                | 109      | 161           | 68                 
|   IOBS_TB                | 32       | 56            | 58                 
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 1        | 40            | 3                  
| Use of IOCKGATE          | 4        | 20            | 20                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 180      | 400           | 45                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 4        | 5             | 80                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 16       | 30            | 54                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                                                   | Site Of GClk Inst     | GClk Fanout Net                                  | Clock Loads     | Non_Clock Loads     | Driver Inst                                                            | Driver Pin     | Site Of Driver Inst     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg                                                        | USCM_84_116           | ntclkbufg_0                                      | 5446            | 0                   | u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | IOCKDIV_6_323           
| clkbufg_1/gopclkbufg                                                        | USCM_84_108           | ntclkbufg_1                                      | 2506            | 0                   | u_sys_pll/u_pll_e3/goppll                                              | CLKOUT0        | PLL_158_55              
| clkbufg_2/gopclkbufg                                                        | USCM_84_117           | ntclkbufg_2                                      | 1633            | 0                   | U_HDMI_PLL/u_pll_e3/goppll                                             | CLKOUT1        | PLL_158_303             
| clkbufg_3/gopclkbufg                                                        | USCM_84_110           | ntclkbufg_3                                      | 233             | 0                   | u_sys_pll/u_pll_e3/goppll                                              | CLKOUT4        | PLL_158_55              
| clkbufg_4/gopclkbufg                                                        | USCM_84_111           | ntclkbufg_4                                      | 167             | 0                   | hdmi_in_clk_ibuf/opit_1                                                | INCK           | IOL_163_6               
| clkbufg_5/gopclkbufg                                                        | USCM_84_112           | ntclkbufg_5                                      | 118             | 0                   | cmos1_pclk_ibuf/opit_1                                                 | INCK           | IOL_171_6               
| clkbufg_6/gopclkbufg                                                        | USCM_84_118           | ntclkbufg_6                                      | 118             | 0                   | cmos2_pclk_ibuf/opit_1                                                 | OUT            | IOL_39_6                
| clkbufg_7/gopclkbufg                                                        | USCM_84_114           | ntclkbufg_7                                      | 26              | 0                   | u_sys_pll/u_pll_e3/goppll                                              | CLKOUT3        | PLL_158_55              
| u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg                          | USCM_84_113           | u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin          | 68              | 0                   | u_sys_pll/u_pll_e3/goppll                                              | CLKOUT1        | PLL_158_55              
| u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg                     | USCM_84_115           | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk_gate_clk     | 1               | 0                   | u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | PLL_158_199             
| u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg                      | USCM_84_119           | u_ov5640/coms1_reg_config/clock_20k              | 18              | 0                   | u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv                    | Q              | CLMA_182_12             
| u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg                      | USCM_84_120           | u_ov5640/coms2_reg_config/clock_20k              | 18              | 0                   | u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv                    | Q              | CLMA_182_25             
| udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg     | USCM_84_109           | gmii_clk                                         | 1860            | 0                   | udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0       | CLKOUT         | IOCKDLY_237_367         
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                               | Site Of Pll Inst     | Pin            | Net Of Pin                                                              | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                      | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_HDMI_PLL/u_pll_e3/goppll                                             | PLL_158_303          | CLKFB          | U_HDMI_PLL/u_pll_e3/ntCLKFB                                             |  -              |  -                  | U_HDMI_PLL/u_pll_e3/goppll                                             | CLK_INT_FB           | PLL_158_303                   
| U_HDMI_PLL/u_pll_e3/goppll                                             | PLL_158_303          | CLKIN1         | ntR3907                                                                 |  -              |  -                  | USCMROUTE_0                                                            | CLKOUT               | USCM_84_154                   
| U_HDMI_PLL/u_pll_e3/goppll                                             | PLL_158_303          | CLKIN2         | ntR2156                                                                 |  -              |  -                  | GND_1215                                                               | Z                    | HARD0N1_156_305               
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKFB          | u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/ntCLKFB     |  -              |  -                  | u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_199                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN1         | u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin                                 |  -              |  -                  | u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_113                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKIN2         | ntR2589                                                                 |  -              |  -                  | GND_482                                                                | Z                    | HARD0N1_156_197               
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKFB          | u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/ntCLKFB     |  -              |  -                  | u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_179                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN1         | u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin                                 |  -              |  -                  | u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_113                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKIN2         | ntR2593                                                                 |  -              |  -                  | GND_1216                                                               | Z                    | HARD0N1_156_181               
| u_sys_pll/u_pll_e3/goppll                                              | PLL_158_55           | CLKFB          | u_sys_pll/u_pll_e3/ntCLKFB                                              |  -              |  -                  | u_sys_pll/u_pll_e3/goppll                                              | CLK_INT_FB           | PLL_158_55                    
| u_sys_pll/u_pll_e3/goppll                                              | PLL_158_55           | CLKIN1         | _N69                                                                    |  -              |  -                  | clk_ibuf/opit_1                                                        | INCK                 | IOL_327_210                   
| u_sys_pll/u_pll_e3/goppll                                              | PLL_158_55           | CLKIN2         | ntR2973                                                                 |  -              |  -                  | GND_1214                                                               | Z                    | HARD0N1_156_57                
| U_HDMI_PLL/u_pll_e3/goppll                                             | PLL_158_303          | CLKOUT1        | nt_pix_clk                                                              | 1633            | 1                   |  ...                                                                   |  ...                 |  ...                          
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT0_WL     | clkout0_wl_0                                                            | 5447            | 0                   |  ...                                                                   |  ...                 |  ...                          
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | PLL_158_199          | CLKOUT1        | u_axi_ddr_top/I_ipsxb_ddr_top/ioclk_gate_clk_pll                        | 1               | 0                   | u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg                | CLK                  | USCM_84_115                   
| u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | PLL_158_179          | CLKOUT0_WL     | clkout0_wl_1                                                            | 2               | 0                   |  ...                                                                   |  ...                 |  ...                          
| u_sys_pll/u_pll_e3/goppll                                              | PLL_158_55           | CLKOUT0        | rd3_clk                                                                 | 2507            | 0                   |  ...                                                                   |  ...                 |  ...                          
| u_sys_pll/u_pll_e3/goppll                                              | PLL_158_55           | CLKOUT1        | zoom_clk                                                                | 810             | 0                   |  ...                                                                   |  ...                 |  ...                          
| u_sys_pll/u_pll_e3/goppll                                              | PLL_158_55           | CLKOUT3        | clk_25m                                                                 | 26              | 0                   |  ...                                                                   |  ...                 |  ...                          
| u_sys_pll/u_pll_e3/goppll                                              | PLL_158_55           | CLKOUT4        | clk_10m                                                                 | 233             | 0                   |  ...                                                                   |  ...                 |  ...                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT       | FF        | Distributed RAM     | APM      | DRM      | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| multimedia_video_processor                                       | 13929     | 13620     | 88                  | 23.5     | 98.5     | 0           | 2       | 8        | 0            | 0        | 180     | 1           | 1           | 4            | 0        | 0       | 0        | 4       | 0        | 0          | 0             | 0         | 0        | 16       
| + U_HDMI_PLL                                                     | 0         | 0         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + adjust_color_wrapper_inst                                      | 1127      | 1096      | 0                   | 1.5      | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + adjust_color_inst                                            | 1127      | 1018      | 0                   | 1.5      | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + convert_hsv2rgb_inst                                       | 69        | 81        | 0                   | 1.5      | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + convert_rgb2hsv_inst                                       | 1006      | 883       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + divider_inst_h                                           | 415       | 268       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[1].u_divider_step                         | 36        | 23        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[2].u_divider_step                         | 35        | 22        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[3].u_divider_step                         | 34        | 21        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[4].u_divider_step                         | 33        | 20        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[5].u_divider_step                         | 33        | 20        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[6].u_divider_step                         | 33        | 20        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[7].u_divider_step                         | 33        | 20        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[8].u_divider_step                         | 33        | 21        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[9].u_divider_step                         | 34        | 22        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[10].u_divider_step                        | 35        | 23        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[11].u_divider_step                        | 36        | 24        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[12].u_divider_step                        | 13        | 8         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_divider_step0                                        | 27        | 24        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + divider_inst_s                                           | 511       | 316       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[1].u_divider_step                         | 36        | 22        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[2].u_divider_step                         | 35        | 21        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[3].u_divider_step                         | 34        | 20        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[4].u_divider_step                         | 33        | 19        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[5].u_divider_step                         | 32        | 18        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[6].u_divider_step                         | 31        | 17        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[7].u_divider_step                         | 31        | 17        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[8].u_divider_step                         | 31        | 18        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[9].u_divider_step                         | 32        | 19        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[10].u_divider_step                        | 33        | 20        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[11].u_divider_step                        | 34        | 21        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[12].u_divider_step                        | 35        | 23        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[13].u_divider_step                        | 36        | 24        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[14].u_divider_step                        | 37        | 25        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + g_sqrt_stepx[15].u_divider_step                        | 14        | 9         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_divider_step0                                        | 27        | 23        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + hsv_modify_inst                                            | 52        | 54        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + image_filiter_inst                                             | 950       | 858       | 0                   | 0        | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hybrid_filter_inst                                           | 728       | 621       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_b                                            | 56        | 83        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_g                                            | 65        | 98        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_r                                            | 56        | 83        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_b                                           | 164       | 85        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_g                                           | 179       | 102       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_r                                           | 164       | 85        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + multiline_buffer_inst                                        | 190       | 92        | 0                   | 0        | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + g_fifo_connect[0].line_fifo                                | 61        | 26        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_sync_fifo_2048x16                            | 61        | 26        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 61        | 26        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + g_fifo_connect[1].line_fifo                                | 61        | 26        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_sync_fifo_2048x16                            | 61        | 26        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 61        | 26        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + vector_to_matrix_inst                                        | 32        | 145       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + image_filiter_inst2                                            | 946       | 856       | 0                   | 0        | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hybrid_filter_inst                                           | 727       | 621       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_b                                            | 56        | 83        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_g                                            | 65        | 98        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gaussian_conv_r                                            | 56        | 83        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_b                                           | 164       | 85        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_g                                           | 179       | 102       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 35        | 18        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + median_finder9_r                                           | 164       | 85        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[0].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[1].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + g_sort_for_per_three_reg[2].sort_3_inst                  | 32        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + multiline_buffer_inst                                        | 187       | 90        | 0                   | 0        | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + g_fifo_connect[0].line_fifo                                | 61        | 26        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_sync_fifo_2048x16                            | 61        | 26        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 61        | 26        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + g_fifo_connect[1].line_fifo                                | 61        | 26        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_sync_fifo_2048x16                            | 61        | 26        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 61        | 26        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + vector_to_matrix_inst                                        | 32        | 145       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                     | 333       | 236       | 0                   | 0        | 1.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                   | 80        | 61        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                   | 65        | 56        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                   | 100       | 54        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                   | 88        | 62        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + param_manager_inst                                             | 666       | 354       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_debounce_key_left                                        | 16        | 12        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_debounce_key_restore                                     | 13        | 8         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_debounce_key_right                                       | 14        | 9         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_filiter1_mode                                          | 67        | 34        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + key_debounce_inst1                                         | 14        | 9         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + key_debounce_inst2                                         | 14        | 9         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_filiter2_mode                                          | 8         | 3         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_modify_H                                               | 51        | 22        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_modify_S                                               | 28        | 9         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_modify_V                                               | 28        | 9         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_offsetX                                                | 56        | 25        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_offsetY                                                | 33        | 12        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_osd_char_height                                        | 57        | 24        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_osd_char_width                                         | 32        | 11        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_osd_startX                                             | 55        | 24        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_osd_startY                                             | 32        | 11        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_rotate                                                 | 47        | 21        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_rotate_A                                               | 33        | 10        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + param_zoom                                                   | 33        | 10        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_axi_ddr_top                                                  | 5792      | 6000      | 88                  | 0        | 30.5     | 0           | 1       | 8        | 0            | 0        | 70      | 1           | 0           | 3            | 0        | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + I_ipsxb_ddr_top                                              | 4006      | 4123      | 88                  | 0        | 0        | 0           | 1       | 8        | 0            | 0        | 70      | 1           | 0           | 3            | 0        | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                                           | 0         | 2         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                               | 2351      | 2360      | 0                   | 0        | 0        | 0           | 1       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                                         | 323       | 236       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                              | 23        | 23        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                                            | 136       | 92        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                                       | 9         | 9         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                                           | 44        | 38        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                                  | 109       | 74        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                                  | 2         | 0         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                               | 311       | 613       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                                   | 11        | 12        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                              | 98        | 60        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                                        | 77        | 60        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                               | 44        | 22        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                                     | 0         | 2         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                                         | 0         | 2         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                                         | 1526      | 1371      | 0                   | 0        | 0        | 0           | 0       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice                     | 478       | 308       | 0                   | 0        | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 147       | 69        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 97        | 34        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 50        | 35        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 108       | 76        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 45        | 74        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 169       | 84        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 9         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice                     | 332       | 262       | 0                   | 0        | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 83        | 61        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 34        | 26        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49        | 35        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 102       | 68        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 98        | 59        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[2].u_ddrphy_data_slice                     | 338       | 262       | 0                   | 0        | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 81        | 61        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 34        | 26        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 47        | 35        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 107       | 68        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 101       | 59        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[3].u_ddrphy_data_slice                     | 341       | 262       | 0                   | 0        | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 82        | 61        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 34        | 26        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 48        | 35        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 103       | 68        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 107       | 59        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                                     | 0         | 3         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_logic_rstn_sync                                      | 0         | 2         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                                   | 5         | 260       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                                     | 5         | 8         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                                           | 1654      | 1761      | 88                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                                         | 0         | 46        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                                             | 0         | 1         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                                             | 179       | 158       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                                            | 128       | 80        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                                     | 17        | 8         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                                            | 51        | 78        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                                             | 854       | 626       | 82                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                                     | 545       | 406       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 21        | 13        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                               | 4         | 4         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 8         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                                  | 11        | 7         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                                          | 26        | 18        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                                      | 27        | 8         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                                     | 15        | 12        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                                      | 19        | 7         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                                       | 9         | 5         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                                           | 244       | 159       | 82                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo                             | 83        | 15        | 41                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 83        | 15        | 41                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 41        | 0         | 41                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo                             | 83        | 15        | 41                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 83        | 15        | 41                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 41        | 0         | 41                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                                           | 65        | 61        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                                 | 77        | 89        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_rdatapath                                           | 38        | 21        | 4                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_prefetch_fifo                                     | 38        | 21        | 4                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_fifo                               | 35        | 16        | 4                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 35        | 16        | 4                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 4         | 0         | 4                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 31        | 16        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                              | 218       | 345       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                                         | 96        | 71        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                                        | 41        | 110       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                                           | 288       | 475       | 2                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                                 | 27        | 14        | 2                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14        | 2                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0         | 2                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                       | 24        | 14        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                                           | 1         | 2         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                                         | 260       | 456       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_0                                       | 0         | 0         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_1                                       | 0         | 0         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_araddr_fifo                                                | 93        | 98        | 0                   | 0        | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_araddr_fifo                                    | 93        | 98        | 0                   | 0        | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 93        | 98        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_awaddr_ddr_fifo                                            | 51        | 22        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_awaddr_ddr_fifo                                | 51        | 22        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 51        | 22        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_rd_connect                                             | 336       | 260       | 0                   | 0        | 10.5     | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_rid_fifo                                             | 51        | 24        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_rid_fifo                                 | 51        | 24        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 51        | 24        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd0_fifo                                                 | 94        | 94        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd0_fifo                                     | 94        | 94        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 94        | 94        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd1_fifo                                                 | 94        | 86        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd0_fifo                                     | 94        | 86        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 94        | 86        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd_ddr_fifo                                              | 66        | 33        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd_ddr_fifo                                  | 66        | 33        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 66        | 33        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_wr_connect                                             | 518       | 497       | 0                   | 0        | 6        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + image_in_fifo0                                             | 97        | 89        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_image_in_fifo                                | 97        | 89        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 97        | 89        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + image_in_fifo1                                             | 99        | 89        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_image_in_fifo                                | 99        | 89        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 99        | 89        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + image_in_fifo3                                             | 97        | 89        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_image_in_fifo                                | 97        | 89        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 97        | 89        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_low_araddr_fifo                                            | 93        | 98        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_low_araddr_fifo                                | 93        | 98        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 93        | 98        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rdata3_fifo                                                | 91        | 90        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_rdata3_fifo                                    | 91        | 90        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 91        | 90        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr_ddr_fifo                                                | 66        | 34        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_wr_ddr_fifo                                    | 66        | 34        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 66        | 34        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_axi_rst                                                      | 2         | 3         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_clk50m_rst                                                   | 1         | 3         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr_addr_ctr                                                 | 280       | 434       | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd0_addr_ctr                                               | 38        | 43        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd1_addr_ctr                                               | 77        | 95        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd1_ddr_addr_fifo1                                       | 42        | 20        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd1_ddr_addr_fifo1                           | 42        | 20        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 42        | 20        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr3_async_to_rd2_sync                                      | 3         | 13        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd3_addr_ctr                                               | 81        | 179       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr0_async_to_wr1_sync                                      | 4         | 16        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr0_addr_ctr                                               | 17        | 25        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr1_addr_ctr                                               | 21        | 46        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr0_async_to_wr1_sync                                      | 4         | 21        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr3_addr_ctr                                               | 16        | 21        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr_rst                                                      | 1         | 3         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdm_in_rst                                                   | 2         | 3         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_in_top                                                  | 9         | 79        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_rst                                                     | 2         | 3         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640                                                       | 453       | 504       | 0                   | 0        | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 2        
|   + cmos1_8_16bit                                                | 3         | 47        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmos2_8_16bit                                                | 3         | 47        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + coms1_reg_config                                             | 61        | 36        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|     + u1                                                         | 29        | 9         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + coms2_reg_config                                             | 61        | 36        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|     + u1                                                         | 29        | 9         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + power_on_delay_inst                                          | 41        | 37        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_mix_image                                                  | 284       | 261       | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mix_fifo1                                                | 86        | 90        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_mix_fifo                                     | 86        | 90        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_mix_fifo2                                                | 86        | 90        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_mix_fifo                                     | 86        | 90        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 86        | 90        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rotate_image                                                 | 245       | 299       | 0                   | 6        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult0                                               | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult1                                               | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult2                                               | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult3                                               | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult_zoom0                                          | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_mult_zoom1                                          | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rotate_rom                                                 | 0         | 0         | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rotate_rom                                      | 0         | 0         | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rotate_rom                                  | 0         | 0         | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_store_addr                                                 | 74        | 38        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_store_addr                                     | 74        | 38        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 74        | 38        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_store_image_data                                           | 51        | 24        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_store_image_data                               | 51        | 24        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                         | 51        | 24        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sync_vg                                                      | 91        | 90        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sys_pll                                                      | 0         | 0         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_zoom_hdmi_fifo                                               | 166       | 139       | 0                   | 0        | 32       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_zoom_hdmi_fifo                                   | 166       | 139       | 0                   | 0        | 32       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                           | 165       | 138       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                              | 1         | 1         | 0                   | 0        | 32       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_zoom_image                                                   | 430       | 509       | 0                   | 16       | 16       | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_fra0                                                    | 0         | 0         | 0                   | 0.5      | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_fra0_0                                                  | 0         | 0         | 0                   | 0.5      | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_fra1                                                    | 0         | 0         | 0                   | 0.5      | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_fra1_0                                                  | 0         | 0         | 0                   | 0.5      | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_b0                                                | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_b0_0                                              | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_b1                                                | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_b1_0                                              | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_g0                                                | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_g0_0                                              | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_g1                                                | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_g1_0                                              | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_r0                                                | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_r0_0                                              | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_r1                                                | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mult_image_r1_0                                              | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_image_h_mult                                               | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_image_w_mult                                               | 0         | 0         | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram0                                                    | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram0_0                                                  | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram1                                                    | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram1_0                                                  | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram2                                                    | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram2_0                                                  | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram3                                                    | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + zoom_ram3_0                                                  | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_zoom_ram                                     | 0         | 0         | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_zoom_rst                                                     | 1         | 3         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_osd_inst                                                   | 2209      | 1831      | 0                   | 0        | 4        | 0           | 1       | 0        | 0            | 0        | 11      | 0           | 1           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + char_buf_writer_inst                                         | 93        | 56        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + char_osd_inst                                                | 262       | 215       | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + char_buf_reader_inst                                       | 175       | 129       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + char_pic_rom_inst                                          | 42        | 47        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ascii_char_rom_inst                                      | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_rom_ascii_char_rom                              | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_spram_ascii_char_rom                          | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pixels_shifter_inst                                        | 45        | 39        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + char_ram                                                     | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_async_ram2048x8_2clk                         | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + eth_udp_inst                                                 | 1818      | 1541      | 0                   | 0        | 2        | 0           | 1       | 0        | 0            | 0        | 11      | 0           | 1           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|     + icmp_async_fifo_2048x8b                                    | 97        | 98        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_async_fifo_2048x8                            | 97        | 98        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 97        | 98        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp                                                      | 423       | 424       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_arp_rx                                                 | 215       | 278       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_arp_tx                                                 | 154       | 114       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_crc32_d8                                               | 54        | 32        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_eth_ctrl                                                 | 12        | 22        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_gmii_to_rgmii                                            | 0         | 9         | 0                   | 0        | 0        | 0           | 1       | 0        | 0            | 0        | 11      | 0           | 1           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|     + u_icmp                                                     | 927       | 628       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_crc32_d8                                               | 55        | 32        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_icmp_rx                                                | 288       | 284       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_icmp_tx                                                | 584       | 312       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp                                                      | 161       | 185       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_udp_rx                                                 | 161       | 185       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + udp_receive_buffer_inst                                    | 193       | 175       | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_rx_done_cdc                                          | 3         | 7         | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_rx_fifo                                              | 107       | 98        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_async_fifo_2048x8                          | 107       | 98        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                                     | 107       | 98        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_wr_mem_inst                                                | 105       | 190       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                               
+---------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/device_map/multimedia_video_processor_map.adf          
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/device_map/psd_ddr_top.pcf                             
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/kkk.rcf                                                
| Output     | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/multimedia_video_processor_pnr.adf         
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/clock_utilization.txt                      
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/multimedia_video_processor_plc.adf         
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/multimedia_video_processor.prr             
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/multimedia_video_processor_prr.prt         
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/multimedia_video_processor_pnr.netlist     
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/prr.db                                     
+---------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr -fix_hold_violation 
Peak memory: 1,902 MB
Total CPU time to pnr completion : 0h:2m:39s
Process Total CPU time to pnr completion : 0h:4m:9s
Total real time to pnr completion : 0h:2m:46s
