Begin Chip Package Protocol

Start Version Info
  CPP_Version 1.1
  Generator_Program SIwave 2023.2.0
End Version Info

Start Design Property
  DesignType Package
End Design Property

Start CPM Options
End CPM Options

Start Package Property
REPLACE THIS LINE WITH PACKAGE TYPE
End Package Property

Start Units
  Length mm
End Units

Start Signal Ports
CSP_BGA_BGA
B11
3.600000000000001 3.600000000000001
SINK
RXDATA0+
PCB

CSP_BGA_BGA
B12
4.4 3.600000000000001
SINK
RXDATA0-
PCB

CSP_BGA_BGA
C12
4.4 2.8
SINK
RXDATA1+
PCB

CSP_BGA_BGA
C11
3.600000000000001 2.8
SINK
RXDATA1-
PCB

CSP_BGA_BGA
E12
4.4 1.2
SINK
RXDATA2+
PCB

CSP_BGA_BGA
D12
4.4 2
SINK
RXDATA2-
PCB

CSP_BGA_BGA
G12
4.4 -0.4
SINK
RXDATA3+
PCB

CSP_BGA_BGA
F12
4.4 0.4
SINK
RXDATA3-
PCB

CSP_BGA_BGA
J12
4.4 -2
SINK
RXDATA4+
PCB

CSP_BGA_BGA
H12
4.4 -1.2
SINK
RXDATA4-
PCB

CSP_BGA_BGA
K12
4.4 -2.8
SINK
RXDATA5+
PCB

CSP_BGA_BGA
L12
4.4 -3.600000000000001
SINK
RXDATA5-
PCB

CSP_BGA_BGA
J11
3.600000000000001 -2
SINK
RXDATA6+
PCB

CSP_BGA_BGA
K11
3.600000000000001 -2.8
SINK
RXDATA6-
PCB

CSP_BGA_BGA
L11
3.600000000000001 -3.600000000000001
SINK
RXDATA7+
PCB

CSP_BGA_BGA
L10
2.8 -3.600000000000001
SINK
RXDATA7-
PCB

CSP_BGA_BGA
B2
-3.600000000000001 3.600000000000001
SINK
TXDATA0+
PCB

CSP_BGA_BGA
B1
-4.4 3.600000000000001
SINK
TXDATA0-
PCB

CSP_BGA_BGA
C2
-3.600000000000001 2.8
SINK
TXDATA1+
PCB

CSP_BGA_BGA
C1
-4.4 2.8
SINK
TXDATA1-
PCB

CSP_BGA_BGA
D1
-4.4 2
SINK
TXDATA2+
PCB

CSP_BGA_BGA
E1
-4.4 1.2
SINK
TXDATA2-
PCB

CSP_BGA_BGA
F1
-4.4 0.4
SINK
TXDATA3+
PCB

CSP_BGA_BGA
G1
-4.4 -0.4
SINK
TXDATA3-
PCB

CSP_BGA_BGA
H1
-4.4 -1.2
SINK
TXDATA4+
PCB

CSP_BGA_BGA
J1
-4.4 -2
SINK
TXDATA4-
PCB

CSP_BGA_BGA
K1
-4.4 -2.8
SINK
TXDATA5+
PCB

CSP_BGA_BGA
L1
-4.4 -3.600000000000001
SINK
TXDATA5-
PCB

CSP_BGA_BGA
J2
-3.600000000000001 -2
SINK
TXDATA6+
PCB

CSP_BGA_BGA
K2
-3.600000000000001 -2.8
SINK
TXDATA6-
PCB

CSP_BGA_BGA
L3
-2.8 -3.600000000000001
SINK
TXDATA7+
PCB

CSP_BGA_BGA
L2
-3.600000000000001 -3.600000000000001
SINK
TXDATA7-
PCB

FCHIP_FCHIP
B18
1.9125 1.6875
SOURCE
RXDATA0+
PCB

FCHIP_FCHIP
C18
1.9125 1.4625
SOURCE
RXDATA0-
PCB

FCHIP_FCHIP
E18
1.9125 1.0125
SOURCE
RXDATA1+
PCB

FCHIP_FCHIP
D18
1.9125 1.2375
SOURCE
RXDATA1-
PCB

FCHIP_FCHIP
G18
1.9125 0.5625000000000001
SOURCE
RXDATA2+
PCB

FCHIP_FCHIP
F18
1.9125 0.7875
SOURCE
RXDATA2-
PCB

FCHIP_FCHIP
J18
1.9125 0.1125
SOURCE
RXDATA3+
PCB

FCHIP_FCHIP
H18
1.9125 0.3375
SOURCE
RXDATA3-
PCB

FCHIP_FCHIP
L18
1.9125 -0.3375
SOURCE
RXDATA4+
PCB

FCHIP_FCHIP
K18
1.9125 -0.1125
SOURCE
RXDATA4-
PCB

FCHIP_FCHIP
M18
1.9125 -0.5625000000000001
SOURCE
RXDATA5+
PCB

FCHIP_FCHIP
N18
1.9125 -0.7875
SOURCE
RXDATA5-
PCB

FCHIP_FCHIP
P18
1.9125 -1.0125
SOURCE
RXDATA6+
PCB

FCHIP_FCHIP
R18
1.9125 -1.2375
SOURCE
RXDATA6-
PCB

FCHIP_FCHIP
T18
1.9125 -1.4625
SOURCE
RXDATA7+
PCB

FCHIP_FCHIP
U18
1.9125 -1.6875
SOURCE
RXDATA7-
PCB

FCHIP_FCHIP
B1
-1.9125 1.6875
SOURCE
TXDATA0+
PCB

FCHIP_FCHIP
C1
-1.9125 1.4625
SOURCE
TXDATA0-
PCB

FCHIP_FCHIP
D1
-1.9125 1.2375
SOURCE
TXDATA1+
PCB

FCHIP_FCHIP
E1
-1.9125 1.0125
SOURCE
TXDATA1-
PCB

FCHIP_FCHIP
F1
-1.9125 0.7875
SOURCE
TXDATA2+
PCB

FCHIP_FCHIP
G1
-1.9125 0.5625000000000001
SOURCE
TXDATA2-
PCB

FCHIP_FCHIP
H1
-1.9125 0.3375
SOURCE
TXDATA3+
PCB

FCHIP_FCHIP
J1
-1.9125 0.1125
SOURCE
TXDATA3-
PCB

FCHIP_FCHIP
K1
-1.9125 -0.1125
SOURCE
TXDATA4+
PCB

FCHIP_FCHIP
L1
-1.9125 -0.3375
SOURCE
TXDATA4-
PCB

FCHIP_FCHIP
M1
-1.9125 -0.5625000000000001
SOURCE
TXDATA5+
PCB

FCHIP_FCHIP
N1
-1.9125 -0.7875
SOURCE
TXDATA5-
PCB

FCHIP_FCHIP
P1
-1.9125 -1.0125
SOURCE
TXDATA6+
PCB

FCHIP_FCHIP
R1
-1.9125 -1.2375
SOURCE
TXDATA6-
PCB

FCHIP_FCHIP
U1
-1.9125 -1.6875
SOURCE
TXDATA7+
PCB

FCHIP_FCHIP
T1
-1.9125 -1.4625
SOURCE
TXDATA7-
PCB

End Signal Ports

Start Power Ground Ports
End Power Ground Ports

End Chip Package Protocol

