# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../uart.srcs/sources_1/imports/ch08/list_ch04_11_mod_m_counter.v" \
"../../../../uart.srcs/sources_1/imports/ch08/list_ch04_20_fifo.v" \
"../../../../uart.srcs/sources_1/imports/ch08/list_ch08_01_uart_rx.v" \
"../../../../uart.srcs/sources_1/imports/ch08/list_ch08_03_uart_tx.v" \
"../../../../uart.srcs/sources_1/imports/ch08/list_ch08_04_uart.v" \
"../../../../uart.srcs/sim_1/imports/ch08/list_ch08_05_uart_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
