# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cache_cpu_test.srcs/sources_1/ip/axi/sim/axi.v" \
"../../../../cache_cpu_test.srcs/sources_1/ip/BRAM/sim/BRAM.v" \
"../../../../cache_cpu_test.srcs/sources_1/new/cache.v" \
"../../../../cache_cpu_test.srcs/sources_1/imports/cache/cpu_core.v" \
"../../../../cache_cpu_test.srcs/sources_1/new/cpu_top.v" \
"../../../../cache_cpu_test.srcs/sources_1/new/getPCaddr.v" \
"../../../../cache_cpu_test.srcs/sources_1/new/icache_tagv_table.v" \
"../../../../cache_cpu_test.srcs/sim_1/new/cache_cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
