// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/23/2023 08:11:24"

// 
// Device: Altera EPM1270T144I5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UNIT_FINAL (
	clk,
	tr1,
	tr2,
	tr3,
	tr4,
	ov,
	uv,
	TEM,
	db,
	col1,
	col2,
	col3,
	col4,
	ad_in,
	adclk,
	cs_n,
	K_1,
	K_2,
	K_3,
	K_4,
	K_5,
	rcvd,
	sent,
	LED1,
	LED2,
	LED3,
	LED4,
	LED5,
	LED6,
	LED7,
	LED8,
	LED9,
	LED10);
input 	clk;
input 	tr1;
input 	tr2;
input 	tr3;
input 	tr4;
input 	ov;
input 	uv;
input 	TEM;
input 	db;
input 	col1;
input 	col2;
input 	col3;
input 	col4;
input 	ad_in;
output 	adclk;
output 	cs_n;
output 	K_1;
output 	K_2;
output 	K_3;
output 	K_4;
output 	K_5;
input 	rcvd;
output 	sent;
output 	LED1;
output 	LED2;
output 	LED3;
output 	LED4;
output 	LED5;
output 	LED6;
output 	LED7;
output 	LED8;
output 	LED9;
output 	LED10;

// Design Ports Information
// clk	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// col2	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// col4	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// col1	=>  Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// col3	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ov	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// uv	=>  Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TEM	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// tr1	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// tr3	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// tr4	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// tr2	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rcvd	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// db	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_in	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// adclk	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cs_n	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// K_1	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// K_2	=>  Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// K_3	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// K_4	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// K_5	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sent	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED1	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED2	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED3	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED4	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED5	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED6	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED7	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED8	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED9	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED10	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("UNIT_FINAL_v.sdo");
// synopsys translate_on

wire \pwm_down|down_deal|LessThan3~5 ;
wire \pwm_down|PWM|LessThan1~5 ;
wire \pwm_down|PWM|LessThan2~5 ;
wire \pwm_down|PWM|LessThan0~5 ;
wire \pwm_down|down_deal|LessThan3~10 ;
wire \pwm_down|PWM|LessThan4~5 ;
wire \pwm_down|PWM|LessThan5~5 ;
wire \pwm_down|PWM|LessThan3~5 ;
wire \pwm_down|PWM|LessThan1~10 ;
wire \pwm_down|PWM|LessThan2~10 ;
wire \pwm_down|PWM|LessThan0~10 ;
wire \pwm_down|down_deal|LessThan3~15 ;
wire \pwm_down|PWM|LessThan4~10 ;
wire \pwm_down|PWM|LessThan5~10 ;
wire \pwm_down|PWM|LessThan3~10 ;
wire \pwm_down|PWM|LessThan1~15 ;
wire \pwm_down|PWM|LessThan2~15 ;
wire \pwm_down|PWM|LessThan0~15 ;
wire \pwm_down|down_deal|LessThan3~20 ;
wire \pwm_down|PWM|LessThan4~15 ;
wire \pwm_down|PWM|LessThan5~15 ;
wire \pwm_down|PWM|LessThan3~15 ;
wire \pwm_down|PWM|LessThan1~20 ;
wire \pwm_down|PWM|LessThan2~20 ;
wire \pwm_down|PWM|LessThan0~20 ;
wire \pwm_down|down_deal|LessThan3~25 ;
wire \pwm_down|PWM|LessThan4~20 ;
wire \pwm_down|PWM|LessThan5~20 ;
wire \pwm_down|PWM|LessThan3~20 ;
wire \pwm_down|PWM|LessThan1~25 ;
wire \pwm_down|PWM|LessThan2~25 ;
wire \pwm_down|PWM|LessThan0~25 ;
wire \pwm_down|down_deal|LessThan3~30 ;
wire \pwm_down|PWM|LessThan4~25 ;
wire \pwm_down|PWM|LessThan5~25 ;
wire \pwm_down|PWM|LessThan3~25 ;
wire \pwm_down|PWM|LessThan1~30 ;
wire \pwm_down|PWM|LessThan2~30 ;
wire \pwm_down|PWM|LessThan0~30 ;
wire \pwm_down|down_deal|LessThan3~35 ;
wire \pwm_down|PWM|LessThan4~30 ;
wire \pwm_down|PWM|LessThan5~30 ;
wire \pwm_down|PWM|LessThan3~30 ;
wire \pwm_down|PWM|LessThan1~35 ;
wire \pwm_down|PWM|LessThan2~35 ;
wire \pwm_down|PWM|LessThan0~35 ;
wire \pwm_down|down_deal|LessThan3~40 ;
wire \pwm_down|PWM|LessThan4~35 ;
wire \pwm_down|PWM|LessThan5~35 ;
wire \pwm_down|PWM|LessThan3~35 ;
wire \pwm_down|PWM|LessThan1~40 ;
wire \pwm_down|PWM|LessThan2~40 ;
wire \pwm_down|PWM|LessThan0~40 ;
wire \pwm_down|down_deal|LessThan3~45 ;
wire \pwm_down|PWM|LessThan4~40 ;
wire \pwm_down|PWM|LessThan5~40 ;
wire \pwm_down|PWM|LessThan3~40 ;
wire \pwm_down|PWM|LessThan1~45 ;
wire \pwm_down|PWM|LessThan2~45 ;
wire \pwm_down|PWM|LessThan0~45 ;
wire \pwm_down|down_deal|LessThan3~50 ;
wire \pwm_down|PWM|LessThan4~45 ;
wire \pwm_down|PWM|LessThan5~45 ;
wire \pwm_down|PWM|LessThan3~45 ;
wire \pwm_down|PWM|LessThan1~50 ;
wire \pwm_down|PWM|LessThan2~50 ;
wire \pwm_down|PWM|LessThan0~50 ;
wire \pwm_down|down_deal|LessThan3~55 ;
wire \pwm_down|PWM|LessThan4~50 ;
wire \pwm_down|PWM|LessThan5~50 ;
wire \pwm_down|PWM|LessThan3~50 ;
wire \pwm_down|PWM|LessThan1~55 ;
wire \pwm_down|PWM|LessThan2~55 ;
wire \pwm_down|PWM|LessThan0~55 ;
wire \pwm_down|down_deal|LessThan3~60 ;
wire \pwm_down|PWM|LessThan4~55 ;
wire \pwm_down|PWM|LessThan5~55 ;
wire \pwm_down|PWM|LessThan3~55 ;
wire \pwm_down|PWM|LessThan1~60 ;
wire \pwm_down|PWM|LessThan2~60 ;
wire \pwm_down|PWM|LessThan0~60 ;
wire \pwm_down|down_deal|LessThan3~65 ;
wire \pwm_down|PWM|LessThan4~60 ;
wire \pwm_down|PWM|LessThan5~60 ;
wire \pwm_down|PWM|LessThan3~60 ;
wire \pwm_down|PWM|LessThan1~65 ;
wire \pwm_down|PWM|LessThan2~65 ;
wire \pwm_down|PWM|LessThan0~65 ;
wire \pwm_down|down_deal|LessThan3~70 ;
wire \pwm_down|PWM|LessThan4~65 ;
wire \pwm_down|PWM|LessThan5~65 ;
wire \pwm_down|PWM|LessThan3~65 ;
wire \pwm_down|PWM|LessThan1~70 ;
wire \pwm_down|PWM|LessThan2~70 ;
wire \pwm_down|PWM|LessThan0~70 ;
wire \pwm_down|down_deal|LessThan3~75 ;
wire \pwm_down|PWM|LessThan4~70 ;
wire \pwm_down|PWM|LessThan5~70 ;
wire \pwm_down|PWM|LessThan3~70 ;
wire \clk~combout ;
wire \ad|clk_div[0]~3 ;
wire \ad|clk_div[0]~3COUT1_20 ;
wire \ad|clk_div[1]~5 ;
wire \ad|clk_div[1]~5COUT1_22 ;
wire \ad|clk_div[2]~9 ;
wire \ad|clk_div[2]~9COUT1_24 ;
wire \ad|clk_div[3]~7 ;
wire \ad|clk_div[4]~1 ;
wire \ad|clk_div[4]~1COUT1_26 ;
wire \ad|clk_div[0]~12_combout ;
wire \tri_200us[0]~21 ;
wire \tri_200us[0]~21COUT1_47 ;
wire \tri_200us[1]~23 ;
wire \tri_200us[1]~23COUT1_49 ;
wire \tri_200us[2]~13 ;
wire \tri_200us[3]~17 ;
wire \tri_200us[3]~17COUT1_51 ;
wire \tri_200us[4]~15 ;
wire \tri_200us[4]~15COUT1_53 ;
wire \tri_200us[5]~19 ;
wire \tri_200us[5]~19COUT1_55 ;
wire \tri_200us[6]~11 ;
wire \tri_200us[6]~11COUT1_57 ;
wire \tri_200us[7]~9 ;
wire \tri_200us[8]~7 ;
wire \tri_200us[8]~7COUT1_59 ;
wire \tri_200us[9]~5 ;
wire \tri_200us[9]~5COUT1_61 ;
wire \tri_200us[10]~1 ;
wire \tri_200us[10]~1COUT1_63 ;
wire \tri_200us[11]~3 ;
wire \tri_200us[11]~3COUT1_65 ;
wire \t[0]~9 ;
wire \t[0]~9COUT1_58 ;
wire \t[1]~11 ;
wire \t[1]~11COUT1_60 ;
wire \t[2]~21 ;
wire \t[2]~21COUT1_62 ;
wire \t[3]~23 ;
wire \t[3]~23COUT1_64 ;
wire \t[4]~13 ;
wire \t[5]~15 ;
wire \t[5]~15COUT1_66 ;
wire \t[6]~17 ;
wire \t[6]~17COUT1_68 ;
wire \t[7]~19 ;
wire \t[7]~19COUT1_70 ;
wire \t[8]~25 ;
wire \t[8]~25COUT1_72 ;
wire \t[9]~27 ;
wire \t[10]~29 ;
wire \t[10]~29COUT1_74 ;
wire \t[11]~31 ;
wire \t[11]~31COUT1_76 ;
wire \t[12]~33 ;
wire \t[12]~33COUT1_78 ;
wire \t[13]~35 ;
wire \t[13]~35COUT1_80 ;
wire \t[14]~37 ;
wire \LessThan4~5_combout ;
wire \t[15]~39 ;
wire \t[15]~39COUT1_82 ;
wire \t[16]~1 ;
wire \t[16]~1COUT1_84 ;
wire \t[17]~3 ;
wire \t[17]~3COUT1_86 ;
wire \t[18]~5 ;
wire \t[18]~5COUT1_88 ;
wire \LessThan4~0_combout ;
wire \LessThan4~4_combout ;
wire \LessThan4~1_combout ;
wire \LessThan4~2_combout ;
wire \LessThan4~3_combout ;
wire \LessThan4~6_combout ;
wire \LessThan5~2_combout ;
wire \LessThan5~0_combout ;
wire \ad|always0~1_combout ;
wire \LessThan5~1_combout ;
wire \LessThan5~3_combout ;
wire \tri_200us[12]~25 ;
wire \tri_200us[13]~27 ;
wire \tri_200us[13]~27COUT1_67 ;
wire \tri_200us[14]~29 ;
wire \tri_200us[14]~29COUT1_69 ;
wire \ad|always0~9_combout ;
wire \tri_200us[3]~32_combout ;
wire \ad|always0~4_combout ;
wire \ad|always0~5_combout ;
wire \ad|always0~6_combout ;
wire \ad|always0~7_combout ;
wire \ad|always0~2_combout ;
wire \ad|always0~3_combout ;
wire \ad|always0~0_combout ;
wire \ad|cs_n~regout ;
wire \ad|Equal1~0_combout ;
wire \ad|clk_div[0]~13_combout ;
wire \ad|Equal1~1_combout ;
wire \ad|rsr[15]~0_combout ;
wire \ad|adclk~0_combout ;
wire \ad|ad_count[4]~2_combout ;
wire \ad|ad_count[4]~3_combout ;
wire \~GND~combout ;
wire \ad|ad_count[0]~11 ;
wire \ad|ad_count[0]~11COUT1_18 ;
wire \ad|ad_count[1]~9 ;
wire \ad|ad_count[1]~9COUT1_20 ;
wire \ad|ad_count[2]~7 ;
wire \ad|ad_count[2]~7COUT1_22 ;
wire \ad|ad_count[3]~5 ;
wire \ad|ad_count[3]~5COUT1_24 ;
wire \ad|adclk~regout ;
wire \rcvd~combout ;
wire \pwm_down|down_deal|Equal4~0_combout ;
wire \pwm_down|rcvr|no_bits_rcvd[1]~3 ;
wire \pwm_down|rcvr|no_bits_rcvd[1]~3COUT1_14 ;
wire \pwm_down|rcvr|no_bits_rcvd[2]~5 ;
wire \pwm_down|rcvr|no_bits_rcvd[2]~5COUT1_16 ;
wire \pwm_down|rcvr|no_bits_rcvd[3]~7 ;
wire \pwm_down|rcvr|no_bits_rcvd[3]~7COUT1_18 ;
wire \pwm_down|down_deal|always2~0_combout ;
wire \pwm_down|down_deal|always2~1_combout ;
wire \pwm_down|rcvr|Equal5~1_combout ;
wire \pwm_down|rcvr|always4~0_combout ;
wire \pwm_down|rcvr|Equal5~0_combout ;
wire \pwm_down|rcvr|parity~0_combout ;
wire \pwm_down|rcvr|Equal6~0_combout ;
wire \pwm_down|rcvr|Equal6~1_combout ;
wire \pwm_down|rcvr|parity~1_combout ;
wire \pwm_down|rcvr|parity~2_combout ;
wire \pwm_down|rcvr|tsr[19]~0_combout ;
wire \pwm_down|down_deal|always1~0 ;
wire \pwm_down|rcvr|Equal4~0_combout ;
wire \pwm_down|rcvr|over~regout ;
wire \pwm_down|rcvr|error~1_combout ;
wire \pwm_down|rcvr|parity~3_combout ;
wire \pwm_down|rcvr|parity~regout ;
wire \pwm_down|rcvr|error~0_combout ;
wire \pwm_down|rcvr|error~regout ;
wire \pwm_down|rcvr|clk1x_en~0_combout ;
wire \pwm_down|rcvr|tt[0]~3 ;
wire \pwm_down|rcvr|tt[0]~3COUT1_71 ;
wire \pwm_down|rcvr|tt[1]~5 ;
wire \pwm_down|rcvr|tt[2]~7 ;
wire \pwm_down|rcvr|tt[2]~7COUT1_73 ;
wire \pwm_down|rcvr|tt[3]~9 ;
wire \pwm_down|rcvr|tt[3]~9COUT1_75 ;
wire \pwm_down|rcvr|tt[4]~11 ;
wire \pwm_down|rcvr|tt[4]~11COUT1_77 ;
wire \pwm_down|rcvr|tt[5]~13 ;
wire \pwm_down|rcvr|tt[5]~13COUT1_79 ;
wire \pwm_down|rcvr|tt[6]~15 ;
wire \pwm_down|rcvr|tt[7]~17 ;
wire \pwm_down|rcvr|tt[7]~17COUT1_81 ;
wire \pwm_down|rcvr|tt[8]~19 ;
wire \pwm_down|rcvr|tt[8]~19COUT1_83 ;
wire \pwm_down|rcvr|tt[9]~21 ;
wire \pwm_down|rcvr|tt[9]~21COUT1_85 ;
wire \pwm_down|rcvr|tt[10]~23 ;
wire \pwm_down|rcvr|tt[10]~23COUT1_87 ;
wire \pwm_down|rcvr|tt[11]~25 ;
wire \pwm_down|rcvr|tt[12]~27 ;
wire \pwm_down|rcvr|tt[12]~27COUT1_89 ;
wire \pwm_down|rcvr|tt[13]~29 ;
wire \pwm_down|rcvr|tt[13]~29COUT1_91 ;
wire \pwm_down|rcvr|tt[14]~31 ;
wire \pwm_down|rcvr|tt[14]~31COUT1_93 ;
wire \pwm_down|rcvr|tt[15]~33 ;
wire \pwm_down|rcvr|tt[15]~33COUT1_95 ;
wire \pwm_down|rcvr|tt[16]~35 ;
wire \pwm_down|rcvr|tt[17]~37 ;
wire \pwm_down|rcvr|tt[17]~37COUT1_97 ;
wire \pwm_down|rcvr|tt[18]~39 ;
wire \pwm_down|rcvr|tt[18]~39COUT1_99 ;
wire \pwm_down|rcvr|tt[19]~41 ;
wire \pwm_down|rcvr|tt[19]~41COUT1_101 ;
wire \pwm_down|rcvr|tt[20]~43 ;
wire \pwm_down|rcvr|tt[20]~43COUT1_103 ;
wire \pwm_down|rcvr|tt[21]~45 ;
wire \pwm_down|rcvr|tt[22]~47 ;
wire \pwm_down|rcvr|tt[22]~47COUT1_105 ;
wire \pwm_down|rcvr|always2~6_combout ;
wire \pwm_down|rcvr|always2~0_combout ;
wire \pwm_down|rcvr|always2~2_combout ;
wire \pwm_down|rcvr|always2~1_combout ;
wire \pwm_down|rcvr|always2~3_combout ;
wire \pwm_down|rcvr|always2~4_combout ;
wire \pwm_down|rcvr|tt[14]~50_combout ;
wire \pwm_down|rcvr|always2~5_combout ;
wire \pwm_down|rcvr|always2~7_combout ;
wire \pwm_down|rcvr|clk1x_en~regout ;
wire \pwm_down|rcvr|clk1x_en~_wirecell_combout ;
wire \pwm_down|down_deal|cnt[1]~24_combout ;
wire \pwm_down|down_deal|cnt[0]~32 ;
wire \pwm_down|down_deal|cnt[0]~32COUT1_47 ;
wire \pwm_down|down_deal|cnt[1]~30 ;
wire \pwm_down|down_deal|cnt[1]~30COUT1_49 ;
wire \pwm_down|down_deal|cnt[2]~28 ;
wire \pwm_down|down_deal|cnt[3]~26 ;
wire \pwm_down|down_deal|cnt[3]~26COUT1_51 ;
wire \pwm_down|down_deal|cnt[4]~15 ;
wire \pwm_down|down_deal|cnt[4]~15COUT1_53 ;
wire \pwm_down|down_deal|cnt[5]~17 ;
wire \pwm_down|down_deal|cnt[5]~17COUT1_55 ;
wire \pwm_down|down_deal|cnt[6]~19 ;
wire \pwm_down|down_deal|cnt[6]~19COUT1_57 ;
wire \pwm_down|down_deal|cnt[7]~21 ;
wire \pwm_down|down_deal|cnt[8]~23 ;
wire \pwm_down|down_deal|cnt[8]~23COUT1_59 ;
wire \pwm_down|down_deal|cnt[9]~1 ;
wire \pwm_down|down_deal|cnt[9]~1COUT1_61 ;
wire \pwm_down|down_deal|cnt[10]~3 ;
wire \pwm_down|down_deal|cnt[10]~3COUT1_63 ;
wire \pwm_down|down_deal|cnt[11]~5 ;
wire \pwm_down|down_deal|cnt[11]~5COUT1_65 ;
wire \pwm_down|down_deal|cnt[12]~7 ;
wire \pwm_down|down_deal|cnt[13]~9 ;
wire \pwm_down|down_deal|cnt[13]~9COUT1_67 ;
wire \pwm_down|down_deal|cnt[14]~11 ;
wire \pwm_down|down_deal|cnt[14]~11COUT1_69 ;
wire \pwm_down|down_deal|LessThan0~1_combout ;
wire \pwm_down|down_deal|LessThan0~0_combout ;
wire \pwm_down|down_deal|LessThan0~2_combout ;
wire \pwm_down|down_deal|LessThan0~3_combout ;
wire \pwm_down|down_deal|cs~8_combout ;
wire \pwm_down|down_deal|rsr1~0 ;
wire \pwm_down|down_deal|rsr2[12]~0_combout ;
wire \pwm_down|down_deal|Equal6~11 ;
wire \pwm_down|down_deal|rsr1~18_combout ;
wire \pwm_down|down_deal|rsr1~20 ;
wire \pwm_down|down_deal|rsr1~19_combout ;
wire \pwm_down|down_deal|Equal6~10 ;
wire \pwm_down|down_deal|Equal6~12 ;
wire \pwm_down|down_deal|Equal6~13_combout ;
wire \pwm_down|down_deal|Equal5~10 ;
wire \pwm_down|down_deal|Equal5~11 ;
wire \pwm_down|down_deal|rsr1~10 ;
wire \pwm_down|down_deal|Equal5~5 ;
wire \pwm_down|down_deal|rsr1~16 ;
wire \pwm_down|down_deal|Equal5~8 ;
wire \pwm_down|down_deal|rsr1~12 ;
wire \pwm_down|down_deal|Equal5~6 ;
wire \pwm_down|down_deal|rsr1~14 ;
wire \pwm_down|down_deal|Equal5~7 ;
wire \pwm_down|down_deal|Equal5~9_combout ;
wire \pwm_down|down_deal|rsr1~1 ;
wire \pwm_down|down_deal|Equal5~0 ;
wire \pwm_down|down_deal|rsr1~6 ;
wire \pwm_down|down_deal|Equal5~2 ;
wire \pwm_down|down_deal|rsr1~4_combout ;
wire \pwm_down|down_deal|Equal5~1 ;
wire \pwm_down|down_deal|rsr1~8 ;
wire \pwm_down|down_deal|Equal5~3 ;
wire \pwm_down|down_deal|Equal5~4_combout ;
wire \pwm_down|down_deal|Equal5~12_combout ;
wire \pwm_down|down_deal|rsr1~3 ;
wire \pwm_down|down_deal|Equal6~0 ;
wire \pwm_down|down_deal|rsr1~7 ;
wire \pwm_down|down_deal|Equal6~2 ;
wire \pwm_down|down_deal|rsr1~5 ;
wire \pwm_down|down_deal|Equal6~1 ;
wire \pwm_down|down_deal|rsr1~9 ;
wire \pwm_down|down_deal|Equal6~3 ;
wire \pwm_down|down_deal|Equal6~4_combout ;
wire \pwm_down|down_deal|cs~9_combout ;
wire \pwm_down|down_deal|cs.10~regout ;
wire \pwm_down|down_deal|cs.00~regout ;
wire \pwm_down|down_deal|cs.01~regout ;
wire \pwm_down|down_deal|rsr1[16]~2_combout ;
wire \pwm_down|down_deal|rsr1~15 ;
wire \pwm_down|down_deal|Equal6~7 ;
wire \pwm_down|down_deal|rsr1~11 ;
wire \pwm_down|down_deal|Equal6~5 ;
wire \pwm_down|down_deal|rsr1~13 ;
wire \pwm_down|down_deal|Equal6~6 ;
wire \pwm_down|down_deal|rsr1~17 ;
wire \pwm_down|down_deal|Equal6~8 ;
wire \pwm_down|down_deal|Equal6~9_combout ;
wire \pwm_down|down_deal|always2~2_combout ;
wire \pwm_down|down_deal|fre_data[15]~5 ;
wire \pwm_down|down_deal|cmd_over~regout ;
wire \pwm_down|down_deal|Equal10~1 ;
wire \pwm_down|down_deal|Equal11~0 ;
wire \pwm_down|down_deal|check~1 ;
wire \pwm_down|down_deal|Equal13~0 ;
wire \pwm_down|down_deal|check~2_combout ;
wire \pwm_down|down_deal|Equal10~0 ;
wire \pwm_down|down_deal|Equal10~2_combout ;
wire \pwm_down|down_deal|Equal12~0 ;
wire \pwm_down|down_deal|Equal11~1 ;
wire \pwm_down|down_deal|Equal11~2_combout ;
wire \pwm_down|down_deal|start~0_combout ;
wire \pwm_down|down_deal|always0~0 ;
wire \pwm_down|down_deal|Equal13~1_combout ;
wire \pwm_down|down_deal|rst~regout ;
wire \pwm_down|down_deal|lock_delay~regout ;
wire \pwm_down|down_deal|Lockn~regout ;
wire \pwm_down|down_deal|always1~1_combout ;
wire \pwm_down|PWM|Add1~5_combout ;
wire \pwm_down|PWM|Add0~5_combout ;
wire \pwm_down|PWM|Add0~7 ;
wire \pwm_down|PWM|Add0~7COUT1_94 ;
wire \pwm_down|PWM|Add0~2COUT1_96 ;
wire \pwm_down|PWM|Add0~17 ;
wire \pwm_down|PWM|Add1~10_combout ;
wire \pwm_down|PWM|Add0~10_combout ;
wire \pwm_down|PWM|Add0~12 ;
wire \pwm_down|PWM|Add0~12COUT1_98 ;
wire \pwm_down|PWM|Add0~25_combout ;
wire \pwm_down|PWM|Add1~12 ;
wire \pwm_down|PWM|Add1~12COUT1_98 ;
wire \pwm_down|PWM|Add1~25_combout ;
wire \pwm_down|PWM|Add0~27 ;
wire \pwm_down|PWM|Add0~27COUT1_100 ;
wire \pwm_down|PWM|Add0~20_combout ;
wire \pwm_down|PWM|Add1~27 ;
wire \pwm_down|PWM|Add1~27COUT1_100 ;
wire \pwm_down|PWM|Add1~20_combout ;
wire \pwm_down|PWM|Add0~22 ;
wire \pwm_down|PWM|Add0~22COUT1_102 ;
wire \pwm_down|PWM|Add0~35_combout ;
wire \pwm_down|PWM|Add1~22 ;
wire \pwm_down|PWM|Add1~22COUT1_102 ;
wire \pwm_down|PWM|Add1~35_combout ;
wire \pwm_down|PWM|Add1~37 ;
wire \pwm_down|PWM|Add1~37COUT1_104 ;
wire \pwm_down|PWM|Add1~32 ;
wire \pwm_down|PWM|Add0~37 ;
wire \pwm_down|PWM|Add0~37COUT1_104 ;
wire \pwm_down|PWM|Add0~32 ;
wire \pwm_down|PWM|Add0~55_combout ;
wire \pwm_down|PWM|Add1~55_combout ;
wire \pwm_down|PWM|Add1~57 ;
wire \pwm_down|PWM|Add1~57COUT1_106 ;
wire \pwm_down|PWM|Add1~50_combout ;
wire \pwm_down|PWM|Add0~57 ;
wire \pwm_down|PWM|Add0~57COUT1_106 ;
wire \pwm_down|PWM|Add0~50_combout ;
wire \pwm_down|PWM|Add0~52 ;
wire \pwm_down|PWM|Add0~52COUT1_108 ;
wire \pwm_down|PWM|Add0~40_combout ;
wire \pwm_down|PWM|Add1~52 ;
wire \pwm_down|PWM|Add1~52COUT1_108 ;
wire \pwm_down|PWM|Add1~40_combout ;
wire \pwm_down|PWM|Add0~42 ;
wire \pwm_down|PWM|Add0~42COUT1_110 ;
wire \pwm_down|PWM|Add0~45_combout ;
wire \pwm_down|PWM|Add1~42 ;
wire \pwm_down|PWM|Add1~42COUT1_110 ;
wire \pwm_down|PWM|Add1~45_combout ;
wire \pwm_down|PWM|Equal1~2_combout ;
wire \pwm_down|PWM|Equal1~0_combout ;
wire \pwm_down|PWM|Add1~47 ;
wire \pwm_down|PWM|Add1~47COUT1_112 ;
wire \pwm_down|PWM|Add1~65_combout ;
wire \pwm_down|PWM|Add0~47 ;
wire \pwm_down|PWM|Add0~47COUT1_112 ;
wire \pwm_down|PWM|Add0~65_combout ;
wire \pwm_down|PWM|Add0~67 ;
wire \pwm_down|PWM|Add0~60_combout ;
wire \pwm_down|PWM|Add1~67 ;
wire \pwm_down|PWM|Add1~60_combout ;
wire \pwm_down|PWM|Add0~62 ;
wire \pwm_down|PWM|Add0~62COUT1_114 ;
wire \pwm_down|PWM|Add0~70_combout ;
wire \pwm_down|PWM|Add1~62 ;
wire \pwm_down|PWM|Add1~62COUT1_114 ;
wire \pwm_down|PWM|Add1~70_combout ;
wire \pwm_down|PWM|Add0~72 ;
wire \pwm_down|PWM|Add0~72COUT1_116 ;
wire \pwm_down|PWM|Add0~75_combout ;
wire \pwm_down|PWM|Add1~72 ;
wire \pwm_down|PWM|Add1~72COUT1_116 ;
wire \pwm_down|PWM|Add1~75_combout ;
wire \pwm_down|PWM|Equal1~3_combout ;
wire \pwm_down|PWM|Equal1~4_combout ;
wire \pwm_down|down_deal|fre_data[15]~2 ;
wire \pwm_down|down_deal|fre_data[15]~3_combout ;
wire \pwm_down|down_deal|fre_data[15]~4 ;
wire \pwm_up|sign_deal|Equal0~8 ;
wire \pwm_up|sign_deal|Equal0~9 ;
wire \pwm_up|sign_deal|Equal0~5_combout ;
wire \pwm_up|sign_deal|Equal0~6 ;
wire \pwm_up|sign_deal|Equal0~7 ;
wire \pwm_up|sign_deal|Equal0~3 ;
wire \pwm_up|sign_deal|Equal0~2 ;
wire \pwm_up|sign_deal|Equal0~0 ;
wire \pwm_up|sign_deal|Equal0~1 ;
wire \pwm_up|sign_deal|Equal0~4_combout ;
wire \pwm_up|sign_deal|Equal0~10_combout ;
wire \pwm_down|PWM|DIR~regout ;
wire \pwm_down|PWM|comp_tri[12]~0_combout ;
wire \pwm_down|PWM|Add1~7 ;
wire \pwm_down|PWM|Add1~7COUT1_94 ;
wire \pwm_down|PWM|Add1~0_combout ;
wire \pwm_down|PWM|Add0~0_combout ;
wire \pwm_down|PWM|Add0~2 ;
wire \pwm_down|PWM|Add0~15_combout ;
wire \pwm_down|PWM|Add1~2 ;
wire \pwm_down|PWM|Add1~2COUT1_96 ;
wire \pwm_down|PWM|Add1~15_combout ;
wire \pwm_down|PWM|Add1~17 ;
wire \pwm_down|PWM|Add1~30_combout ;
wire \pwm_down|PWM|Add0~30_combout ;
wire \pwm_down|PWM|Equal1~1_combout ;
wire \pwm_down|down_deal|LessThan1~0_combout ;
wire \pwm_down|down_deal|LessThan1~1_combout ;
wire \pwm_down|down_deal|always1~2_combout ;
wire \pwm_down|down_deal|syn~regout ;
wire \pwm_up|sign_deal|ready~regout ;
wire \pwm_up|sign_deal|connect~regout ;
wire \pwm_up|sign_deal|call_count2[3]~2_combout ;
wire \pwm_up|sign_deal|call_count2~0_combout ;
wire \pwm_up|sign_deal|Add0~50_combout ;
wire \pwm_up|sign_deal|Add0~52 ;
wire \pwm_up|sign_deal|Add0~52COUT1_67 ;
wire \pwm_up|sign_deal|Add0~44_combout ;
wire \pwm_up|sign_deal|Add0~46 ;
wire \pwm_up|sign_deal|Add0~46COUT1_69 ;
wire \pwm_up|sign_deal|Add0~38_combout ;
wire \pwm_up|sign_deal|Add0~40 ;
wire \pwm_up|sign_deal|Add0~40COUT1_71 ;
wire \pwm_up|sign_deal|Add0~33_combout ;
wire \pwm_up|sign_deal|Add0~35 ;
wire \pwm_up|sign_deal|Add0~35COUT1_73 ;
wire \pwm_up|sign_deal|Add0~0_combout ;
wire \pwm_up|sign_deal|Add0~2 ;
wire \pwm_up|sign_deal|Add0~5_combout ;
wire \pwm_up|sign_deal|Add0~7 ;
wire \pwm_up|sign_deal|Add0~7COUT1_75 ;
wire \pwm_up|sign_deal|Add0~11_combout ;
wire \pwm_up|sign_deal|LessThan2~0_combout ;
wire \pwm_up|sign_deal|Add0~13 ;
wire \pwm_up|sign_deal|Add0~13COUT1_77 ;
wire \pwm_up|sign_deal|Add0~22_combout ;
wire \pwm_up|sign_deal|Add0~24 ;
wire \pwm_up|sign_deal|Add0~24COUT1_79 ;
wire \pwm_up|sign_deal|Add0~17_combout ;
wire \pwm_up|sign_deal|Add0~19 ;
wire \pwm_up|sign_deal|Add0~19COUT1_81 ;
wire \pwm_up|sign_deal|Add0~27_combout ;
wire \pwm_up|sign_deal|LessThan2~1_combout ;
wire \TEM~combout ;
wire \pwm_up|sign_deal|TEM_f|count~0_combout ;
wire \pwm_up|sign_deal|TEM_f|Add0~0_combout ;
wire \pwm_up|sign_deal|TEM_f|out~regout ;
wire \ov~combout ;
wire \pwm_up|sign_deal|ov_f|count~0_combout ;
wire \pwm_up|sign_deal|ov_f|Add0~0_combout ;
wire \pwm_up|sign_deal|ov_f|out~regout ;
wire \col4~combout ;
wire \pwm_down|PWM|check_data[0]~21 ;
wire \pwm_down|PWM|check_data[0]~21COUT1_51 ;
wire \pwm_down|PWM|check_data[1]~23 ;
wire \pwm_down|PWM|check_data[1]~23COUT1_53 ;
wire \pwm_down|PWM|check_data[2]~17 ;
wire \pwm_down|PWM|check_data[3]~19 ;
wire \pwm_down|PWM|check_data[3]~19COUT1_55 ;
wire \pwm_down|PWM|check_data[4]~15 ;
wire \pwm_down|PWM|check_data[4]~15COUT1_57 ;
wire \pwm_down|PWM|check_data[5]~9 ;
wire \pwm_down|PWM|check_data[5]~9COUT1_59 ;
wire \pwm_down|PWM|check_data[6]~11 ;
wire \pwm_down|PWM|check_data[6]~11COUT1_61 ;
wire \pwm_down|PWM|check_data[7]~13 ;
wire \pwm_down|PWM|check_data[8]~25 ;
wire \pwm_down|PWM|check_data[8]~25COUT1_63 ;
wire \pwm_down|PWM|check_data[9]~27 ;
wire \pwm_down|PWM|check_data[9]~27COUT1_65 ;
wire \pwm_down|PWM|check_data[10]~29 ;
wire \pwm_down|PWM|check_data[10]~29COUT1_67 ;
wire \pwm_down|PWM|check_data[11]~5 ;
wire \pwm_down|PWM|check_data[11]~5COUT1_69 ;
wire \pwm_down|PWM|check_data[12]~7 ;
wire \pwm_down|PWM|check_data[13]~31 ;
wire \pwm_down|PWM|check_data[13]~31COUT1_71 ;
wire \pwm_down|PWM|check_data[14]~1 ;
wire \pwm_down|PWM|check_data[14]~1COUT1_73 ;
wire \pwm_down|PWM|check_data[6]~35_combout ;
wire \pwm_down|PWM|check_data[6]~32_combout ;
wire \pwm_down|PWM|check_data[6]~33_combout ;
wire \pwm_down|PWM|check_data[6]~34_combout ;
wire \pwm_down|PWM|check_data[6]~36_combout ;
wire \pwm_up|sign_deal|Equal2~0_combout ;
wire \pwm_down|PWM|always6~6_combout ;
wire \pwm_up|sign_deal|Equal1~3_combout ;
wire \pwm_up|sign_deal|Equal1~1_combout ;
wire \pwm_up|sign_deal|Equal1~2_combout ;
wire \pwm_up|sign_deal|Equal2~1_combout ;
wire \pwm_up|sign_deal|Equal1~0_combout ;
wire \pwm_down|PWM|always7~7_combout ;
wire \pwm_up|sign_deal|Equal4~1_combout ;
wire \pwm_up|sign_deal|Equal4~2_combout ;
wire \pwm_up|sign_deal|Equal3~0_combout ;
wire \pwm_up|sign_deal|Equal1~4_combout ;
wire \pwm_up|sign_deal|fault4~2_combout ;
wire \tr4~combout ;
wire \pwm_up|sign_deal|t4|count~0_combout ;
wire \pwm_up|sign_deal|t4|Add0~0_combout ;
wire \pwm_up|sign_deal|t4|out~regout ;
wire \col3~combout ;
wire \pwm_up|sign_deal|Equal4~0_combout ;
wire \pwm_up|sign_deal|Equal4~3_combout ;
wire \pwm_up|sign_deal|fault4~4_combout ;
wire \tr2~combout ;
wire \pwm_up|sign_deal|t2|count~0_combout ;
wire \pwm_up|sign_deal|t2|Add0~0_combout ;
wire \pwm_up|sign_deal|t2|out~regout ;
wire \col2~combout ;
wire \col1~combout ;
wire \pwm_up|sign_deal|state[6]~2_combout ;
wire \pwm_up|sign_deal|state[5]~3_combout ;
wire \pwm_up|sign_deal|state[6]~7_combout ;
wire \pwm_up|sign_deal|state[6]~6_combout ;
wire \tr3~combout ;
wire \pwm_up|sign_deal|t3|count~0_combout ;
wire \pwm_up|sign_deal|t3|Add0~0_combout ;
wire \pwm_up|sign_deal|t3|out~regout ;
wire \pwm_up|sign_deal|state[5]~9_combout ;
wire \pwm_up|sign_deal|state[5]~4_combout ;
wire \tr1~combout ;
wire \pwm_up|sign_deal|t1|count~0_combout ;
wire \pwm_up|sign_deal|t1|Add0~0_combout ;
wire \pwm_up|sign_deal|t1|out~regout ;
wire \pwm_up|sign_deal|fault1~0_combout ;
wire \pwm_up|sign_deal|fault~1_combout ;
wire \pwm_up|sign_deal|fault ;
wire \pwm_down|down_deal|start~1_combout ;
wire \pwm_down|down_deal|start~3_combout ;
wire \pwm_down|down_deal|start~regout ;
wire \pwm_down|down_deal|cmd_data[0]~0_combout ;
wire \pwm_down|down_deal|check~0 ;
wire \pwm_down|down_deal|Equal12~1_combout ;
wire \pwm_down|down_deal|check~3 ;
wire \pwm_down|down_deal|check~4_combout ;
wire \pwm_down|down_deal|stop~0_combout ;
wire \pwm_down|down_deal|pass~0_combout ;
wire \pwm_down|down_deal|check~regout ;
wire \pwm_up|sign_deal|fault~0_combout ;
wire \pwm_down|PWM|bypass[0]~20 ;
wire \pwm_down|PWM|bypass[0]~20COUT1_48 ;
wire \pwm_down|PWM|bypass[1]~22 ;
wire \pwm_down|PWM|bypass[1]~22COUT1_50 ;
wire \pwm_down|PWM|bypass[2]~24 ;
wire \pwm_down|PWM|bypass[3]~26 ;
wire \pwm_down|PWM|bypass[3]~26COUT1_52 ;
wire \pwm_down|PWM|bypass[4]~28 ;
wire \pwm_down|PWM|bypass[4]~28COUT1_54 ;
wire \pwm_down|PWM|bypass[5]~5 ;
wire \pwm_down|PWM|bypass[5]~5COUT1_56 ;
wire \pwm_down|PWM|bypass[6]~7 ;
wire \pwm_down|PWM|bypass[6]~7COUT1_58 ;
wire \pwm_down|PWM|bypass[7]~9 ;
wire \pwm_down|PWM|bypass[8]~11 ;
wire \pwm_down|PWM|bypass[8]~11COUT1_60 ;
wire \pwm_down|PWM|bypass[9]~17 ;
wire \pwm_down|PWM|bypass[9]~17COUT1_62 ;
wire \pwm_down|PWM|bypass[10]~13 ;
wire \pwm_down|PWM|bypass[10]~13COUT1_64 ;
wire \pwm_down|PWM|bypass[11]~15 ;
wire \pwm_down|PWM|bypass[11]~15COUT1_66 ;
wire \pwm_down|PWM|bypass[12]~1 ;
wire \pwm_down|PWM|bypass[13]~3 ;
wire \pwm_down|PWM|bypass[13]~3COUT1_68 ;
wire \pwm_down|PWM|LessThan12~1_combout ;
wire \pwm_down|PWM|always6~0_combout ;
wire \pwm_down|PWM|LessThan12~0_combout ;
wire \pwm_down|PWM|bypass[0]~18_combout ;
wire \pwm_down|PWM|bypass[0]~33_combout ;
wire \pwm_down|PWM|bypass[14]~30 ;
wire \pwm_down|PWM|bypass[14]~30COUT1_70 ;
wire \pwm_down|down_deal|pass~1_combout ;
wire \pwm_down|down_deal|pass~regout ;
wire \pwm_down|PWM|always6~2_combout ;
wire \pwm_down|PWM|always6~3_combout ;
wire \pwm_down|PWM|always6~1_combout ;
wire \pwm_down|PWM|always6~4_combout ;
wire \pwm_down|PWM|always6~5_combout ;
wire \pwm_down|PWM|K_1~0_combout ;
wire \pwm_down|PWM|Add3~30_combout ;
wire \pwm_down|PWM|Add3~35_combout ;
wire \pwm_down|down_deal|ref_data[15]~0 ;
wire \pwm_down|down_deal|LessThan3~77_cout0 ;
wire \pwm_down|down_deal|LessThan3~77COUT1_94 ;
wire \pwm_down|down_deal|LessThan3~72_cout0 ;
wire \pwm_down|down_deal|LessThan3~72COUT1_96 ;
wire \pwm_down|down_deal|LessThan3~67_cout ;
wire \pwm_down|down_deal|LessThan3~62_cout0 ;
wire \pwm_down|down_deal|LessThan3~62COUT1_98 ;
wire \pwm_down|down_deal|LessThan3~57_cout0 ;
wire \pwm_down|down_deal|LessThan3~57COUT1_100 ;
wire \pwm_down|down_deal|LessThan3~52_cout0 ;
wire \pwm_down|down_deal|LessThan3~52COUT1_102 ;
wire \pwm_down|down_deal|LessThan3~47_cout0 ;
wire \pwm_down|down_deal|LessThan3~47COUT1_104 ;
wire \pwm_down|down_deal|LessThan3~42_cout ;
wire \pwm_down|down_deal|LessThan3~37_cout0 ;
wire \pwm_down|down_deal|LessThan3~37COUT1_106 ;
wire \pwm_down|down_deal|LessThan3~32_cout0 ;
wire \pwm_down|down_deal|LessThan3~32COUT1_108 ;
wire \pwm_down|down_deal|LessThan3~27_cout0 ;
wire \pwm_down|down_deal|LessThan3~27COUT1_110 ;
wire \pwm_down|down_deal|LessThan3~22_cout0 ;
wire \pwm_down|down_deal|LessThan3~22COUT1_112 ;
wire \pwm_down|down_deal|LessThan3~17_cout ;
wire \pwm_down|down_deal|LessThan3~12_cout0 ;
wire \pwm_down|down_deal|LessThan3~12COUT1_114 ;
wire \pwm_down|down_deal|LessThan3~7_cout0 ;
wire \pwm_down|down_deal|LessThan3~7COUT1_116 ;
wire \pwm_down|down_deal|LessThan3~0_combout ;
wire \pwm_down|down_deal|pose[13]~32_combout ;
wire \pwm_down|down_deal|ref_data[15]~1_combout ;
wire \pwm_down|down_deal|ref_over~regout ;
wire \pwm_down|down_deal|pose[13]~33_combout ;
wire \pwm_down|down_deal|pose[0]~1 ;
wire \pwm_down|down_deal|pose[0]~1COUT1_48 ;
wire \pwm_down|down_deal|pose[1]~3 ;
wire \pwm_down|down_deal|pose[1]~3COUT1_50 ;
wire \pwm_down|down_deal|pose[2]~5 ;
wire \pwm_down|down_deal|pose[3]~7 ;
wire \pwm_down|down_deal|pose[3]~7COUT1_52 ;
wire \pwm_down|down_deal|pose[4]~9 ;
wire \pwm_down|down_deal|pose[4]~9COUT1_54 ;
wire \pwm_down|down_deal|pose[5]~11 ;
wire \pwm_down|down_deal|pose[5]~11COUT1_56 ;
wire \pwm_down|down_deal|pose[6]~13 ;
wire \pwm_down|down_deal|pose[6]~13COUT1_58 ;
wire \pwm_down|down_deal|pose[7]~15 ;
wire \pwm_down|down_deal|pose[8]~17 ;
wire \pwm_down|down_deal|pose[8]~17COUT1_60 ;
wire \pwm_down|down_deal|pose[9]~19 ;
wire \pwm_down|down_deal|pose[9]~19COUT1_62 ;
wire \pwm_down|down_deal|pose[10]~21 ;
wire \pwm_down|down_deal|pose[10]~21COUT1_64 ;
wire \pwm_down|down_deal|pose[11]~23 ;
wire \pwm_down|down_deal|pose[11]~23COUT1_66 ;
wire \pwm_down|down_deal|pose[12]~25 ;
wire \pwm_down|down_deal|pose[13]~27 ;
wire \pwm_down|down_deal|pose[13]~27COUT1_68 ;
wire \pwm_down|down_deal|pose[14]~29 ;
wire \pwm_down|down_deal|pose[14]~29COUT1_70 ;
wire \pwm_down|PWM|LessThan0~72_cout0 ;
wire \pwm_down|PWM|LessThan0~72COUT1_88 ;
wire \pwm_down|PWM|LessThan0~67_cout ;
wire \pwm_down|PWM|LessThan0~62_cout0 ;
wire \pwm_down|PWM|LessThan0~62COUT1_90 ;
wire \pwm_down|PWM|LessThan0~57_cout0 ;
wire \pwm_down|PWM|LessThan0~57COUT1_92 ;
wire \pwm_down|PWM|LessThan0~52_cout0 ;
wire \pwm_down|PWM|LessThan0~52COUT1_94 ;
wire \pwm_down|PWM|LessThan0~47_cout0 ;
wire \pwm_down|PWM|LessThan0~47COUT1_96 ;
wire \pwm_down|PWM|LessThan0~42_cout ;
wire \pwm_down|PWM|LessThan0~37_cout0 ;
wire \pwm_down|PWM|LessThan0~37COUT1_98 ;
wire \pwm_down|PWM|LessThan0~32_cout0 ;
wire \pwm_down|PWM|LessThan0~32COUT1_100 ;
wire \pwm_down|PWM|LessThan0~27_cout0 ;
wire \pwm_down|PWM|LessThan0~27COUT1_102 ;
wire \pwm_down|PWM|LessThan0~22_cout0 ;
wire \pwm_down|PWM|LessThan0~22COUT1_104 ;
wire \pwm_down|PWM|LessThan0~17_cout ;
wire \pwm_down|PWM|LessThan0~12_cout0 ;
wire \pwm_down|PWM|LessThan0~12COUT1_106 ;
wire \pwm_down|PWM|LessThan0~7_cout0 ;
wire \pwm_down|PWM|LessThan0~7COUT1_108 ;
wire \pwm_down|PWM|LessThan0~0_combout ;
wire \pwm_down|PWM|LessThan1~72_cout0 ;
wire \pwm_down|PWM|LessThan1~72COUT1_88 ;
wire \pwm_down|PWM|LessThan1~67_cout ;
wire \pwm_down|PWM|LessThan1~62_cout0 ;
wire \pwm_down|PWM|LessThan1~62COUT1_90 ;
wire \pwm_down|PWM|LessThan1~57_cout0 ;
wire \pwm_down|PWM|LessThan1~57COUT1_92 ;
wire \pwm_down|PWM|LessThan1~52_cout0 ;
wire \pwm_down|PWM|LessThan1~52COUT1_94 ;
wire \pwm_down|PWM|LessThan1~47_cout0 ;
wire \pwm_down|PWM|LessThan1~47COUT1_96 ;
wire \pwm_down|PWM|LessThan1~42_cout ;
wire \pwm_down|PWM|LessThan1~37_cout0 ;
wire \pwm_down|PWM|LessThan1~37COUT1_98 ;
wire \pwm_down|PWM|LessThan1~32_cout0 ;
wire \pwm_down|PWM|LessThan1~32COUT1_100 ;
wire \pwm_down|PWM|LessThan1~27_cout0 ;
wire \pwm_down|PWM|LessThan1~27COUT1_102 ;
wire \pwm_down|PWM|LessThan1~22_cout0 ;
wire \pwm_down|PWM|LessThan1~22COUT1_104 ;
wire \pwm_down|PWM|LessThan1~17_cout ;
wire \pwm_down|PWM|LessThan1~12_cout0 ;
wire \pwm_down|PWM|LessThan1~12COUT1_106 ;
wire \pwm_down|PWM|LessThan1~7_cout0 ;
wire \pwm_down|PWM|LessThan1~7COUT1_108 ;
wire \pwm_down|PWM|LessThan1~0_combout ;
wire \pwm_down|PWM|LessThan2~72_cout0 ;
wire \pwm_down|PWM|LessThan2~72COUT1_88 ;
wire \pwm_down|PWM|LessThan2~67_cout ;
wire \pwm_down|PWM|LessThan2~62_cout0 ;
wire \pwm_down|PWM|LessThan2~62COUT1_90 ;
wire \pwm_down|PWM|LessThan2~57_cout0 ;
wire \pwm_down|PWM|LessThan2~57COUT1_92 ;
wire \pwm_down|PWM|LessThan2~52_cout0 ;
wire \pwm_down|PWM|LessThan2~52COUT1_94 ;
wire \pwm_down|PWM|LessThan2~47_cout0 ;
wire \pwm_down|PWM|LessThan2~47COUT1_96 ;
wire \pwm_down|PWM|LessThan2~42_cout ;
wire \pwm_down|PWM|LessThan2~37_cout0 ;
wire \pwm_down|PWM|LessThan2~37COUT1_98 ;
wire \pwm_down|PWM|LessThan2~32_cout0 ;
wire \pwm_down|PWM|LessThan2~32COUT1_100 ;
wire \pwm_down|PWM|LessThan2~27_cout0 ;
wire \pwm_down|PWM|LessThan2~27COUT1_102 ;
wire \pwm_down|PWM|LessThan2~22_cout0 ;
wire \pwm_down|PWM|LessThan2~22COUT1_104 ;
wire \pwm_down|PWM|LessThan2~17_cout ;
wire \pwm_down|PWM|LessThan2~12_cout0 ;
wire \pwm_down|PWM|LessThan2~12COUT1_106 ;
wire \pwm_down|PWM|LessThan2~7_cout0 ;
wire \pwm_down|PWM|LessThan2~7COUT1_108 ;
wire \pwm_down|PWM|LessThan2~0_combout ;
wire \pwm_down|PWM|PA1~0_combout ;
wire \pwm_down|PWM|PA1~regout ;
wire \pwm_down|PWM|Equal4~0_combout ;
wire \pwm_down|PWM|Equal4~1_combout ;
wire \pwm_down|PWM|Equal5~0_combout ;
wire \pwm_down|PWM|d_data1[9]~20_combout ;
wire \pwm_down|PWM|Add3~32 ;
wire \pwm_down|PWM|Add3~32COUT1_70 ;
wire \pwm_down|PWM|Add3~36_combout ;
wire \pwm_down|PWM|Add3~41_combout ;
wire \pwm_down|PWM|d_data1[0]~11 ;
wire \pwm_down|PWM|d_data1[0]~11COUT1_31 ;
wire \pwm_down|PWM|Add3~38 ;
wire \pwm_down|PWM|Add3~38COUT1_72 ;
wire \pwm_down|PWM|Add3~18_combout ;
wire \pwm_down|PWM|Add3~23_combout ;
wire \pwm_down|PWM|d_data1[1]~13 ;
wire \pwm_down|PWM|d_data1[1]~13COUT1_33 ;
wire \pwm_down|PWM|Add3~20 ;
wire \pwm_down|PWM|Add3~20COUT1_74 ;
wire \pwm_down|PWM|Add3~48_combout ;
wire \pwm_down|PWM|Add3~53_combout ;
wire \pwm_down|PWM|d_data1[2]~7 ;
wire \pwm_down|PWM|d_data1[2]~7COUT1_35 ;
wire \pwm_down|PWM|Add3~50 ;
wire \pwm_down|PWM|Add3~50COUT1_76 ;
wire \pwm_down|PWM|Add3~54_combout ;
wire \pwm_down|PWM|Add3~59_combout ;
wire \pwm_down|PWM|d_data1[3]~17 ;
wire \pwm_down|PWM|d_data1[3]~17COUT1_37 ;
wire \pwm_down|PWM|Add3~56 ;
wire \pwm_down|PWM|Add3~0_combout ;
wire \pwm_down|PWM|Add3~5_combout ;
wire \pwm_down|PWM|d_data1[4]~19 ;
wire \pwm_down|PWM|Add3~2 ;
wire \pwm_down|PWM|Add3~2COUT1_78 ;
wire \pwm_down|PWM|Add3~6_combout ;
wire \pwm_down|PWM|Add3~11_combout ;
wire \pwm_down|PWM|d_data1[5]~1 ;
wire \pwm_down|PWM|d_data1[5]~1COUT1_39 ;
wire \pwm_down|PWM|Add3~8 ;
wire \pwm_down|PWM|Add3~8COUT1_80 ;
wire \pwm_down|PWM|Add3~14 ;
wire \pwm_down|PWM|Add3~14COUT1_82 ;
wire \pwm_down|PWM|Add3~44 ;
wire \pwm_down|PWM|Add3~44COUT1_84 ;
wire \pwm_down|PWM|Add3~24_combout ;
wire \pwm_down|PWM|Add3~29_combout ;
wire \pwm_down|PWM|d_data1[6]~3 ;
wire \pwm_down|PWM|d_data1[6]~3COUT1_41 ;
wire \pwm_down|PWM|d_data1[7]~5 ;
wire \pwm_down|PWM|d_data1[7]~5COUT1_43 ;
wire \pwm_down|PWM|d_data1[8]~15 ;
wire \pwm_down|PWM|d_data1[8]~15COUT1_45 ;
wire \pwm_down|PWM|Add3~12_combout ;
wire \pwm_down|PWM|Add3~17_combout ;
wire \pwm_down|PWM|LessThan6~0_combout ;
wire \pwm_down|PWM|LessThan6~1_combout ;
wire \pwm_down|PWM|Add3~42_combout ;
wire \pwm_down|PWM|Add3~47_combout ;
wire \pwm_down|PWM|Equal4~2_combout ;
wire \pwm_down|PWM|always6~7_combout ;
wire \pwm_down|PWM|LessThan8~0_combout ;
wire \pwm_down|PWM|always6~8_combout ;
wire \pwm_down|PWM|always6~9_combout ;
wire \pwm_down|PWM|always6~10_combout ;
wire \pwm_down|PWM|always6~11_combout ;
wire \pwm_down|PWM|Equal2~3_combout ;
wire \pwm_down|PWM|Equal2~2_combout ;
wire \pwm_down|PWM|Equal2~1_combout ;
wire \pwm_down|PWM|Equal2~0_combout ;
wire \pwm_down|PWM|Equal2~4_combout ;
wire \pwm_down|PWM|Equal3~0_combout ;
wire \pwm_down|PWM|Equal3~2_combout ;
wire \pwm_down|PWM|Equal3~1_combout ;
wire \pwm_down|PWM|Equal3~3_combout ;
wire \pwm_down|PWM|Equal3~4_combout ;
wire \pwm_down|PWM|always6~12_combout ;
wire \pwm_down|PWM|K_1~regout ;
wire \pwm_down|PWM|K_2~0_combout ;
wire \pwm_down|PWM|K_2~1_combout ;
wire \pwm_down|PWM|always6~17_combout ;
wire \pwm_down|PWM|always6~18_combout ;
wire \pwm_down|PWM|always6~19_combout ;
wire \pwm_down|PWM|always7~0_combout ;
wire \pwm_down|PWM|always6~13_combout ;
wire \pwm_down|PWM|always6~14_combout ;
wire \pwm_down|PWM|always6~15_combout ;
wire \pwm_down|PWM|always6~16_combout ;
wire \pwm_down|PWM|always6~20_combout ;
wire \pwm_down|PWM|K_4~0_combout ;
wire \pwm_down|PWM|K_2~regout ;
wire \pwm_down|PWM|Add5~30_combout ;
wire \pwm_down|PWM|Add5~35_combout ;
wire \pwm_down|PWM|LessThan3~72_cout0 ;
wire \pwm_down|PWM|LessThan3~72COUT1_88 ;
wire \pwm_down|PWM|LessThan3~67_cout ;
wire \pwm_down|PWM|LessThan3~62_cout0 ;
wire \pwm_down|PWM|LessThan3~62COUT1_90 ;
wire \pwm_down|PWM|LessThan3~57_cout0 ;
wire \pwm_down|PWM|LessThan3~57COUT1_92 ;
wire \pwm_down|PWM|LessThan3~52_cout0 ;
wire \pwm_down|PWM|LessThan3~52COUT1_94 ;
wire \pwm_down|PWM|LessThan3~47_cout0 ;
wire \pwm_down|PWM|LessThan3~47COUT1_96 ;
wire \pwm_down|PWM|LessThan3~42_cout ;
wire \pwm_down|PWM|LessThan3~37_cout0 ;
wire \pwm_down|PWM|LessThan3~37COUT1_98 ;
wire \pwm_down|PWM|LessThan3~32_cout0 ;
wire \pwm_down|PWM|LessThan3~32COUT1_100 ;
wire \pwm_down|PWM|LessThan3~27_cout0 ;
wire \pwm_down|PWM|LessThan3~27COUT1_102 ;
wire \pwm_down|PWM|LessThan3~22_cout0 ;
wire \pwm_down|PWM|LessThan3~22COUT1_104 ;
wire \pwm_down|PWM|LessThan3~17_cout ;
wire \pwm_down|PWM|LessThan3~12_cout0 ;
wire \pwm_down|PWM|LessThan3~12COUT1_106 ;
wire \pwm_down|PWM|LessThan3~7_cout0 ;
wire \pwm_down|PWM|LessThan3~7COUT1_108 ;
wire \pwm_down|PWM|LessThan3~0_combout ;
wire \pwm_down|PWM|LessThan5~72_cout0 ;
wire \pwm_down|PWM|LessThan5~72COUT1_88 ;
wire \pwm_down|PWM|LessThan5~67_cout ;
wire \pwm_down|PWM|LessThan5~62_cout0 ;
wire \pwm_down|PWM|LessThan5~62COUT1_90 ;
wire \pwm_down|PWM|LessThan5~57_cout0 ;
wire \pwm_down|PWM|LessThan5~57COUT1_92 ;
wire \pwm_down|PWM|LessThan5~52_cout0 ;
wire \pwm_down|PWM|LessThan5~52COUT1_94 ;
wire \pwm_down|PWM|LessThan5~47_cout0 ;
wire \pwm_down|PWM|LessThan5~47COUT1_96 ;
wire \pwm_down|PWM|LessThan5~42_cout ;
wire \pwm_down|PWM|LessThan5~37_cout0 ;
wire \pwm_down|PWM|LessThan5~37COUT1_98 ;
wire \pwm_down|PWM|LessThan5~32_cout0 ;
wire \pwm_down|PWM|LessThan5~32COUT1_100 ;
wire \pwm_down|PWM|LessThan5~27_cout0 ;
wire \pwm_down|PWM|LessThan5~27COUT1_102 ;
wire \pwm_down|PWM|LessThan5~22_cout0 ;
wire \pwm_down|PWM|LessThan5~22COUT1_104 ;
wire \pwm_down|PWM|LessThan5~17_cout ;
wire \pwm_down|PWM|LessThan5~12_cout0 ;
wire \pwm_down|PWM|LessThan5~12COUT1_106 ;
wire \pwm_down|PWM|LessThan5~7_cout0 ;
wire \pwm_down|PWM|LessThan5~7COUT1_108 ;
wire \pwm_down|PWM|LessThan5~0_combout ;
wire \pwm_down|PWM|LessThan4~72_cout0 ;
wire \pwm_down|PWM|LessThan4~72COUT1_88 ;
wire \pwm_down|PWM|LessThan4~67_cout ;
wire \pwm_down|PWM|LessThan4~62_cout0 ;
wire \pwm_down|PWM|LessThan4~62COUT1_90 ;
wire \pwm_down|PWM|LessThan4~57_cout0 ;
wire \pwm_down|PWM|LessThan4~57COUT1_92 ;
wire \pwm_down|PWM|LessThan4~52_cout0 ;
wire \pwm_down|PWM|LessThan4~52COUT1_94 ;
wire \pwm_down|PWM|LessThan4~47_cout0 ;
wire \pwm_down|PWM|LessThan4~47COUT1_96 ;
wire \pwm_down|PWM|LessThan4~42_cout ;
wire \pwm_down|PWM|LessThan4~37_cout0 ;
wire \pwm_down|PWM|LessThan4~37COUT1_98 ;
wire \pwm_down|PWM|LessThan4~32_cout0 ;
wire \pwm_down|PWM|LessThan4~32COUT1_100 ;
wire \pwm_down|PWM|LessThan4~27_cout0 ;
wire \pwm_down|PWM|LessThan4~27COUT1_102 ;
wire \pwm_down|PWM|LessThan4~22_cout0 ;
wire \pwm_down|PWM|LessThan4~22COUT1_104 ;
wire \pwm_down|PWM|LessThan4~17_cout ;
wire \pwm_down|PWM|LessThan4~12_cout0 ;
wire \pwm_down|PWM|LessThan4~12COUT1_106 ;
wire \pwm_down|PWM|LessThan4~7_cout0 ;
wire \pwm_down|PWM|LessThan4~7COUT1_108 ;
wire \pwm_down|PWM|LessThan4~0_combout ;
wire \pwm_down|PWM|PA2~0_combout ;
wire \pwm_down|PWM|PA2~regout ;
wire \pwm_down|PWM|Equal6~0_combout ;
wire \pwm_down|PWM|Add5~0_combout ;
wire \pwm_down|PWM|Add5~5_combout ;
wire \pwm_down|PWM|d_data2[0]~11 ;
wire \pwm_down|PWM|d_data2[0]~11COUT1_31 ;
wire \pwm_down|PWM|d_data2[1]~13 ;
wire \pwm_down|PWM|d_data2[1]~13COUT1_33 ;
wire \pwm_down|PWM|d_data2[2]~7 ;
wire \pwm_down|PWM|d_data2[2]~7COUT1_35 ;
wire \pwm_down|PWM|d_data2[3]~17 ;
wire \pwm_down|PWM|d_data2[3]~17COUT1_37 ;
wire \pwm_down|PWM|d_data2[4]~19 ;
wire \pwm_down|PWM|Add5~2 ;
wire \pwm_down|PWM|Add5~2COUT1_78 ;
wire \pwm_down|PWM|Add5~6_combout ;
wire \pwm_down|PWM|Add5~11_combout ;
wire \pwm_down|PWM|d_data2[5]~1 ;
wire \pwm_down|PWM|d_data2[5]~1COUT1_39 ;
wire \pwm_down|PWM|Add5~8 ;
wire \pwm_down|PWM|Add5~8COUT1_80 ;
wire \pwm_down|PWM|Add5~12_combout ;
wire \pwm_down|PWM|Add5~17_combout ;
wire \pwm_down|PWM|d_data2[6]~3 ;
wire \pwm_down|PWM|d_data2[6]~3COUT1_41 ;
wire \pwm_down|PWM|LessThan7~0_combout ;
wire \pwm_down|PWM|Equal6~1_combout ;
wire \pwm_down|PWM|Equal7~0_combout ;
wire \pwm_down|PWM|d_data2[9]~20_combout ;
wire \pwm_down|PWM|Add5~32 ;
wire \pwm_down|PWM|Add5~32COUT1_70 ;
wire \pwm_down|PWM|Add5~36_combout ;
wire \pwm_down|PWM|Add5~41_combout ;
wire \pwm_down|PWM|Add5~38 ;
wire \pwm_down|PWM|Add5~38COUT1_72 ;
wire \pwm_down|PWM|Add5~18_combout ;
wire \pwm_down|PWM|Add5~23_combout ;
wire \pwm_down|PWM|Add5~20 ;
wire \pwm_down|PWM|Add5~20COUT1_74 ;
wire \pwm_down|PWM|Add5~48_combout ;
wire \pwm_down|PWM|Add5~53_combout ;
wire \pwm_down|PWM|Add5~50 ;
wire \pwm_down|PWM|Add5~50COUT1_76 ;
wire \pwm_down|PWM|Add5~56 ;
wire \pwm_down|PWM|Add5~14 ;
wire \pwm_down|PWM|Add5~14COUT1_82 ;
wire \pwm_down|PWM|Add5~44 ;
wire \pwm_down|PWM|Add5~44COUT1_84 ;
wire \pwm_down|PWM|Add5~24_combout ;
wire \pwm_down|PWM|Add5~29_combout ;
wire \pwm_down|PWM|d_data2[7]~5 ;
wire \pwm_down|PWM|d_data2[7]~5COUT1_43 ;
wire \pwm_down|PWM|d_data2[8]~15 ;
wire \pwm_down|PWM|d_data2[8]~15COUT1_45 ;
wire \pwm_down|PWM|Add5~42_combout ;
wire \pwm_down|PWM|Add5~47_combout ;
wire \pwm_down|PWM|LessThan7~1_combout ;
wire \pwm_down|PWM|Add5~54_combout ;
wire \pwm_down|PWM|Add5~59_combout ;
wire \pwm_down|PWM|Equal6~2_combout ;
wire \pwm_down|PWM|always7~4_combout ;
wire \pwm_down|PWM|always7~1_combout ;
wire \pwm_down|PWM|always7~2_combout ;
wire \pwm_down|PWM|always7~3_combout ;
wire \pwm_down|PWM|always7~5_combout ;
wire \pwm_down|PWM|always7~6_combout ;
wire \pwm_down|PWM|K_3~regout ;
wire \pwm_down|PWM|always7~8_combout ;
wire \pwm_down|PWM|always7~9_combout ;
wire \pwm_down|PWM|always7~10_combout ;
wire \pwm_down|PWM|always7~11_combout ;
wire \pwm_down|PWM|always7~12_combout ;
wire \pwm_down|PWM|always7~13_combout ;
wire \pwm_down|PWM|K_4~regout ;
wire \pwm_up|up_sign|Equal2~0_combout ;
wire \pwm_up|up_sign|Equal0~0_combout ;
wire \pwm_up|up_sign|Equal2~1_combout ;
wire \pwm_up|up_sign|fre_en_delay~regout ;
wire \pwm_up|up_sign|fre_en~regout ;
wire \pwm_up|up_sign|Equal1~0_combout ;
wire \pwm_up|up_sign|Equal1~1_combout ;
wire \pwm_up|up_sign|state_en_delay~regout ;
wire \pwm_up|up_sign|state_en~regout ;
wire \pwm_up|up_sign|Equal0~1_combout ;
wire \pwm_up|up_sign|Equal0~2_combout ;
wire \pwm_up|up_sign|volt_en_delay~regout ;
wire \pwm_up|up_sign|volt_en~regout ;
wire \pwm_up|up_sign|fault_delay1~regout ;
wire \pwm_up|up_sign|fault_delay2~regout ;
wire \pwm_up|up_sign|fault_en~regout ;
wire \pwm_up|send|rsr[18]~0_combout ;
wire \pwm_up|send|cs.10~regout ;
wire \pwm_up|send|Equal7~0_combout ;
wire \pwm_up|send|no_bits_sent[1]~3 ;
wire \pwm_up|send|no_bits_sent[1]~3COUT1_22 ;
wire \pwm_up|send|no_bits_sent[2]~7 ;
wire \pwm_up|send|no_bits_sent[2]~7COUT1_24 ;
wire \pwm_up|send|no_bits_sent[3]~1 ;
wire \pwm_up|send|no_bits_sent[3]~1COUT1_26 ;
wire \pwm_up|send|no_bits_sent[4]~13 ;
wire \pwm_up|send|no_bits_sent[5]~5 ;
wire \pwm_up|send|no_bits_sent[5]~5COUT1_28 ;
wire \pwm_up|send|always1~3_combout ;
wire \pwm_up|send|cs.01~regout ;
wire \pwm_up|send|always1~2_combout ;
wire \pwm_up|send|always1~4_combout ;
wire \pwm_up|send|Equal0~1_combout ;
wire \pwm_up|send|always2~1_combout ;
wire \pwm_up|send|Equal0~0_combout ;
wire \pwm_up|send|Equal0~2_combout ;
wire \pwm_up|send|always1~5_combout ;
wire \pwm_up|send|clk1x_en~0_combout ;
wire \pwm_up|send|clk1x_en~regout ;
wire \pwm_up|send|no_bits_sent[6]~11 ;
wire \pwm_up|send|no_bits_sent[6]~11COUT1_30 ;
wire \pwm_up|send|Equal8~0_combout ;
wire \pwm_up|send|always2~2_combout ;
wire \pwm_up|send|always2~3_combout ;
wire \pwm_up|send|always2~4_combout ;
wire \pwm_up|send|en~regout ;
wire \pwm_up|send|rsr[18]~1_combout ;
wire \ad_in~combout ;
wire \ad|rsr[15]~1_combout ;
wire \pwm_up|send|rsr~3 ;
wire \pwm_down|down_deal|fre_data[12]~_wirecell_combout ;
wire \pwm_up|sign_deal|uv_f|Equal0~0_combout ;
wire \uv~combout ;
wire \pwm_up|sign_deal|uv_f|count~1_combout ;
wire \pwm_up|sign_deal|uv_f|Add0~1_combout ;
wire \pwm_up|sign_deal|uv_f|count~2_combout ;
wire \pwm_up|sign_deal|uv_f|Add1~0_combout ;
wire \pwm_up|sign_deal|uv_f|count~0_combout ;
wire \pwm_up|sign_deal|uv_f|Add0~0_combout ;
wire \pwm_up|sign_deal|uv_f|out~regout ;
wire \pwm_up|send|rsr~6 ;
wire \pwm_up|send|rsr~8 ;
wire \pwm_up|send|rsr~10 ;
wire \pwm_up|send|rsr~11 ;
wire \pwm_up|send|rsr~12 ;
wire \pwm_up|send|always4~4_combout ;
wire \pwm_up|send|always4~5_combout ;
wire \pwm_up|send|always4~9_combout ;
wire \pwm_up|send|always2~0_combout ;
wire \pwm_up|send|always4~7_combout ;
wire \pwm_up|send|always4~8_combout ;
wire \pwm_up|send|always4~10_combout ;
wire \pwm_up|send|always4~6_combout ;
wire \pwm_up|send|always4~23_combout ;
wire \pwm_up|send|always4~11_combout ;
wire \pwm_up|send|always4~12_combout ;
wire \pwm_up|send|always4~24_combout ;
wire \pwm_up|send|always4~13_combout ;
wire \pwm_up|send|always4~14_combout ;
wire \pwm_up|send|always4~17_combout ;
wire \pwm_up|send|always4~19_combout ;
wire \pwm_up|send|always4~20_combout ;
wire \pwm_up|send|always4~18_combout ;
wire \pwm_up|send|always4~21_combout ;
wire \pwm_up|send|always4~15_combout ;
wire \pwm_up|send|always4~16_combout ;
wire \pwm_up|send|always4~22_combout ;
wire \pwm_up|send|parity~0_combout ;
wire \pwm_up|send|tsr[20]~1_combout ;
wire \pwm_up|send|rsr~9 ;
wire \pwm_up|sign_deal|db_f|count~2_combout ;
wire \pwm_up|sign_deal|db_f|Add1~0_combout ;
wire \db~combout ;
wire \pwm_up|sign_deal|db_f|count~1_combout ;
wire \pwm_up|sign_deal|db_f|Add0~1_combout ;
wire \pwm_up|sign_deal|db_f|Equal0~0_combout ;
wire \pwm_up|sign_deal|db_f|count~0_combout ;
wire \pwm_up|sign_deal|db_f|Add0~0_combout ;
wire \pwm_up|sign_deal|db_f|out~regout ;
wire \pwm_up|send|rsr~7 ;
wire \pwm_down|down_deal|fre_data[11]~_wirecell_combout ;
wire \pwm_up|send|rsr~5 ;
wire \pwm_up|send|rsr~4 ;
wire \pwm_up|send|sent~6_combout ;
wire \pwm_up|send|parity~regout ;
wire \pwm_up|send|sent~12_combout ;
wire \pwm_up|send|sent~2_combout ;
wire \pwm_up|send|sent~3_combout ;
wire \pwm_up|send|sent~4_combout ;
wire \pwm_up|send|sent~7_combout ;
wire \pwm_up|send|sent~8_combout ;
wire \pwm_up|send|sent~5_combout ;
wire \pwm_up|send|sent~9_combout ;
wire \pwm_up|send|sent~10_combout ;
wire \pwm_up|send|sent~regout ;
wire \tri_count[13]~28_combout ;
wire \tri_count[0]~11 ;
wire \tri_count[0]~11COUT1_41 ;
wire \tri_count[1]~13 ;
wire \tri_count[2]~9 ;
wire \tri_count[2]~9COUT1_43 ;
wire \tri_count[3]~7 ;
wire \tri_count[3]~7COUT1_45 ;
wire \tri_count[4]~5 ;
wire \tri_count[4]~5COUT1_47 ;
wire \tri_count[5]~15 ;
wire \tri_count[5]~15COUT1_49 ;
wire \tri_count[6]~17 ;
wire \tri_count[7]~19 ;
wire \tri_count[7]~19COUT1_51 ;
wire \tri_count[8]~21 ;
wire \tri_count[8]~21COUT1_53 ;
wire \tri_count[9]~23 ;
wire \tri_count[9]~23COUT1_55 ;
wire \tri_count[10]~1 ;
wire \tri_count[10]~1COUT1_57 ;
wire \tri_count[11]~3 ;
wire \tri_count[12]~25 ;
wire \tri_count[12]~25COUT1_59 ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan2~0_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~2_combout ;
wire \LED1~7_combout ;
wire \pwm_up|sign_deal|state[7]~_wirecell_combout ;
wire \LED1~4_combout ;
wire \LED1~2_combout ;
wire \LED1~3_combout ;
wire \LED1~5_combout ;
wire \LED1~0_combout ;
wire \LessThan2~1_combout ;
wire \LED1~1_combout ;
wire \LED1~6_combout ;
wire \LED1~reg0_regout ;
wire \LED1~reg0COMBOUT ;
wire \LED2~reg0_regout ;
wire \LED3~reg0_regout ;
wire \LED4~reg0_regout ;
wire \LED5~reg0_regout ;
wire \LED6~reg0_regout ;
wire \LED7~reg0_regout ;
wire \LED8~reg0_regout ;
wire \LED9~reg0_regout ;
wire \pwm_down|down_deal|stop~1_combout ;
wire \pwm_down|down_deal|stop~regout ;
wire \LED10~reg0_regout ;
wire [20:0] \pwm_up|send|rsr ;
wire [7:0] \pwm_up|send|no_bits_sent ;
wire [2:0] \pwm_up|send|clk_div ;
wire [19:0] \pwm_down|down_deal|rsr2 ;
wire [9:0] \pwm_down|PWM|d_data2 ;
wire [3:0] \pwm_up|sign_deal|uv_f|count ;
wire [15:0] \pwm_down|down_deal|cnt ;
wire [3:0] \pwm_up|sign_deal|t1|count ;
wire [19:0] \pwm_down|down_deal|rsr1 ;
wire [9:0] \pwm_down|PWM|d_data1 ;
wire [15:0] \pwm_down|PWM|comp_tri ;
wire [15:0] \pwm_down|down_deal|cmd_data ;
wire [15:0] \pwm_up|sign_deal|state ;
wire [9:0] \pwm_up|sign_deal|call_count1 ;
wire [15:0] \pwm_down|down_deal|ref_data ;
wire [15:0] \pwm_down|down_deal|pose ;
wire [15:0] \pwm_down|down_deal|fre_data ;
wire [15:0] \pwm_down|PWM|bypass ;
wire [15:0] \pwm_down|PWM|check_data ;
wire [1:0] \pwm_down|down_deal|syn_error ;
wire [15:0] \pwm_down|down_deal|nege ;
wire [3:0] \pwm_up|sign_deal|call_count2 ;
wire [20:0] \pwm_up|send|tsr ;
wire [3:0] \pwm_up|sign_deal|t2|count ;
wire [3:0] \pwm_up|sign_deal|t3|count ;
wire [3:0] \pwm_up|sign_deal|t4|count ;
wire [3:0] \pwm_up|sign_deal|ov_f|count ;
wire [3:0] \pwm_up|sign_deal|TEM_f|count ;
wire [3:0] \pwm_up|sign_deal|db_f|count ;
wire [13:0] tri_count;
wire [15:0] tri_200us;
wire [19:0] t;
wire [15:0] \ad|volt ;
wire [15:0] \ad|rsr ;
wire [5:0] \ad|clk_div ;
wire [4:0] \ad|ad_count ;
wire [23:0] \pwm_down|rcvr|tt ;
wire [19:0] \pwm_down|rcvr|tsr ;
wire [4:0] \pwm_down|rcvr|no_bits_rcvd ;
wire [1:0] \pwm_down|rcvr|clk_div ;


// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxii_lcell \ad|clk_div[0] (
// Equation(s):
// \ad|clk_div [0] = DFFEAS(((!\ad|clk_div [0])), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[0]~13_combout , )
// \ad|clk_div[0]~3  = CARRY(((\ad|clk_div [0])))
// \ad|clk_div[0]~3COUT1_20  = CARRY(((\ad|clk_div [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|clk_div [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[0]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [0]),
	.cout(),
	.cout0(\ad|clk_div[0]~3 ),
	.cout1(\ad|clk_div[0]~3COUT1_20 ));
// synopsys translate_off
defparam \ad|clk_div[0] .lut_mask = "33cc";
defparam \ad|clk_div[0] .operation_mode = "arithmetic";
defparam \ad|clk_div[0] .output_mode = "reg_only";
defparam \ad|clk_div[0] .register_cascade_mode = "off";
defparam \ad|clk_div[0] .sum_lutc_input = "datac";
defparam \ad|clk_div[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \ad|clk_div[1] (
// Equation(s):
// \ad|clk_div [1] = DFFEAS((\ad|clk_div [1] $ ((\ad|clk_div[0]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[0]~13_combout , )
// \ad|clk_div[1]~5  = CARRY(((!\ad|clk_div[0]~3 ) # (!\ad|clk_div [1])))
// \ad|clk_div[1]~5COUT1_22  = CARRY(((!\ad|clk_div[0]~3COUT1_20 ) # (!\ad|clk_div [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|clk_div [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[0]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[0]~3 ),
	.cin1(\ad|clk_div[0]~3COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [1]),
	.cout(),
	.cout0(\ad|clk_div[1]~5 ),
	.cout1(\ad|clk_div[1]~5COUT1_22 ));
// synopsys translate_off
defparam \ad|clk_div[1] .cin0_used = "true";
defparam \ad|clk_div[1] .cin1_used = "true";
defparam \ad|clk_div[1] .lut_mask = "3c3f";
defparam \ad|clk_div[1] .operation_mode = "arithmetic";
defparam \ad|clk_div[1] .output_mode = "reg_only";
defparam \ad|clk_div[1] .register_cascade_mode = "off";
defparam \ad|clk_div[1] .sum_lutc_input = "cin";
defparam \ad|clk_div[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxii_lcell \ad|clk_div[2] (
// Equation(s):
// \ad|clk_div [2] = DFFEAS(\ad|clk_div [2] $ ((((!\ad|clk_div[1]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[0]~13_combout , )
// \ad|clk_div[2]~9  = CARRY((\ad|clk_div [2] & ((!\ad|clk_div[1]~5 ))))
// \ad|clk_div[2]~9COUT1_24  = CARRY((\ad|clk_div [2] & ((!\ad|clk_div[1]~5COUT1_22 ))))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[0]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[1]~5 ),
	.cin1(\ad|clk_div[1]~5COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [2]),
	.cout(),
	.cout0(\ad|clk_div[2]~9 ),
	.cout1(\ad|clk_div[2]~9COUT1_24 ));
// synopsys translate_off
defparam \ad|clk_div[2] .cin0_used = "true";
defparam \ad|clk_div[2] .cin1_used = "true";
defparam \ad|clk_div[2] .lut_mask = "a50a";
defparam \ad|clk_div[2] .operation_mode = "arithmetic";
defparam \ad|clk_div[2] .output_mode = "reg_only";
defparam \ad|clk_div[2] .register_cascade_mode = "off";
defparam \ad|clk_div[2] .sum_lutc_input = "cin";
defparam \ad|clk_div[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxii_lcell \ad|clk_div[3] (
// Equation(s):
// \ad|clk_div [3] = DFFEAS(\ad|clk_div [3] $ ((((\ad|clk_div[2]~9 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[0]~13_combout , )
// \ad|clk_div[3]~7  = CARRY(((!\ad|clk_div[2]~9COUT1_24 )) # (!\ad|clk_div [3]))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[0]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[2]~9 ),
	.cin1(\ad|clk_div[2]~9COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [3]),
	.cout(\ad|clk_div[3]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[3] .cin0_used = "true";
defparam \ad|clk_div[3] .cin1_used = "true";
defparam \ad|clk_div[3] .lut_mask = "5a5f";
defparam \ad|clk_div[3] .operation_mode = "arithmetic";
defparam \ad|clk_div[3] .output_mode = "reg_only";
defparam \ad|clk_div[3] .register_cascade_mode = "off";
defparam \ad|clk_div[3] .sum_lutc_input = "cin";
defparam \ad|clk_div[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxii_lcell \ad|clk_div[4] (
// Equation(s):
// \ad|clk_div [4] = DFFEAS(\ad|clk_div [4] $ ((((!\ad|clk_div[3]~7 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[0]~13_combout , )
// \ad|clk_div[4]~1  = CARRY((\ad|clk_div [4] & ((!\ad|clk_div[3]~7 ))))
// \ad|clk_div[4]~1COUT1_26  = CARRY((\ad|clk_div [4] & ((!\ad|clk_div[3]~7 ))))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[0]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad|clk_div[3]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [4]),
	.cout(),
	.cout0(\ad|clk_div[4]~1 ),
	.cout1(\ad|clk_div[4]~1COUT1_26 ));
// synopsys translate_off
defparam \ad|clk_div[4] .cin_used = "true";
defparam \ad|clk_div[4] .lut_mask = "a50a";
defparam \ad|clk_div[4] .operation_mode = "arithmetic";
defparam \ad|clk_div[4] .output_mode = "reg_only";
defparam \ad|clk_div[4] .register_cascade_mode = "off";
defparam \ad|clk_div[4] .sum_lutc_input = "cin";
defparam \ad|clk_div[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxii_lcell \ad|clk_div[5] (
// Equation(s):
// \ad|clk_div [5] = DFFEAS((((!\ad|clk_div[3]~7  & \ad|clk_div[4]~1 ) # (\ad|clk_div[3]~7  & \ad|clk_div[4]~1COUT1_26 ) $ (\ad|clk_div [5]))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[0]~13_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|clk_div [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[0]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad|clk_div[3]~7 ),
	.cin0(\ad|clk_div[4]~1 ),
	.cin1(\ad|clk_div[4]~1COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[5] .cin0_used = "true";
defparam \ad|clk_div[5] .cin1_used = "true";
defparam \ad|clk_div[5] .cin_used = "true";
defparam \ad|clk_div[5] .lut_mask = "0ff0";
defparam \ad|clk_div[5] .operation_mode = "normal";
defparam \ad|clk_div[5] .output_mode = "reg_only";
defparam \ad|clk_div[5] .register_cascade_mode = "off";
defparam \ad|clk_div[5] .sum_lutc_input = "cin";
defparam \ad|clk_div[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxii_lcell \ad|clk_div[0]~12 (
// Equation(s):
// \ad|clk_div[0]~12_combout  = (!\ad|clk_div [3] & (((!\ad|clk_div [4]))))

	.clk(gnd),
	.dataa(\ad|clk_div [3]),
	.datab(vcc),
	.datac(\ad|clk_div [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|clk_div[0]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[0]~12 .lut_mask = "0505";
defparam \ad|clk_div[0]~12 .operation_mode = "normal";
defparam \ad|clk_div[0]~12 .output_mode = "comb_only";
defparam \ad|clk_div[0]~12 .register_cascade_mode = "off";
defparam \ad|clk_div[0]~12 .sum_lutc_input = "datac";
defparam \ad|clk_div[0]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \tri_200us[0] (
// Equation(s):
// tri_200us[0] = DFFEAS(((!tri_200us[0])), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[0]~21  = CARRY(((tri_200us[0])))
// \tri_200us[0]~21COUT1_47  = CARRY(((tri_200us[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[0]),
	.cout(),
	.cout0(\tri_200us[0]~21 ),
	.cout1(\tri_200us[0]~21COUT1_47 ));
// synopsys translate_off
defparam \tri_200us[0] .lut_mask = "33cc";
defparam \tri_200us[0] .operation_mode = "arithmetic";
defparam \tri_200us[0] .output_mode = "reg_only";
defparam \tri_200us[0] .register_cascade_mode = "off";
defparam \tri_200us[0] .sum_lutc_input = "datac";
defparam \tri_200us[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \tri_200us[1] (
// Equation(s):
// tri_200us[1] = DFFEAS(tri_200us[1] $ ((((\tri_200us[0]~21 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[1]~23  = CARRY(((!\tri_200us[0]~21 )) # (!tri_200us[1]))
// \tri_200us[1]~23COUT1_49  = CARRY(((!\tri_200us[0]~21COUT1_47 )) # (!tri_200us[1]))

	.clk(\clk~combout ),
	.dataa(tri_200us[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\tri_200us[0]~21 ),
	.cin1(\tri_200us[0]~21COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[1]),
	.cout(),
	.cout0(\tri_200us[1]~23 ),
	.cout1(\tri_200us[1]~23COUT1_49 ));
// synopsys translate_off
defparam \tri_200us[1] .cin0_used = "true";
defparam \tri_200us[1] .cin1_used = "true";
defparam \tri_200us[1] .lut_mask = "5a5f";
defparam \tri_200us[1] .operation_mode = "arithmetic";
defparam \tri_200us[1] .output_mode = "reg_only";
defparam \tri_200us[1] .register_cascade_mode = "off";
defparam \tri_200us[1] .sum_lutc_input = "cin";
defparam \tri_200us[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \tri_200us[2] (
// Equation(s):
// tri_200us[2] = DFFEAS(tri_200us[2] $ ((((!\tri_200us[1]~23 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[2]~13  = CARRY((tri_200us[2] & ((!\tri_200us[1]~23COUT1_49 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\tri_200us[1]~23 ),
	.cin1(\tri_200us[1]~23COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[2]),
	.cout(\tri_200us[2]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[2] .cin0_used = "true";
defparam \tri_200us[2] .cin1_used = "true";
defparam \tri_200us[2] .lut_mask = "a50a";
defparam \tri_200us[2] .operation_mode = "arithmetic";
defparam \tri_200us[2] .output_mode = "reg_only";
defparam \tri_200us[2] .register_cascade_mode = "off";
defparam \tri_200us[2] .sum_lutc_input = "cin";
defparam \tri_200us[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \tri_200us[3] (
// Equation(s):
// tri_200us[3] = DFFEAS(tri_200us[3] $ ((((\tri_200us[2]~13 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[3]~17  = CARRY(((!\tri_200us[2]~13 )) # (!tri_200us[3]))
// \tri_200us[3]~17COUT1_51  = CARRY(((!\tri_200us[2]~13 )) # (!tri_200us[3]))

	.clk(\clk~combout ),
	.dataa(tri_200us[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[3]),
	.cout(),
	.cout0(\tri_200us[3]~17 ),
	.cout1(\tri_200us[3]~17COUT1_51 ));
// synopsys translate_off
defparam \tri_200us[3] .cin_used = "true";
defparam \tri_200us[3] .lut_mask = "5a5f";
defparam \tri_200us[3] .operation_mode = "arithmetic";
defparam \tri_200us[3] .output_mode = "reg_only";
defparam \tri_200us[3] .register_cascade_mode = "off";
defparam \tri_200us[3] .sum_lutc_input = "cin";
defparam \tri_200us[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \tri_200us[4] (
// Equation(s):
// tri_200us[4] = DFFEAS(tri_200us[4] $ ((((!(!\tri_200us[2]~13  & \tri_200us[3]~17 ) # (\tri_200us[2]~13  & \tri_200us[3]~17COUT1_51 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[4]~15  = CARRY((tri_200us[4] & ((!\tri_200us[3]~17 ))))
// \tri_200us[4]~15COUT1_53  = CARRY((tri_200us[4] & ((!\tri_200us[3]~17COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[3]~17 ),
	.cin1(\tri_200us[3]~17COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[4]),
	.cout(),
	.cout0(\tri_200us[4]~15 ),
	.cout1(\tri_200us[4]~15COUT1_53 ));
// synopsys translate_off
defparam \tri_200us[4] .cin0_used = "true";
defparam \tri_200us[4] .cin1_used = "true";
defparam \tri_200us[4] .cin_used = "true";
defparam \tri_200us[4] .lut_mask = "a50a";
defparam \tri_200us[4] .operation_mode = "arithmetic";
defparam \tri_200us[4] .output_mode = "reg_only";
defparam \tri_200us[4] .register_cascade_mode = "off";
defparam \tri_200us[4] .sum_lutc_input = "cin";
defparam \tri_200us[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \tri_200us[5] (
// Equation(s):
// tri_200us[5] = DFFEAS((tri_200us[5] $ (((!\tri_200us[2]~13  & \tri_200us[4]~15 ) # (\tri_200us[2]~13  & \tri_200us[4]~15COUT1_53 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[5]~19  = CARRY(((!\tri_200us[4]~15 ) # (!tri_200us[5])))
// \tri_200us[5]~19COUT1_55  = CARRY(((!\tri_200us[4]~15COUT1_53 ) # (!tri_200us[5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[4]~15 ),
	.cin1(\tri_200us[4]~15COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[5]),
	.cout(),
	.cout0(\tri_200us[5]~19 ),
	.cout1(\tri_200us[5]~19COUT1_55 ));
// synopsys translate_off
defparam \tri_200us[5] .cin0_used = "true";
defparam \tri_200us[5] .cin1_used = "true";
defparam \tri_200us[5] .cin_used = "true";
defparam \tri_200us[5] .lut_mask = "3c3f";
defparam \tri_200us[5] .operation_mode = "arithmetic";
defparam \tri_200us[5] .output_mode = "reg_only";
defparam \tri_200us[5] .register_cascade_mode = "off";
defparam \tri_200us[5] .sum_lutc_input = "cin";
defparam \tri_200us[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \tri_200us[6] (
// Equation(s):
// tri_200us[6] = DFFEAS(tri_200us[6] $ ((((!(!\tri_200us[2]~13  & \tri_200us[5]~19 ) # (\tri_200us[2]~13  & \tri_200us[5]~19COUT1_55 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[6]~11  = CARRY((tri_200us[6] & ((!\tri_200us[5]~19 ))))
// \tri_200us[6]~11COUT1_57  = CARRY((tri_200us[6] & ((!\tri_200us[5]~19COUT1_55 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[5]~19 ),
	.cin1(\tri_200us[5]~19COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[6]),
	.cout(),
	.cout0(\tri_200us[6]~11 ),
	.cout1(\tri_200us[6]~11COUT1_57 ));
// synopsys translate_off
defparam \tri_200us[6] .cin0_used = "true";
defparam \tri_200us[6] .cin1_used = "true";
defparam \tri_200us[6] .cin_used = "true";
defparam \tri_200us[6] .lut_mask = "a50a";
defparam \tri_200us[6] .operation_mode = "arithmetic";
defparam \tri_200us[6] .output_mode = "reg_only";
defparam \tri_200us[6] .register_cascade_mode = "off";
defparam \tri_200us[6] .sum_lutc_input = "cin";
defparam \tri_200us[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \tri_200us[7] (
// Equation(s):
// tri_200us[7] = DFFEAS((tri_200us[7] $ (((!\tri_200us[2]~13  & \tri_200us[6]~11 ) # (\tri_200us[2]~13  & \tri_200us[6]~11COUT1_57 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[7]~9  = CARRY(((!\tri_200us[6]~11COUT1_57 ) # (!tri_200us[7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[6]~11 ),
	.cin1(\tri_200us[6]~11COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[7]),
	.cout(\tri_200us[7]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[7] .cin0_used = "true";
defparam \tri_200us[7] .cin1_used = "true";
defparam \tri_200us[7] .cin_used = "true";
defparam \tri_200us[7] .lut_mask = "3c3f";
defparam \tri_200us[7] .operation_mode = "arithmetic";
defparam \tri_200us[7] .output_mode = "reg_only";
defparam \tri_200us[7] .register_cascade_mode = "off";
defparam \tri_200us[7] .sum_lutc_input = "cin";
defparam \tri_200us[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \tri_200us[8] (
// Equation(s):
// tri_200us[8] = DFFEAS((tri_200us[8] $ ((!\tri_200us[7]~9 ))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[8]~7  = CARRY(((tri_200us[8] & !\tri_200us[7]~9 )))
// \tri_200us[8]~7COUT1_59  = CARRY(((tri_200us[8] & !\tri_200us[7]~9 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[8]),
	.cout(),
	.cout0(\tri_200us[8]~7 ),
	.cout1(\tri_200us[8]~7COUT1_59 ));
// synopsys translate_off
defparam \tri_200us[8] .cin_used = "true";
defparam \tri_200us[8] .lut_mask = "c30c";
defparam \tri_200us[8] .operation_mode = "arithmetic";
defparam \tri_200us[8] .output_mode = "reg_only";
defparam \tri_200us[8] .register_cascade_mode = "off";
defparam \tri_200us[8] .sum_lutc_input = "cin";
defparam \tri_200us[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \tri_200us[9] (
// Equation(s):
// tri_200us[9] = DFFEAS((tri_200us[9] $ (((!\tri_200us[7]~9  & \tri_200us[8]~7 ) # (\tri_200us[7]~9  & \tri_200us[8]~7COUT1_59 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[9]~5  = CARRY(((!\tri_200us[8]~7 ) # (!tri_200us[9])))
// \tri_200us[9]~5COUT1_61  = CARRY(((!\tri_200us[8]~7COUT1_59 ) # (!tri_200us[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[8]~7 ),
	.cin1(\tri_200us[8]~7COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[9]),
	.cout(),
	.cout0(\tri_200us[9]~5 ),
	.cout1(\tri_200us[9]~5COUT1_61 ));
// synopsys translate_off
defparam \tri_200us[9] .cin0_used = "true";
defparam \tri_200us[9] .cin1_used = "true";
defparam \tri_200us[9] .cin_used = "true";
defparam \tri_200us[9] .lut_mask = "3c3f";
defparam \tri_200us[9] .operation_mode = "arithmetic";
defparam \tri_200us[9] .output_mode = "reg_only";
defparam \tri_200us[9] .register_cascade_mode = "off";
defparam \tri_200us[9] .sum_lutc_input = "cin";
defparam \tri_200us[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \tri_200us[10] (
// Equation(s):
// tri_200us[10] = DFFEAS((tri_200us[10] $ ((!(!\tri_200us[7]~9  & \tri_200us[9]~5 ) # (\tri_200us[7]~9  & \tri_200us[9]~5COUT1_61 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[10]~1  = CARRY(((tri_200us[10] & !\tri_200us[9]~5 )))
// \tri_200us[10]~1COUT1_63  = CARRY(((tri_200us[10] & !\tri_200us[9]~5COUT1_61 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[9]~5 ),
	.cin1(\tri_200us[9]~5COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[10]),
	.cout(),
	.cout0(\tri_200us[10]~1 ),
	.cout1(\tri_200us[10]~1COUT1_63 ));
// synopsys translate_off
defparam \tri_200us[10] .cin0_used = "true";
defparam \tri_200us[10] .cin1_used = "true";
defparam \tri_200us[10] .cin_used = "true";
defparam \tri_200us[10] .lut_mask = "c30c";
defparam \tri_200us[10] .operation_mode = "arithmetic";
defparam \tri_200us[10] .output_mode = "reg_only";
defparam \tri_200us[10] .register_cascade_mode = "off";
defparam \tri_200us[10] .sum_lutc_input = "cin";
defparam \tri_200us[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \tri_200us[11] (
// Equation(s):
// tri_200us[11] = DFFEAS(tri_200us[11] $ (((((!\tri_200us[7]~9  & \tri_200us[10]~1 ) # (\tri_200us[7]~9  & \tri_200us[10]~1COUT1_63 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[11]~3  = CARRY(((!\tri_200us[10]~1 )) # (!tri_200us[11]))
// \tri_200us[11]~3COUT1_65  = CARRY(((!\tri_200us[10]~1COUT1_63 )) # (!tri_200us[11]))

	.clk(\clk~combout ),
	.dataa(tri_200us[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[10]~1 ),
	.cin1(\tri_200us[10]~1COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[11]),
	.cout(),
	.cout0(\tri_200us[11]~3 ),
	.cout1(\tri_200us[11]~3COUT1_65 ));
// synopsys translate_off
defparam \tri_200us[11] .cin0_used = "true";
defparam \tri_200us[11] .cin1_used = "true";
defparam \tri_200us[11] .cin_used = "true";
defparam \tri_200us[11] .lut_mask = "5a5f";
defparam \tri_200us[11] .operation_mode = "arithmetic";
defparam \tri_200us[11] .output_mode = "reg_only";
defparam \tri_200us[11] .register_cascade_mode = "off";
defparam \tri_200us[11] .sum_lutc_input = "cin";
defparam \tri_200us[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \tri_200us[12] (
// Equation(s):
// tri_200us[12] = DFFEAS(tri_200us[12] $ ((((!(!\tri_200us[7]~9  & \tri_200us[11]~3 ) # (\tri_200us[7]~9  & \tri_200us[11]~3COUT1_65 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[12]~25  = CARRY((tri_200us[12] & ((!\tri_200us[11]~3COUT1_65 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[11]~3 ),
	.cin1(\tri_200us[11]~3COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[12]),
	.cout(\tri_200us[12]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[12] .cin0_used = "true";
defparam \tri_200us[12] .cin1_used = "true";
defparam \tri_200us[12] .cin_used = "true";
defparam \tri_200us[12] .lut_mask = "a50a";
defparam \tri_200us[12] .operation_mode = "arithmetic";
defparam \tri_200us[12] .output_mode = "reg_only";
defparam \tri_200us[12] .register_cascade_mode = "off";
defparam \tri_200us[12] .sum_lutc_input = "cin";
defparam \tri_200us[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N0
maxii_lcell \t[0] (
// Equation(s):
// t[0] = DFFEAS(((!t[0])), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[0]~9  = CARRY(((t[0])))
// \t[0]~9COUT1_58  = CARRY(((t[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[0]),
	.cout(),
	.cout0(\t[0]~9 ),
	.cout1(\t[0]~9COUT1_58 ));
// synopsys translate_off
defparam \t[0] .lut_mask = "33cc";
defparam \t[0] .operation_mode = "arithmetic";
defparam \t[0] .output_mode = "reg_only";
defparam \t[0] .register_cascade_mode = "off";
defparam \t[0] .sum_lutc_input = "datac";
defparam \t[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N1
maxii_lcell \t[1] (
// Equation(s):
// t[1] = DFFEAS((t[1] $ ((\t[0]~9 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[1]~11  = CARRY(((!\t[0]~9 ) # (!t[1])))
// \t[1]~11COUT1_60  = CARRY(((!\t[0]~9COUT1_58 ) # (!t[1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[0]~9 ),
	.cin1(\t[0]~9COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[1]),
	.cout(),
	.cout0(\t[1]~11 ),
	.cout1(\t[1]~11COUT1_60 ));
// synopsys translate_off
defparam \t[1] .cin0_used = "true";
defparam \t[1] .cin1_used = "true";
defparam \t[1] .lut_mask = "3c3f";
defparam \t[1] .operation_mode = "arithmetic";
defparam \t[1] .output_mode = "reg_only";
defparam \t[1] .register_cascade_mode = "off";
defparam \t[1] .sum_lutc_input = "cin";
defparam \t[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N2
maxii_lcell \t[2] (
// Equation(s):
// t[2] = DFFEAS((t[2] $ ((!\t[1]~11 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[2]~21  = CARRY(((t[2] & !\t[1]~11 )))
// \t[2]~21COUT1_62  = CARRY(((t[2] & !\t[1]~11COUT1_60 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[1]~11 ),
	.cin1(\t[1]~11COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[2]),
	.cout(),
	.cout0(\t[2]~21 ),
	.cout1(\t[2]~21COUT1_62 ));
// synopsys translate_off
defparam \t[2] .cin0_used = "true";
defparam \t[2] .cin1_used = "true";
defparam \t[2] .lut_mask = "c30c";
defparam \t[2] .operation_mode = "arithmetic";
defparam \t[2] .output_mode = "reg_only";
defparam \t[2] .register_cascade_mode = "off";
defparam \t[2] .sum_lutc_input = "cin";
defparam \t[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N3
maxii_lcell \t[3] (
// Equation(s):
// t[3] = DFFEAS(t[3] $ ((((\t[2]~21 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[3]~23  = CARRY(((!\t[2]~21 )) # (!t[3]))
// \t[3]~23COUT1_64  = CARRY(((!\t[2]~21COUT1_62 )) # (!t[3]))

	.clk(\clk~combout ),
	.dataa(t[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[2]~21 ),
	.cin1(\t[2]~21COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[3]),
	.cout(),
	.cout0(\t[3]~23 ),
	.cout1(\t[3]~23COUT1_64 ));
// synopsys translate_off
defparam \t[3] .cin0_used = "true";
defparam \t[3] .cin1_used = "true";
defparam \t[3] .lut_mask = "5a5f";
defparam \t[3] .operation_mode = "arithmetic";
defparam \t[3] .output_mode = "reg_only";
defparam \t[3] .register_cascade_mode = "off";
defparam \t[3] .sum_lutc_input = "cin";
defparam \t[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N4
maxii_lcell \t[4] (
// Equation(s):
// t[4] = DFFEAS(t[4] $ ((((!\t[3]~23 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[4]~13  = CARRY((t[4] & ((!\t[3]~23COUT1_64 ))))

	.clk(\clk~combout ),
	.dataa(t[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[3]~23 ),
	.cin1(\t[3]~23COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[4]),
	.cout(\t[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[4] .cin0_used = "true";
defparam \t[4] .cin1_used = "true";
defparam \t[4] .lut_mask = "a50a";
defparam \t[4] .operation_mode = "arithmetic";
defparam \t[4] .output_mode = "reg_only";
defparam \t[4] .register_cascade_mode = "off";
defparam \t[4] .sum_lutc_input = "cin";
defparam \t[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N5
maxii_lcell \t[5] (
// Equation(s):
// t[5] = DFFEAS(t[5] $ ((((\t[4]~13 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[5]~15  = CARRY(((!\t[4]~13 )) # (!t[5]))
// \t[5]~15COUT1_66  = CARRY(((!\t[4]~13 )) # (!t[5]))

	.clk(\clk~combout ),
	.dataa(t[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[5]),
	.cout(),
	.cout0(\t[5]~15 ),
	.cout1(\t[5]~15COUT1_66 ));
// synopsys translate_off
defparam \t[5] .cin_used = "true";
defparam \t[5] .lut_mask = "5a5f";
defparam \t[5] .operation_mode = "arithmetic";
defparam \t[5] .output_mode = "reg_only";
defparam \t[5] .register_cascade_mode = "off";
defparam \t[5] .sum_lutc_input = "cin";
defparam \t[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N6
maxii_lcell \t[6] (
// Equation(s):
// t[6] = DFFEAS(t[6] $ ((((!(!\t[4]~13  & \t[5]~15 ) # (\t[4]~13  & \t[5]~15COUT1_66 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[6]~17  = CARRY((t[6] & ((!\t[5]~15 ))))
// \t[6]~17COUT1_68  = CARRY((t[6] & ((!\t[5]~15COUT1_66 ))))

	.clk(\clk~combout ),
	.dataa(t[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[4]~13 ),
	.cin0(\t[5]~15 ),
	.cin1(\t[5]~15COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[6]),
	.cout(),
	.cout0(\t[6]~17 ),
	.cout1(\t[6]~17COUT1_68 ));
// synopsys translate_off
defparam \t[6] .cin0_used = "true";
defparam \t[6] .cin1_used = "true";
defparam \t[6] .cin_used = "true";
defparam \t[6] .lut_mask = "a50a";
defparam \t[6] .operation_mode = "arithmetic";
defparam \t[6] .output_mode = "reg_only";
defparam \t[6] .register_cascade_mode = "off";
defparam \t[6] .sum_lutc_input = "cin";
defparam \t[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N7
maxii_lcell \t[7] (
// Equation(s):
// t[7] = DFFEAS((t[7] $ (((!\t[4]~13  & \t[6]~17 ) # (\t[4]~13  & \t[6]~17COUT1_68 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[7]~19  = CARRY(((!\t[6]~17 ) # (!t[7])))
// \t[7]~19COUT1_70  = CARRY(((!\t[6]~17COUT1_68 ) # (!t[7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[4]~13 ),
	.cin0(\t[6]~17 ),
	.cin1(\t[6]~17COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[7]),
	.cout(),
	.cout0(\t[7]~19 ),
	.cout1(\t[7]~19COUT1_70 ));
// synopsys translate_off
defparam \t[7] .cin0_used = "true";
defparam \t[7] .cin1_used = "true";
defparam \t[7] .cin_used = "true";
defparam \t[7] .lut_mask = "3c3f";
defparam \t[7] .operation_mode = "arithmetic";
defparam \t[7] .output_mode = "reg_only";
defparam \t[7] .register_cascade_mode = "off";
defparam \t[7] .sum_lutc_input = "cin";
defparam \t[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N8
maxii_lcell \t[8] (
// Equation(s):
// t[8] = DFFEAS(t[8] $ ((((!(!\t[4]~13  & \t[7]~19 ) # (\t[4]~13  & \t[7]~19COUT1_70 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[8]~25  = CARRY((t[8] & ((!\t[7]~19 ))))
// \t[8]~25COUT1_72  = CARRY((t[8] & ((!\t[7]~19COUT1_70 ))))

	.clk(\clk~combout ),
	.dataa(t[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[4]~13 ),
	.cin0(\t[7]~19 ),
	.cin1(\t[7]~19COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[8]),
	.cout(),
	.cout0(\t[8]~25 ),
	.cout1(\t[8]~25COUT1_72 ));
// synopsys translate_off
defparam \t[8] .cin0_used = "true";
defparam \t[8] .cin1_used = "true";
defparam \t[8] .cin_used = "true";
defparam \t[8] .lut_mask = "a50a";
defparam \t[8] .operation_mode = "arithmetic";
defparam \t[8] .output_mode = "reg_only";
defparam \t[8] .register_cascade_mode = "off";
defparam \t[8] .sum_lutc_input = "cin";
defparam \t[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N9
maxii_lcell \t[9] (
// Equation(s):
// t[9] = DFFEAS((t[9] $ (((!\t[4]~13  & \t[8]~25 ) # (\t[4]~13  & \t[8]~25COUT1_72 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[9]~27  = CARRY(((!\t[8]~25COUT1_72 ) # (!t[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[4]~13 ),
	.cin0(\t[8]~25 ),
	.cin1(\t[8]~25COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[9]),
	.cout(\t[9]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[9] .cin0_used = "true";
defparam \t[9] .cin1_used = "true";
defparam \t[9] .cin_used = "true";
defparam \t[9] .lut_mask = "3c3f";
defparam \t[9] .operation_mode = "arithmetic";
defparam \t[9] .output_mode = "reg_only";
defparam \t[9] .register_cascade_mode = "off";
defparam \t[9] .sum_lutc_input = "cin";
defparam \t[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N0
maxii_lcell \t[10] (
// Equation(s):
// t[10] = DFFEAS((t[10] $ ((!\t[9]~27 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[10]~29  = CARRY(((t[10] & !\t[9]~27 )))
// \t[10]~29COUT1_74  = CARRY(((t[10] & !\t[9]~27 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[10]),
	.cout(),
	.cout0(\t[10]~29 ),
	.cout1(\t[10]~29COUT1_74 ));
// synopsys translate_off
defparam \t[10] .cin_used = "true";
defparam \t[10] .lut_mask = "c30c";
defparam \t[10] .operation_mode = "arithmetic";
defparam \t[10] .output_mode = "reg_only";
defparam \t[10] .register_cascade_mode = "off";
defparam \t[10] .sum_lutc_input = "cin";
defparam \t[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N1
maxii_lcell \t[11] (
// Equation(s):
// t[11] = DFFEAS((t[11] $ (((!\t[9]~27  & \t[10]~29 ) # (\t[9]~27  & \t[10]~29COUT1_74 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[11]~31  = CARRY(((!\t[10]~29 ) # (!t[11])))
// \t[11]~31COUT1_76  = CARRY(((!\t[10]~29COUT1_74 ) # (!t[11])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[10]~29 ),
	.cin1(\t[10]~29COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[11]),
	.cout(),
	.cout0(\t[11]~31 ),
	.cout1(\t[11]~31COUT1_76 ));
// synopsys translate_off
defparam \t[11] .cin0_used = "true";
defparam \t[11] .cin1_used = "true";
defparam \t[11] .cin_used = "true";
defparam \t[11] .lut_mask = "3c3f";
defparam \t[11] .operation_mode = "arithmetic";
defparam \t[11] .output_mode = "reg_only";
defparam \t[11] .register_cascade_mode = "off";
defparam \t[11] .sum_lutc_input = "cin";
defparam \t[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N2
maxii_lcell \t[12] (
// Equation(s):
// t[12] = DFFEAS((t[12] $ ((!(!\t[9]~27  & \t[11]~31 ) # (\t[9]~27  & \t[11]~31COUT1_76 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[12]~33  = CARRY(((t[12] & !\t[11]~31 )))
// \t[12]~33COUT1_78  = CARRY(((t[12] & !\t[11]~31COUT1_76 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[11]~31 ),
	.cin1(\t[11]~31COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[12]),
	.cout(),
	.cout0(\t[12]~33 ),
	.cout1(\t[12]~33COUT1_78 ));
// synopsys translate_off
defparam \t[12] .cin0_used = "true";
defparam \t[12] .cin1_used = "true";
defparam \t[12] .cin_used = "true";
defparam \t[12] .lut_mask = "c30c";
defparam \t[12] .operation_mode = "arithmetic";
defparam \t[12] .output_mode = "reg_only";
defparam \t[12] .register_cascade_mode = "off";
defparam \t[12] .sum_lutc_input = "cin";
defparam \t[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N3
maxii_lcell \t[13] (
// Equation(s):
// t[13] = DFFEAS(t[13] $ (((((!\t[9]~27  & \t[12]~33 ) # (\t[9]~27  & \t[12]~33COUT1_78 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[13]~35  = CARRY(((!\t[12]~33 )) # (!t[13]))
// \t[13]~35COUT1_80  = CARRY(((!\t[12]~33COUT1_78 )) # (!t[13]))

	.clk(\clk~combout ),
	.dataa(t[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[12]~33 ),
	.cin1(\t[12]~33COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[13]),
	.cout(),
	.cout0(\t[13]~35 ),
	.cout1(\t[13]~35COUT1_80 ));
// synopsys translate_off
defparam \t[13] .cin0_used = "true";
defparam \t[13] .cin1_used = "true";
defparam \t[13] .cin_used = "true";
defparam \t[13] .lut_mask = "5a5f";
defparam \t[13] .operation_mode = "arithmetic";
defparam \t[13] .output_mode = "reg_only";
defparam \t[13] .register_cascade_mode = "off";
defparam \t[13] .sum_lutc_input = "cin";
defparam \t[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N4
maxii_lcell \t[14] (
// Equation(s):
// t[14] = DFFEAS(t[14] $ ((((!(!\t[9]~27  & \t[13]~35 ) # (\t[9]~27  & \t[13]~35COUT1_80 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[14]~37  = CARRY((t[14] & ((!\t[13]~35COUT1_80 ))))

	.clk(\clk~combout ),
	.dataa(t[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[13]~35 ),
	.cin1(\t[13]~35COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[14]),
	.cout(\t[14]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[14] .cin0_used = "true";
defparam \t[14] .cin1_used = "true";
defparam \t[14] .cin_used = "true";
defparam \t[14] .lut_mask = "a50a";
defparam \t[14] .operation_mode = "arithmetic";
defparam \t[14] .output_mode = "reg_only";
defparam \t[14] .register_cascade_mode = "off";
defparam \t[14] .sum_lutc_input = "cin";
defparam \t[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N5
maxii_lcell \t[15] (
// Equation(s):
// t[15] = DFFEAS(t[15] $ ((((\t[14]~37 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[15]~39  = CARRY(((!\t[14]~37 )) # (!t[15]))
// \t[15]~39COUT1_82  = CARRY(((!\t[14]~37 )) # (!t[15]))

	.clk(\clk~combout ),
	.dataa(t[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[15]),
	.cout(),
	.cout0(\t[15]~39 ),
	.cout1(\t[15]~39COUT1_82 ));
// synopsys translate_off
defparam \t[15] .cin_used = "true";
defparam \t[15] .lut_mask = "5a5f";
defparam \t[15] .operation_mode = "arithmetic";
defparam \t[15] .output_mode = "reg_only";
defparam \t[15] .register_cascade_mode = "off";
defparam \t[15] .sum_lutc_input = "cin";
defparam \t[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N5
maxii_lcell \LessThan4~5 (
// Equation(s):
// \LessThan4~5_combout  = (((!t[12]) # (!t[14])) # (!t[13])) # (!t[15])

	.clk(gnd),
	.dataa(t[15]),
	.datab(t[13]),
	.datac(t[14]),
	.datad(t[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~5 .lut_mask = "7fff";
defparam \LessThan4~5 .operation_mode = "normal";
defparam \LessThan4~5 .output_mode = "comb_only";
defparam \LessThan4~5 .register_cascade_mode = "off";
defparam \LessThan4~5 .sum_lutc_input = "datac";
defparam \LessThan4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N6
maxii_lcell \t[16] (
// Equation(s):
// t[16] = DFFEAS(t[16] $ ((((!(!\t[14]~37  & \t[15]~39 ) # (\t[14]~37  & \t[15]~39COUT1_82 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[16]~1  = CARRY((t[16] & ((!\t[15]~39 ))))
// \t[16]~1COUT1_84  = CARRY((t[16] & ((!\t[15]~39COUT1_82 ))))

	.clk(\clk~combout ),
	.dataa(t[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[15]~39 ),
	.cin1(\t[15]~39COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[16]),
	.cout(),
	.cout0(\t[16]~1 ),
	.cout1(\t[16]~1COUT1_84 ));
// synopsys translate_off
defparam \t[16] .cin0_used = "true";
defparam \t[16] .cin1_used = "true";
defparam \t[16] .cin_used = "true";
defparam \t[16] .lut_mask = "a50a";
defparam \t[16] .operation_mode = "arithmetic";
defparam \t[16] .output_mode = "reg_only";
defparam \t[16] .register_cascade_mode = "off";
defparam \t[16] .sum_lutc_input = "cin";
defparam \t[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N7
maxii_lcell \t[17] (
// Equation(s):
// t[17] = DFFEAS((t[17] $ (((!\t[14]~37  & \t[16]~1 ) # (\t[14]~37  & \t[16]~1COUT1_84 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[17]~3  = CARRY(((!\t[16]~1 ) # (!t[17])))
// \t[17]~3COUT1_86  = CARRY(((!\t[16]~1COUT1_84 ) # (!t[17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[16]~1 ),
	.cin1(\t[16]~1COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[17]),
	.cout(),
	.cout0(\t[17]~3 ),
	.cout1(\t[17]~3COUT1_86 ));
// synopsys translate_off
defparam \t[17] .cin0_used = "true";
defparam \t[17] .cin1_used = "true";
defparam \t[17] .cin_used = "true";
defparam \t[17] .lut_mask = "3c3f";
defparam \t[17] .operation_mode = "arithmetic";
defparam \t[17] .output_mode = "reg_only";
defparam \t[17] .register_cascade_mode = "off";
defparam \t[17] .sum_lutc_input = "cin";
defparam \t[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N8
maxii_lcell \t[18] (
// Equation(s):
// t[18] = DFFEAS(t[18] $ ((((!(!\t[14]~37  & \t[17]~3 ) # (\t[14]~37  & \t[17]~3COUT1_86 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )
// \t[18]~5  = CARRY((t[18] & ((!\t[17]~3 ))))
// \t[18]~5COUT1_88  = CARRY((t[18] & ((!\t[17]~3COUT1_86 ))))

	.clk(\clk~combout ),
	.dataa(t[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[17]~3 ),
	.cin1(\t[17]~3COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[18]),
	.cout(),
	.cout0(\t[18]~5 ),
	.cout1(\t[18]~5COUT1_88 ));
// synopsys translate_off
defparam \t[18] .cin0_used = "true";
defparam \t[18] .cin1_used = "true";
defparam \t[18] .cin_used = "true";
defparam \t[18] .lut_mask = "a50a";
defparam \t[18] .operation_mode = "arithmetic";
defparam \t[18] .output_mode = "reg_only";
defparam \t[18] .register_cascade_mode = "off";
defparam \t[18] .sum_lutc_input = "cin";
defparam \t[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N9
maxii_lcell \t[19] (
// Equation(s):
// t[19] = DFFEAS((((!\t[14]~37  & \t[18]~5 ) # (\t[14]~37  & \t[18]~5COUT1_88 ) $ (t[19]))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan4~6_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(t[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan4~6_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[18]~5 ),
	.cin1(\t[18]~5COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[19] .cin0_used = "true";
defparam \t[19] .cin1_used = "true";
defparam \t[19] .cin_used = "true";
defparam \t[19] .lut_mask = "0ff0";
defparam \t[19] .operation_mode = "normal";
defparam \t[19] .output_mode = "reg_only";
defparam \t[19] .register_cascade_mode = "off";
defparam \t[19] .sum_lutc_input = "cin";
defparam \t[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N9
maxii_lcell \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (((!t[17]) # (!t[19])) # (!t[16])) # (!t[18])

	.clk(gnd),
	.dataa(t[18]),
	.datab(t[16]),
	.datac(t[19]),
	.datad(t[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = "7fff";
defparam \LessThan4~0 .operation_mode = "normal";
defparam \LessThan4~0 .output_mode = "comb_only";
defparam \LessThan4~0 .register_cascade_mode = "off";
defparam \LessThan4~0 .sum_lutc_input = "datac";
defparam \LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N0
maxii_lcell \LessThan4~4 (
// Equation(s):
// \LessThan4~4_combout  = (((!t[9]) # (!t[11])) # (!t[8])) # (!t[10])

	.clk(gnd),
	.dataa(t[10]),
	.datab(t[8]),
	.datac(t[11]),
	.datad(t[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~4 .lut_mask = "7fff";
defparam \LessThan4~4 .operation_mode = "normal";
defparam \LessThan4~4 .output_mode = "comb_only";
defparam \LessThan4~4 .register_cascade_mode = "off";
defparam \LessThan4~4 .sum_lutc_input = "datac";
defparam \LessThan4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N4
maxii_lcell \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (((!t[1]) # (!t[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(t[0]),
	.datad(t[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = "0fff";
defparam \LessThan4~1 .operation_mode = "normal";
defparam \LessThan4~1 .output_mode = "comb_only";
defparam \LessThan4~1 .register_cascade_mode = "off";
defparam \LessThan4~1 .sum_lutc_input = "datac";
defparam \LessThan4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N6
maxii_lcell \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (((!t[7]) # (!t[6])) # (!t[5])) # (!t[4])

	.clk(gnd),
	.dataa(t[4]),
	.datab(t[5]),
	.datac(t[6]),
	.datad(t[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~2 .lut_mask = "7fff";
defparam \LessThan4~2 .operation_mode = "normal";
defparam \LessThan4~2 .output_mode = "comb_only";
defparam \LessThan4~2 .register_cascade_mode = "off";
defparam \LessThan4~2 .sum_lutc_input = "datac";
defparam \LessThan4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N7
maxii_lcell \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = (((\LessThan4~1_combout ) # (\LessThan4~2_combout )) # (!t[3])) # (!t[2])

	.clk(gnd),
	.dataa(t[2]),
	.datab(t[3]),
	.datac(\LessThan4~1_combout ),
	.datad(\LessThan4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = "fff7";
defparam \LessThan4~3 .operation_mode = "normal";
defparam \LessThan4~3 .output_mode = "comb_only";
defparam \LessThan4~3 .register_cascade_mode = "off";
defparam \LessThan4~3 .sum_lutc_input = "datac";
defparam \LessThan4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N8
maxii_lcell \LessThan4~6 (
// Equation(s):
// \LessThan4~6_combout  = (!\LessThan4~5_combout  & (!\LessThan4~0_combout  & (!\LessThan4~4_combout  & !\LessThan4~3_combout )))

	.clk(gnd),
	.dataa(\LessThan4~5_combout ),
	.datab(\LessThan4~0_combout ),
	.datac(\LessThan4~4_combout ),
	.datad(\LessThan4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan4~6 .lut_mask = "0001";
defparam \LessThan4~6 .operation_mode = "normal";
defparam \LessThan4~6 .output_mode = "comb_only";
defparam \LessThan4~6 .register_cascade_mode = "off";
defparam \LessThan4~6 .sum_lutc_input = "datac";
defparam \LessThan4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxii_lcell \LessThan5~2 (
// Equation(s):
// \LessThan5~2_combout  = (((tri_200us[9] & tri_200us[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(tri_200us[9]),
	.datad(tri_200us[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan5~2 .lut_mask = "f000";
defparam \LessThan5~2 .operation_mode = "normal";
defparam \LessThan5~2 .output_mode = "comb_only";
defparam \LessThan5~2 .register_cascade_mode = "off";
defparam \LessThan5~2 .sum_lutc_input = "datac";
defparam \LessThan5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxii_lcell \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (((!tri_200us[6] & !tri_200us[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(tri_200us[6]),
	.datad(tri_200us[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = "000f";
defparam \LessThan5~0 .operation_mode = "normal";
defparam \LessThan5~0 .output_mode = "comb_only";
defparam \LessThan5~0 .register_cascade_mode = "off";
defparam \LessThan5~0 .sum_lutc_input = "datac";
defparam \LessThan5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \ad|always0~1 (
// Equation(s):
// \ad|always0~1_combout  = (tri_200us[4] & (tri_200us[5] & (tri_200us[3] & tri_200us[2])))

	.clk(gnd),
	.dataa(tri_200us[4]),
	.datab(tri_200us[5]),
	.datac(tri_200us[3]),
	.datad(tri_200us[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~1 .lut_mask = "8000";
defparam \ad|always0~1 .operation_mode = "normal";
defparam \ad|always0~1 .output_mode = "comb_only";
defparam \ad|always0~1 .register_cascade_mode = "off";
defparam \ad|always0~1 .sum_lutc_input = "datac";
defparam \ad|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxii_lcell \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = (\LessThan5~0_combout  & (((!\ad|always0~1_combout ) # (!tri_200us[0])) # (!tri_200us[1])))

	.clk(gnd),
	.dataa(tri_200us[1]),
	.datab(tri_200us[0]),
	.datac(\LessThan5~0_combout ),
	.datad(\ad|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan5~1 .lut_mask = "70f0";
defparam \LessThan5~1 .operation_mode = "normal";
defparam \LessThan5~1 .output_mode = "comb_only";
defparam \LessThan5~1 .register_cascade_mode = "off";
defparam \LessThan5~1 .sum_lutc_input = "datac";
defparam \LessThan5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxii_lcell \LessThan5~3 (
// Equation(s):
// \LessThan5~3_combout  = (((\LessThan5~1_combout ) # (!\LessThan5~2_combout )) # (!tri_200us[10])) # (!tri_200us[11])

	.clk(gnd),
	.dataa(tri_200us[11]),
	.datab(tri_200us[10]),
	.datac(\LessThan5~2_combout ),
	.datad(\LessThan5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan5~3 .lut_mask = "ff7f";
defparam \LessThan5~3 .operation_mode = "normal";
defparam \LessThan5~3 .output_mode = "comb_only";
defparam \LessThan5~3 .register_cascade_mode = "off";
defparam \LessThan5~3 .sum_lutc_input = "datac";
defparam \LessThan5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \tri_200us[13] (
// Equation(s):
// tri_200us[13] = DFFEAS(tri_200us[13] $ ((((\tri_200us[12]~25 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[13]~27  = CARRY(((!\tri_200us[12]~25 )) # (!tri_200us[13]))
// \tri_200us[13]~27COUT1_67  = CARRY(((!\tri_200us[12]~25 )) # (!tri_200us[13]))

	.clk(\clk~combout ),
	.dataa(tri_200us[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[13]),
	.cout(),
	.cout0(\tri_200us[13]~27 ),
	.cout1(\tri_200us[13]~27COUT1_67 ));
// synopsys translate_off
defparam \tri_200us[13] .cin_used = "true";
defparam \tri_200us[13] .lut_mask = "5a5f";
defparam \tri_200us[13] .operation_mode = "arithmetic";
defparam \tri_200us[13] .output_mode = "reg_only";
defparam \tri_200us[13] .register_cascade_mode = "off";
defparam \tri_200us[13] .sum_lutc_input = "cin";
defparam \tri_200us[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \tri_200us[14] (
// Equation(s):
// tri_200us[14] = DFFEAS(tri_200us[14] $ ((((!(!\tri_200us[12]~25  & \tri_200us[13]~27 ) # (\tri_200us[12]~25  & \tri_200us[13]~27COUT1_67 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )
// \tri_200us[14]~29  = CARRY((tri_200us[14] & ((!\tri_200us[13]~27 ))))
// \tri_200us[14]~29COUT1_69  = CARRY((tri_200us[14] & ((!\tri_200us[13]~27COUT1_67 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~25 ),
	.cin0(\tri_200us[13]~27 ),
	.cin1(\tri_200us[13]~27COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[14]),
	.cout(),
	.cout0(\tri_200us[14]~29 ),
	.cout1(\tri_200us[14]~29COUT1_69 ));
// synopsys translate_off
defparam \tri_200us[14] .cin0_used = "true";
defparam \tri_200us[14] .cin1_used = "true";
defparam \tri_200us[14] .cin_used = "true";
defparam \tri_200us[14] .lut_mask = "a50a";
defparam \tri_200us[14] .operation_mode = "arithmetic";
defparam \tri_200us[14] .output_mode = "reg_only";
defparam \tri_200us[14] .register_cascade_mode = "off";
defparam \tri_200us[14] .sum_lutc_input = "cin";
defparam \tri_200us[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \tri_200us[15] (
// Equation(s):
// tri_200us[15] = DFFEAS((tri_200us[15] $ (((!\tri_200us[12]~25  & \tri_200us[14]~29 ) # (\tri_200us[12]~25  & \tri_200us[14]~29COUT1_69 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[3]~32_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[3]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~25 ),
	.cin0(\tri_200us[14]~29 ),
	.cin1(\tri_200us[14]~29COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[15] .cin0_used = "true";
defparam \tri_200us[15] .cin1_used = "true";
defparam \tri_200us[15] .cin_used = "true";
defparam \tri_200us[15] .lut_mask = "3c3c";
defparam \tri_200us[15] .operation_mode = "normal";
defparam \tri_200us[15] .output_mode = "reg_only";
defparam \tri_200us[15] .register_cascade_mode = "off";
defparam \tri_200us[15] .sum_lutc_input = "cin";
defparam \tri_200us[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxii_lcell \ad|always0~9 (
// Equation(s):
// \ad|always0~9_combout  = ((!tri_200us[15] & (!tri_200us[14] & !tri_200us[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_200us[15]),
	.datac(tri_200us[14]),
	.datad(tri_200us[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~9 .lut_mask = "0003";
defparam \ad|always0~9 .operation_mode = "normal";
defparam \ad|always0~9 .output_mode = "comb_only";
defparam \ad|always0~9 .register_cascade_mode = "off";
defparam \ad|always0~9 .sum_lutc_input = "datac";
defparam \ad|always0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \tri_200us[3]~32 (
// Equation(s):
// \tri_200us[3]~32_combout  = (((tri_200us[12] & !\LessThan5~3_combout )) # (!\ad|always0~9_combout )) # (!\LessThan4~6_combout )

	.clk(gnd),
	.dataa(tri_200us[12]),
	.datab(\LessThan4~6_combout ),
	.datac(\LessThan5~3_combout ),
	.datad(\ad|always0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\tri_200us[3]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[3]~32 .lut_mask = "3bff";
defparam \tri_200us[3]~32 .operation_mode = "normal";
defparam \tri_200us[3]~32 .output_mode = "comb_only";
defparam \tri_200us[3]~32 .register_cascade_mode = "off";
defparam \tri_200us[3]~32 .sum_lutc_input = "datac";
defparam \tri_200us[3]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \ad|always0~4 (
// Equation(s):
// \ad|always0~4_combout  = ((!tri_200us[0] & (!tri_200us[2] & !tri_200us[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_200us[0]),
	.datac(tri_200us[2]),
	.datad(tri_200us[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~4 .lut_mask = "0003";
defparam \ad|always0~4 .operation_mode = "normal";
defparam \ad|always0~4 .output_mode = "comb_only";
defparam \ad|always0~4 .register_cascade_mode = "off";
defparam \ad|always0~4 .sum_lutc_input = "datac";
defparam \ad|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \ad|always0~5 (
// Equation(s):
// \ad|always0~5_combout  = (\ad|always0~4_combout  & (!tri_200us[4] & (!tri_200us[8] & !tri_200us[9])))

	.clk(gnd),
	.dataa(\ad|always0~4_combout ),
	.datab(tri_200us[4]),
	.datac(tri_200us[8]),
	.datad(tri_200us[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~5 .lut_mask = "0002";
defparam \ad|always0~5 .operation_mode = "normal";
defparam \ad|always0~5 .output_mode = "comb_only";
defparam \ad|always0~5 .register_cascade_mode = "off";
defparam \ad|always0~5 .sum_lutc_input = "datac";
defparam \ad|always0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \ad|always0~6 (
// Equation(s):
// \ad|always0~6_combout  = (!tri_200us[3] & (!tri_200us[5] & (\LessThan5~0_combout  & \ad|always0~5_combout )))

	.clk(gnd),
	.dataa(tri_200us[3]),
	.datab(tri_200us[5]),
	.datac(\LessThan5~0_combout ),
	.datad(\ad|always0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~6 .lut_mask = "1000";
defparam \ad|always0~6 .operation_mode = "normal";
defparam \ad|always0~6 .output_mode = "comb_only";
defparam \ad|always0~6 .register_cascade_mode = "off";
defparam \ad|always0~6 .sum_lutc_input = "datac";
defparam \ad|always0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxii_lcell \ad|always0~7 (
// Equation(s):
// \ad|always0~7_combout  = (!tri_200us[13] & (!tri_200us[15] & (!tri_200us[14] & !tri_200us[12])))

	.clk(gnd),
	.dataa(tri_200us[13]),
	.datab(tri_200us[15]),
	.datac(tri_200us[14]),
	.datad(tri_200us[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~7 .lut_mask = "0001";
defparam \ad|always0~7 .operation_mode = "normal";
defparam \ad|always0~7 .output_mode = "comb_only";
defparam \ad|always0~7 .register_cascade_mode = "off";
defparam \ad|always0~7 .sum_lutc_input = "datac";
defparam \ad|always0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxii_lcell \ad|always0~2 (
// Equation(s):
// \ad|always0~2_combout  = (tri_200us[6]) # ((\ad|always0~1_combout  & ((tri_200us[1]) # (tri_200us[0]))))

	.clk(gnd),
	.dataa(tri_200us[1]),
	.datab(tri_200us[0]),
	.datac(tri_200us[6]),
	.datad(\ad|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~2 .lut_mask = "fef0";
defparam \ad|always0~2 .operation_mode = "normal";
defparam \ad|always0~2 .output_mode = "comb_only";
defparam \ad|always0~2 .register_cascade_mode = "off";
defparam \ad|always0~2 .sum_lutc_input = "datac";
defparam \ad|always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxii_lcell \ad|always0~3 (
// Equation(s):
// \ad|always0~3_combout  = (tri_200us[9] & ((tri_200us[8]) # ((tri_200us[7] & \ad|always0~2_combout ))))

	.clk(gnd),
	.dataa(tri_200us[8]),
	.datab(tri_200us[7]),
	.datac(tri_200us[9]),
	.datad(\ad|always0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~3 .lut_mask = "e0a0";
defparam \ad|always0~3 .operation_mode = "normal";
defparam \ad|always0~3 .output_mode = "comb_only";
defparam \ad|always0~3 .register_cascade_mode = "off";
defparam \ad|always0~3 .sum_lutc_input = "datac";
defparam \ad|always0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \ad|always0~0 (
// Equation(s):
// \ad|always0~0_combout  = ((tri_200us[11]) # ((tri_200us[10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_200us[11]),
	.datac(vcc),
	.datad(tri_200us[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~0 .lut_mask = "ffcc";
defparam \ad|always0~0 .operation_mode = "normal";
defparam \ad|always0~0 .output_mode = "comb_only";
defparam \ad|always0~0 .register_cascade_mode = "off";
defparam \ad|always0~0 .sum_lutc_input = "datac";
defparam \ad|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \ad|cs_n (
// Equation(s):
// \ad|cs_n~regout  = DFFEAS((!\ad|always0~6_combout  & (\ad|always0~7_combout  & (!\ad|always0~3_combout  & !\ad|always0~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ad|always0~6_combout ),
	.datab(\ad|always0~7_combout ),
	.datac(\ad|always0~3_combout ),
	.datad(\ad|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|cs_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|cs_n .lut_mask = "0004";
defparam \ad|cs_n .operation_mode = "normal";
defparam \ad|cs_n .output_mode = "reg_only";
defparam \ad|cs_n .register_cascade_mode = "off";
defparam \ad|cs_n .sum_lutc_input = "datac";
defparam \ad|cs_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxii_lcell \ad|Equal1~0 (
// Equation(s):
// \ad|Equal1~0_combout  = (\ad|clk_div [2] & (\ad|clk_div [1] & ((\ad|clk_div [0]))))

	.clk(gnd),
	.dataa(\ad|clk_div [2]),
	.datab(\ad|clk_div [1]),
	.datac(vcc),
	.datad(\ad|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|Equal1~0 .lut_mask = "8800";
defparam \ad|Equal1~0 .operation_mode = "normal";
defparam \ad|Equal1~0 .output_mode = "comb_only";
defparam \ad|Equal1~0 .register_cascade_mode = "off";
defparam \ad|Equal1~0 .sum_lutc_input = "datac";
defparam \ad|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxii_lcell \ad|clk_div[0]~13 (
// Equation(s):
// \ad|clk_div[0]~13_combout  = ((\ad|clk_div [5] & ((\ad|Equal1~0_combout ) # (!\ad|clk_div[0]~12_combout )))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|clk_div[0]~12_combout ),
	.datac(\ad|cs_n~regout ),
	.datad(\ad|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|clk_div[0]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[0]~13 .lut_mask = "af2f";
defparam \ad|clk_div[0]~13 .operation_mode = "normal";
defparam \ad|clk_div[0]~13 .output_mode = "comb_only";
defparam \ad|clk_div[0]~13 .register_cascade_mode = "off";
defparam \ad|clk_div[0]~13 .sum_lutc_input = "datac";
defparam \ad|clk_div[0]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxii_lcell \ad|Equal1~1 (
// Equation(s):
// \ad|Equal1~1_combout  = (\ad|clk_div [4]) # (((\ad|clk_div [3]) # (!\ad|clk_div [5])) # (!\ad|Equal1~0_combout ))

	.clk(gnd),
	.dataa(\ad|clk_div [4]),
	.datab(\ad|Equal1~0_combout ),
	.datac(\ad|clk_div [3]),
	.datad(\ad|clk_div [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|Equal1~1 .lut_mask = "fbff";
defparam \ad|Equal1~1 .operation_mode = "normal";
defparam \ad|Equal1~1 .output_mode = "comb_only";
defparam \ad|Equal1~1 .register_cascade_mode = "off";
defparam \ad|Equal1~1 .sum_lutc_input = "datac";
defparam \ad|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxii_lcell \ad|rsr[15]~0 (
// Equation(s):
// \ad|rsr[15]~0_combout  = (!\ad|clk_div [2] & (\ad|clk_div [1] & (!\ad|clk_div [3] & \ad|clk_div [0])))

	.clk(gnd),
	.dataa(\ad|clk_div [2]),
	.datab(\ad|clk_div [1]),
	.datac(\ad|clk_div [3]),
	.datad(\ad|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|rsr[15]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15]~0 .lut_mask = "0400";
defparam \ad|rsr[15]~0 .operation_mode = "normal";
defparam \ad|rsr[15]~0 .output_mode = "comb_only";
defparam \ad|rsr[15]~0 .register_cascade_mode = "off";
defparam \ad|rsr[15]~0 .sum_lutc_input = "datac";
defparam \ad|rsr[15]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxii_lcell \ad|adclk~0 (
// Equation(s):
// \ad|adclk~0_combout  = ((\ad|rsr[15]~0_combout  & (!\ad|clk_div [5] & \ad|clk_div [4]))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|rsr[15]~0_combout ),
	.datab(\ad|cs_n~regout ),
	.datac(\ad|clk_div [5]),
	.datad(\ad|clk_div [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|adclk~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|adclk~0 .lut_mask = "3b33";
defparam \ad|adclk~0 .operation_mode = "normal";
defparam \ad|adclk~0 .output_mode = "comb_only";
defparam \ad|adclk~0 .register_cascade_mode = "off";
defparam \ad|adclk~0 .sum_lutc_input = "datac";
defparam \ad|adclk~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxii_lcell \ad|ad_count[4]~2 (
// Equation(s):
// \ad|ad_count[4]~2_combout  = (((\ad|ad_count [4])) # (!\ad|cs_n~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad|cs_n~regout ),
	.datac(\ad|ad_count [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|ad_count[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[4]~2 .lut_mask = "f3f3";
defparam \ad|ad_count[4]~2 .operation_mode = "normal";
defparam \ad|ad_count[4]~2 .output_mode = "comb_only";
defparam \ad|ad_count[4]~2 .register_cascade_mode = "off";
defparam \ad|ad_count[4]~2 .sum_lutc_input = "datac";
defparam \ad|ad_count[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxii_lcell \ad|ad_count[4]~3 (
// Equation(s):
// \ad|ad_count[4]~3_combout  = ((\ad|clk_div [5] & (\ad|clk_div[0]~12_combout  & \ad|Equal1~0_combout ))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|clk_div[0]~12_combout ),
	.datac(\ad|cs_n~regout ),
	.datad(\ad|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|ad_count[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[4]~3 .lut_mask = "8f0f";
defparam \ad|ad_count[4]~3 .operation_mode = "normal";
defparam \ad|ad_count[4]~3 .output_mode = "comb_only";
defparam \ad|ad_count[4]~3 .register_cascade_mode = "off";
defparam \ad|ad_count[4]~3 .sum_lutc_input = "datac";
defparam \ad|ad_count[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxii_lcell \ad|ad_count[0] (
// Equation(s):
// \ad|ad_count [0] = DFFEAS(((!\ad|ad_count [0])), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \~GND~combout , , , \ad|ad_count[4]~2_combout )
// \ad|ad_count[0]~11  = CARRY(((\ad|ad_count [0])))
// \ad|ad_count[0]~11COUT1_18  = CARRY(((\ad|ad_count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|ad_count [0]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [0]),
	.cout(),
	.cout0(\ad|ad_count[0]~11 ),
	.cout1(\ad|ad_count[0]~11COUT1_18 ));
// synopsys translate_off
defparam \ad|ad_count[0] .lut_mask = "33cc";
defparam \ad|ad_count[0] .operation_mode = "arithmetic";
defparam \ad|ad_count[0] .output_mode = "reg_only";
defparam \ad|ad_count[0] .register_cascade_mode = "off";
defparam \ad|ad_count[0] .sum_lutc_input = "datac";
defparam \ad|ad_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \ad|ad_count[1] (
// Equation(s):
// \ad|ad_count [1] = DFFEAS((\ad|ad_count [1] $ ((\ad|ad_count[0]~11 ))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \~GND~combout , , , \ad|ad_count[4]~2_combout )
// \ad|ad_count[1]~9  = CARRY(((!\ad|ad_count[0]~11 ) # (!\ad|ad_count [1])))
// \ad|ad_count[1]~9COUT1_20  = CARRY(((!\ad|ad_count[0]~11COUT1_18 ) # (!\ad|ad_count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|ad_count [1]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[0]~11 ),
	.cin1(\ad|ad_count[0]~11COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [1]),
	.cout(),
	.cout0(\ad|ad_count[1]~9 ),
	.cout1(\ad|ad_count[1]~9COUT1_20 ));
// synopsys translate_off
defparam \ad|ad_count[1] .cin0_used = "true";
defparam \ad|ad_count[1] .cin1_used = "true";
defparam \ad|ad_count[1] .lut_mask = "3c3f";
defparam \ad|ad_count[1] .operation_mode = "arithmetic";
defparam \ad|ad_count[1] .output_mode = "reg_only";
defparam \ad|ad_count[1] .register_cascade_mode = "off";
defparam \ad|ad_count[1] .sum_lutc_input = "cin";
defparam \ad|ad_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxii_lcell \ad|ad_count[2] (
// Equation(s):
// \ad|ad_count [2] = DFFEAS((\ad|ad_count [2] $ ((!\ad|ad_count[1]~9 ))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \~GND~combout , , , \ad|ad_count[4]~2_combout )
// \ad|ad_count[2]~7  = CARRY(((\ad|ad_count [2] & !\ad|ad_count[1]~9 )))
// \ad|ad_count[2]~7COUT1_22  = CARRY(((\ad|ad_count [2] & !\ad|ad_count[1]~9COUT1_20 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|ad_count [2]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[1]~9 ),
	.cin1(\ad|ad_count[1]~9COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [2]),
	.cout(),
	.cout0(\ad|ad_count[2]~7 ),
	.cout1(\ad|ad_count[2]~7COUT1_22 ));
// synopsys translate_off
defparam \ad|ad_count[2] .cin0_used = "true";
defparam \ad|ad_count[2] .cin1_used = "true";
defparam \ad|ad_count[2] .lut_mask = "c30c";
defparam \ad|ad_count[2] .operation_mode = "arithmetic";
defparam \ad|ad_count[2] .output_mode = "reg_only";
defparam \ad|ad_count[2] .register_cascade_mode = "off";
defparam \ad|ad_count[2] .sum_lutc_input = "cin";
defparam \ad|ad_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \ad|ad_count[3] (
// Equation(s):
// \ad|ad_count [3] = DFFEAS(\ad|ad_count [3] $ ((((\ad|ad_count[2]~7 )))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \~GND~combout , , , \ad|ad_count[4]~2_combout )
// \ad|ad_count[3]~5  = CARRY(((!\ad|ad_count[2]~7 )) # (!\ad|ad_count [3]))
// \ad|ad_count[3]~5COUT1_24  = CARRY(((!\ad|ad_count[2]~7COUT1_22 )) # (!\ad|ad_count [3]))

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [3]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[2]~7 ),
	.cin1(\ad|ad_count[2]~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [3]),
	.cout(),
	.cout0(\ad|ad_count[3]~5 ),
	.cout1(\ad|ad_count[3]~5COUT1_24 ));
// synopsys translate_off
defparam \ad|ad_count[3] .cin0_used = "true";
defparam \ad|ad_count[3] .cin1_used = "true";
defparam \ad|ad_count[3] .lut_mask = "5a5f";
defparam \ad|ad_count[3] .operation_mode = "arithmetic";
defparam \ad|ad_count[3] .output_mode = "reg_only";
defparam \ad|ad_count[3] .register_cascade_mode = "off";
defparam \ad|ad_count[3] .sum_lutc_input = "cin";
defparam \ad|ad_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \ad|ad_count[4] (
// Equation(s):
// \ad|ad_count [4] = DFFEAS(\ad|ad_count [4] $ ((((!\ad|ad_count[3]~5 )))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[4]~3_combout , \ad|cs_n~regout , , , \ad|ad_count[4]~2_combout )

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [4]),
	.datab(vcc),
	.datac(\ad|cs_n~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[4]~2_combout ),
	.ena(\ad|ad_count[4]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[3]~5 ),
	.cin1(\ad|ad_count[3]~5COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[4] .cin0_used = "true";
defparam \ad|ad_count[4] .cin1_used = "true";
defparam \ad|ad_count[4] .lut_mask = "a5a5";
defparam \ad|ad_count[4] .operation_mode = "normal";
defparam \ad|ad_count[4] .output_mode = "reg_only";
defparam \ad|ad_count[4] .register_cascade_mode = "off";
defparam \ad|ad_count[4] .sum_lutc_input = "cin";
defparam \ad|ad_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxii_lcell \ad|adclk (
// Equation(s):
// \ad|adclk~regout  = DFFEAS((!\ad|adclk~0_combout  & ((\ad|Equal1~1_combout  & ((\ad|adclk~regout ))) # (!\ad|Equal1~1_combout  & (!\ad|ad_count [4])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ad|Equal1~1_combout ),
	.datab(\ad|adclk~0_combout ),
	.datac(\ad|ad_count [4]),
	.datad(\ad|adclk~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|adclk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|adclk .lut_mask = "2301";
defparam \ad|adclk .operation_mode = "normal";
defparam \ad|adclk .output_mode = "reg_only";
defparam \ad|adclk .register_cascade_mode = "off";
defparam \ad|adclk .sum_lutc_input = "datac";
defparam \ad|adclk .synch_mode = "off";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rcvd~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rcvd~combout ),
	.padio(rcvd));
// synopsys translate_off
defparam \rcvd~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \pwm_down|rcvr|clk_div[0] (
// Equation(s):
// \pwm_down|rcvr|clk_div [0] = DFFEAS((((!\pwm_down|rcvr|clk_div [0]))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|clk_div [0]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|clk_div [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|clk_div[0] .lut_mask = "00ff";
defparam \pwm_down|rcvr|clk_div[0] .operation_mode = "normal";
defparam \pwm_down|rcvr|clk_div[0] .output_mode = "reg_only";
defparam \pwm_down|rcvr|clk_div[0] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|clk_div[0] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|clk_div[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \pwm_down|rcvr|clk_div[1] (
// Equation(s):
// \pwm_down|rcvr|clk_div [1] = DFFEAS((\pwm_down|rcvr|clk_div [0] $ (((\pwm_down|rcvr|clk_div [1])))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|clk_div [0]),
	.datac(vcc),
	.datad(\pwm_down|rcvr|clk_div [1]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|clk_div [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|clk_div[1] .lut_mask = "33cc";
defparam \pwm_down|rcvr|clk_div[1] .operation_mode = "normal";
defparam \pwm_down|rcvr|clk_div[1] .output_mode = "reg_only";
defparam \pwm_down|rcvr|clk_div[1] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|clk_div[1] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|clk_div[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \pwm_down|down_deal|Equal4~0 (
// Equation(s):
// \pwm_down|down_deal|Equal4~0_combout  = ((\pwm_down|rcvr|clk_div [0] & (\pwm_down|rcvr|clk_div [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|clk_div [0]),
	.datac(\pwm_down|rcvr|clk_div [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal4~0 .lut_mask = "c0c0";
defparam \pwm_down|down_deal|Equal4~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal4~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal4~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal4~0 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \pwm_down|rcvr|no_bits_rcvd[0] (
// Equation(s):
// \pwm_down|rcvr|no_bits_rcvd [0] = DFFEAS((\pwm_down|rcvr|no_bits_rcvd [0] $ (((\pwm_down|rcvr|clk_div [1] & \pwm_down|rcvr|clk_div [0])))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|clk_div [1]),
	.datab(\pwm_down|rcvr|clk_div [0]),
	.datac(vcc),
	.datad(\pwm_down|rcvr|no_bits_rcvd [0]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|no_bits_rcvd [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|no_bits_rcvd[0] .lut_mask = "7788";
defparam \pwm_down|rcvr|no_bits_rcvd[0] .operation_mode = "normal";
defparam \pwm_down|rcvr|no_bits_rcvd[0] .output_mode = "reg_only";
defparam \pwm_down|rcvr|no_bits_rcvd[0] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|no_bits_rcvd[0] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|no_bits_rcvd[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \pwm_down|rcvr|no_bits_rcvd[1] (
// Equation(s):
// \pwm_down|rcvr|no_bits_rcvd [1] = DFFEAS(\pwm_down|rcvr|no_bits_rcvd [0] $ ((\pwm_down|rcvr|no_bits_rcvd [1])), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|down_deal|Equal4~0_combout , , , , )
// \pwm_down|rcvr|no_bits_rcvd[1]~3  = CARRY((\pwm_down|rcvr|no_bits_rcvd [0] & (\pwm_down|rcvr|no_bits_rcvd [1])))
// \pwm_down|rcvr|no_bits_rcvd[1]~3COUT1_14  = CARRY((\pwm_down|rcvr|no_bits_rcvd [0] & (\pwm_down|rcvr|no_bits_rcvd [1])))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|no_bits_rcvd [0]),
	.datab(\pwm_down|rcvr|no_bits_rcvd [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|Equal4~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|no_bits_rcvd [1]),
	.cout(),
	.cout0(\pwm_down|rcvr|no_bits_rcvd[1]~3 ),
	.cout1(\pwm_down|rcvr|no_bits_rcvd[1]~3COUT1_14 ));
// synopsys translate_off
defparam \pwm_down|rcvr|no_bits_rcvd[1] .lut_mask = "6688";
defparam \pwm_down|rcvr|no_bits_rcvd[1] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|no_bits_rcvd[1] .output_mode = "reg_only";
defparam \pwm_down|rcvr|no_bits_rcvd[1] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|no_bits_rcvd[1] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|no_bits_rcvd[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \pwm_down|rcvr|no_bits_rcvd[2] (
// Equation(s):
// \pwm_down|rcvr|no_bits_rcvd [2] = DFFEAS((\pwm_down|rcvr|no_bits_rcvd [2] $ ((\pwm_down|rcvr|no_bits_rcvd[1]~3 ))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|down_deal|Equal4~0_combout , , , , )
// \pwm_down|rcvr|no_bits_rcvd[2]~5  = CARRY(((!\pwm_down|rcvr|no_bits_rcvd[1]~3 ) # (!\pwm_down|rcvr|no_bits_rcvd [2])))
// \pwm_down|rcvr|no_bits_rcvd[2]~5COUT1_16  = CARRY(((!\pwm_down|rcvr|no_bits_rcvd[1]~3COUT1_14 ) # (!\pwm_down|rcvr|no_bits_rcvd [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|no_bits_rcvd [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|Equal4~0_combout ),
	.cin(gnd),
	.cin0(\pwm_down|rcvr|no_bits_rcvd[1]~3 ),
	.cin1(\pwm_down|rcvr|no_bits_rcvd[1]~3COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|no_bits_rcvd [2]),
	.cout(),
	.cout0(\pwm_down|rcvr|no_bits_rcvd[2]~5 ),
	.cout1(\pwm_down|rcvr|no_bits_rcvd[2]~5COUT1_16 ));
// synopsys translate_off
defparam \pwm_down|rcvr|no_bits_rcvd[2] .cin0_used = "true";
defparam \pwm_down|rcvr|no_bits_rcvd[2] .cin1_used = "true";
defparam \pwm_down|rcvr|no_bits_rcvd[2] .lut_mask = "3c3f";
defparam \pwm_down|rcvr|no_bits_rcvd[2] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|no_bits_rcvd[2] .output_mode = "reg_only";
defparam \pwm_down|rcvr|no_bits_rcvd[2] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|no_bits_rcvd[2] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|no_bits_rcvd[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \pwm_down|rcvr|no_bits_rcvd[3] (
// Equation(s):
// \pwm_down|rcvr|no_bits_rcvd [3] = DFFEAS(\pwm_down|rcvr|no_bits_rcvd [3] $ ((((!\pwm_down|rcvr|no_bits_rcvd[2]~5 )))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|down_deal|Equal4~0_combout , , , , )
// \pwm_down|rcvr|no_bits_rcvd[3]~7  = CARRY((\pwm_down|rcvr|no_bits_rcvd [3] & ((!\pwm_down|rcvr|no_bits_rcvd[2]~5 ))))
// \pwm_down|rcvr|no_bits_rcvd[3]~7COUT1_18  = CARRY((\pwm_down|rcvr|no_bits_rcvd [3] & ((!\pwm_down|rcvr|no_bits_rcvd[2]~5COUT1_16 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|no_bits_rcvd [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|Equal4~0_combout ),
	.cin(gnd),
	.cin0(\pwm_down|rcvr|no_bits_rcvd[2]~5 ),
	.cin1(\pwm_down|rcvr|no_bits_rcvd[2]~5COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|no_bits_rcvd [3]),
	.cout(),
	.cout0(\pwm_down|rcvr|no_bits_rcvd[3]~7 ),
	.cout1(\pwm_down|rcvr|no_bits_rcvd[3]~7COUT1_18 ));
// synopsys translate_off
defparam \pwm_down|rcvr|no_bits_rcvd[3] .cin0_used = "true";
defparam \pwm_down|rcvr|no_bits_rcvd[3] .cin1_used = "true";
defparam \pwm_down|rcvr|no_bits_rcvd[3] .lut_mask = "a50a";
defparam \pwm_down|rcvr|no_bits_rcvd[3] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|no_bits_rcvd[3] .output_mode = "reg_only";
defparam \pwm_down|rcvr|no_bits_rcvd[3] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|no_bits_rcvd[3] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|no_bits_rcvd[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \pwm_down|rcvr|no_bits_rcvd[4] (
// Equation(s):
// \pwm_down|rcvr|no_bits_rcvd [4] = DFFEAS(((\pwm_down|rcvr|no_bits_rcvd[3]~7  $ (\pwm_down|rcvr|no_bits_rcvd [4]))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|down_deal|Equal4~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|no_bits_rcvd [4]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|Equal4~0_combout ),
	.cin(gnd),
	.cin0(\pwm_down|rcvr|no_bits_rcvd[3]~7 ),
	.cin1(\pwm_down|rcvr|no_bits_rcvd[3]~7COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|no_bits_rcvd [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|no_bits_rcvd[4] .cin0_used = "true";
defparam \pwm_down|rcvr|no_bits_rcvd[4] .cin1_used = "true";
defparam \pwm_down|rcvr|no_bits_rcvd[4] .lut_mask = "0ff0";
defparam \pwm_down|rcvr|no_bits_rcvd[4] .operation_mode = "normal";
defparam \pwm_down|rcvr|no_bits_rcvd[4] .output_mode = "reg_only";
defparam \pwm_down|rcvr|no_bits_rcvd[4] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|no_bits_rcvd[4] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|no_bits_rcvd[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \pwm_down|down_deal|always2~0 (
// Equation(s):
// \pwm_down|down_deal|always2~0_combout  = (\pwm_down|rcvr|no_bits_rcvd [1] & (!\pwm_down|rcvr|no_bits_rcvd [0] & (\pwm_down|rcvr|no_bits_rcvd [2] & !\pwm_down|rcvr|no_bits_rcvd [3])))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|no_bits_rcvd [1]),
	.datab(\pwm_down|rcvr|no_bits_rcvd [0]),
	.datac(\pwm_down|rcvr|no_bits_rcvd [2]),
	.datad(\pwm_down|rcvr|no_bits_rcvd [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|always2~0 .lut_mask = "0020";
defparam \pwm_down|down_deal|always2~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|always2~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|always2~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|always2~0 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \pwm_down|down_deal|always2~1 (
// Equation(s):
// \pwm_down|down_deal|always2~1_combout  = (\pwm_down|rcvr|clk_div [1] & (\pwm_down|rcvr|clk_div [0] & (\pwm_down|rcvr|no_bits_rcvd [4] & \pwm_down|down_deal|always2~0_combout )))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|clk_div [1]),
	.datab(\pwm_down|rcvr|clk_div [0]),
	.datac(\pwm_down|rcvr|no_bits_rcvd [4]),
	.datad(\pwm_down|down_deal|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|always2~1 .lut_mask = "8000";
defparam \pwm_down|down_deal|always2~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|always2~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|always2~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|always2~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \pwm_down|rcvr|Equal5~1 (
// Equation(s):
// \pwm_down|rcvr|Equal5~1_combout  = (!\pwm_down|rcvr|no_bits_rcvd [1] & (((!\pwm_down|rcvr|no_bits_rcvd [0]))))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|no_bits_rcvd [1]),
	.datab(vcc),
	.datac(\pwm_down|rcvr|no_bits_rcvd [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|Equal5~1 .lut_mask = "0505";
defparam \pwm_down|rcvr|Equal5~1 .operation_mode = "normal";
defparam \pwm_down|rcvr|Equal5~1 .output_mode = "comb_only";
defparam \pwm_down|rcvr|Equal5~1 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|Equal5~1 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \pwm_down|rcvr|always4~0 (
// Equation(s):
// \pwm_down|rcvr|always4~0_combout  = \pwm_down|rcvr|no_bits_rcvd [4] $ (((!\pwm_down|rcvr|no_bits_rcvd [3] & ((\pwm_down|rcvr|Equal5~1_combout ) # (!\pwm_down|rcvr|no_bits_rcvd [2])))))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|no_bits_rcvd [2]),
	.datab(\pwm_down|rcvr|no_bits_rcvd [3]),
	.datac(\pwm_down|rcvr|no_bits_rcvd [4]),
	.datad(\pwm_down|rcvr|Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|always4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|always4~0 .lut_mask = "c3e1";
defparam \pwm_down|rcvr|always4~0 .operation_mode = "normal";
defparam \pwm_down|rcvr|always4~0 .output_mode = "comb_only";
defparam \pwm_down|rcvr|always4~0 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|always4~0 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|always4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \pwm_down|rcvr|Equal5~0 (
// Equation(s):
// \pwm_down|rcvr|Equal5~0_combout  = (!\pwm_down|rcvr|no_bits_rcvd [3] & (!\pwm_down|rcvr|no_bits_rcvd [4] & (!\pwm_down|rcvr|no_bits_rcvd [1] & !\pwm_down|rcvr|no_bits_rcvd [0])))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|no_bits_rcvd [3]),
	.datab(\pwm_down|rcvr|no_bits_rcvd [4]),
	.datac(\pwm_down|rcvr|no_bits_rcvd [1]),
	.datad(\pwm_down|rcvr|no_bits_rcvd [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|Equal5~0 .lut_mask = "0001";
defparam \pwm_down|rcvr|Equal5~0 .operation_mode = "normal";
defparam \pwm_down|rcvr|Equal5~0 .output_mode = "comb_only";
defparam \pwm_down|rcvr|Equal5~0 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|Equal5~0 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \pwm_down|rcvr|parity~0 (
// Equation(s):
// \pwm_down|rcvr|parity~0_combout  = (!\pwm_down|rcvr|clk_div [1] & (\pwm_down|rcvr|clk_div [0] & ((\pwm_down|rcvr|no_bits_rcvd [2]) # (!\pwm_down|rcvr|Equal5~0_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|clk_div [1]),
	.datab(\pwm_down|rcvr|clk_div [0]),
	.datac(\pwm_down|rcvr|no_bits_rcvd [2]),
	.datad(\pwm_down|rcvr|Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|parity~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|parity~0 .lut_mask = "4044";
defparam \pwm_down|rcvr|parity~0 .operation_mode = "normal";
defparam \pwm_down|rcvr|parity~0 .output_mode = "comb_only";
defparam \pwm_down|rcvr|parity~0 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|parity~0 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|parity~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \pwm_down|rcvr|Equal6~0 (
// Equation(s):
// \pwm_down|rcvr|Equal6~0_combout  = (!\pwm_down|rcvr|no_bits_rcvd [1] & (!\pwm_down|rcvr|no_bits_rcvd [3] & (\pwm_down|rcvr|no_bits_rcvd [0] & \pwm_down|rcvr|no_bits_rcvd [2])))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|no_bits_rcvd [1]),
	.datab(\pwm_down|rcvr|no_bits_rcvd [3]),
	.datac(\pwm_down|rcvr|no_bits_rcvd [0]),
	.datad(\pwm_down|rcvr|no_bits_rcvd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|Equal6~0 .lut_mask = "1000";
defparam \pwm_down|rcvr|Equal6~0 .operation_mode = "normal";
defparam \pwm_down|rcvr|Equal6~0 .output_mode = "comb_only";
defparam \pwm_down|rcvr|Equal6~0 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|Equal6~0 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \pwm_down|rcvr|Equal6~1 (
// Equation(s):
// \pwm_down|rcvr|Equal6~1_combout  = (((!\pwm_down|rcvr|no_bits_rcvd [4] & \pwm_down|rcvr|Equal6~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|no_bits_rcvd [4]),
	.datad(\pwm_down|rcvr|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|Equal6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|Equal6~1 .lut_mask = "0f00";
defparam \pwm_down|rcvr|Equal6~1 .operation_mode = "normal";
defparam \pwm_down|rcvr|Equal6~1 .output_mode = "comb_only";
defparam \pwm_down|rcvr|Equal6~1 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|Equal6~1 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|Equal6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \pwm_down|rcvr|parity~1 (
// Equation(s):
// \pwm_down|rcvr|parity~1_combout  = (!\pwm_down|rcvr|no_bits_rcvd [3] & (\pwm_down|rcvr|no_bits_rcvd [2] $ (((\pwm_down|rcvr|no_bits_rcvd [1]) # (\pwm_down|rcvr|no_bits_rcvd [0])))))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|no_bits_rcvd [1]),
	.datab(\pwm_down|rcvr|no_bits_rcvd [3]),
	.datac(\pwm_down|rcvr|no_bits_rcvd [0]),
	.datad(\pwm_down|rcvr|no_bits_rcvd [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|parity~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|parity~1 .lut_mask = "0132";
defparam \pwm_down|rcvr|parity~1 .operation_mode = "normal";
defparam \pwm_down|rcvr|parity~1 .output_mode = "comb_only";
defparam \pwm_down|rcvr|parity~1 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|parity~1 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|parity~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \pwm_down|rcvr|parity~2 (
// Equation(s):
// \pwm_down|rcvr|parity~2_combout  = (\pwm_down|rcvr|no_bits_rcvd [4]) # ((!\pwm_down|rcvr|parity~1_combout  & ((\pwm_down|down_deal|always1~0 ) # (!\pwm_down|rcvr|Equal6~0_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|parity~1_combout ),
	.datab(\pwm_down|rcvr|Equal6~0_combout ),
	.datac(\pwm_down|rcvr|no_bits_rcvd [4]),
	.datad(\pwm_down|down_deal|always1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|parity~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|parity~2 .lut_mask = "f5f1";
defparam \pwm_down|rcvr|parity~2 .operation_mode = "normal";
defparam \pwm_down|rcvr|parity~2 .output_mode = "comb_only";
defparam \pwm_down|rcvr|parity~2 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|parity~2 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|parity~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \pwm_down|rcvr|tsr[19]~0 (
// Equation(s):
// \pwm_down|rcvr|tsr[19]~0_combout  = (\pwm_down|rcvr|parity~0_combout  & (((!\pwm_down|rcvr|always4~0_combout  & !\pwm_down|rcvr|Equal6~1_combout )) # (!\pwm_down|rcvr|parity~2_combout )))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|always4~0_combout ),
	.datab(\pwm_down|rcvr|parity~0_combout ),
	.datac(\pwm_down|rcvr|Equal6~1_combout ),
	.datad(\pwm_down|rcvr|parity~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|tsr[19]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[19]~0 .lut_mask = "04cc";
defparam \pwm_down|rcvr|tsr[19]~0 .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[19]~0 .output_mode = "comb_only";
defparam \pwm_down|rcvr|tsr[19]~0 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[19]~0 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tsr[19]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \pwm_down|rcvr|tsr[1] (
// Equation(s):
// \pwm_down|down_deal|rsr1~1  = (((G1_tsr[1] & \pwm_down|down_deal|always2~1_combout )))
// \pwm_down|rcvr|tsr [1] = DFFEAS(\pwm_down|down_deal|rsr1~1 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [0]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~1 ),
	.regout(\pwm_down|rcvr|tsr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[1] .lut_mask = "f000";
defparam \pwm_down|rcvr|tsr[1] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[1] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[1] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[1] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \pwm_down|rcvr|tsr[2] (
// Equation(s):
// \pwm_down|down_deal|always0~0  = (\pwm_down|rcvr|over~regout  & (\pwm_down|down_deal|always1~0  & (G1_tsr[2])))
// \pwm_down|rcvr|tsr [2] = DFFEAS(\pwm_down|down_deal|always0~0 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|over~regout ),
	.datab(\pwm_down|down_deal|always1~0 ),
	.datac(\pwm_down|rcvr|tsr [1]),
	.datad(vcc),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|always0~0 ),
	.regout(\pwm_down|rcvr|tsr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[2] .lut_mask = "8080";
defparam \pwm_down|rcvr|tsr[2] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[2] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[2] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[2] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \pwm_down|rcvr|tsr[3] (
// Equation(s):
// \pwm_down|down_deal|always1~0  = (!\pwm_down|rcvr|tsr [0] & (((G1_tsr[3] & !\pwm_down|rcvr|tsr [1]))))
// \pwm_down|rcvr|tsr [3] = DFFEAS(\pwm_down|down_deal|always1~0 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [0]),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [2]),
	.datad(\pwm_down|rcvr|tsr [1]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|always1~0 ),
	.regout(\pwm_down|rcvr|tsr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[3] .lut_mask = "0050";
defparam \pwm_down|rcvr|tsr[3] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[3] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[3] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[3] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \pwm_down|rcvr|Equal4~0 (
// Equation(s):
// \pwm_down|rcvr|Equal4~0_combout  = ((\pwm_down|rcvr|clk_div [0] & (!\pwm_down|rcvr|clk_div [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|clk_div [0]),
	.datac(\pwm_down|rcvr|clk_div [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|Equal4~0 .lut_mask = "0c0c";
defparam \pwm_down|rcvr|Equal4~0 .operation_mode = "normal";
defparam \pwm_down|rcvr|Equal4~0 .output_mode = "comb_only";
defparam \pwm_down|rcvr|Equal4~0 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|Equal4~0 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \pwm_down|rcvr|over (
// Equation(s):
// \pwm_down|rcvr|over~regout  = DFFEAS((\pwm_down|rcvr|Equal4~0_combout  & ((\pwm_down|rcvr|over~regout ) # ((\pwm_down|down_deal|always1~0  & \pwm_down|rcvr|Equal6~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|always1~0 ),
	.datab(\pwm_down|rcvr|over~regout ),
	.datac(\pwm_down|rcvr|Equal6~1_combout ),
	.datad(\pwm_down|rcvr|Equal4~0_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|over~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|over .lut_mask = "ec00";
defparam \pwm_down|rcvr|over .operation_mode = "normal";
defparam \pwm_down|rcvr|over .output_mode = "reg_only";
defparam \pwm_down|rcvr|over .register_cascade_mode = "off";
defparam \pwm_down|rcvr|over .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|over .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \pwm_down|rcvr|error~1 (
// Equation(s):
// \pwm_down|rcvr|error~1_combout  = (!\rcvd~combout  & (((!\pwm_down|rcvr|no_bits_rcvd [2] & \pwm_down|rcvr|Equal5~0_combout ))))

	.clk(gnd),
	.dataa(\rcvd~combout ),
	.datab(vcc),
	.datac(\pwm_down|rcvr|no_bits_rcvd [2]),
	.datad(\pwm_down|rcvr|Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|error~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|error~1 .lut_mask = "0500";
defparam \pwm_down|rcvr|error~1 .operation_mode = "normal";
defparam \pwm_down|rcvr|error~1 .output_mode = "comb_only";
defparam \pwm_down|rcvr|error~1 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|error~1 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|error~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \pwm_down|rcvr|parity~3 (
// Equation(s):
// \pwm_down|rcvr|parity~3_combout  = ((\pwm_down|rcvr|Equal6~0_combout  & ((\pwm_down|rcvr|no_bits_rcvd [4]))) # (!\pwm_down|rcvr|Equal6~0_combout  & (!\pwm_down|rcvr|always4~0_combout ))) # (!\pwm_down|rcvr|parity~2_combout )

	.clk(gnd),
	.dataa(\pwm_down|rcvr|always4~0_combout ),
	.datab(\pwm_down|rcvr|parity~2_combout ),
	.datac(\pwm_down|rcvr|no_bits_rcvd [4]),
	.datad(\pwm_down|rcvr|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|parity~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|parity~3 .lut_mask = "f377";
defparam \pwm_down|rcvr|parity~3 .operation_mode = "normal";
defparam \pwm_down|rcvr|parity~3 .output_mode = "comb_only";
defparam \pwm_down|rcvr|parity~3 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|parity~3 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|parity~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \pwm_down|rcvr|parity (
// Equation(s):
// \pwm_down|rcvr|parity~regout  = DFFEAS(\pwm_down|rcvr|parity~regout  $ (((!\rcvd~combout  & (\pwm_down|rcvr|parity~0_combout  & \pwm_down|rcvr|parity~3_combout )))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rcvd~combout ),
	.datab(\pwm_down|rcvr|parity~0_combout ),
	.datac(\pwm_down|rcvr|parity~3_combout ),
	.datad(\pwm_down|rcvr|parity~regout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|parity~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|parity .lut_mask = "bf40";
defparam \pwm_down|rcvr|parity .operation_mode = "normal";
defparam \pwm_down|rcvr|parity .output_mode = "reg_only";
defparam \pwm_down|rcvr|parity .register_cascade_mode = "off";
defparam \pwm_down|rcvr|parity .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|parity .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \pwm_down|rcvr|error~0 (
// Equation(s):
// \pwm_down|rcvr|error~0_combout  = (\pwm_down|rcvr|no_bits_rcvd [4] & (\pwm_down|down_deal|always2~0_combout  & ((\rcvd~combout ) # (!\pwm_down|rcvr|parity~regout ))))

	.clk(gnd),
	.dataa(\rcvd~combout ),
	.datab(\pwm_down|rcvr|no_bits_rcvd [4]),
	.datac(\pwm_down|down_deal|always2~0_combout ),
	.datad(\pwm_down|rcvr|parity~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|error~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|error~0 .lut_mask = "80c0";
defparam \pwm_down|rcvr|error~0 .operation_mode = "normal";
defparam \pwm_down|rcvr|error~0 .output_mode = "comb_only";
defparam \pwm_down|rcvr|error~0 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|error~0 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|error~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \pwm_down|rcvr|error (
// Equation(s):
// \pwm_down|rcvr|error~regout  = DFFEAS((\pwm_down|rcvr|Equal4~0_combout  & ((\pwm_down|rcvr|error~1_combout ) # ((\pwm_down|rcvr|error~regout ) # (\pwm_down|rcvr|error~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|error~1_combout ),
	.datab(\pwm_down|rcvr|error~regout ),
	.datac(\pwm_down|rcvr|Equal4~0_combout ),
	.datad(\pwm_down|rcvr|error~0_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|error~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|error .lut_mask = "f0e0";
defparam \pwm_down|rcvr|error .operation_mode = "normal";
defparam \pwm_down|rcvr|error .output_mode = "reg_only";
defparam \pwm_down|rcvr|error .register_cascade_mode = "off";
defparam \pwm_down|rcvr|error .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|error .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \pwm_down|rcvr|clk1x_en~0 (
// Equation(s):
// \pwm_down|rcvr|clk1x_en~0_combout  = (\pwm_down|rcvr|clk1x_en~regout  & (((!\pwm_down|rcvr|over~regout  & !\pwm_down|rcvr|error~regout ))))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|clk1x_en~regout ),
	.datab(vcc),
	.datac(\pwm_down|rcvr|over~regout ),
	.datad(\pwm_down|rcvr|error~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|clk1x_en~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|clk1x_en~0 .lut_mask = "000a";
defparam \pwm_down|rcvr|clk1x_en~0 .operation_mode = "normal";
defparam \pwm_down|rcvr|clk1x_en~0 .output_mode = "comb_only";
defparam \pwm_down|rcvr|clk1x_en~0 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|clk1x_en~0 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|clk1x_en~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N3
maxii_lcell \pwm_down|rcvr|tt[0] (
// Equation(s):
// \pwm_down|rcvr|tt [0] = DFFEAS((!\pwm_down|rcvr|tt [0]), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[0]~3  = CARRY((\pwm_down|rcvr|tt [0]))
// \pwm_down|rcvr|tt[0]~3COUT1_71  = CARRY((\pwm_down|rcvr|tt [0]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [0]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [0]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[0]~3 ),
	.cout1(\pwm_down|rcvr|tt[0]~3COUT1_71 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[0] .lut_mask = "55aa";
defparam \pwm_down|rcvr|tt[0] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[0] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[0] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[0] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N4
maxii_lcell \pwm_down|rcvr|tt[1] (
// Equation(s):
// \pwm_down|rcvr|tt [1] = DFFEAS((\pwm_down|rcvr|tt [1] $ ((\pwm_down|rcvr|tt[0]~3 ))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[1]~5  = CARRY(((!\pwm_down|rcvr|tt[0]~3COUT1_71 ) # (!\pwm_down|rcvr|tt [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [1]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|rcvr|tt[0]~3 ),
	.cin1(\pwm_down|rcvr|tt[0]~3COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [1]),
	.cout(\pwm_down|rcvr|tt[1]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tt[1] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[1] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[1] .lut_mask = "3c3f";
defparam \pwm_down|rcvr|tt[1] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[1] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[1] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[1] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N5
maxii_lcell \pwm_down|rcvr|tt[2] (
// Equation(s):
// \pwm_down|rcvr|tt [2] = DFFEAS(\pwm_down|rcvr|tt [2] $ ((((!\pwm_down|rcvr|tt[1]~5 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[2]~7  = CARRY((\pwm_down|rcvr|tt [2] & ((!\pwm_down|rcvr|tt[1]~5 ))))
// \pwm_down|rcvr|tt[2]~7COUT1_73  = CARRY((\pwm_down|rcvr|tt [2] & ((!\pwm_down|rcvr|tt[1]~5 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [2]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[1]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [2]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[2]~7 ),
	.cout1(\pwm_down|rcvr|tt[2]~7COUT1_73 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[2] .cin_used = "true";
defparam \pwm_down|rcvr|tt[2] .lut_mask = "a50a";
defparam \pwm_down|rcvr|tt[2] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[2] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[2] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[2] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N6
maxii_lcell \pwm_down|rcvr|tt[3] (
// Equation(s):
// \pwm_down|rcvr|tt [3] = DFFEAS(\pwm_down|rcvr|tt [3] $ (((((!\pwm_down|rcvr|tt[1]~5  & \pwm_down|rcvr|tt[2]~7 ) # (\pwm_down|rcvr|tt[1]~5  & \pwm_down|rcvr|tt[2]~7COUT1_73 ))))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[3]~9  = CARRY(((!\pwm_down|rcvr|tt[2]~7 )) # (!\pwm_down|rcvr|tt [3]))
// \pwm_down|rcvr|tt[3]~9COUT1_75  = CARRY(((!\pwm_down|rcvr|tt[2]~7COUT1_73 )) # (!\pwm_down|rcvr|tt [3]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [3]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[1]~5 ),
	.cin0(\pwm_down|rcvr|tt[2]~7 ),
	.cin1(\pwm_down|rcvr|tt[2]~7COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [3]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[3]~9 ),
	.cout1(\pwm_down|rcvr|tt[3]~9COUT1_75 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[3] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[3] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[3] .cin_used = "true";
defparam \pwm_down|rcvr|tt[3] .lut_mask = "5a5f";
defparam \pwm_down|rcvr|tt[3] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[3] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[3] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[3] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N7
maxii_lcell \pwm_down|rcvr|tt[4] (
// Equation(s):
// \pwm_down|rcvr|tt [4] = DFFEAS((\pwm_down|rcvr|tt [4] $ ((!(!\pwm_down|rcvr|tt[1]~5  & \pwm_down|rcvr|tt[3]~9 ) # (\pwm_down|rcvr|tt[1]~5  & \pwm_down|rcvr|tt[3]~9COUT1_75 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[4]~11  = CARRY(((\pwm_down|rcvr|tt [4] & !\pwm_down|rcvr|tt[3]~9 )))
// \pwm_down|rcvr|tt[4]~11COUT1_77  = CARRY(((\pwm_down|rcvr|tt [4] & !\pwm_down|rcvr|tt[3]~9COUT1_75 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [4]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[1]~5 ),
	.cin0(\pwm_down|rcvr|tt[3]~9 ),
	.cin1(\pwm_down|rcvr|tt[3]~9COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [4]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[4]~11 ),
	.cout1(\pwm_down|rcvr|tt[4]~11COUT1_77 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[4] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[4] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[4] .cin_used = "true";
defparam \pwm_down|rcvr|tt[4] .lut_mask = "c30c";
defparam \pwm_down|rcvr|tt[4] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[4] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[4] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[4] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N8
maxii_lcell \pwm_down|rcvr|tt[5] (
// Equation(s):
// \pwm_down|rcvr|tt [5] = DFFEAS(\pwm_down|rcvr|tt [5] $ (((((!\pwm_down|rcvr|tt[1]~5  & \pwm_down|rcvr|tt[4]~11 ) # (\pwm_down|rcvr|tt[1]~5  & \pwm_down|rcvr|tt[4]~11COUT1_77 ))))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[5]~13  = CARRY(((!\pwm_down|rcvr|tt[4]~11 )) # (!\pwm_down|rcvr|tt [5]))
// \pwm_down|rcvr|tt[5]~13COUT1_79  = CARRY(((!\pwm_down|rcvr|tt[4]~11COUT1_77 )) # (!\pwm_down|rcvr|tt [5]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [5]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[1]~5 ),
	.cin0(\pwm_down|rcvr|tt[4]~11 ),
	.cin1(\pwm_down|rcvr|tt[4]~11COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [5]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[5]~13 ),
	.cout1(\pwm_down|rcvr|tt[5]~13COUT1_79 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[5] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[5] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[5] .cin_used = "true";
defparam \pwm_down|rcvr|tt[5] .lut_mask = "5a5f";
defparam \pwm_down|rcvr|tt[5] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[5] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[5] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[5] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N9
maxii_lcell \pwm_down|rcvr|tt[6] (
// Equation(s):
// \pwm_down|rcvr|tt [6] = DFFEAS((\pwm_down|rcvr|tt [6] $ ((!(!\pwm_down|rcvr|tt[1]~5  & \pwm_down|rcvr|tt[5]~13 ) # (\pwm_down|rcvr|tt[1]~5  & \pwm_down|rcvr|tt[5]~13COUT1_79 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[6]~15  = CARRY(((\pwm_down|rcvr|tt [6] & !\pwm_down|rcvr|tt[5]~13COUT1_79 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [6]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[1]~5 ),
	.cin0(\pwm_down|rcvr|tt[5]~13 ),
	.cin1(\pwm_down|rcvr|tt[5]~13COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [6]),
	.cout(\pwm_down|rcvr|tt[6]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tt[6] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[6] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[6] .cin_used = "true";
defparam \pwm_down|rcvr|tt[6] .lut_mask = "c30c";
defparam \pwm_down|rcvr|tt[6] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[6] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[6] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[6] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N0
maxii_lcell \pwm_down|rcvr|tt[7] (
// Equation(s):
// \pwm_down|rcvr|tt [7] = DFFEAS((\pwm_down|rcvr|tt [7] $ ((\pwm_down|rcvr|tt[6]~15 ))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[7]~17  = CARRY(((!\pwm_down|rcvr|tt[6]~15 ) # (!\pwm_down|rcvr|tt [7])))
// \pwm_down|rcvr|tt[7]~17COUT1_81  = CARRY(((!\pwm_down|rcvr|tt[6]~15 ) # (!\pwm_down|rcvr|tt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [7]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[6]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [7]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[7]~17 ),
	.cout1(\pwm_down|rcvr|tt[7]~17COUT1_81 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[7] .cin_used = "true";
defparam \pwm_down|rcvr|tt[7] .lut_mask = "3c3f";
defparam \pwm_down|rcvr|tt[7] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[7] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[7] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[7] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N1
maxii_lcell \pwm_down|rcvr|tt[8] (
// Equation(s):
// \pwm_down|rcvr|tt [8] = DFFEAS((\pwm_down|rcvr|tt [8] $ ((!(!\pwm_down|rcvr|tt[6]~15  & \pwm_down|rcvr|tt[7]~17 ) # (\pwm_down|rcvr|tt[6]~15  & \pwm_down|rcvr|tt[7]~17COUT1_81 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[8]~19  = CARRY(((\pwm_down|rcvr|tt [8] & !\pwm_down|rcvr|tt[7]~17 )))
// \pwm_down|rcvr|tt[8]~19COUT1_83  = CARRY(((\pwm_down|rcvr|tt [8] & !\pwm_down|rcvr|tt[7]~17COUT1_81 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [8]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[6]~15 ),
	.cin0(\pwm_down|rcvr|tt[7]~17 ),
	.cin1(\pwm_down|rcvr|tt[7]~17COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [8]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[8]~19 ),
	.cout1(\pwm_down|rcvr|tt[8]~19COUT1_83 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[8] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[8] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[8] .cin_used = "true";
defparam \pwm_down|rcvr|tt[8] .lut_mask = "c30c";
defparam \pwm_down|rcvr|tt[8] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[8] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[8] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[8] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N2
maxii_lcell \pwm_down|rcvr|tt[9] (
// Equation(s):
// \pwm_down|rcvr|tt [9] = DFFEAS((\pwm_down|rcvr|tt [9] $ (((!\pwm_down|rcvr|tt[6]~15  & \pwm_down|rcvr|tt[8]~19 ) # (\pwm_down|rcvr|tt[6]~15  & \pwm_down|rcvr|tt[8]~19COUT1_83 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[9]~21  = CARRY(((!\pwm_down|rcvr|tt[8]~19 ) # (!\pwm_down|rcvr|tt [9])))
// \pwm_down|rcvr|tt[9]~21COUT1_85  = CARRY(((!\pwm_down|rcvr|tt[8]~19COUT1_83 ) # (!\pwm_down|rcvr|tt [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [9]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[6]~15 ),
	.cin0(\pwm_down|rcvr|tt[8]~19 ),
	.cin1(\pwm_down|rcvr|tt[8]~19COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [9]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[9]~21 ),
	.cout1(\pwm_down|rcvr|tt[9]~21COUT1_85 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[9] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[9] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[9] .cin_used = "true";
defparam \pwm_down|rcvr|tt[9] .lut_mask = "3c3f";
defparam \pwm_down|rcvr|tt[9] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[9] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[9] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[9] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N3
maxii_lcell \pwm_down|rcvr|tt[10] (
// Equation(s):
// \pwm_down|rcvr|tt [10] = DFFEAS(\pwm_down|rcvr|tt [10] $ ((((!(!\pwm_down|rcvr|tt[6]~15  & \pwm_down|rcvr|tt[9]~21 ) # (\pwm_down|rcvr|tt[6]~15  & \pwm_down|rcvr|tt[9]~21COUT1_85 ))))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[10]~23  = CARRY((\pwm_down|rcvr|tt [10] & ((!\pwm_down|rcvr|tt[9]~21 ))))
// \pwm_down|rcvr|tt[10]~23COUT1_87  = CARRY((\pwm_down|rcvr|tt [10] & ((!\pwm_down|rcvr|tt[9]~21COUT1_85 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [10]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[6]~15 ),
	.cin0(\pwm_down|rcvr|tt[9]~21 ),
	.cin1(\pwm_down|rcvr|tt[9]~21COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [10]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[10]~23 ),
	.cout1(\pwm_down|rcvr|tt[10]~23COUT1_87 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[10] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[10] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[10] .cin_used = "true";
defparam \pwm_down|rcvr|tt[10] .lut_mask = "a50a";
defparam \pwm_down|rcvr|tt[10] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[10] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[10] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[10] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N4
maxii_lcell \pwm_down|rcvr|tt[11] (
// Equation(s):
// \pwm_down|rcvr|tt [11] = DFFEAS(\pwm_down|rcvr|tt [11] $ (((((!\pwm_down|rcvr|tt[6]~15  & \pwm_down|rcvr|tt[10]~23 ) # (\pwm_down|rcvr|tt[6]~15  & \pwm_down|rcvr|tt[10]~23COUT1_87 ))))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[11]~25  = CARRY(((!\pwm_down|rcvr|tt[10]~23COUT1_87 )) # (!\pwm_down|rcvr|tt [11]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [11]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[6]~15 ),
	.cin0(\pwm_down|rcvr|tt[10]~23 ),
	.cin1(\pwm_down|rcvr|tt[10]~23COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [11]),
	.cout(\pwm_down|rcvr|tt[11]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tt[11] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[11] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[11] .cin_used = "true";
defparam \pwm_down|rcvr|tt[11] .lut_mask = "5a5f";
defparam \pwm_down|rcvr|tt[11] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[11] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[11] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[11] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N5
maxii_lcell \pwm_down|rcvr|tt[12] (
// Equation(s):
// \pwm_down|rcvr|tt [12] = DFFEAS(\pwm_down|rcvr|tt [12] $ ((((!\pwm_down|rcvr|tt[11]~25 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[12]~27  = CARRY((\pwm_down|rcvr|tt [12] & ((!\pwm_down|rcvr|tt[11]~25 ))))
// \pwm_down|rcvr|tt[12]~27COUT1_89  = CARRY((\pwm_down|rcvr|tt [12] & ((!\pwm_down|rcvr|tt[11]~25 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [12]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[11]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [12]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[12]~27 ),
	.cout1(\pwm_down|rcvr|tt[12]~27COUT1_89 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[12] .cin_used = "true";
defparam \pwm_down|rcvr|tt[12] .lut_mask = "a50a";
defparam \pwm_down|rcvr|tt[12] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[12] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[12] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[12] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N6
maxii_lcell \pwm_down|rcvr|tt[13] (
// Equation(s):
// \pwm_down|rcvr|tt [13] = DFFEAS(\pwm_down|rcvr|tt [13] $ (((((!\pwm_down|rcvr|tt[11]~25  & \pwm_down|rcvr|tt[12]~27 ) # (\pwm_down|rcvr|tt[11]~25  & \pwm_down|rcvr|tt[12]~27COUT1_89 ))))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[13]~29  = CARRY(((!\pwm_down|rcvr|tt[12]~27 )) # (!\pwm_down|rcvr|tt [13]))
// \pwm_down|rcvr|tt[13]~29COUT1_91  = CARRY(((!\pwm_down|rcvr|tt[12]~27COUT1_89 )) # (!\pwm_down|rcvr|tt [13]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [13]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[11]~25 ),
	.cin0(\pwm_down|rcvr|tt[12]~27 ),
	.cin1(\pwm_down|rcvr|tt[12]~27COUT1_89 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [13]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[13]~29 ),
	.cout1(\pwm_down|rcvr|tt[13]~29COUT1_91 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[13] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[13] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[13] .cin_used = "true";
defparam \pwm_down|rcvr|tt[13] .lut_mask = "5a5f";
defparam \pwm_down|rcvr|tt[13] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[13] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[13] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[13] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N7
maxii_lcell \pwm_down|rcvr|tt[14] (
// Equation(s):
// \pwm_down|rcvr|tt [14] = DFFEAS((\pwm_down|rcvr|tt [14] $ ((!(!\pwm_down|rcvr|tt[11]~25  & \pwm_down|rcvr|tt[13]~29 ) # (\pwm_down|rcvr|tt[11]~25  & \pwm_down|rcvr|tt[13]~29COUT1_91 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[14]~31  = CARRY(((\pwm_down|rcvr|tt [14] & !\pwm_down|rcvr|tt[13]~29 )))
// \pwm_down|rcvr|tt[14]~31COUT1_93  = CARRY(((\pwm_down|rcvr|tt [14] & !\pwm_down|rcvr|tt[13]~29COUT1_91 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [14]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[11]~25 ),
	.cin0(\pwm_down|rcvr|tt[13]~29 ),
	.cin1(\pwm_down|rcvr|tt[13]~29COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [14]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[14]~31 ),
	.cout1(\pwm_down|rcvr|tt[14]~31COUT1_93 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[14] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[14] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[14] .cin_used = "true";
defparam \pwm_down|rcvr|tt[14] .lut_mask = "c30c";
defparam \pwm_down|rcvr|tt[14] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[14] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[14] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[14] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N8
maxii_lcell \pwm_down|rcvr|tt[15] (
// Equation(s):
// \pwm_down|rcvr|tt [15] = DFFEAS(\pwm_down|rcvr|tt [15] $ (((((!\pwm_down|rcvr|tt[11]~25  & \pwm_down|rcvr|tt[14]~31 ) # (\pwm_down|rcvr|tt[11]~25  & \pwm_down|rcvr|tt[14]~31COUT1_93 ))))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[15]~33  = CARRY(((!\pwm_down|rcvr|tt[14]~31 )) # (!\pwm_down|rcvr|tt [15]))
// \pwm_down|rcvr|tt[15]~33COUT1_95  = CARRY(((!\pwm_down|rcvr|tt[14]~31COUT1_93 )) # (!\pwm_down|rcvr|tt [15]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [15]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[11]~25 ),
	.cin0(\pwm_down|rcvr|tt[14]~31 ),
	.cin1(\pwm_down|rcvr|tt[14]~31COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [15]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[15]~33 ),
	.cout1(\pwm_down|rcvr|tt[15]~33COUT1_95 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[15] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[15] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[15] .cin_used = "true";
defparam \pwm_down|rcvr|tt[15] .lut_mask = "5a5f";
defparam \pwm_down|rcvr|tt[15] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[15] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[15] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[15] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y1_N9
maxii_lcell \pwm_down|rcvr|tt[16] (
// Equation(s):
// \pwm_down|rcvr|tt [16] = DFFEAS((\pwm_down|rcvr|tt [16] $ ((!(!\pwm_down|rcvr|tt[11]~25  & \pwm_down|rcvr|tt[15]~33 ) # (\pwm_down|rcvr|tt[11]~25  & \pwm_down|rcvr|tt[15]~33COUT1_95 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[16]~35  = CARRY(((\pwm_down|rcvr|tt [16] & !\pwm_down|rcvr|tt[15]~33COUT1_95 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [16]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[11]~25 ),
	.cin0(\pwm_down|rcvr|tt[15]~33 ),
	.cin1(\pwm_down|rcvr|tt[15]~33COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [16]),
	.cout(\pwm_down|rcvr|tt[16]~35 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tt[16] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[16] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[16] .cin_used = "true";
defparam \pwm_down|rcvr|tt[16] .lut_mask = "c30c";
defparam \pwm_down|rcvr|tt[16] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[16] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[16] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[16] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N0
maxii_lcell \pwm_down|rcvr|tt[17] (
// Equation(s):
// \pwm_down|rcvr|tt [17] = DFFEAS((\pwm_down|rcvr|tt [17] $ ((\pwm_down|rcvr|tt[16]~35 ))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[17]~37  = CARRY(((!\pwm_down|rcvr|tt[16]~35 ) # (!\pwm_down|rcvr|tt [17])))
// \pwm_down|rcvr|tt[17]~37COUT1_97  = CARRY(((!\pwm_down|rcvr|tt[16]~35 ) # (!\pwm_down|rcvr|tt [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [17]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[16]~35 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [17]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[17]~37 ),
	.cout1(\pwm_down|rcvr|tt[17]~37COUT1_97 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[17] .cin_used = "true";
defparam \pwm_down|rcvr|tt[17] .lut_mask = "3c3f";
defparam \pwm_down|rcvr|tt[17] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[17] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[17] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[17] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N1
maxii_lcell \pwm_down|rcvr|tt[18] (
// Equation(s):
// \pwm_down|rcvr|tt [18] = DFFEAS((\pwm_down|rcvr|tt [18] $ ((!(!\pwm_down|rcvr|tt[16]~35  & \pwm_down|rcvr|tt[17]~37 ) # (\pwm_down|rcvr|tt[16]~35  & \pwm_down|rcvr|tt[17]~37COUT1_97 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[18]~39  = CARRY(((\pwm_down|rcvr|tt [18] & !\pwm_down|rcvr|tt[17]~37 )))
// \pwm_down|rcvr|tt[18]~39COUT1_99  = CARRY(((\pwm_down|rcvr|tt [18] & !\pwm_down|rcvr|tt[17]~37COUT1_97 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [18]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[16]~35 ),
	.cin0(\pwm_down|rcvr|tt[17]~37 ),
	.cin1(\pwm_down|rcvr|tt[17]~37COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [18]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[18]~39 ),
	.cout1(\pwm_down|rcvr|tt[18]~39COUT1_99 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[18] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[18] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[18] .cin_used = "true";
defparam \pwm_down|rcvr|tt[18] .lut_mask = "c30c";
defparam \pwm_down|rcvr|tt[18] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[18] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[18] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[18] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N2
maxii_lcell \pwm_down|rcvr|tt[19] (
// Equation(s):
// \pwm_down|rcvr|tt [19] = DFFEAS((\pwm_down|rcvr|tt [19] $ (((!\pwm_down|rcvr|tt[16]~35  & \pwm_down|rcvr|tt[18]~39 ) # (\pwm_down|rcvr|tt[16]~35  & \pwm_down|rcvr|tt[18]~39COUT1_99 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[19]~41  = CARRY(((!\pwm_down|rcvr|tt[18]~39 ) # (!\pwm_down|rcvr|tt [19])))
// \pwm_down|rcvr|tt[19]~41COUT1_101  = CARRY(((!\pwm_down|rcvr|tt[18]~39COUT1_99 ) # (!\pwm_down|rcvr|tt [19])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tt [19]),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[16]~35 ),
	.cin0(\pwm_down|rcvr|tt[18]~39 ),
	.cin1(\pwm_down|rcvr|tt[18]~39COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [19]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[19]~41 ),
	.cout1(\pwm_down|rcvr|tt[19]~41COUT1_101 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[19] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[19] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[19] .cin_used = "true";
defparam \pwm_down|rcvr|tt[19] .lut_mask = "3c3f";
defparam \pwm_down|rcvr|tt[19] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[19] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[19] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[19] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N3
maxii_lcell \pwm_down|rcvr|tt[20] (
// Equation(s):
// \pwm_down|rcvr|tt [20] = DFFEAS(\pwm_down|rcvr|tt [20] $ ((((!(!\pwm_down|rcvr|tt[16]~35  & \pwm_down|rcvr|tt[19]~41 ) # (\pwm_down|rcvr|tt[16]~35  & \pwm_down|rcvr|tt[19]~41COUT1_101 ))))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[20]~43  = CARRY((\pwm_down|rcvr|tt [20] & ((!\pwm_down|rcvr|tt[19]~41 ))))
// \pwm_down|rcvr|tt[20]~43COUT1_103  = CARRY((\pwm_down|rcvr|tt [20] & ((!\pwm_down|rcvr|tt[19]~41COUT1_101 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [20]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[16]~35 ),
	.cin0(\pwm_down|rcvr|tt[19]~41 ),
	.cin1(\pwm_down|rcvr|tt[19]~41COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [20]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[20]~43 ),
	.cout1(\pwm_down|rcvr|tt[20]~43COUT1_103 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[20] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[20] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[20] .cin_used = "true";
defparam \pwm_down|rcvr|tt[20] .lut_mask = "a50a";
defparam \pwm_down|rcvr|tt[20] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[20] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[20] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[20] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N4
maxii_lcell \pwm_down|rcvr|tt[21] (
// Equation(s):
// \pwm_down|rcvr|tt [21] = DFFEAS(\pwm_down|rcvr|tt [21] $ (((((!\pwm_down|rcvr|tt[16]~35  & \pwm_down|rcvr|tt[20]~43 ) # (\pwm_down|rcvr|tt[16]~35  & \pwm_down|rcvr|tt[20]~43COUT1_103 ))))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[21]~45  = CARRY(((!\pwm_down|rcvr|tt[20]~43COUT1_103 )) # (!\pwm_down|rcvr|tt [21]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [21]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[16]~35 ),
	.cin0(\pwm_down|rcvr|tt[20]~43 ),
	.cin1(\pwm_down|rcvr|tt[20]~43COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [21]),
	.cout(\pwm_down|rcvr|tt[21]~45 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tt[21] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[21] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[21] .cin_used = "true";
defparam \pwm_down|rcvr|tt[21] .lut_mask = "5a5f";
defparam \pwm_down|rcvr|tt[21] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[21] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[21] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[21] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N5
maxii_lcell \pwm_down|rcvr|tt[22] (
// Equation(s):
// \pwm_down|rcvr|tt [22] = DFFEAS(\pwm_down|rcvr|tt [22] $ ((((!\pwm_down|rcvr|tt[21]~45 )))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , \pwm_down|rcvr|tt[14]~50_combout )
// \pwm_down|rcvr|tt[22]~47  = CARRY((\pwm_down|rcvr|tt [22] & ((!\pwm_down|rcvr|tt[21]~45 ))))
// \pwm_down|rcvr|tt[22]~47COUT1_105  = CARRY((\pwm_down|rcvr|tt [22] & ((!\pwm_down|rcvr|tt[21]~45 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [22]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[21]~45 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [22]),
	.cout(),
	.cout0(\pwm_down|rcvr|tt[22]~47 ),
	.cout1(\pwm_down|rcvr|tt[22]~47COUT1_105 ));
// synopsys translate_off
defparam \pwm_down|rcvr|tt[22] .cin_used = "true";
defparam \pwm_down|rcvr|tt[22] .lut_mask = "a50a";
defparam \pwm_down|rcvr|tt[22] .operation_mode = "arithmetic";
defparam \pwm_down|rcvr|tt[22] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[22] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[22] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N6
maxii_lcell \pwm_down|rcvr|tt[23] (
// Equation(s):
// \pwm_down|rcvr|tt [23] = DFFEAS(\pwm_down|rcvr|tt [23] $ (((((!\pwm_down|rcvr|tt[21]~45  & \pwm_down|rcvr|tt[22]~47 ) # (\pwm_down|rcvr|tt[21]~45  & \pwm_down|rcvr|tt[22]~47COUT1_105 ))))), GLOBAL(\clk~combout ), VCC, , , \LessThan4~6_combout , , , 
// \pwm_down|rcvr|tt[14]~50_combout )

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tt [23]),
	.datab(vcc),
	.datac(\LessThan4~6_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|rcvr|tt[14]~50_combout ),
	.ena(vcc),
	.cin(\pwm_down|rcvr|tt[21]~45 ),
	.cin0(\pwm_down|rcvr|tt[22]~47 ),
	.cin1(\pwm_down|rcvr|tt[22]~47COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tt[23] .cin0_used = "true";
defparam \pwm_down|rcvr|tt[23] .cin1_used = "true";
defparam \pwm_down|rcvr|tt[23] .cin_used = "true";
defparam \pwm_down|rcvr|tt[23] .lut_mask = "5a5a";
defparam \pwm_down|rcvr|tt[23] .operation_mode = "normal";
defparam \pwm_down|rcvr|tt[23] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tt[23] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[23] .sum_lutc_input = "cin";
defparam \pwm_down|rcvr|tt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y1_N9
maxii_lcell \pwm_down|rcvr|always2~6 (
// Equation(s):
// \pwm_down|rcvr|always2~6_combout  = (\pwm_down|rcvr|tt [22] & (\pwm_down|rcvr|tt [23] & (\pwm_down|rcvr|tt [21] & \pwm_down|rcvr|tt [20])))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|tt [22]),
	.datab(\pwm_down|rcvr|tt [23]),
	.datac(\pwm_down|rcvr|tt [21]),
	.datad(\pwm_down|rcvr|tt [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|always2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|always2~6 .lut_mask = "8000";
defparam \pwm_down|rcvr|always2~6 .operation_mode = "normal";
defparam \pwm_down|rcvr|always2~6 .output_mode = "comb_only";
defparam \pwm_down|rcvr|always2~6 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|always2~6 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|always2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N1
maxii_lcell \pwm_down|rcvr|always2~0 (
// Equation(s):
// \pwm_down|rcvr|always2~0_combout  = (\pwm_down|rcvr|tt [3] & (\pwm_down|rcvr|tt [1] & (\pwm_down|rcvr|tt [2] & \pwm_down|rcvr|tt [0])))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|tt [3]),
	.datab(\pwm_down|rcvr|tt [1]),
	.datac(\pwm_down|rcvr|tt [2]),
	.datad(\pwm_down|rcvr|tt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|always2~0 .lut_mask = "8000";
defparam \pwm_down|rcvr|always2~0 .operation_mode = "normal";
defparam \pwm_down|rcvr|always2~0 .output_mode = "comb_only";
defparam \pwm_down|rcvr|always2~0 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|always2~0 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N7
maxii_lcell \pwm_down|rcvr|always2~2 (
// Equation(s):
// \pwm_down|rcvr|always2~2_combout  = (\pwm_down|rcvr|tt [10] & (\pwm_down|rcvr|tt [9] & (\pwm_down|rcvr|tt [11] & \pwm_down|rcvr|tt [8])))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|tt [10]),
	.datab(\pwm_down|rcvr|tt [9]),
	.datac(\pwm_down|rcvr|tt [11]),
	.datad(\pwm_down|rcvr|tt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|always2~2 .lut_mask = "8000";
defparam \pwm_down|rcvr|always2~2 .operation_mode = "normal";
defparam \pwm_down|rcvr|always2~2 .output_mode = "comb_only";
defparam \pwm_down|rcvr|always2~2 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|always2~2 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N0
maxii_lcell \pwm_down|rcvr|always2~1 (
// Equation(s):
// \pwm_down|rcvr|always2~1_combout  = (\pwm_down|rcvr|tt [5] & (\pwm_down|rcvr|tt [4] & (\pwm_down|rcvr|tt [7] & \pwm_down|rcvr|tt [6])))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|tt [5]),
	.datab(\pwm_down|rcvr|tt [4]),
	.datac(\pwm_down|rcvr|tt [7]),
	.datad(\pwm_down|rcvr|tt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|always2~1 .lut_mask = "8000";
defparam \pwm_down|rcvr|always2~1 .operation_mode = "normal";
defparam \pwm_down|rcvr|always2~1 .output_mode = "comb_only";
defparam \pwm_down|rcvr|always2~1 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|always2~1 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N2
maxii_lcell \pwm_down|rcvr|always2~3 (
// Equation(s):
// \pwm_down|rcvr|always2~3_combout  = (\pwm_down|rcvr|tt [12] & (\pwm_down|rcvr|tt [14] & (\pwm_down|rcvr|tt [13] & \pwm_down|rcvr|tt [15])))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|tt [12]),
	.datab(\pwm_down|rcvr|tt [14]),
	.datac(\pwm_down|rcvr|tt [13]),
	.datad(\pwm_down|rcvr|tt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|always2~3 .lut_mask = "8000";
defparam \pwm_down|rcvr|always2~3 .operation_mode = "normal";
defparam \pwm_down|rcvr|always2~3 .output_mode = "comb_only";
defparam \pwm_down|rcvr|always2~3 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|always2~3 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N3
maxii_lcell \pwm_down|rcvr|always2~4 (
// Equation(s):
// \pwm_down|rcvr|always2~4_combout  = (\pwm_down|rcvr|always2~0_combout  & (\pwm_down|rcvr|always2~2_combout  & (\pwm_down|rcvr|always2~1_combout  & \pwm_down|rcvr|always2~3_combout )))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|always2~0_combout ),
	.datab(\pwm_down|rcvr|always2~2_combout ),
	.datac(\pwm_down|rcvr|always2~1_combout ),
	.datad(\pwm_down|rcvr|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|always2~4 .lut_mask = "8000";
defparam \pwm_down|rcvr|always2~4 .operation_mode = "normal";
defparam \pwm_down|rcvr|always2~4 .output_mode = "comb_only";
defparam \pwm_down|rcvr|always2~4 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|always2~4 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N8
maxii_lcell \pwm_down|rcvr|tt[14]~50 (
// Equation(s):
// \pwm_down|rcvr|tt[14]~50_combout  = ((\pwm_down|rcvr|always2~5_combout  & (\pwm_down|rcvr|always2~6_combout  & \pwm_down|rcvr|always2~4_combout ))) # (!\LessThan4~6_combout )

	.clk(gnd),
	.dataa(\pwm_down|rcvr|always2~5_combout ),
	.datab(\pwm_down|rcvr|always2~6_combout ),
	.datac(\pwm_down|rcvr|always2~4_combout ),
	.datad(\LessThan4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|tt[14]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tt[14]~50 .lut_mask = "80ff";
defparam \pwm_down|rcvr|tt[14]~50 .operation_mode = "normal";
defparam \pwm_down|rcvr|tt[14]~50 .output_mode = "comb_only";
defparam \pwm_down|rcvr|tt[14]~50 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tt[14]~50 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tt[14]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N7
maxii_lcell \pwm_down|rcvr|always2~5 (
// Equation(s):
// \pwm_down|rcvr|always2~5_combout  = (\pwm_down|rcvr|tt [16] & (\pwm_down|rcvr|tt [19] & (\pwm_down|rcvr|tt [17] & \pwm_down|rcvr|tt [18])))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|tt [16]),
	.datab(\pwm_down|rcvr|tt [19]),
	.datac(\pwm_down|rcvr|tt [17]),
	.datad(\pwm_down|rcvr|tt [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|always2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|always2~5 .lut_mask = "8000";
defparam \pwm_down|rcvr|always2~5 .operation_mode = "normal";
defparam \pwm_down|rcvr|always2~5 .output_mode = "comb_only";
defparam \pwm_down|rcvr|always2~5 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|always2~5 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|always2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y1_N8
maxii_lcell \pwm_down|rcvr|always2~7 (
// Equation(s):
// \pwm_down|rcvr|always2~7_combout  = ((\pwm_down|rcvr|always2~5_combout  & (\pwm_down|rcvr|always2~6_combout  & \pwm_down|rcvr|always2~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|always2~5_combout ),
	.datac(\pwm_down|rcvr|always2~6_combout ),
	.datad(\pwm_down|rcvr|always2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|always2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|always2~7 .lut_mask = "c000";
defparam \pwm_down|rcvr|always2~7 .operation_mode = "normal";
defparam \pwm_down|rcvr|always2~7 .output_mode = "comb_only";
defparam \pwm_down|rcvr|always2~7 .register_cascade_mode = "off";
defparam \pwm_down|rcvr|always2~7 .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|always2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \pwm_down|rcvr|clk1x_en (
// Equation(s):
// \pwm_down|rcvr|clk1x_en~regout  = DFFEAS((\rcvd~combout  & ((\pwm_down|rcvr|always2~7_combout ) # ((\pwm_down|rcvr|clk1x_en~0_combout  & !\pwm_down|down_deal|always2~1_combout )))) # (!\rcvd~combout  & (\pwm_down|rcvr|clk1x_en~0_combout  & 
// (!\pwm_down|down_deal|always2~1_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\rcvd~combout ),
	.datab(\pwm_down|rcvr|clk1x_en~0_combout ),
	.datac(\pwm_down|down_deal|always2~1_combout ),
	.datad(\pwm_down|rcvr|always2~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|clk1x_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|clk1x_en .lut_mask = "ae0c";
defparam \pwm_down|rcvr|clk1x_en .operation_mode = "normal";
defparam \pwm_down|rcvr|clk1x_en .output_mode = "reg_only";
defparam \pwm_down|rcvr|clk1x_en .register_cascade_mode = "off";
defparam \pwm_down|rcvr|clk1x_en .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|clk1x_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \pwm_down|rcvr|tsr[0] (
// Equation(s):
// \pwm_down|rcvr|tsr [0] = DFFEAS((((!\rcvd~combout ))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rcvd~combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tsr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[0] .lut_mask = "00ff";
defparam \pwm_down|rcvr|tsr[0] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[0] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tsr[0] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[0] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tsr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \pwm_down|rcvr|tsr[4] (
// Equation(s):
// \pwm_down|rcvr|tsr [4] = DFFEAS((((\pwm_down|rcvr|tsr [3]))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [3]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tsr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[4] .lut_mask = "ff00";
defparam \pwm_down|rcvr|tsr[4] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[4] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tsr[4] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[4] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tsr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \pwm_down|rcvr|tsr[5] (
// Equation(s):
// \pwm_down|down_deal|rsr1~6  = (((G1_tsr[5] & \pwm_down|down_deal|always2~1_combout )))
// \pwm_down|rcvr|tsr [5] = DFFEAS(\pwm_down|down_deal|rsr1~6 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [4]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~6 ),
	.regout(\pwm_down|rcvr|tsr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[5] .lut_mask = "f000";
defparam \pwm_down|rcvr|tsr[5] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[5] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[5] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[5] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \pwm_down|rcvr|tsr[6] (
// Equation(s):
// \pwm_down|rcvr|tsr [6] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [5]),
	.datad(vcc),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tsr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[6] .lut_mask = "0000";
defparam \pwm_down|rcvr|tsr[6] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[6] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tsr[6] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[6] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tsr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \pwm_down|rcvr|tsr[7] (
// Equation(s):
// \pwm_down|down_deal|rsr1~8  = (((G1_tsr[7] & \pwm_down|down_deal|always2~1_combout )))
// \pwm_down|rcvr|tsr [7] = DFFEAS(\pwm_down|down_deal|rsr1~8 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [6]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~8 ),
	.regout(\pwm_down|rcvr|tsr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[7] .lut_mask = "f000";
defparam \pwm_down|rcvr|tsr[7] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[7] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[7] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[7] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \pwm_down|rcvr|tsr[8] (
// Equation(s):
// \pwm_down|rcvr|tsr [8] = DFFEAS((((\pwm_down|rcvr|tsr [7]))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [7]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tsr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[8] .lut_mask = "ff00";
defparam \pwm_down|rcvr|tsr[8] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[8] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tsr[8] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[8] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tsr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \pwm_down|rcvr|tsr[9] (
// Equation(s):
// \pwm_down|down_deal|rsr1~10  = (((G1_tsr[9] & \pwm_down|down_deal|always2~1_combout )))
// \pwm_down|rcvr|tsr [9] = DFFEAS(\pwm_down|down_deal|rsr1~10 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [8]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~10 ),
	.regout(\pwm_down|rcvr|tsr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[9] .lut_mask = "f000";
defparam \pwm_down|rcvr|tsr[9] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[9] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[9] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[9] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \pwm_down|rcvr|tsr[10] (
// Equation(s):
// \pwm_down|rcvr|tsr [10] = DFFEAS((((\pwm_down|rcvr|tsr [9]))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [9]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tsr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[10] .lut_mask = "ff00";
defparam \pwm_down|rcvr|tsr[10] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[10] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tsr[10] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[10] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tsr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \pwm_down|rcvr|tsr[11] (
// Equation(s):
// \pwm_down|down_deal|rsr1~12  = (((G1_tsr[11] & \pwm_down|down_deal|always2~1_combout )))
// \pwm_down|rcvr|tsr [11] = DFFEAS(\pwm_down|down_deal|rsr1~12 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [10]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~12 ),
	.regout(\pwm_down|rcvr|tsr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[11] .lut_mask = "f000";
defparam \pwm_down|rcvr|tsr[11] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[11] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[11] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[11] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \pwm_down|rcvr|tsr[12] (
// Equation(s):
// \pwm_down|rcvr|tsr [12] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [11]),
	.datad(vcc),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tsr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[12] .lut_mask = "0000";
defparam \pwm_down|rcvr|tsr[12] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[12] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tsr[12] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[12] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tsr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \pwm_down|rcvr|clk1x_en~_wirecell (
// Equation(s):
// \pwm_down|rcvr|clk1x_en~_wirecell_combout  = (((!\pwm_down|rcvr|clk1x_en~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|clk1x_en~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|rcvr|clk1x_en~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|clk1x_en~_wirecell .lut_mask = "0f0f";
defparam \pwm_down|rcvr|clk1x_en~_wirecell .operation_mode = "normal";
defparam \pwm_down|rcvr|clk1x_en~_wirecell .output_mode = "comb_only";
defparam \pwm_down|rcvr|clk1x_en~_wirecell .register_cascade_mode = "off";
defparam \pwm_down|rcvr|clk1x_en~_wirecell .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|clk1x_en~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \pwm_down|down_deal|cnt[1]~24 (
// Equation(s):
// \pwm_down|down_deal|cnt[1]~24_combout  = (((\pwm_down|rcvr|clk1x_en~regout ) # (!\pwm_down|down_deal|LessThan0~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|clk1x_en~regout ),
	.datad(\pwm_down|down_deal|LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|cnt[1]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[1]~24 .lut_mask = "f0ff";
defparam \pwm_down|down_deal|cnt[1]~24 .operation_mode = "normal";
defparam \pwm_down|down_deal|cnt[1]~24 .output_mode = "comb_only";
defparam \pwm_down|down_deal|cnt[1]~24 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[1]~24 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cnt[1]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \pwm_down|down_deal|cnt[0] (
// Equation(s):
// \pwm_down|down_deal|cnt [0] = DFFEAS(((!\pwm_down|down_deal|cnt [0])), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[0]~32  = CARRY(((\pwm_down|down_deal|cnt [0])))
// \pwm_down|down_deal|cnt[0]~32COUT1_47  = CARRY(((\pwm_down|down_deal|cnt [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|cnt [0]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [0]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[0]~32 ),
	.cout1(\pwm_down|down_deal|cnt[0]~32COUT1_47 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[0] .lut_mask = "33cc";
defparam \pwm_down|down_deal|cnt[0] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[0] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[0] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[0] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \pwm_down|down_deal|cnt[1] (
// Equation(s):
// \pwm_down|down_deal|cnt [1] = DFFEAS(\pwm_down|down_deal|cnt [1] $ ((((\pwm_down|down_deal|cnt[0]~32 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[1]~30  = CARRY(((!\pwm_down|down_deal|cnt[0]~32 )) # (!\pwm_down|down_deal|cnt [1]))
// \pwm_down|down_deal|cnt[1]~30COUT1_49  = CARRY(((!\pwm_down|down_deal|cnt[0]~32COUT1_47 )) # (!\pwm_down|down_deal|cnt [1]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cnt [1]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|down_deal|cnt[0]~32 ),
	.cin1(\pwm_down|down_deal|cnt[0]~32COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [1]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[1]~30 ),
	.cout1(\pwm_down|down_deal|cnt[1]~30COUT1_49 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[1] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[1] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[1] .lut_mask = "5a5f";
defparam \pwm_down|down_deal|cnt[1] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[1] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[1] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[1] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \pwm_down|down_deal|cnt[2] (
// Equation(s):
// \pwm_down|down_deal|cnt [2] = DFFEAS(\pwm_down|down_deal|cnt [2] $ ((((!\pwm_down|down_deal|cnt[1]~30 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[2]~28  = CARRY((\pwm_down|down_deal|cnt [2] & ((!\pwm_down|down_deal|cnt[1]~30COUT1_49 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cnt [2]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|down_deal|cnt[1]~30 ),
	.cin1(\pwm_down|down_deal|cnt[1]~30COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [2]),
	.cout(\pwm_down|down_deal|cnt[2]~28 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[2] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[2] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[2] .lut_mask = "a50a";
defparam \pwm_down|down_deal|cnt[2] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[2] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[2] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[2] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \pwm_down|down_deal|cnt[3] (
// Equation(s):
// \pwm_down|down_deal|cnt [3] = DFFEAS(\pwm_down|down_deal|cnt [3] $ ((((\pwm_down|down_deal|cnt[2]~28 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[3]~26  = CARRY(((!\pwm_down|down_deal|cnt[2]~28 )) # (!\pwm_down|down_deal|cnt [3]))
// \pwm_down|down_deal|cnt[3]~26COUT1_51  = CARRY(((!\pwm_down|down_deal|cnt[2]~28 )) # (!\pwm_down|down_deal|cnt [3]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cnt [3]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[2]~28 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [3]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[3]~26 ),
	.cout1(\pwm_down|down_deal|cnt[3]~26COUT1_51 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[3] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[3] .lut_mask = "5a5f";
defparam \pwm_down|down_deal|cnt[3] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[3] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[3] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[3] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \pwm_down|down_deal|cnt[4] (
// Equation(s):
// \pwm_down|down_deal|cnt [4] = DFFEAS(\pwm_down|down_deal|cnt [4] $ ((((!(!\pwm_down|down_deal|cnt[2]~28  & \pwm_down|down_deal|cnt[3]~26 ) # (\pwm_down|down_deal|cnt[2]~28  & \pwm_down|down_deal|cnt[3]~26COUT1_51 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|rcvr|clk1x_en~_wirecell_combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[4]~15  = CARRY((\pwm_down|down_deal|cnt [4] & ((!\pwm_down|down_deal|cnt[3]~26 ))))
// \pwm_down|down_deal|cnt[4]~15COUT1_53  = CARRY((\pwm_down|down_deal|cnt [4] & ((!\pwm_down|down_deal|cnt[3]~26COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cnt [4]),
	.datab(vcc),
	.datac(\pwm_down|rcvr|clk1x_en~_wirecell_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[2]~28 ),
	.cin0(\pwm_down|down_deal|cnt[3]~26 ),
	.cin1(\pwm_down|down_deal|cnt[3]~26COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [4]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[4]~15 ),
	.cout1(\pwm_down|down_deal|cnt[4]~15COUT1_53 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[4] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[4] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[4] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[4] .lut_mask = "a50a";
defparam \pwm_down|down_deal|cnt[4] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[4] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[4] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[4] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \pwm_down|down_deal|cnt[5] (
// Equation(s):
// \pwm_down|down_deal|cnt [5] = DFFEAS((\pwm_down|down_deal|cnt [5] $ (((!\pwm_down|down_deal|cnt[2]~28  & \pwm_down|down_deal|cnt[4]~15 ) # (\pwm_down|down_deal|cnt[2]~28  & \pwm_down|down_deal|cnt[4]~15COUT1_53 )))), GLOBAL(\clk~combout ), VCC, , , 
// \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[5]~17  = CARRY(((!\pwm_down|down_deal|cnt[4]~15 ) # (!\pwm_down|down_deal|cnt [5])))
// \pwm_down|down_deal|cnt[5]~17COUT1_55  = CARRY(((!\pwm_down|down_deal|cnt[4]~15COUT1_53 ) # (!\pwm_down|down_deal|cnt [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|cnt [5]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[2]~28 ),
	.cin0(\pwm_down|down_deal|cnt[4]~15 ),
	.cin1(\pwm_down|down_deal|cnt[4]~15COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [5]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[5]~17 ),
	.cout1(\pwm_down|down_deal|cnt[5]~17COUT1_55 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[5] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[5] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[5] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[5] .lut_mask = "3c3f";
defparam \pwm_down|down_deal|cnt[5] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[5] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[5] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[5] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \pwm_down|down_deal|cnt[6] (
// Equation(s):
// \pwm_down|down_deal|cnt [6] = DFFEAS(\pwm_down|down_deal|cnt [6] $ ((((!(!\pwm_down|down_deal|cnt[2]~28  & \pwm_down|down_deal|cnt[5]~17 ) # (\pwm_down|down_deal|cnt[2]~28  & \pwm_down|down_deal|cnt[5]~17COUT1_55 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[6]~19  = CARRY((\pwm_down|down_deal|cnt [6] & ((!\pwm_down|down_deal|cnt[5]~17 ))))
// \pwm_down|down_deal|cnt[6]~19COUT1_57  = CARRY((\pwm_down|down_deal|cnt [6] & ((!\pwm_down|down_deal|cnt[5]~17COUT1_55 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cnt [6]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[2]~28 ),
	.cin0(\pwm_down|down_deal|cnt[5]~17 ),
	.cin1(\pwm_down|down_deal|cnt[5]~17COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [6]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[6]~19 ),
	.cout1(\pwm_down|down_deal|cnt[6]~19COUT1_57 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[6] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[6] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[6] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[6] .lut_mask = "a50a";
defparam \pwm_down|down_deal|cnt[6] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[6] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[6] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[6] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \pwm_down|down_deal|cnt[7] (
// Equation(s):
// \pwm_down|down_deal|cnt [7] = DFFEAS((\pwm_down|down_deal|cnt [7] $ (((!\pwm_down|down_deal|cnt[2]~28  & \pwm_down|down_deal|cnt[6]~19 ) # (\pwm_down|down_deal|cnt[2]~28  & \pwm_down|down_deal|cnt[6]~19COUT1_57 )))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|rcvr|clk1x_en~_wirecell_combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[7]~21  = CARRY(((!\pwm_down|down_deal|cnt[6]~19COUT1_57 ) # (!\pwm_down|down_deal|cnt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|cnt [7]),
	.datac(\pwm_down|rcvr|clk1x_en~_wirecell_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[2]~28 ),
	.cin0(\pwm_down|down_deal|cnt[6]~19 ),
	.cin1(\pwm_down|down_deal|cnt[6]~19COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [7]),
	.cout(\pwm_down|down_deal|cnt[7]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[7] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[7] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[7] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[7] .lut_mask = "3c3f";
defparam \pwm_down|down_deal|cnt[7] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[7] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[7] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[7] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \pwm_down|down_deal|cnt[8] (
// Equation(s):
// \pwm_down|down_deal|cnt [8] = DFFEAS((\pwm_down|down_deal|cnt [8] $ ((!\pwm_down|down_deal|cnt[7]~21 ))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|rcvr|clk1x_en~_wirecell_combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[8]~23  = CARRY(((\pwm_down|down_deal|cnt [8] & !\pwm_down|down_deal|cnt[7]~21 )))
// \pwm_down|down_deal|cnt[8]~23COUT1_59  = CARRY(((\pwm_down|down_deal|cnt [8] & !\pwm_down|down_deal|cnt[7]~21 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|cnt [8]),
	.datac(\pwm_down|rcvr|clk1x_en~_wirecell_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[7]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [8]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[8]~23 ),
	.cout1(\pwm_down|down_deal|cnt[8]~23COUT1_59 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[8] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[8] .lut_mask = "c30c";
defparam \pwm_down|down_deal|cnt[8] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[8] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[8] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[8] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \pwm_down|down_deal|cnt[9] (
// Equation(s):
// \pwm_down|down_deal|cnt [9] = DFFEAS((\pwm_down|down_deal|cnt [9] $ (((!\pwm_down|down_deal|cnt[7]~21  & \pwm_down|down_deal|cnt[8]~23 ) # (\pwm_down|down_deal|cnt[7]~21  & \pwm_down|down_deal|cnt[8]~23COUT1_59 )))), GLOBAL(\clk~combout ), VCC, , , 
// \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[9]~1  = CARRY(((!\pwm_down|down_deal|cnt[8]~23 ) # (!\pwm_down|down_deal|cnt [9])))
// \pwm_down|down_deal|cnt[9]~1COUT1_61  = CARRY(((!\pwm_down|down_deal|cnt[8]~23COUT1_59 ) # (!\pwm_down|down_deal|cnt [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|cnt [9]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[7]~21 ),
	.cin0(\pwm_down|down_deal|cnt[8]~23 ),
	.cin1(\pwm_down|down_deal|cnt[8]~23COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [9]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[9]~1 ),
	.cout1(\pwm_down|down_deal|cnt[9]~1COUT1_61 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[9] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[9] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[9] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[9] .lut_mask = "3c3f";
defparam \pwm_down|down_deal|cnt[9] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[9] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[9] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[9] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \pwm_down|down_deal|cnt[10] (
// Equation(s):
// \pwm_down|down_deal|cnt [10] = DFFEAS((\pwm_down|down_deal|cnt [10] $ ((!(!\pwm_down|down_deal|cnt[7]~21  & \pwm_down|down_deal|cnt[9]~1 ) # (\pwm_down|down_deal|cnt[7]~21  & \pwm_down|down_deal|cnt[9]~1COUT1_61 )))), GLOBAL(\clk~combout ), VCC, , , 
// \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[10]~3  = CARRY(((\pwm_down|down_deal|cnt [10] & !\pwm_down|down_deal|cnt[9]~1 )))
// \pwm_down|down_deal|cnt[10]~3COUT1_63  = CARRY(((\pwm_down|down_deal|cnt [10] & !\pwm_down|down_deal|cnt[9]~1COUT1_61 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|cnt [10]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[7]~21 ),
	.cin0(\pwm_down|down_deal|cnt[9]~1 ),
	.cin1(\pwm_down|down_deal|cnt[9]~1COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [10]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[10]~3 ),
	.cout1(\pwm_down|down_deal|cnt[10]~3COUT1_63 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[10] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[10] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[10] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[10] .lut_mask = "c30c";
defparam \pwm_down|down_deal|cnt[10] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[10] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[10] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[10] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \pwm_down|down_deal|cnt[11] (
// Equation(s):
// \pwm_down|down_deal|cnt [11] = DFFEAS(\pwm_down|down_deal|cnt [11] $ (((((!\pwm_down|down_deal|cnt[7]~21  & \pwm_down|down_deal|cnt[10]~3 ) # (\pwm_down|down_deal|cnt[7]~21  & \pwm_down|down_deal|cnt[10]~3COUT1_63 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[11]~5  = CARRY(((!\pwm_down|down_deal|cnt[10]~3 )) # (!\pwm_down|down_deal|cnt [11]))
// \pwm_down|down_deal|cnt[11]~5COUT1_65  = CARRY(((!\pwm_down|down_deal|cnt[10]~3COUT1_63 )) # (!\pwm_down|down_deal|cnt [11]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cnt [11]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[7]~21 ),
	.cin0(\pwm_down|down_deal|cnt[10]~3 ),
	.cin1(\pwm_down|down_deal|cnt[10]~3COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [11]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[11]~5 ),
	.cout1(\pwm_down|down_deal|cnt[11]~5COUT1_65 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[11] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[11] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[11] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[11] .lut_mask = "5a5f";
defparam \pwm_down|down_deal|cnt[11] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[11] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[11] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[11] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \pwm_down|down_deal|cnt[12] (
// Equation(s):
// \pwm_down|down_deal|cnt [12] = DFFEAS(\pwm_down|down_deal|cnt [12] $ ((((!(!\pwm_down|down_deal|cnt[7]~21  & \pwm_down|down_deal|cnt[11]~5 ) # (\pwm_down|down_deal|cnt[7]~21  & \pwm_down|down_deal|cnt[11]~5COUT1_65 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[12]~7  = CARRY((\pwm_down|down_deal|cnt [12] & ((!\pwm_down|down_deal|cnt[11]~5COUT1_65 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cnt [12]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[7]~21 ),
	.cin0(\pwm_down|down_deal|cnt[11]~5 ),
	.cin1(\pwm_down|down_deal|cnt[11]~5COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [12]),
	.cout(\pwm_down|down_deal|cnt[12]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[12] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[12] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[12] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[12] .lut_mask = "a50a";
defparam \pwm_down|down_deal|cnt[12] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[12] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[12] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[12] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \pwm_down|down_deal|cnt[13] (
// Equation(s):
// \pwm_down|down_deal|cnt [13] = DFFEAS(\pwm_down|down_deal|cnt [13] $ ((((\pwm_down|down_deal|cnt[12]~7 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[13]~9  = CARRY(((!\pwm_down|down_deal|cnt[12]~7 )) # (!\pwm_down|down_deal|cnt [13]))
// \pwm_down|down_deal|cnt[13]~9COUT1_67  = CARRY(((!\pwm_down|down_deal|cnt[12]~7 )) # (!\pwm_down|down_deal|cnt [13]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cnt [13]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[12]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [13]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[13]~9 ),
	.cout1(\pwm_down|down_deal|cnt[13]~9COUT1_67 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[13] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[13] .lut_mask = "5a5f";
defparam \pwm_down|down_deal|cnt[13] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[13] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[13] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[13] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \pwm_down|down_deal|cnt[14] (
// Equation(s):
// \pwm_down|down_deal|cnt [14] = DFFEAS(\pwm_down|down_deal|cnt [14] $ ((((!(!\pwm_down|down_deal|cnt[12]~7  & \pwm_down|down_deal|cnt[13]~9 ) # (\pwm_down|down_deal|cnt[12]~7  & \pwm_down|down_deal|cnt[13]~9COUT1_67 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )
// \pwm_down|down_deal|cnt[14]~11  = CARRY((\pwm_down|down_deal|cnt [14] & ((!\pwm_down|down_deal|cnt[13]~9 ))))
// \pwm_down|down_deal|cnt[14]~11COUT1_69  = CARRY((\pwm_down|down_deal|cnt [14] & ((!\pwm_down|down_deal|cnt[13]~9COUT1_67 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cnt [14]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[12]~7 ),
	.cin0(\pwm_down|down_deal|cnt[13]~9 ),
	.cin1(\pwm_down|down_deal|cnt[13]~9COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [14]),
	.cout(),
	.cout0(\pwm_down|down_deal|cnt[14]~11 ),
	.cout1(\pwm_down|down_deal|cnt[14]~11COUT1_69 ));
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[14] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[14] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[14] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[14] .lut_mask = "a50a";
defparam \pwm_down|down_deal|cnt[14] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|cnt[14] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[14] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[14] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \pwm_down|down_deal|cnt[15] (
// Equation(s):
// \pwm_down|down_deal|cnt [15] = DFFEAS((\pwm_down|down_deal|cnt [15] $ (((!\pwm_down|down_deal|cnt[12]~7  & \pwm_down|down_deal|cnt[14]~11 ) # (\pwm_down|down_deal|cnt[12]~7  & \pwm_down|down_deal|cnt[14]~11COUT1_69 )))), GLOBAL(\clk~combout ), VCC, , , 
// \~GND~combout , , , \pwm_down|down_deal|cnt[1]~24_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|cnt [15]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|cnt[1]~24_combout ),
	.ena(vcc),
	.cin(\pwm_down|down_deal|cnt[12]~7 ),
	.cin0(\pwm_down|down_deal|cnt[14]~11 ),
	.cin1(\pwm_down|down_deal|cnt[14]~11COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cnt[15] .cin0_used = "true";
defparam \pwm_down|down_deal|cnt[15] .cin1_used = "true";
defparam \pwm_down|down_deal|cnt[15] .cin_used = "true";
defparam \pwm_down|down_deal|cnt[15] .lut_mask = "3c3c";
defparam \pwm_down|down_deal|cnt[15] .operation_mode = "normal";
defparam \pwm_down|down_deal|cnt[15] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cnt[15] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cnt[15] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \pwm_down|down_deal|LessThan0~1 (
// Equation(s):
// \pwm_down|down_deal|LessThan0~1_combout  = (!\pwm_down|down_deal|cnt [13] & (!\pwm_down|down_deal|cnt [15] & (!\pwm_down|down_deal|cnt [14])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|cnt [13]),
	.datab(\pwm_down|down_deal|cnt [15]),
	.datac(\pwm_down|down_deal|cnt [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan0~1 .lut_mask = "0101";
defparam \pwm_down|down_deal|LessThan0~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|LessThan0~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|LessThan0~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan0~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \pwm_down|down_deal|LessThan0~0 (
// Equation(s):
// \pwm_down|down_deal|LessThan0~0_combout  = (!\pwm_down|down_deal|cnt [11] & (!\pwm_down|down_deal|cnt [9] & (!\pwm_down|down_deal|cnt [12] & !\pwm_down|down_deal|cnt [10])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|cnt [11]),
	.datab(\pwm_down|down_deal|cnt [9]),
	.datac(\pwm_down|down_deal|cnt [12]),
	.datad(\pwm_down|down_deal|cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan0~0 .lut_mask = "0001";
defparam \pwm_down|down_deal|LessThan0~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|LessThan0~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|LessThan0~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan0~0 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \pwm_down|down_deal|LessThan0~2 (
// Equation(s):
// \pwm_down|down_deal|LessThan0~2_combout  = ((!\pwm_down|down_deal|cnt [6] & (!\pwm_down|down_deal|cnt [5] & !\pwm_down|down_deal|cnt [4]))) # (!\pwm_down|down_deal|cnt [7])

	.clk(gnd),
	.dataa(\pwm_down|down_deal|cnt [6]),
	.datab(\pwm_down|down_deal|cnt [5]),
	.datac(\pwm_down|down_deal|cnt [4]),
	.datad(\pwm_down|down_deal|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan0~2 .lut_mask = "01ff";
defparam \pwm_down|down_deal|LessThan0~2 .operation_mode = "normal";
defparam \pwm_down|down_deal|LessThan0~2 .output_mode = "comb_only";
defparam \pwm_down|down_deal|LessThan0~2 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan0~2 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \pwm_down|down_deal|LessThan0~3 (
// Equation(s):
// \pwm_down|down_deal|LessThan0~3_combout  = (\pwm_down|down_deal|LessThan0~1_combout  & (\pwm_down|down_deal|LessThan0~0_combout  & ((\pwm_down|down_deal|LessThan0~2_combout ) # (!\pwm_down|down_deal|cnt [8]))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|cnt [8]),
	.datab(\pwm_down|down_deal|LessThan0~1_combout ),
	.datac(\pwm_down|down_deal|LessThan0~0_combout ),
	.datad(\pwm_down|down_deal|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan0~3 .lut_mask = "c040";
defparam \pwm_down|down_deal|LessThan0~3 .operation_mode = "normal";
defparam \pwm_down|down_deal|LessThan0~3 .output_mode = "comb_only";
defparam \pwm_down|down_deal|LessThan0~3 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan0~3 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \pwm_down|down_deal|cs~8 (
// Equation(s):
// \pwm_down|down_deal|cs~8_combout  = ((!\pwm_down|down_deal|always2~1_combout  & (\pwm_down|down_deal|LessThan0~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|always2~1_combout ),
	.datac(\pwm_down|down_deal|LessThan0~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|cs~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cs~8 .lut_mask = "3030";
defparam \pwm_down|down_deal|cs~8 .operation_mode = "normal";
defparam \pwm_down|down_deal|cs~8 .output_mode = "comb_only";
defparam \pwm_down|down_deal|cs~8 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cs~8 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cs~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \pwm_down|down_deal|rsr1[16] (
// Equation(s):
// \pwm_down|down_deal|rsr1~0  = (((\pwm_down|rcvr|tsr [16] & \pwm_down|down_deal|always2~1_combout )))
// \pwm_down|down_deal|rsr1 [16] = DFFEAS(\pwm_down|down_deal|rsr1~0 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [16]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~0 ),
	.regout(\pwm_down|down_deal|rsr1 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[16] .lut_mask = "f000";
defparam \pwm_down|down_deal|rsr1[16] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[16] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[16] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[16] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \pwm_down|down_deal|rsr2[12]~0 (
// Equation(s):
// \pwm_down|down_deal|rsr2[12]~0_combout  = (\pwm_down|down_deal|always2~1_combout  & (\pwm_down|down_deal|cs.01~regout  & ((!\pwm_down|down_deal|always2~2_combout )))) # (!\pwm_down|down_deal|always2~1_combout  & (((!\pwm_down|down_deal|LessThan0~3_combout 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|cs.01~regout ),
	.datab(\pwm_down|down_deal|always2~1_combout ),
	.datac(\pwm_down|down_deal|LessThan0~3_combout ),
	.datad(\pwm_down|down_deal|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[12]~0 .lut_mask = "038b";
defparam \pwm_down|down_deal|rsr2[12]~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[12]~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[12]~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[12]~0 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[12]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \pwm_down|down_deal|rsr2[16] (
// Equation(s):
// \pwm_down|down_deal|Equal6~11  = ((F1_rsr2[16] $ (\pwm_down|rcvr|tsr [16])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rsr1~0 ),
	.datad(\pwm_down|rcvr|tsr [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~11 ),
	.regout(\pwm_down|down_deal|rsr2 [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[16] .lut_mask = "0ff0";
defparam \pwm_down|down_deal|rsr2[16] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[16] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[16] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[16] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \pwm_down|down_deal|rsr1~18 (
// Equation(s):
// \pwm_down|down_deal|rsr1~18_combout  = (((\pwm_down|rcvr|tsr [17] & \pwm_down|down_deal|always2~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [17]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1~18 .lut_mask = "f000";
defparam \pwm_down|down_deal|rsr1~18 .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1~18 .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1~18 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1~18 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \pwm_down|down_deal|rsr1[18] (
// Equation(s):
// \pwm_down|down_deal|rsr1~20  = (\pwm_down|down_deal|always2~1_combout  & (((\pwm_down|rcvr|tsr [18]))))
// \pwm_down|down_deal|rsr1 [18] = DFFEAS(\pwm_down|down_deal|rsr1~20 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|always2~1_combout ),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [18]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~20 ),
	.regout(\pwm_down|down_deal|rsr1 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[18] .lut_mask = "a0a0";
defparam \pwm_down|down_deal|rsr1[18] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[18] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[18] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[18] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \pwm_down|down_deal|rsr2[18] (
// Equation(s):
// \pwm_down|down_deal|rsr2 [18] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr2[12]~0_combout , \pwm_down|down_deal|rsr1~20 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rsr1~20 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rsr2 [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[18] .lut_mask = "0000";
defparam \pwm_down|down_deal|rsr2[18] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[18] .output_mode = "reg_only";
defparam \pwm_down|down_deal|rsr2[18] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[18] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \pwm_down|down_deal|rsr1~19 (
// Equation(s):
// \pwm_down|down_deal|rsr1~19_combout  = ((\pwm_down|down_deal|always2~1_combout  & ((\pwm_down|rcvr|tsr [19]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|always2~1_combout ),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1~19 .lut_mask = "cc00";
defparam \pwm_down|down_deal|rsr1~19 .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1~19 .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1~19 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1~19 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \pwm_down|down_deal|rsr2[19] (
// Equation(s):
// \pwm_down|down_deal|Equal6~10  = (\pwm_down|down_deal|rsr2 [18] & (\pwm_down|rcvr|tsr [18] & (F1_rsr2[19] $ (!\pwm_down|rcvr|tsr [19])))) # (!\pwm_down|down_deal|rsr2 [18] & (!\pwm_down|rcvr|tsr [18] & (F1_rsr2[19] $ (!\pwm_down|rcvr|tsr [19]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr2 [18]),
	.datab(\pwm_down|rcvr|tsr [18]),
	.datac(\pwm_down|down_deal|rsr1~19_combout ),
	.datad(\pwm_down|rcvr|tsr [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~10 ),
	.regout(\pwm_down|down_deal|rsr2 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[19] .lut_mask = "9009";
defparam \pwm_down|down_deal|rsr2[19] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[19] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[19] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[19] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \pwm_down|down_deal|rsr2[17] (
// Equation(s):
// \pwm_down|down_deal|Equal6~12  = (!\pwm_down|down_deal|Equal6~11  & (\pwm_down|down_deal|Equal6~10  & (\pwm_down|rcvr|tsr [17] $ (!F1_rsr2[17]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|Equal6~11 ),
	.datab(\pwm_down|rcvr|tsr [17]),
	.datac(\pwm_down|down_deal|rsr1~18_combout ),
	.datad(\pwm_down|down_deal|Equal6~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~12 ),
	.regout(\pwm_down|down_deal|rsr2 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[17] .lut_mask = "4100";
defparam \pwm_down|down_deal|rsr2[17] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[17] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[17] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[17] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \pwm_down|down_deal|Equal6~13 (
// Equation(s):
// \pwm_down|down_deal|Equal6~13_combout  = (((\pwm_down|down_deal|Equal6~12  & \pwm_down|down_deal|Equal6~9_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|Equal6~12 ),
	.datad(\pwm_down|down_deal|Equal6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal6~13 .lut_mask = "f000";
defparam \pwm_down|down_deal|Equal6~13 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal6~13 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal6~13 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal6~13 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal6~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \pwm_down|down_deal|rsr1[17] (
// Equation(s):
// \pwm_down|down_deal|Equal5~10  = (\pwm_down|rcvr|tsr [16] & (\pwm_down|down_deal|rsr1 [16] & (\pwm_down|rcvr|tsr [17] $ (!F1_rsr1[17])))) # (!\pwm_down|rcvr|tsr [16] & (!\pwm_down|down_deal|rsr1 [16] & (\pwm_down|rcvr|tsr [17] $ (!F1_rsr1[17]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [16]),
	.datab(\pwm_down|rcvr|tsr [17]),
	.datac(\pwm_down|down_deal|rsr1~18_combout ),
	.datad(\pwm_down|down_deal|rsr1 [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~10 ),
	.regout(\pwm_down|down_deal|rsr1 [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[17] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr1[17] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[17] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[17] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[17] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \pwm_down|down_deal|rsr1[19] (
// Equation(s):
// \pwm_down|down_deal|Equal5~11  = (\pwm_down|rcvr|tsr [18] & (\pwm_down|down_deal|rsr1 [18] & (F1_rsr1[19] $ (!\pwm_down|rcvr|tsr [19])))) # (!\pwm_down|rcvr|tsr [18] & (!\pwm_down|down_deal|rsr1 [18] & (F1_rsr1[19] $ (!\pwm_down|rcvr|tsr [19]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [18]),
	.datab(\pwm_down|down_deal|rsr1 [18]),
	.datac(\pwm_down|down_deal|rsr1~19_combout ),
	.datad(\pwm_down|rcvr|tsr [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~11 ),
	.regout(\pwm_down|down_deal|rsr1 [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[19] .lut_mask = "9009";
defparam \pwm_down|down_deal|rsr1[19] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[19] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[19] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[19] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \pwm_down|down_deal|rsr1[8] (
// Equation(s):
// \pwm_down|down_deal|rsr1~11  = ((\pwm_down|rcvr|tsr [8] & (\pwm_down|down_deal|always2~1_combout )))
// \pwm_down|down_deal|rsr1 [8] = DFFEAS(\pwm_down|down_deal|rsr1~11 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tsr [8]),
	.datac(\pwm_down|down_deal|always2~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~11 ),
	.regout(\pwm_down|down_deal|rsr1 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[8] .lut_mask = "c0c0";
defparam \pwm_down|down_deal|rsr1[8] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[8] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[8] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[8] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \pwm_down|down_deal|rsr1[9] (
// Equation(s):
// \pwm_down|down_deal|Equal5~5  = (\pwm_down|down_deal|rsr1 [8] & (\pwm_down|rcvr|tsr [8] & (F1_rsr1[9] $ (!\pwm_down|rcvr|tsr [9])))) # (!\pwm_down|down_deal|rsr1 [8] & (!\pwm_down|rcvr|tsr [8] & (F1_rsr1[9] $ (!\pwm_down|rcvr|tsr [9]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr1 [8]),
	.datab(\pwm_down|rcvr|tsr [8]),
	.datac(\pwm_down|down_deal|rsr1~10 ),
	.datad(\pwm_down|rcvr|tsr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~5 ),
	.regout(\pwm_down|down_deal|rsr1 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[9] .lut_mask = "9009";
defparam \pwm_down|down_deal|rsr1[9] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[9] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[9] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[9] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \pwm_down|rcvr|tsr[13] (
// Equation(s):
// \pwm_down|down_deal|rsr1~14  = (\pwm_down|down_deal|always2~1_combout  & (((G1_tsr[13]))))
// \pwm_down|rcvr|tsr [13] = DFFEAS(\pwm_down|down_deal|rsr1~14 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|always2~1_combout ),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [12]),
	.datad(vcc),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~14 ),
	.regout(\pwm_down|rcvr|tsr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[13] .lut_mask = "a0a0";
defparam \pwm_down|rcvr|tsr[13] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[13] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[13] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[13] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \pwm_down|rcvr|tsr[14] (
// Equation(s):
// \pwm_down|rcvr|tsr [14] = DFFEAS((((\pwm_down|rcvr|tsr [13]))), GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [13]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|rcvr|tsr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[14] .lut_mask = "ff00";
defparam \pwm_down|rcvr|tsr[14] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[14] .output_mode = "reg_only";
defparam \pwm_down|rcvr|tsr[14] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[14] .sum_lutc_input = "datac";
defparam \pwm_down|rcvr|tsr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \pwm_down|rcvr|tsr[15] (
// Equation(s):
// \pwm_down|down_deal|rsr1~16  = (((G1_tsr[15] & \pwm_down|down_deal|always2~1_combout )))
// \pwm_down|rcvr|tsr [15] = DFFEAS(\pwm_down|down_deal|rsr1~16 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [14]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~16 ),
	.regout(\pwm_down|rcvr|tsr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[15] .lut_mask = "f000";
defparam \pwm_down|rcvr|tsr[15] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[15] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[15] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[15] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \pwm_down|down_deal|rsr1[14] (
// Equation(s):
// \pwm_down|down_deal|rsr1~17  = ((\pwm_down|rcvr|tsr [14] & (\pwm_down|down_deal|always2~1_combout )))
// \pwm_down|down_deal|rsr1 [14] = DFFEAS(\pwm_down|down_deal|rsr1~17 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tsr [14]),
	.datac(\pwm_down|down_deal|always2~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~17 ),
	.regout(\pwm_down|down_deal|rsr1 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[14] .lut_mask = "c0c0";
defparam \pwm_down|down_deal|rsr1[14] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[14] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[14] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[14] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \pwm_down|down_deal|rsr1[15] (
// Equation(s):
// \pwm_down|down_deal|Equal5~8  = (\pwm_down|rcvr|tsr [15] & (F1_rsr1[15] & (\pwm_down|down_deal|rsr1 [14] $ (!\pwm_down|rcvr|tsr [14])))) # (!\pwm_down|rcvr|tsr [15] & (!F1_rsr1[15] & (\pwm_down|down_deal|rsr1 [14] $ (!\pwm_down|rcvr|tsr [14]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [15]),
	.datab(\pwm_down|down_deal|rsr1 [14]),
	.datac(\pwm_down|down_deal|rsr1~16 ),
	.datad(\pwm_down|rcvr|tsr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~8 ),
	.regout(\pwm_down|down_deal|rsr1 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[15] .lut_mask = "8421";
defparam \pwm_down|down_deal|rsr1[15] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[15] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[15] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[15] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \pwm_down|down_deal|rsr1[10] (
// Equation(s):
// \pwm_down|down_deal|rsr1~13  = ((\pwm_down|rcvr|tsr [10] & ((\pwm_down|down_deal|always2~1_combout ))))
// \pwm_down|down_deal|rsr1 [10] = DFFEAS(\pwm_down|down_deal|rsr1~13 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tsr [10]),
	.datac(vcc),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~13 ),
	.regout(\pwm_down|down_deal|rsr1 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[10] .lut_mask = "cc00";
defparam \pwm_down|down_deal|rsr1[10] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[10] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[10] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[10] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \pwm_down|down_deal|rsr1[11] (
// Equation(s):
// \pwm_down|down_deal|Equal5~6  = (\pwm_down|rcvr|tsr [11] & (F1_rsr1[11] & (\pwm_down|rcvr|tsr [10] $ (!\pwm_down|down_deal|rsr1 [10])))) # (!\pwm_down|rcvr|tsr [11] & (!F1_rsr1[11] & (\pwm_down|rcvr|tsr [10] $ (!\pwm_down|down_deal|rsr1 [10]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [11]),
	.datab(\pwm_down|rcvr|tsr [10]),
	.datac(\pwm_down|down_deal|rsr1~12 ),
	.datad(\pwm_down|down_deal|rsr1 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~6 ),
	.regout(\pwm_down|down_deal|rsr1 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[11] .lut_mask = "8421";
defparam \pwm_down|down_deal|rsr1[11] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[11] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[11] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[11] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \pwm_down|down_deal|rsr1[12] (
// Equation(s):
// \pwm_down|down_deal|rsr1~15  = (\pwm_down|rcvr|tsr [12] & (((\pwm_down|down_deal|always2~1_combout ))))
// \pwm_down|down_deal|rsr1 [12] = DFFEAS(\pwm_down|down_deal|rsr1~15 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [12]),
	.datab(vcc),
	.datac(\pwm_down|down_deal|always2~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~15 ),
	.regout(\pwm_down|down_deal|rsr1 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[12] .lut_mask = "a0a0";
defparam \pwm_down|down_deal|rsr1[12] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[12] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[12] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[12] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \pwm_down|down_deal|rsr1[13] (
// Equation(s):
// \pwm_down|down_deal|Equal5~7  = (\pwm_down|down_deal|rsr1 [12] & (\pwm_down|rcvr|tsr [12] & (\pwm_down|rcvr|tsr [13] $ (!F1_rsr1[13])))) # (!\pwm_down|down_deal|rsr1 [12] & (!\pwm_down|rcvr|tsr [12] & (\pwm_down|rcvr|tsr [13] $ (!F1_rsr1[13]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr1 [12]),
	.datab(\pwm_down|rcvr|tsr [13]),
	.datac(\pwm_down|down_deal|rsr1~14 ),
	.datad(\pwm_down|rcvr|tsr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~7 ),
	.regout(\pwm_down|down_deal|rsr1 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[13] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr1[13] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[13] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[13] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[13] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \pwm_down|down_deal|Equal5~9 (
// Equation(s):
// \pwm_down|down_deal|Equal5~9_combout  = (\pwm_down|down_deal|Equal5~5  & (\pwm_down|down_deal|Equal5~8  & (\pwm_down|down_deal|Equal5~6  & \pwm_down|down_deal|Equal5~7 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal5~5 ),
	.datab(\pwm_down|down_deal|Equal5~8 ),
	.datac(\pwm_down|down_deal|Equal5~6 ),
	.datad(\pwm_down|down_deal|Equal5~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal5~9 .lut_mask = "8000";
defparam \pwm_down|down_deal|Equal5~9 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal5~9 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal5~9 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal5~9 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal5~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \pwm_down|down_deal|rsr1[0] (
// Equation(s):
// \pwm_down|down_deal|rsr1~3  = ((\pwm_down|rcvr|tsr [0] & ((\pwm_down|down_deal|always2~1_combout ))))
// \pwm_down|down_deal|rsr1 [0] = DFFEAS(\pwm_down|down_deal|rsr1~3 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tsr [0]),
	.datac(vcc),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~3 ),
	.regout(\pwm_down|down_deal|rsr1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[0] .lut_mask = "cc00";
defparam \pwm_down|down_deal|rsr1[0] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[0] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[0] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[0] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \pwm_down|down_deal|rsr1[1] (
// Equation(s):
// \pwm_down|down_deal|Equal5~0  = (\pwm_down|rcvr|tsr [0] & (\pwm_down|down_deal|rsr1 [0] & (\pwm_down|rcvr|tsr [1] $ (!F1_rsr1[1])))) # (!\pwm_down|rcvr|tsr [0] & (!\pwm_down|down_deal|rsr1 [0] & (\pwm_down|rcvr|tsr [1] $ (!F1_rsr1[1]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [0]),
	.datab(\pwm_down|rcvr|tsr [1]),
	.datac(\pwm_down|down_deal|rsr1~1 ),
	.datad(\pwm_down|down_deal|rsr1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~0 ),
	.regout(\pwm_down|down_deal|rsr1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[1] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr1[1] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[1] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[1] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[1] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \pwm_down|down_deal|rsr1[4] (
// Equation(s):
// \pwm_down|down_deal|rsr1~7  = (((\pwm_down|rcvr|tsr [4] & \pwm_down|down_deal|always2~1_combout )))
// \pwm_down|down_deal|rsr1 [4] = DFFEAS(\pwm_down|down_deal|rsr1~7 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [4]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~7 ),
	.regout(\pwm_down|down_deal|rsr1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[4] .lut_mask = "f000";
defparam \pwm_down|down_deal|rsr1[4] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[4] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[4] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[4] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \pwm_down|down_deal|rsr1[5] (
// Equation(s):
// \pwm_down|down_deal|Equal5~2  = (\pwm_down|rcvr|tsr [5] & (F1_rsr1[5] & (\pwm_down|rcvr|tsr [4] $ (!\pwm_down|down_deal|rsr1 [4])))) # (!\pwm_down|rcvr|tsr [5] & (!F1_rsr1[5] & (\pwm_down|rcvr|tsr [4] $ (!\pwm_down|down_deal|rsr1 [4]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [5]),
	.datab(\pwm_down|rcvr|tsr [4]),
	.datac(\pwm_down|down_deal|rsr1~6 ),
	.datad(\pwm_down|down_deal|rsr1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~2 ),
	.regout(\pwm_down|down_deal|rsr1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[5] .lut_mask = "8421";
defparam \pwm_down|down_deal|rsr1[5] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[5] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[5] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[5] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \pwm_down|down_deal|rsr1[2] (
// Equation(s):
// \pwm_down|down_deal|rsr1~5  = ((\pwm_down|rcvr|tsr [2] & ((\pwm_down|down_deal|always2~1_combout ))))
// \pwm_down|down_deal|rsr1 [2] = DFFEAS(\pwm_down|down_deal|rsr1~5 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tsr [2]),
	.datac(vcc),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~5 ),
	.regout(\pwm_down|down_deal|rsr1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[2] .lut_mask = "cc00";
defparam \pwm_down|down_deal|rsr1[2] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[2] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[2] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[2] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \pwm_down|down_deal|rsr1~4 (
// Equation(s):
// \pwm_down|down_deal|rsr1~4_combout  = (((\pwm_down|rcvr|tsr [3] & \pwm_down|down_deal|always2~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [3]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1~4 .lut_mask = "f000";
defparam \pwm_down|down_deal|rsr1~4 .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1~4 .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1~4 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1~4 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \pwm_down|down_deal|rsr1[3] (
// Equation(s):
// \pwm_down|down_deal|Equal5~1  = (\pwm_down|down_deal|rsr1 [2] & (\pwm_down|rcvr|tsr [2] & (F1_rsr1[3] $ (!\pwm_down|rcvr|tsr [3])))) # (!\pwm_down|down_deal|rsr1 [2] & (!\pwm_down|rcvr|tsr [2] & (F1_rsr1[3] $ (!\pwm_down|rcvr|tsr [3]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr1 [2]),
	.datab(\pwm_down|rcvr|tsr [2]),
	.datac(\pwm_down|down_deal|rsr1~4_combout ),
	.datad(\pwm_down|rcvr|tsr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~1 ),
	.regout(\pwm_down|down_deal|rsr1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[3] .lut_mask = "9009";
defparam \pwm_down|down_deal|rsr1[3] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[3] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[3] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[3] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \pwm_down|down_deal|rsr1[6] (
// Equation(s):
// \pwm_down|down_deal|rsr1~9  = ((\pwm_down|rcvr|tsr [6] & ((\pwm_down|down_deal|always2~1_combout ))))
// \pwm_down|down_deal|rsr1 [6] = DFFEAS(\pwm_down|down_deal|rsr1~9 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr1[16]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|tsr [6]),
	.datac(vcc),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1~9 ),
	.regout(\pwm_down|down_deal|rsr1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[6] .lut_mask = "cc00";
defparam \pwm_down|down_deal|rsr1[6] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[6] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|rsr1[6] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[6] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \pwm_down|down_deal|rsr1[7] (
// Equation(s):
// \pwm_down|down_deal|Equal5~3  = (\pwm_down|down_deal|rsr1 [6] & (\pwm_down|rcvr|tsr [6] & (\pwm_down|rcvr|tsr [7] $ (!F1_rsr1[7])))) # (!\pwm_down|down_deal|rsr1 [6] & (!\pwm_down|rcvr|tsr [6] & (\pwm_down|rcvr|tsr [7] $ (!F1_rsr1[7]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr1 [6]),
	.datab(\pwm_down|rcvr|tsr [7]),
	.datac(\pwm_down|down_deal|rsr1~8 ),
	.datad(\pwm_down|rcvr|tsr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~3 ),
	.regout(\pwm_down|down_deal|rsr1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[7] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr1[7] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[7] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[7] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[7] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \pwm_down|down_deal|Equal5~4 (
// Equation(s):
// \pwm_down|down_deal|Equal5~4_combout  = (\pwm_down|down_deal|Equal5~0  & (\pwm_down|down_deal|Equal5~2  & (\pwm_down|down_deal|Equal5~1  & \pwm_down|down_deal|Equal5~3 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal5~0 ),
	.datab(\pwm_down|down_deal|Equal5~2 ),
	.datac(\pwm_down|down_deal|Equal5~1 ),
	.datad(\pwm_down|down_deal|Equal5~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal5~4 .lut_mask = "8000";
defparam \pwm_down|down_deal|Equal5~4 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal5~4 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal5~4 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal5~4 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \pwm_down|down_deal|Equal5~12 (
// Equation(s):
// \pwm_down|down_deal|Equal5~12_combout  = (\pwm_down|down_deal|Equal5~10  & (\pwm_down|down_deal|Equal5~11  & (\pwm_down|down_deal|Equal5~9_combout  & \pwm_down|down_deal|Equal5~4_combout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal5~10 ),
	.datab(\pwm_down|down_deal|Equal5~11 ),
	.datac(\pwm_down|down_deal|Equal5~9_combout ),
	.datad(\pwm_down|down_deal|Equal5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal5~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal5~12 .lut_mask = "8000";
defparam \pwm_down|down_deal|Equal5~12 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal5~12 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal5~12 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal5~12 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal5~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \pwm_down|down_deal|rsr2[0] (
// Equation(s):
// \pwm_down|down_deal|rsr2 [0] = DFFEAS((((\pwm_down|down_deal|rsr1~3 ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr2[12]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|down_deal|rsr1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rsr2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[0] .lut_mask = "ff00";
defparam \pwm_down|down_deal|rsr2[0] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[0] .output_mode = "reg_only";
defparam \pwm_down|down_deal|rsr2[0] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[0] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \pwm_down|down_deal|rsr2[1] (
// Equation(s):
// \pwm_down|down_deal|Equal6~0  = (\pwm_down|down_deal|rsr2 [0] & (\pwm_down|rcvr|tsr [0] & (F1_rsr2[1] $ (!\pwm_down|rcvr|tsr [1])))) # (!\pwm_down|down_deal|rsr2 [0] & (!\pwm_down|rcvr|tsr [0] & (F1_rsr2[1] $ (!\pwm_down|rcvr|tsr [1]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr2 [0]),
	.datab(\pwm_down|rcvr|tsr [0]),
	.datac(\pwm_down|down_deal|rsr1~1 ),
	.datad(\pwm_down|rcvr|tsr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~0 ),
	.regout(\pwm_down|down_deal|rsr2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[1] .lut_mask = "9009";
defparam \pwm_down|down_deal|rsr2[1] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[1] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[1] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[1] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \pwm_down|down_deal|rsr2[4] (
// Equation(s):
// \pwm_down|down_deal|rsr2 [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr2[12]~0_combout , \pwm_down|down_deal|rsr1~7 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rsr1~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rsr2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[4] .lut_mask = "0000";
defparam \pwm_down|down_deal|rsr2[4] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[4] .output_mode = "reg_only";
defparam \pwm_down|down_deal|rsr2[4] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[4] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \pwm_down|down_deal|rsr2[5] (
// Equation(s):
// \pwm_down|down_deal|Equal6~2  = (\pwm_down|down_deal|rsr2 [4] & (\pwm_down|rcvr|tsr [4] & (\pwm_down|rcvr|tsr [5] $ (!F1_rsr2[5])))) # (!\pwm_down|down_deal|rsr2 [4] & (!\pwm_down|rcvr|tsr [4] & (\pwm_down|rcvr|tsr [5] $ (!F1_rsr2[5]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr2 [4]),
	.datab(\pwm_down|rcvr|tsr [5]),
	.datac(\pwm_down|down_deal|rsr1~6 ),
	.datad(\pwm_down|rcvr|tsr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~2 ),
	.regout(\pwm_down|down_deal|rsr2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[5] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr2[5] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[5] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[5] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[5] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \pwm_down|down_deal|rsr2[2] (
// Equation(s):
// \pwm_down|down_deal|rsr2 [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr2[12]~0_combout , \pwm_down|down_deal|rsr1~5 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rsr1~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rsr2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[2] .lut_mask = "0000";
defparam \pwm_down|down_deal|rsr2[2] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[2] .output_mode = "reg_only";
defparam \pwm_down|down_deal|rsr2[2] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[2] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \pwm_down|down_deal|rsr2[3] (
// Equation(s):
// \pwm_down|down_deal|Equal6~1  = (\pwm_down|rcvr|tsr [3] & (F1_rsr2[3] & (\pwm_down|down_deal|rsr2 [2] $ (!\pwm_down|rcvr|tsr [2])))) # (!\pwm_down|rcvr|tsr [3] & (!F1_rsr2[3] & (\pwm_down|down_deal|rsr2 [2] $ (!\pwm_down|rcvr|tsr [2]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [3]),
	.datab(\pwm_down|down_deal|rsr2 [2]),
	.datac(\pwm_down|down_deal|rsr1~4_combout ),
	.datad(\pwm_down|rcvr|tsr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~1 ),
	.regout(\pwm_down|down_deal|rsr2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[3] .lut_mask = "8421";
defparam \pwm_down|down_deal|rsr2[3] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[3] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[3] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[3] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \pwm_down|down_deal|rsr2[6] (
// Equation(s):
// \pwm_down|down_deal|rsr2 [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr2[12]~0_combout , \pwm_down|down_deal|rsr1~9 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rsr1~9 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rsr2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[6] .lut_mask = "0000";
defparam \pwm_down|down_deal|rsr2[6] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[6] .output_mode = "reg_only";
defparam \pwm_down|down_deal|rsr2[6] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[6] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \pwm_down|down_deal|rsr2[7] (
// Equation(s):
// \pwm_down|down_deal|Equal6~3  = (\pwm_down|down_deal|rsr2 [6] & (\pwm_down|rcvr|tsr [6] & (\pwm_down|rcvr|tsr [7] $ (!F1_rsr2[7])))) # (!\pwm_down|down_deal|rsr2 [6] & (!\pwm_down|rcvr|tsr [6] & (\pwm_down|rcvr|tsr [7] $ (!F1_rsr2[7]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr2 [6]),
	.datab(\pwm_down|rcvr|tsr [7]),
	.datac(\pwm_down|down_deal|rsr1~8 ),
	.datad(\pwm_down|rcvr|tsr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~3 ),
	.regout(\pwm_down|down_deal|rsr2 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[7] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr2[7] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[7] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[7] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[7] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \pwm_down|down_deal|Equal6~4 (
// Equation(s):
// \pwm_down|down_deal|Equal6~4_combout  = (\pwm_down|down_deal|Equal6~0  & (\pwm_down|down_deal|Equal6~2  & (\pwm_down|down_deal|Equal6~1  & \pwm_down|down_deal|Equal6~3 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal6~0 ),
	.datab(\pwm_down|down_deal|Equal6~2 ),
	.datac(\pwm_down|down_deal|Equal6~1 ),
	.datad(\pwm_down|down_deal|Equal6~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal6~4 .lut_mask = "8000";
defparam \pwm_down|down_deal|Equal6~4 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal6~4 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal6~4 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal6~4 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \pwm_down|down_deal|cs~9 (
// Equation(s):
// \pwm_down|down_deal|cs~9_combout  = (\pwm_down|down_deal|always2~1_combout  & (!\pwm_down|down_deal|Equal5~12_combout  & ((!\pwm_down|down_deal|Equal6~4_combout ) # (!\pwm_down|down_deal|Equal6~13_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal6~13_combout ),
	.datab(\pwm_down|down_deal|always2~1_combout ),
	.datac(\pwm_down|down_deal|Equal5~12_combout ),
	.datad(\pwm_down|down_deal|Equal6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|cs~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cs~9 .lut_mask = "040c";
defparam \pwm_down|down_deal|cs~9 .operation_mode = "normal";
defparam \pwm_down|down_deal|cs~9 .output_mode = "comb_only";
defparam \pwm_down|down_deal|cs~9 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cs~9 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cs~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \pwm_down|down_deal|cs.10 (
// Equation(s):
// \pwm_down|down_deal|cs.10~regout  = DFFEAS((\pwm_down|down_deal|cs.01~regout  & ((\pwm_down|down_deal|cs~9_combout ) # ((\pwm_down|down_deal|cs.10~regout  & \pwm_down|down_deal|cs~8_combout )))) # (!\pwm_down|down_deal|cs.01~regout  & 
// (\pwm_down|down_deal|cs.10~regout  & (\pwm_down|down_deal|cs~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cs.01~regout ),
	.datab(\pwm_down|down_deal|cs.10~regout ),
	.datac(\pwm_down|down_deal|cs~8_combout ),
	.datad(\pwm_down|down_deal|cs~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cs.10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cs.10 .lut_mask = "eac0";
defparam \pwm_down|down_deal|cs.10 .operation_mode = "normal";
defparam \pwm_down|down_deal|cs.10 .output_mode = "reg_only";
defparam \pwm_down|down_deal|cs.10 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cs.10 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cs.10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \pwm_down|down_deal|cs.00 (
// Equation(s):
// \pwm_down|down_deal|cs.00~regout  = DFFEAS((\pwm_down|down_deal|cs~8_combout  & ((\pwm_down|down_deal|cs.00~regout ) # ((!\pwm_down|down_deal|cs.10~regout  & \pwm_down|down_deal|cs~9_combout )))) # (!\pwm_down|down_deal|cs~8_combout  & 
// (!\pwm_down|down_deal|cs.10~regout  & ((\pwm_down|down_deal|cs~9_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cs~8_combout ),
	.datab(\pwm_down|down_deal|cs.10~regout ),
	.datac(\pwm_down|down_deal|cs.00~regout ),
	.datad(\pwm_down|down_deal|cs~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cs.00~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cs.00 .lut_mask = "b3a0";
defparam \pwm_down|down_deal|cs.00 .operation_mode = "normal";
defparam \pwm_down|down_deal|cs.00 .output_mode = "reg_only";
defparam \pwm_down|down_deal|cs.00 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cs.00 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cs.00 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \pwm_down|down_deal|cs.01 (
// Equation(s):
// \pwm_down|down_deal|cs.01~regout  = DFFEAS((\pwm_down|down_deal|cs.01~regout  & ((\pwm_down|down_deal|cs~8_combout ) # ((!\pwm_down|down_deal|cs.00~regout  & \pwm_down|down_deal|cs~9_combout )))) # (!\pwm_down|down_deal|cs.01~regout  & 
// (!\pwm_down|down_deal|cs.00~regout  & ((\pwm_down|down_deal|cs~9_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cs.01~regout ),
	.datab(\pwm_down|down_deal|cs.00~regout ),
	.datac(\pwm_down|down_deal|cs~8_combout ),
	.datad(\pwm_down|down_deal|cs~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cs.01~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cs.01 .lut_mask = "b3a0";
defparam \pwm_down|down_deal|cs.01 .operation_mode = "normal";
defparam \pwm_down|down_deal|cs.01 .output_mode = "reg_only";
defparam \pwm_down|down_deal|cs.01 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cs.01 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cs.01 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \pwm_down|down_deal|rsr1[16]~2 (
// Equation(s):
// \pwm_down|down_deal|rsr1[16]~2_combout  = (\pwm_down|down_deal|always2~1_combout  & (!\pwm_down|down_deal|cs.01~regout  & ((!\pwm_down|down_deal|always2~2_combout )))) # (!\pwm_down|down_deal|always2~1_combout  & 
// (((!\pwm_down|down_deal|LessThan0~3_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|cs.01~regout ),
	.datab(\pwm_down|down_deal|always2~1_combout ),
	.datac(\pwm_down|down_deal|LessThan0~3_combout ),
	.datad(\pwm_down|down_deal|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|rsr1[16]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr1[16]~2 .lut_mask = "0347";
defparam \pwm_down|down_deal|rsr1[16]~2 .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr1[16]~2 .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr1[16]~2 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr1[16]~2 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr1[16]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \pwm_down|down_deal|rsr2[12] (
// Equation(s):
// \pwm_down|down_deal|rsr2 [12] = DFFEAS((((\pwm_down|down_deal|rsr1~15 ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr2[12]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|down_deal|rsr1~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rsr2 [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[12] .lut_mask = "ff00";
defparam \pwm_down|down_deal|rsr2[12] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[12] .output_mode = "reg_only";
defparam \pwm_down|down_deal|rsr2[12] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[12] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \pwm_down|down_deal|rsr2[13] (
// Equation(s):
// \pwm_down|down_deal|Equal6~7  = (\pwm_down|down_deal|rsr2 [12] & (\pwm_down|rcvr|tsr [12] & (\pwm_down|rcvr|tsr [13] $ (!F1_rsr2[13])))) # (!\pwm_down|down_deal|rsr2 [12] & (!\pwm_down|rcvr|tsr [12] & (\pwm_down|rcvr|tsr [13] $ (!F1_rsr2[13]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr2 [12]),
	.datab(\pwm_down|rcvr|tsr [13]),
	.datac(\pwm_down|down_deal|rsr1~14 ),
	.datad(\pwm_down|rcvr|tsr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~7 ),
	.regout(\pwm_down|down_deal|rsr2 [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[13] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr2[13] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[13] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[13] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[13] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \pwm_down|down_deal|rsr2[8] (
// Equation(s):
// \pwm_down|down_deal|rsr2 [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr2[12]~0_combout , \pwm_down|down_deal|rsr1~11 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rsr1~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rsr2 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[8] .lut_mask = "0000";
defparam \pwm_down|down_deal|rsr2[8] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[8] .output_mode = "reg_only";
defparam \pwm_down|down_deal|rsr2[8] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[8] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \pwm_down|down_deal|rsr2[9] (
// Equation(s):
// \pwm_down|down_deal|Equal6~5  = (\pwm_down|down_deal|rsr2 [8] & (\pwm_down|rcvr|tsr [8] & (\pwm_down|rcvr|tsr [9] $ (!F1_rsr2[9])))) # (!\pwm_down|down_deal|rsr2 [8] & (!\pwm_down|rcvr|tsr [8] & (\pwm_down|rcvr|tsr [9] $ (!F1_rsr2[9]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rsr2 [8]),
	.datab(\pwm_down|rcvr|tsr [9]),
	.datac(\pwm_down|down_deal|rsr1~10 ),
	.datad(\pwm_down|rcvr|tsr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~5 ),
	.regout(\pwm_down|down_deal|rsr2 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[9] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr2[9] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[9] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[9] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[9] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \pwm_down|down_deal|rsr2[10] (
// Equation(s):
// \pwm_down|down_deal|rsr2 [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr2[12]~0_combout , \pwm_down|down_deal|rsr1~13 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rsr1~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rsr2 [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[10] .lut_mask = "0000";
defparam \pwm_down|down_deal|rsr2[10] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[10] .output_mode = "reg_only";
defparam \pwm_down|down_deal|rsr2[10] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[10] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \pwm_down|down_deal|rsr2[11] (
// Equation(s):
// \pwm_down|down_deal|Equal6~6  = (\pwm_down|rcvr|tsr [10] & (\pwm_down|down_deal|rsr2 [10] & (\pwm_down|rcvr|tsr [11] $ (!F1_rsr2[11])))) # (!\pwm_down|rcvr|tsr [10] & (!\pwm_down|down_deal|rsr2 [10] & (\pwm_down|rcvr|tsr [11] $ (!F1_rsr2[11]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [10]),
	.datab(\pwm_down|rcvr|tsr [11]),
	.datac(\pwm_down|down_deal|rsr1~12 ),
	.datad(\pwm_down|down_deal|rsr2 [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~6 ),
	.regout(\pwm_down|down_deal|rsr2 [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[11] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr2[11] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[11] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[11] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[11] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \pwm_down|down_deal|rsr2[14] (
// Equation(s):
// \pwm_down|down_deal|rsr2 [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|rsr2[12]~0_combout , \pwm_down|down_deal|rsr1~17 , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rsr1~17 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rsr2 [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[14] .lut_mask = "0000";
defparam \pwm_down|down_deal|rsr2[14] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[14] .output_mode = "reg_only";
defparam \pwm_down|down_deal|rsr2[14] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[14] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rsr2[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \pwm_down|down_deal|rsr2[15] (
// Equation(s):
// \pwm_down|down_deal|Equal6~8  = (\pwm_down|rcvr|tsr [14] & (\pwm_down|down_deal|rsr2 [14] & (\pwm_down|rcvr|tsr [15] $ (!F1_rsr2[15])))) # (!\pwm_down|rcvr|tsr [14] & (!\pwm_down|down_deal|rsr2 [14] & (\pwm_down|rcvr|tsr [15] $ (!F1_rsr2[15]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [14]),
	.datab(\pwm_down|rcvr|tsr [15]),
	.datac(\pwm_down|down_deal|rsr1~16 ),
	.datad(\pwm_down|down_deal|rsr2 [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|rsr2[12]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~8 ),
	.regout(\pwm_down|down_deal|rsr2 [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rsr2[15] .lut_mask = "8241";
defparam \pwm_down|down_deal|rsr2[15] .operation_mode = "normal";
defparam \pwm_down|down_deal|rsr2[15] .output_mode = "comb_only";
defparam \pwm_down|down_deal|rsr2[15] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rsr2[15] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|rsr2[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \pwm_down|down_deal|Equal6~9 (
// Equation(s):
// \pwm_down|down_deal|Equal6~9_combout  = (\pwm_down|down_deal|Equal6~7  & (\pwm_down|down_deal|Equal6~5  & (\pwm_down|down_deal|Equal6~6  & \pwm_down|down_deal|Equal6~8 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal6~7 ),
	.datab(\pwm_down|down_deal|Equal6~5 ),
	.datac(\pwm_down|down_deal|Equal6~6 ),
	.datad(\pwm_down|down_deal|Equal6~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal6~9 .lut_mask = "8000";
defparam \pwm_down|down_deal|Equal6~9 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal6~9 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal6~9 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal6~9 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \pwm_down|down_deal|always2~2 (
// Equation(s):
// \pwm_down|down_deal|always2~2_combout  = (\pwm_down|down_deal|Equal5~12_combout ) # ((\pwm_down|down_deal|Equal6~9_combout  & (\pwm_down|down_deal|Equal6~12  & \pwm_down|down_deal|Equal6~4_combout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal6~9_combout ),
	.datab(\pwm_down|down_deal|Equal6~12 ),
	.datac(\pwm_down|down_deal|Equal5~12_combout ),
	.datad(\pwm_down|down_deal|Equal6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|always2~2 .lut_mask = "f8f0";
defparam \pwm_down|down_deal|always2~2 .operation_mode = "normal";
defparam \pwm_down|down_deal|always2~2 .output_mode = "comb_only";
defparam \pwm_down|down_deal|always2~2 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|always2~2 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \pwm_down|rcvr|tsr[18] (
// Equation(s):
// \pwm_down|down_deal|fre_data[15]~5  = (\pwm_down|rcvr|tsr [17] & (\pwm_down|rcvr|tsr [19] & (!G1_tsr[18] & \pwm_down|down_deal|always2~2_combout )))
// \pwm_down|rcvr|tsr [18] = DFFEAS(\pwm_down|down_deal|fre_data[15]~5 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [17], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [17]),
	.datab(\pwm_down|rcvr|tsr [19]),
	.datac(\pwm_down|rcvr|tsr [17]),
	.datad(\pwm_down|down_deal|always2~2_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|fre_data[15]~5 ),
	.regout(\pwm_down|rcvr|tsr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[18] .lut_mask = "0800";
defparam \pwm_down|rcvr|tsr[18] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[18] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[18] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[18] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \pwm_down|rcvr|tsr[19] (
// Equation(s):
// \pwm_down|down_deal|fre_data[15]~2  = (((G1_tsr[19] & !\pwm_down|rcvr|tsr [18])))
// \pwm_down|rcvr|tsr [19] = DFFEAS(\pwm_down|down_deal|fre_data[15]~2 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [18]),
	.datad(\pwm_down|rcvr|tsr [18]),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|fre_data[15]~2 ),
	.regout(\pwm_down|rcvr|tsr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[19] .lut_mask = "00f0";
defparam \pwm_down|rcvr|tsr[19] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[19] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[19] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[19] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \pwm_down|down_deal|cmd_over (
// Equation(s):
// \pwm_down|down_deal|cmd_over~regout  = DFFEAS((\pwm_down|down_deal|always2~1_combout  & ((\pwm_down|down_deal|cmd_over~regout ) # ((!\pwm_down|rcvr|tsr [16] & \pwm_down|down_deal|fre_data[15]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|always2~1_combout ),
	.datab(\pwm_down|rcvr|tsr [16]),
	.datac(\pwm_down|down_deal|fre_data[15]~5 ),
	.datad(\pwm_down|down_deal|cmd_over~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cmd_over~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_over .lut_mask = "aa20";
defparam \pwm_down|down_deal|cmd_over .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_over .output_mode = "reg_only";
defparam \pwm_down|down_deal|cmd_over .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_over .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cmd_over .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \pwm_down|down_deal|cmd_data[8] (
// Equation(s):
// \pwm_down|down_deal|cmd_data [8] = DFFEAS((((\pwm_down|rcvr|tsr [8]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cmd_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[8] .lut_mask = "ff00";
defparam \pwm_down|down_deal|cmd_data[8] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[8] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cmd_data[8] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[8] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cmd_data[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \pwm_down|down_deal|cmd_data[4] (
// Equation(s):
// \pwm_down|down_deal|Equal10~1  = (\pwm_down|down_deal|cmd_data [0] & (\pwm_down|down_deal|cmd_data [12] & (F1_cmd_data[4] & \pwm_down|down_deal|cmd_data [8])))
// \pwm_down|down_deal|cmd_data [4] = DFFEAS(\pwm_down|down_deal|Equal10~1 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cmd_data [0]),
	.datab(\pwm_down|down_deal|cmd_data [12]),
	.datac(\pwm_down|rcvr|tsr [4]),
	.datad(\pwm_down|down_deal|cmd_data [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal10~1 ),
	.regout(\pwm_down|down_deal|cmd_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[4] .lut_mask = "8000";
defparam \pwm_down|down_deal|cmd_data[4] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[4] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|cmd_data[4] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[4] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|cmd_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \pwm_down|down_deal|cmd_data[14] (
// Equation(s):
// \pwm_down|down_deal|cmd_data [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cmd_data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[14] .lut_mask = "0000";
defparam \pwm_down|down_deal|cmd_data[14] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[14] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cmd_data[14] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[14] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cmd_data[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \pwm_down|down_deal|cmd_data[10] (
// Equation(s):
// \pwm_down|down_deal|cmd_data [10] = DFFEAS((((\pwm_down|rcvr|tsr [10]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cmd_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[10] .lut_mask = "ff00";
defparam \pwm_down|down_deal|cmd_data[10] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[10] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cmd_data[10] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[10] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cmd_data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \pwm_down|down_deal|cmd_data[2] (
// Equation(s):
// \pwm_down|down_deal|Equal11~0  = (!\pwm_down|down_deal|cmd_data [6] & (!\pwm_down|down_deal|cmd_data [10] & (!F1_cmd_data[2] & !\pwm_down|down_deal|cmd_data [14])))
// \pwm_down|down_deal|cmd_data [2] = DFFEAS(\pwm_down|down_deal|Equal11~0 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cmd_data [6]),
	.datab(\pwm_down|down_deal|cmd_data [10]),
	.datac(\pwm_down|rcvr|tsr [2]),
	.datad(\pwm_down|down_deal|cmd_data [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal11~0 ),
	.regout(\pwm_down|down_deal|cmd_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[2] .lut_mask = "0001";
defparam \pwm_down|down_deal|cmd_data[2] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[2] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|cmd_data[2] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[2] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|cmd_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \pwm_down|down_deal|cmd_data[6] (
// Equation(s):
// \pwm_down|down_deal|Equal12~0  = (\pwm_down|down_deal|cmd_data [14] & (\pwm_down|down_deal|cmd_data [2] & (F1_cmd_data[6] & \pwm_down|down_deal|cmd_data [10])))
// \pwm_down|down_deal|cmd_data [6] = DFFEAS(\pwm_down|down_deal|Equal12~0 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cmd_data [14]),
	.datab(\pwm_down|down_deal|cmd_data [2]),
	.datac(\pwm_down|rcvr|tsr [6]),
	.datad(\pwm_down|down_deal|cmd_data [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal12~0 ),
	.regout(\pwm_down|down_deal|cmd_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[6] .lut_mask = "8000";
defparam \pwm_down|down_deal|cmd_data[6] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[6] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|cmd_data[6] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[6] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|cmd_data[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \pwm_down|down_deal|cmd_data[15] (
// Equation(s):
// \pwm_down|down_deal|cmd_data [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cmd_data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[15] .lut_mask = "0000";
defparam \pwm_down|down_deal|cmd_data[15] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[15] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cmd_data[15] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[15] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cmd_data[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \pwm_down|down_deal|cmd_data[7] (
// Equation(s):
// \pwm_down|down_deal|check~1  = (!\pwm_down|down_deal|start~regout  & (\pwm_down|down_deal|cmd_data [3] & (F1_cmd_data[7] & \pwm_down|down_deal|cmd_over~regout )))
// \pwm_down|down_deal|cmd_data [7] = DFFEAS(\pwm_down|down_deal|check~1 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(\pwm_down|down_deal|cmd_data [3]),
	.datac(\pwm_down|rcvr|tsr [7]),
	.datad(\pwm_down|down_deal|cmd_over~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|check~1 ),
	.regout(\pwm_down|down_deal|cmd_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[7] .lut_mask = "4000";
defparam \pwm_down|down_deal|cmd_data[7] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[7] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|cmd_data[7] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[7] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|cmd_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \pwm_down|down_deal|cmd_data[13] (
// Equation(s):
// \pwm_down|down_deal|cmd_data [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cmd_data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[13] .lut_mask = "0000";
defparam \pwm_down|down_deal|cmd_data[13] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[13] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cmd_data[13] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[13] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cmd_data[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \pwm_down|down_deal|cmd_data[9] (
// Equation(s):
// \pwm_down|down_deal|cmd_data [9] = DFFEAS((((\pwm_down|rcvr|tsr [9]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cmd_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[9] .lut_mask = "ff00";
defparam \pwm_down|down_deal|cmd_data[9] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[9] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cmd_data[9] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[9] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cmd_data[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \pwm_down|down_deal|cmd_data[1] (
// Equation(s):
// \pwm_down|down_deal|Equal13~0  = (!\pwm_down|down_deal|cmd_data [13] & (!\pwm_down|down_deal|cmd_data [5] & (!F1_cmd_data[1] & !\pwm_down|down_deal|cmd_data [9])))
// \pwm_down|down_deal|cmd_data [1] = DFFEAS(\pwm_down|down_deal|Equal13~0 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cmd_data [13]),
	.datab(\pwm_down|down_deal|cmd_data [5]),
	.datac(\pwm_down|rcvr|tsr [1]),
	.datad(\pwm_down|down_deal|cmd_data [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal13~0 ),
	.regout(\pwm_down|down_deal|cmd_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[1] .lut_mask = "0001";
defparam \pwm_down|down_deal|cmd_data[1] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[1] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|cmd_data[1] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[1] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|cmd_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \pwm_down|down_deal|cmd_data[5] (
// Equation(s):
// \pwm_down|down_deal|Equal11~1  = (\pwm_down|down_deal|cmd_data [13] & (\pwm_down|down_deal|cmd_data [1] & (F1_cmd_data[5] & \pwm_down|down_deal|cmd_data [9])))
// \pwm_down|down_deal|cmd_data [5] = DFFEAS(\pwm_down|down_deal|Equal11~1 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cmd_data [13]),
	.datab(\pwm_down|down_deal|cmd_data [1]),
	.datac(\pwm_down|rcvr|tsr [5]),
	.datad(\pwm_down|down_deal|cmd_data [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal11~1 ),
	.regout(\pwm_down|down_deal|cmd_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[5] .lut_mask = "8000";
defparam \pwm_down|down_deal|cmd_data[5] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[5] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|cmd_data[5] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[5] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|cmd_data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \pwm_down|down_deal|check~2 (
// Equation(s):
// \pwm_down|down_deal|check~2_combout  = (\pwm_down|down_deal|Equal11~0  & (\pwm_down|down_deal|check~1  & (\pwm_down|down_deal|check~0  & \pwm_down|down_deal|Equal13~0 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal11~0 ),
	.datab(\pwm_down|down_deal|check~1 ),
	.datac(\pwm_down|down_deal|check~0 ),
	.datad(\pwm_down|down_deal|Equal13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|check~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|check~2 .lut_mask = "8000";
defparam \pwm_down|down_deal|check~2 .operation_mode = "normal";
defparam \pwm_down|down_deal|check~2 .output_mode = "comb_only";
defparam \pwm_down|down_deal|check~2 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|check~2 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|check~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \pwm_down|down_deal|cmd_data[11] (
// Equation(s):
// \pwm_down|down_deal|check~3  = ((\pwm_down|down_deal|cmd_data [15] & (F1_cmd_data[11] & \pwm_down|down_deal|check~2_combout )))
// \pwm_down|down_deal|cmd_data [11] = DFFEAS(\pwm_down|down_deal|check~3 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|cmd_data [15]),
	.datac(\pwm_down|rcvr|tsr [11]),
	.datad(\pwm_down|down_deal|check~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|check~3 ),
	.regout(\pwm_down|down_deal|cmd_data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[11] .lut_mask = "c000";
defparam \pwm_down|down_deal|cmd_data[11] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[11] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|cmd_data[11] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[11] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|cmd_data[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \pwm_down|down_deal|cmd_data[3] (
// Equation(s):
// \pwm_down|down_deal|Equal10~0  = (!\pwm_down|down_deal|cmd_data [7] & (!\pwm_down|down_deal|cmd_data [11] & (!F1_cmd_data[3] & !\pwm_down|down_deal|cmd_data [15])))
// \pwm_down|down_deal|cmd_data [3] = DFFEAS(\pwm_down|down_deal|Equal10~0 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cmd_data [7]),
	.datab(\pwm_down|down_deal|cmd_data [11]),
	.datac(\pwm_down|rcvr|tsr [3]),
	.datad(\pwm_down|down_deal|cmd_data [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal10~0 ),
	.regout(\pwm_down|down_deal|cmd_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[3] .lut_mask = "0001";
defparam \pwm_down|down_deal|cmd_data[3] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[3] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|cmd_data[3] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[3] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|cmd_data[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \pwm_down|down_deal|Equal10~2 (
// Equation(s):
// \pwm_down|down_deal|Equal10~2_combout  = (\pwm_down|down_deal|Equal10~1  & (\pwm_down|down_deal|Equal11~0  & (\pwm_down|down_deal|Equal10~0  & \pwm_down|down_deal|Equal13~0 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal10~1 ),
	.datab(\pwm_down|down_deal|Equal11~0 ),
	.datac(\pwm_down|down_deal|Equal10~0 ),
	.datad(\pwm_down|down_deal|Equal13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal10~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal10~2 .lut_mask = "8000";
defparam \pwm_down|down_deal|Equal10~2 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal10~2 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal10~2 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal10~2 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal10~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \pwm_down|down_deal|Equal11~2 (
// Equation(s):
// \pwm_down|down_deal|Equal11~2_combout  = ((\pwm_down|down_deal|check~0  & (\pwm_down|down_deal|Equal10~0  & \pwm_down|down_deal|Equal11~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|check~0 ),
	.datac(\pwm_down|down_deal|Equal10~0 ),
	.datad(\pwm_down|down_deal|Equal11~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal11~2 .lut_mask = "c000";
defparam \pwm_down|down_deal|Equal11~2 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal11~2 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal11~2 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal11~2 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal11~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \pwm_down|down_deal|start~0 (
// Equation(s):
// \pwm_down|down_deal|start~0_combout  = (\pwm_down|down_deal|start~regout  & (((!\pwm_down|down_deal|Equal12~0  & !\pwm_down|down_deal|Equal11~0 )) # (!\pwm_down|down_deal|Equal11~2_combout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(\pwm_down|down_deal|Equal12~0 ),
	.datac(\pwm_down|down_deal|Equal11~0 ),
	.datad(\pwm_down|down_deal|Equal11~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|start~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|start~0 .lut_mask = "02aa";
defparam \pwm_down|down_deal|start~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|start~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|start~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|start~0 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|start~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \pwm_down|down_deal|Equal13~1 (
// Equation(s):
// \pwm_down|down_deal|Equal13~1_combout  = (\pwm_down|down_deal|Equal10~0  & (\pwm_down|down_deal|Equal12~0  & (\pwm_down|down_deal|check~0  & \pwm_down|down_deal|Equal13~0 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|Equal10~0 ),
	.datab(\pwm_down|down_deal|Equal12~0 ),
	.datac(\pwm_down|down_deal|check~0 ),
	.datad(\pwm_down|down_deal|Equal13~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal13~1 .lut_mask = "8000";
defparam \pwm_down|down_deal|Equal13~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal13~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal13~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal13~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \pwm_down|down_deal|rst (
// Equation(s):
// \pwm_down|down_deal|rst~regout  = DFFEAS((\pwm_down|down_deal|cmd_over~regout  & ((\pwm_down|down_deal|rst~regout ) # ((!\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|Equal13~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cmd_over~regout ),
	.datab(\pwm_down|down_deal|start~regout ),
	.datac(\pwm_down|down_deal|rst~regout ),
	.datad(\pwm_down|down_deal|Equal13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|rst .lut_mask = "a2a0";
defparam \pwm_down|down_deal|rst .operation_mode = "normal";
defparam \pwm_down|down_deal|rst .output_mode = "reg_only";
defparam \pwm_down|down_deal|rst .register_cascade_mode = "off";
defparam \pwm_down|down_deal|rst .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|rst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \pwm_down|down_deal|lock_delay (
// Equation(s):
// \pwm_down|down_deal|lock_delay~regout  = DFFEAS((\pwm_down|down_deal|lock_delay~regout  & (\pwm_down|down_deal|LessThan0~3_combout  & ((!\pwm_down|down_deal|always0~0 )))) # (!\pwm_down|down_deal|lock_delay~regout  & (((!\pwm_down|down_deal|Lockn~regout  
// & \pwm_down|down_deal|always0~0 )))), GLOBAL(\clk~combout ), VCC, , !\pwm_down|down_deal|rst~regout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|LessThan0~3_combout ),
	.datab(\pwm_down|down_deal|lock_delay~regout ),
	.datac(\pwm_down|down_deal|Lockn~regout ),
	.datad(\pwm_down|down_deal|always0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pwm_down|down_deal|rst~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|lock_delay~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|lock_delay .lut_mask = "0388";
defparam \pwm_down|down_deal|lock_delay .operation_mode = "normal";
defparam \pwm_down|down_deal|lock_delay .output_mode = "reg_only";
defparam \pwm_down|down_deal|lock_delay .register_cascade_mode = "off";
defparam \pwm_down|down_deal|lock_delay .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|lock_delay .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \pwm_down|down_deal|Lockn (
// Equation(s):
// \pwm_down|down_deal|Lockn~regout  = DFFEAS((\pwm_down|down_deal|Lockn~regout ) # ((\pwm_down|down_deal|lock_delay~regout  & ((\pwm_down|down_deal|always0~0 )))), GLOBAL(\clk~combout ), !GLOBAL(\pwm_down|down_deal|rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|Lockn~regout ),
	.datab(\pwm_down|down_deal|lock_delay~regout ),
	.datac(vcc),
	.datad(\pwm_down|down_deal|always0~0 ),
	.aclr(\pwm_down|down_deal|rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|Lockn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Lockn .lut_mask = "eeaa";
defparam \pwm_down|down_deal|Lockn .operation_mode = "normal";
defparam \pwm_down|down_deal|Lockn .output_mode = "reg_only";
defparam \pwm_down|down_deal|Lockn .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Lockn .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Lockn .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \pwm_down|down_deal|always1~1 (
// Equation(s):
// \pwm_down|down_deal|always1~1_combout  = ((\pwm_down|rcvr|over~regout  & (!\pwm_down|rcvr|tsr [2] & \pwm_down|down_deal|always1~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|rcvr|over~regout ),
	.datac(\pwm_down|rcvr|tsr [2]),
	.datad(\pwm_down|down_deal|always1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|always1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|always1~1 .lut_mask = "0c00";
defparam \pwm_down|down_deal|always1~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|always1~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|always1~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|always1~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|always1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \pwm_down|PWM|Add1~5 (
// Equation(s):
// \pwm_down|PWM|Add1~5_combout  = ((!\pwm_down|PWM|comp_tri [0]))
// \pwm_down|PWM|Add1~7  = CARRY(((\pwm_down|PWM|comp_tri [0])))
// \pwm_down|PWM|Add1~7COUT1_94  = CARRY(((\pwm_down|PWM|comp_tri [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~7 ),
	.cout1(\pwm_down|PWM|Add1~7COUT1_94 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~5 .lut_mask = "33cc";
defparam \pwm_down|PWM|Add1~5 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~5 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~5 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~5 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxii_lcell \pwm_down|PWM|Add0~5 (
// Equation(s):
// \pwm_down|PWM|Add0~5_combout  = ((!\pwm_down|PWM|comp_tri [0]))
// \pwm_down|PWM|Add0~7  = CARRY(((\pwm_down|PWM|comp_tri [0])))
// \pwm_down|PWM|Add0~7COUT1_94  = CARRY(((\pwm_down|PWM|comp_tri [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~7 ),
	.cout1(\pwm_down|PWM|Add0~7COUT1_94 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~5 .lut_mask = "33cc";
defparam \pwm_down|PWM|Add0~5 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~5 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~5 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~5 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N3
maxii_lcell \pwm_down|PWM|Add0~0 (
// Equation(s):
// \pwm_down|PWM|Add0~0_combout  = (\pwm_down|PWM|comp_tri [1] $ ((\pwm_down|PWM|Add0~7 )))
// \pwm_down|PWM|Add0~2  = CARRY(((!\pwm_down|PWM|Add0~7 ) # (!\pwm_down|PWM|comp_tri [1])))
// \pwm_down|PWM|Add0~2COUT1_96  = CARRY(((!\pwm_down|PWM|Add0~7COUT1_94 ) # (!\pwm_down|PWM|comp_tri [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add0~7 ),
	.cin1(\pwm_down|PWM|Add0~7COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~2 ),
	.cout1(\pwm_down|PWM|Add0~2COUT1_96 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~0 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~0 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~0 .lut_mask = "3c3f";
defparam \pwm_down|PWM|Add0~0 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxii_lcell \pwm_down|PWM|Add0~15 (
// Equation(s):
// \pwm_down|PWM|Add0~15_combout  = (\pwm_down|PWM|comp_tri [2] $ ((!\pwm_down|PWM|Add0~2 )))
// \pwm_down|PWM|Add0~17  = CARRY(((\pwm_down|PWM|comp_tri [2] & !\pwm_down|PWM|Add0~2COUT1_96 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add0~2 ),
	.cin1(\pwm_down|PWM|Add0~2COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~15_combout ),
	.regout(),
	.cout(\pwm_down|PWM|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add0~15 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~15 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~15 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add0~15 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~15 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~15 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~15 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \pwm_down|PWM|Add1~10 (
// Equation(s):
// \pwm_down|PWM|Add1~10_combout  = (\pwm_down|PWM|comp_tri [3] $ ((!\pwm_down|PWM|Add1~17 )))
// \pwm_down|PWM|Add1~12  = CARRY(((!\pwm_down|PWM|comp_tri [3] & !\pwm_down|PWM|Add1~17 )))
// \pwm_down|PWM|Add1~12COUT1_98  = CARRY(((!\pwm_down|PWM|comp_tri [3] & !\pwm_down|PWM|Add1~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~12 ),
	.cout1(\pwm_down|PWM|Add1~12COUT1_98 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~10 .cin_used = "true";
defparam \pwm_down|PWM|Add1~10 .lut_mask = "c303";
defparam \pwm_down|PWM|Add1~10 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~10 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~10 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~10 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N5
maxii_lcell \pwm_down|PWM|Add0~10 (
// Equation(s):
// \pwm_down|PWM|Add0~10_combout  = (\pwm_down|PWM|comp_tri [3] $ ((\pwm_down|PWM|Add0~17 )))
// \pwm_down|PWM|Add0~12  = CARRY(((!\pwm_down|PWM|Add0~17 ) # (!\pwm_down|PWM|comp_tri [3])))
// \pwm_down|PWM|Add0~12COUT1_98  = CARRY(((!\pwm_down|PWM|Add0~17 ) # (!\pwm_down|PWM|comp_tri [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~12 ),
	.cout1(\pwm_down|PWM|Add0~12COUT1_98 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~10 .cin_used = "true";
defparam \pwm_down|PWM|Add0~10 .lut_mask = "3c3f";
defparam \pwm_down|PWM|Add0~10 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~10 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~10 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~10 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N0
maxii_lcell \pwm_down|PWM|comp_tri[3] (
// Equation(s):
// \pwm_down|PWM|comp_tri [3] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add1~10_combout )) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add0~10_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add1~10_combout ),
	.datac(\pwm_down|PWM|Add0~10_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[3] .lut_mask = "ccf0";
defparam \pwm_down|PWM|comp_tri[3] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[3] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[3] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[3] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N6
maxii_lcell \pwm_down|PWM|Add0~25 (
// Equation(s):
// \pwm_down|PWM|Add0~25_combout  = (\pwm_down|PWM|comp_tri [4] $ ((!(!\pwm_down|PWM|Add0~17  & \pwm_down|PWM|Add0~12 ) # (\pwm_down|PWM|Add0~17  & \pwm_down|PWM|Add0~12COUT1_98 ))))
// \pwm_down|PWM|Add0~27  = CARRY(((\pwm_down|PWM|comp_tri [4] & !\pwm_down|PWM|Add0~12 )))
// \pwm_down|PWM|Add0~27COUT1_100  = CARRY(((\pwm_down|PWM|comp_tri [4] & !\pwm_down|PWM|Add0~12COUT1_98 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~17 ),
	.cin0(\pwm_down|PWM|Add0~12 ),
	.cin1(\pwm_down|PWM|Add0~12COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~27 ),
	.cout1(\pwm_down|PWM|Add0~27COUT1_100 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~25 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~25 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~25 .cin_used = "true";
defparam \pwm_down|PWM|Add0~25 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add0~25 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~25 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~25 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~25 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \pwm_down|PWM|Add1~25 (
// Equation(s):
// \pwm_down|PWM|Add1~25_combout  = (\pwm_down|PWM|comp_tri [4] $ (((!\pwm_down|PWM|Add1~17  & \pwm_down|PWM|Add1~12 ) # (\pwm_down|PWM|Add1~17  & \pwm_down|PWM|Add1~12COUT1_98 ))))
// \pwm_down|PWM|Add1~27  = CARRY(((\pwm_down|PWM|comp_tri [4]) # (!\pwm_down|PWM|Add1~12 )))
// \pwm_down|PWM|Add1~27COUT1_100  = CARRY(((\pwm_down|PWM|comp_tri [4]) # (!\pwm_down|PWM|Add1~12COUT1_98 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~17 ),
	.cin0(\pwm_down|PWM|Add1~12 ),
	.cin1(\pwm_down|PWM|Add1~12COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~27 ),
	.cout1(\pwm_down|PWM|Add1~27COUT1_100 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~25 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~25 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~25 .cin_used = "true";
defparam \pwm_down|PWM|Add1~25 .lut_mask = "3ccf";
defparam \pwm_down|PWM|Add1~25 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~25 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~25 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~25 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \pwm_down|PWM|comp_tri[4] (
// Equation(s):
// \pwm_down|PWM|comp_tri [4] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~25_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~25_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|Add0~25_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add1~25_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[4] .lut_mask = "f0aa";
defparam \pwm_down|PWM|comp_tri[4] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[4] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[4] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[4] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxii_lcell \pwm_down|PWM|Add0~20 (
// Equation(s):
// \pwm_down|PWM|Add0~20_combout  = (\pwm_down|PWM|comp_tri [5] $ (((!\pwm_down|PWM|Add0~17  & \pwm_down|PWM|Add0~27 ) # (\pwm_down|PWM|Add0~17  & \pwm_down|PWM|Add0~27COUT1_100 ))))
// \pwm_down|PWM|Add0~22  = CARRY(((!\pwm_down|PWM|Add0~27 ) # (!\pwm_down|PWM|comp_tri [5])))
// \pwm_down|PWM|Add0~22COUT1_102  = CARRY(((!\pwm_down|PWM|Add0~27COUT1_100 ) # (!\pwm_down|PWM|comp_tri [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~17 ),
	.cin0(\pwm_down|PWM|Add0~27 ),
	.cin1(\pwm_down|PWM|Add0~27COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~22 ),
	.cout1(\pwm_down|PWM|Add0~22COUT1_102 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~20 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~20 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~20 .cin_used = "true";
defparam \pwm_down|PWM|Add0~20 .lut_mask = "3c3f";
defparam \pwm_down|PWM|Add0~20 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~20 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~20 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~20 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \pwm_down|PWM|Add1~20 (
// Equation(s):
// \pwm_down|PWM|Add1~20_combout  = (\pwm_down|PWM|comp_tri [5] $ ((!(!\pwm_down|PWM|Add1~17  & \pwm_down|PWM|Add1~27 ) # (\pwm_down|PWM|Add1~17  & \pwm_down|PWM|Add1~27COUT1_100 ))))
// \pwm_down|PWM|Add1~22  = CARRY(((!\pwm_down|PWM|comp_tri [5] & !\pwm_down|PWM|Add1~27 )))
// \pwm_down|PWM|Add1~22COUT1_102  = CARRY(((!\pwm_down|PWM|comp_tri [5] & !\pwm_down|PWM|Add1~27COUT1_100 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~17 ),
	.cin0(\pwm_down|PWM|Add1~27 ),
	.cin1(\pwm_down|PWM|Add1~27COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~22 ),
	.cout1(\pwm_down|PWM|Add1~22COUT1_102 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~20 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~20 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~20 .cin_used = "true";
defparam \pwm_down|PWM|Add1~20 .lut_mask = "c303";
defparam \pwm_down|PWM|Add1~20 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~20 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~20 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~20 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \pwm_down|PWM|comp_tri[5] (
// Equation(s):
// \pwm_down|PWM|comp_tri [5] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~20_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~20_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|Add0~20_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.datad(\pwm_down|PWM|Add1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[5] .lut_mask = "fa0a";
defparam \pwm_down|PWM|comp_tri[5] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[5] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[5] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[5] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N8
maxii_lcell \pwm_down|PWM|Add0~35 (
// Equation(s):
// \pwm_down|PWM|Add0~35_combout  = (\pwm_down|PWM|comp_tri [6] $ ((!(!\pwm_down|PWM|Add0~17  & \pwm_down|PWM|Add0~22 ) # (\pwm_down|PWM|Add0~17  & \pwm_down|PWM|Add0~22COUT1_102 ))))
// \pwm_down|PWM|Add0~37  = CARRY(((\pwm_down|PWM|comp_tri [6] & !\pwm_down|PWM|Add0~22 )))
// \pwm_down|PWM|Add0~37COUT1_104  = CARRY(((\pwm_down|PWM|comp_tri [6] & !\pwm_down|PWM|Add0~22COUT1_102 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~17 ),
	.cin0(\pwm_down|PWM|Add0~22 ),
	.cin1(\pwm_down|PWM|Add0~22COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~37 ),
	.cout1(\pwm_down|PWM|Add0~37COUT1_104 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~35 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~35 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~35 .cin_used = "true";
defparam \pwm_down|PWM|Add0~35 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add0~35 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~35 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~35 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~35 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \pwm_down|PWM|Add1~35 (
// Equation(s):
// \pwm_down|PWM|Add1~35_combout  = (\pwm_down|PWM|comp_tri [6] $ (((!\pwm_down|PWM|Add1~17  & \pwm_down|PWM|Add1~22 ) # (\pwm_down|PWM|Add1~17  & \pwm_down|PWM|Add1~22COUT1_102 ))))
// \pwm_down|PWM|Add1~37  = CARRY(((\pwm_down|PWM|comp_tri [6]) # (!\pwm_down|PWM|Add1~22 )))
// \pwm_down|PWM|Add1~37COUT1_104  = CARRY(((\pwm_down|PWM|comp_tri [6]) # (!\pwm_down|PWM|Add1~22COUT1_102 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~17 ),
	.cin0(\pwm_down|PWM|Add1~22 ),
	.cin1(\pwm_down|PWM|Add1~22COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~37 ),
	.cout1(\pwm_down|PWM|Add1~37COUT1_104 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~35 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~35 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~35 .cin_used = "true";
defparam \pwm_down|PWM|Add1~35 .lut_mask = "3ccf";
defparam \pwm_down|PWM|Add1~35 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~35 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~35 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~35 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \pwm_down|PWM|comp_tri[6] (
// Equation(s):
// \pwm_down|PWM|comp_tri [6] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~35_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add0~35_combout ),
	.datac(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.datad(\pwm_down|PWM|Add1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[6] .lut_mask = "fc0c";
defparam \pwm_down|PWM|comp_tri[6] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[6] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[6] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[6] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \pwm_down|PWM|Add1~30 (
// Equation(s):
// \pwm_down|PWM|Add1~30_combout  = (\pwm_down|PWM|comp_tri [7] $ ((!(!\pwm_down|PWM|Add1~17  & \pwm_down|PWM|Add1~37 ) # (\pwm_down|PWM|Add1~17  & \pwm_down|PWM|Add1~37COUT1_104 ))))
// \pwm_down|PWM|Add1~32  = CARRY(((!\pwm_down|PWM|comp_tri [7] & !\pwm_down|PWM|Add1~37COUT1_104 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~17 ),
	.cin0(\pwm_down|PWM|Add1~37 ),
	.cin1(\pwm_down|PWM|Add1~37COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~30_combout ),
	.regout(),
	.cout(\pwm_down|PWM|Add1~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add1~30 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~30 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~30 .cin_used = "true";
defparam \pwm_down|PWM|Add1~30 .lut_mask = "c303";
defparam \pwm_down|PWM|Add1~30 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~30 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~30 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~30 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N9
maxii_lcell \pwm_down|PWM|Add0~30 (
// Equation(s):
// \pwm_down|PWM|Add0~30_combout  = (\pwm_down|PWM|comp_tri [7] $ (((!\pwm_down|PWM|Add0~17  & \pwm_down|PWM|Add0~37 ) # (\pwm_down|PWM|Add0~17  & \pwm_down|PWM|Add0~37COUT1_104 ))))
// \pwm_down|PWM|Add0~32  = CARRY(((!\pwm_down|PWM|Add0~37COUT1_104 ) # (!\pwm_down|PWM|comp_tri [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~17 ),
	.cin0(\pwm_down|PWM|Add0~37 ),
	.cin1(\pwm_down|PWM|Add0~37COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~30_combout ),
	.regout(),
	.cout(\pwm_down|PWM|Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add0~30 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~30 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~30 .cin_used = "true";
defparam \pwm_down|PWM|Add0~30 .lut_mask = "3c3f";
defparam \pwm_down|PWM|Add0~30 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~30 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~30 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~30 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxii_lcell \pwm_down|PWM|Add0~55 (
// Equation(s):
// \pwm_down|PWM|Add0~55_combout  = \pwm_down|PWM|comp_tri [8] $ ((((!\pwm_down|PWM|Add0~32 ))))
// \pwm_down|PWM|Add0~57  = CARRY((\pwm_down|PWM|comp_tri [8] & ((!\pwm_down|PWM|Add0~32 ))))
// \pwm_down|PWM|Add0~57COUT1_106  = CARRY((\pwm_down|PWM|comp_tri [8] & ((!\pwm_down|PWM|Add0~32 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~57 ),
	.cout1(\pwm_down|PWM|Add0~57COUT1_106 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~55 .cin_used = "true";
defparam \pwm_down|PWM|Add0~55 .lut_mask = "a50a";
defparam \pwm_down|PWM|Add0~55 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~55 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~55 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~55 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \pwm_down|PWM|Add1~55 (
// Equation(s):
// \pwm_down|PWM|Add1~55_combout  = (\pwm_down|PWM|comp_tri [8] $ ((\pwm_down|PWM|Add1~32 )))
// \pwm_down|PWM|Add1~57  = CARRY(((\pwm_down|PWM|comp_tri [8]) # (!\pwm_down|PWM|Add1~32 )))
// \pwm_down|PWM|Add1~57COUT1_106  = CARRY(((\pwm_down|PWM|comp_tri [8]) # (!\pwm_down|PWM|Add1~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~55_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~57 ),
	.cout1(\pwm_down|PWM|Add1~57COUT1_106 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~55 .cin_used = "true";
defparam \pwm_down|PWM|Add1~55 .lut_mask = "3ccf";
defparam \pwm_down|PWM|Add1~55 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~55 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~55 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~55 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \pwm_down|PWM|comp_tri[8] (
// Equation(s):
// \pwm_down|PWM|comp_tri [8] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~55_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~55_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add0~55_combout ),
	.datac(\pwm_down|PWM|Add1~55_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[8] .lut_mask = "f0cc";
defparam \pwm_down|PWM|comp_tri[8] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[8] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[8] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[8] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \pwm_down|PWM|Add1~50 (
// Equation(s):
// \pwm_down|PWM|Add1~50_combout  = \pwm_down|PWM|comp_tri [9] $ ((((!(!\pwm_down|PWM|Add1~32  & \pwm_down|PWM|Add1~57 ) # (\pwm_down|PWM|Add1~32  & \pwm_down|PWM|Add1~57COUT1_106 )))))
// \pwm_down|PWM|Add1~52  = CARRY((!\pwm_down|PWM|comp_tri [9] & ((!\pwm_down|PWM|Add1~57 ))))
// \pwm_down|PWM|Add1~52COUT1_108  = CARRY((!\pwm_down|PWM|comp_tri [9] & ((!\pwm_down|PWM|Add1~57COUT1_106 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~32 ),
	.cin0(\pwm_down|PWM|Add1~57 ),
	.cin1(\pwm_down|PWM|Add1~57COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~50_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~52 ),
	.cout1(\pwm_down|PWM|Add1~52COUT1_108 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~50 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~50 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~50 .cin_used = "true";
defparam \pwm_down|PWM|Add1~50 .lut_mask = "a505";
defparam \pwm_down|PWM|Add1~50 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~50 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~50 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~50 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxii_lcell \pwm_down|PWM|Add0~50 (
// Equation(s):
// \pwm_down|PWM|Add0~50_combout  = \pwm_down|PWM|comp_tri [9] $ (((((!\pwm_down|PWM|Add0~32  & \pwm_down|PWM|Add0~57 ) # (\pwm_down|PWM|Add0~32  & \pwm_down|PWM|Add0~57COUT1_106 )))))
// \pwm_down|PWM|Add0~52  = CARRY(((!\pwm_down|PWM|Add0~57 )) # (!\pwm_down|PWM|comp_tri [9]))
// \pwm_down|PWM|Add0~52COUT1_108  = CARRY(((!\pwm_down|PWM|Add0~57COUT1_106 )) # (!\pwm_down|PWM|comp_tri [9]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~32 ),
	.cin0(\pwm_down|PWM|Add0~57 ),
	.cin1(\pwm_down|PWM|Add0~57COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~52 ),
	.cout1(\pwm_down|PWM|Add0~52COUT1_108 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~50 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~50 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~50 .cin_used = "true";
defparam \pwm_down|PWM|Add0~50 .lut_mask = "5a5f";
defparam \pwm_down|PWM|Add0~50 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~50 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~50 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~50 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \pwm_down|PWM|comp_tri[9] (
// Equation(s):
// \pwm_down|PWM|comp_tri [9] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add1~50_combout )) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add0~50_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add1~50_combout ),
	.datac(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.datad(\pwm_down|PWM|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[9] .lut_mask = "cfc0";
defparam \pwm_down|PWM|comp_tri[9] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[9] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[9] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[9] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxii_lcell \pwm_down|PWM|Add0~40 (
// Equation(s):
// \pwm_down|PWM|Add0~40_combout  = (\pwm_down|PWM|comp_tri [10] $ ((!(!\pwm_down|PWM|Add0~32  & \pwm_down|PWM|Add0~52 ) # (\pwm_down|PWM|Add0~32  & \pwm_down|PWM|Add0~52COUT1_108 ))))
// \pwm_down|PWM|Add0~42  = CARRY(((\pwm_down|PWM|comp_tri [10] & !\pwm_down|PWM|Add0~52 )))
// \pwm_down|PWM|Add0~42COUT1_110  = CARRY(((\pwm_down|PWM|comp_tri [10] & !\pwm_down|PWM|Add0~52COUT1_108 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~32 ),
	.cin0(\pwm_down|PWM|Add0~52 ),
	.cin1(\pwm_down|PWM|Add0~52COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~42 ),
	.cout1(\pwm_down|PWM|Add0~42COUT1_110 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~40 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~40 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~40 .cin_used = "true";
defparam \pwm_down|PWM|Add0~40 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add0~40 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~40 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~40 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~40 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \pwm_down|PWM|Add1~40 (
// Equation(s):
// \pwm_down|PWM|Add1~40_combout  = \pwm_down|PWM|comp_tri [10] $ (((((!\pwm_down|PWM|Add1~32  & \pwm_down|PWM|Add1~52 ) # (\pwm_down|PWM|Add1~32  & \pwm_down|PWM|Add1~52COUT1_108 )))))
// \pwm_down|PWM|Add1~42  = CARRY((\pwm_down|PWM|comp_tri [10]) # ((!\pwm_down|PWM|Add1~52 )))
// \pwm_down|PWM|Add1~42COUT1_110  = CARRY((\pwm_down|PWM|comp_tri [10]) # ((!\pwm_down|PWM|Add1~52COUT1_108 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~32 ),
	.cin0(\pwm_down|PWM|Add1~52 ),
	.cin1(\pwm_down|PWM|Add1~52COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~42 ),
	.cout1(\pwm_down|PWM|Add1~42COUT1_110 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~40 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~40 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~40 .cin_used = "true";
defparam \pwm_down|PWM|Add1~40 .lut_mask = "5aaf";
defparam \pwm_down|PWM|Add1~40 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~40 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~40 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~40 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxii_lcell \pwm_down|PWM|comp_tri[10] (
// Equation(s):
// \pwm_down|PWM|comp_tri [10] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~40_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~40_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add0~40_combout ),
	.datac(\pwm_down|PWM|Add1~40_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[10] .lut_mask = "f0cc";
defparam \pwm_down|PWM|comp_tri[10] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[10] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[10] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[10] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxii_lcell \pwm_down|PWM|Add0~45 (
// Equation(s):
// \pwm_down|PWM|Add0~45_combout  = \pwm_down|PWM|comp_tri [11] $ (((((!\pwm_down|PWM|Add0~32  & \pwm_down|PWM|Add0~42 ) # (\pwm_down|PWM|Add0~32  & \pwm_down|PWM|Add0~42COUT1_110 )))))
// \pwm_down|PWM|Add0~47  = CARRY(((!\pwm_down|PWM|Add0~42 )) # (!\pwm_down|PWM|comp_tri [11]))
// \pwm_down|PWM|Add0~47COUT1_112  = CARRY(((!\pwm_down|PWM|Add0~42COUT1_110 )) # (!\pwm_down|PWM|comp_tri [11]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~32 ),
	.cin0(\pwm_down|PWM|Add0~42 ),
	.cin1(\pwm_down|PWM|Add0~42COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~47 ),
	.cout1(\pwm_down|PWM|Add0~47COUT1_112 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~45 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~45 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~45 .cin_used = "true";
defparam \pwm_down|PWM|Add0~45 .lut_mask = "5a5f";
defparam \pwm_down|PWM|Add0~45 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~45 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~45 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~45 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \pwm_down|PWM|Add1~45 (
// Equation(s):
// \pwm_down|PWM|Add1~45_combout  = (\pwm_down|PWM|comp_tri [11] $ ((!(!\pwm_down|PWM|Add1~32  & \pwm_down|PWM|Add1~42 ) # (\pwm_down|PWM|Add1~32  & \pwm_down|PWM|Add1~42COUT1_110 ))))
// \pwm_down|PWM|Add1~47  = CARRY(((!\pwm_down|PWM|comp_tri [11] & !\pwm_down|PWM|Add1~42 )))
// \pwm_down|PWM|Add1~47COUT1_112  = CARRY(((!\pwm_down|PWM|comp_tri [11] & !\pwm_down|PWM|Add1~42COUT1_110 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~32 ),
	.cin0(\pwm_down|PWM|Add1~42 ),
	.cin1(\pwm_down|PWM|Add1~42COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~47 ),
	.cout1(\pwm_down|PWM|Add1~47COUT1_112 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~45 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~45 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~45 .cin_used = "true";
defparam \pwm_down|PWM|Add1~45 .lut_mask = "c303";
defparam \pwm_down|PWM|Add1~45 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~45 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~45 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~45 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxii_lcell \pwm_down|PWM|comp_tri[11] (
// Equation(s):
// \pwm_down|PWM|comp_tri [11] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~45_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~45_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|Add0~45_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add1~45_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[11] .lut_mask = "f0aa";
defparam \pwm_down|PWM|comp_tri[11] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[11] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[11] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[11] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \pwm_down|PWM|Equal1~2 (
// Equation(s):
// \pwm_down|PWM|Equal1~2_combout  = (!\pwm_down|PWM|comp_tri [9] & (!\pwm_down|PWM|comp_tri [11] & (!\pwm_down|PWM|comp_tri [10] & !\pwm_down|PWM|comp_tri [8])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [9]),
	.datab(\pwm_down|PWM|comp_tri [11]),
	.datac(\pwm_down|PWM|comp_tri [10]),
	.datad(\pwm_down|PWM|comp_tri [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal1~2 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal1~2 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal1~2 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal1~2 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal1~2 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \pwm_down|PWM|Equal1~0 (
// Equation(s):
// \pwm_down|PWM|Equal1~0_combout  = (\pwm_down|PWM|comp_tri [0]) # ((\pwm_down|PWM|comp_tri [3]) # ((\pwm_down|PWM|comp_tri [1]) # (\pwm_down|PWM|comp_tri [2])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [0]),
	.datab(\pwm_down|PWM|comp_tri [3]),
	.datac(\pwm_down|PWM|comp_tri [1]),
	.datad(\pwm_down|PWM|comp_tri [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal1~0 .lut_mask = "fffe";
defparam \pwm_down|PWM|Equal1~0 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal1~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal1~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal1~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \pwm_down|PWM|Add1~65 (
// Equation(s):
// \pwm_down|PWM|Add1~65_combout  = \pwm_down|PWM|comp_tri [12] $ (((((!\pwm_down|PWM|Add1~32  & \pwm_down|PWM|Add1~47 ) # (\pwm_down|PWM|Add1~32  & \pwm_down|PWM|Add1~47COUT1_112 )))))
// \pwm_down|PWM|Add1~67  = CARRY((\pwm_down|PWM|comp_tri [12]) # ((!\pwm_down|PWM|Add1~47COUT1_112 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~32 ),
	.cin0(\pwm_down|PWM|Add1~47 ),
	.cin1(\pwm_down|PWM|Add1~47COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~65_combout ),
	.regout(),
	.cout(\pwm_down|PWM|Add1~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add1~65 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~65 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~65 .cin_used = "true";
defparam \pwm_down|PWM|Add1~65 .lut_mask = "5aaf";
defparam \pwm_down|PWM|Add1~65 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~65 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~65 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~65 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxii_lcell \pwm_down|PWM|Add0~65 (
// Equation(s):
// \pwm_down|PWM|Add0~65_combout  = \pwm_down|PWM|comp_tri [12] $ ((((!(!\pwm_down|PWM|Add0~32  & \pwm_down|PWM|Add0~47 ) # (\pwm_down|PWM|Add0~32  & \pwm_down|PWM|Add0~47COUT1_112 )))))
// \pwm_down|PWM|Add0~67  = CARRY((\pwm_down|PWM|comp_tri [12] & ((!\pwm_down|PWM|Add0~47COUT1_112 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~32 ),
	.cin0(\pwm_down|PWM|Add0~47 ),
	.cin1(\pwm_down|PWM|Add0~47COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~65_combout ),
	.regout(),
	.cout(\pwm_down|PWM|Add0~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add0~65 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~65 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~65 .cin_used = "true";
defparam \pwm_down|PWM|Add0~65 .lut_mask = "a50a";
defparam \pwm_down|PWM|Add0~65 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~65 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~65 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~65 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \pwm_down|PWM|comp_tri[12] (
// Equation(s):
// \pwm_down|PWM|comp_tri [12] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add1~65_combout )) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add0~65_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.datac(\pwm_down|PWM|Add1~65_combout ),
	.datad(\pwm_down|PWM|Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[12] .lut_mask = "f3c0";
defparam \pwm_down|PWM|comp_tri[12] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[12] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[12] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[12] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxii_lcell \pwm_down|PWM|Add0~60 (
// Equation(s):
// \pwm_down|PWM|Add0~60_combout  = (\pwm_down|PWM|comp_tri [13] $ ((\pwm_down|PWM|Add0~67 )))
// \pwm_down|PWM|Add0~62  = CARRY(((!\pwm_down|PWM|Add0~67 ) # (!\pwm_down|PWM|comp_tri [13])))
// \pwm_down|PWM|Add0~62COUT1_114  = CARRY(((!\pwm_down|PWM|Add0~67 ) # (!\pwm_down|PWM|comp_tri [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~62 ),
	.cout1(\pwm_down|PWM|Add0~62COUT1_114 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~60 .cin_used = "true";
defparam \pwm_down|PWM|Add0~60 .lut_mask = "3c3f";
defparam \pwm_down|PWM|Add0~60 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~60 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~60 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~60 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \pwm_down|PWM|Add1~60 (
// Equation(s):
// \pwm_down|PWM|Add1~60_combout  = (\pwm_down|PWM|comp_tri [13] $ ((!\pwm_down|PWM|Add1~67 )))
// \pwm_down|PWM|Add1~62  = CARRY(((!\pwm_down|PWM|comp_tri [13] & !\pwm_down|PWM|Add1~67 )))
// \pwm_down|PWM|Add1~62COUT1_114  = CARRY(((!\pwm_down|PWM|comp_tri [13] & !\pwm_down|PWM|Add1~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~60_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~62 ),
	.cout1(\pwm_down|PWM|Add1~62COUT1_114 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~60 .cin_used = "true";
defparam \pwm_down|PWM|Add1~60 .lut_mask = "c303";
defparam \pwm_down|PWM|Add1~60 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~60 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~60 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~60 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \pwm_down|PWM|comp_tri[13] (
// Equation(s):
// \pwm_down|PWM|comp_tri [13] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~60_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add0~60_combout ),
	.datac(\pwm_down|PWM|Add1~60_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[13] .lut_mask = "f0cc";
defparam \pwm_down|PWM|comp_tri[13] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[13] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[13] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[13] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxii_lcell \pwm_down|PWM|Add0~70 (
// Equation(s):
// \pwm_down|PWM|Add0~70_combout  = (\pwm_down|PWM|comp_tri [14] $ ((!(!\pwm_down|PWM|Add0~67  & \pwm_down|PWM|Add0~62 ) # (\pwm_down|PWM|Add0~67  & \pwm_down|PWM|Add0~62COUT1_114 ))))
// \pwm_down|PWM|Add0~72  = CARRY(((\pwm_down|PWM|comp_tri [14] & !\pwm_down|PWM|Add0~62 )))
// \pwm_down|PWM|Add0~72COUT1_116  = CARRY(((\pwm_down|PWM|comp_tri [14] & !\pwm_down|PWM|Add0~62COUT1_114 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~67 ),
	.cin0(\pwm_down|PWM|Add0~62 ),
	.cin1(\pwm_down|PWM|Add0~62COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add0~72 ),
	.cout1(\pwm_down|PWM|Add0~72COUT1_116 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add0~70 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~70 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~70 .cin_used = "true";
defparam \pwm_down|PWM|Add0~70 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add0~70 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add0~70 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~70 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~70 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \pwm_down|PWM|Add1~70 (
// Equation(s):
// \pwm_down|PWM|Add1~70_combout  = \pwm_down|PWM|comp_tri [14] $ (((((!\pwm_down|PWM|Add1~67  & \pwm_down|PWM|Add1~62 ) # (\pwm_down|PWM|Add1~67  & \pwm_down|PWM|Add1~62COUT1_114 )))))
// \pwm_down|PWM|Add1~72  = CARRY((\pwm_down|PWM|comp_tri [14]) # ((!\pwm_down|PWM|Add1~62 )))
// \pwm_down|PWM|Add1~72COUT1_116  = CARRY((\pwm_down|PWM|comp_tri [14]) # ((!\pwm_down|PWM|Add1~62COUT1_114 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~67 ),
	.cin0(\pwm_down|PWM|Add1~62 ),
	.cin1(\pwm_down|PWM|Add1~62COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~70_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~72 ),
	.cout1(\pwm_down|PWM|Add1~72COUT1_116 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~70 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~70 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~70 .cin_used = "true";
defparam \pwm_down|PWM|Add1~70 .lut_mask = "5aaf";
defparam \pwm_down|PWM|Add1~70 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~70 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~70 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~70 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \pwm_down|PWM|comp_tri[14] (
// Equation(s):
// \pwm_down|PWM|comp_tri [14] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~70_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~70_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add0~70_combout ),
	.datac(\pwm_down|PWM|Add1~70_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[14] .lut_mask = "f0cc";
defparam \pwm_down|PWM|comp_tri[14] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[14] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[14] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[14] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxii_lcell \pwm_down|PWM|Add0~75 (
// Equation(s):
// \pwm_down|PWM|Add0~75_combout  = (((!\pwm_down|PWM|Add0~67  & \pwm_down|PWM|Add0~72 ) # (\pwm_down|PWM|Add0~67  & \pwm_down|PWM|Add0~72COUT1_116 ) $ (\pwm_down|PWM|comp_tri [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|PWM|comp_tri [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add0~67 ),
	.cin0(\pwm_down|PWM|Add0~72 ),
	.cin1(\pwm_down|PWM|Add0~72COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add0~75 .cin0_used = "true";
defparam \pwm_down|PWM|Add0~75 .cin1_used = "true";
defparam \pwm_down|PWM|Add0~75 .cin_used = "true";
defparam \pwm_down|PWM|Add0~75 .lut_mask = "0ff0";
defparam \pwm_down|PWM|Add0~75 .operation_mode = "normal";
defparam \pwm_down|PWM|Add0~75 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add0~75 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add0~75 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \pwm_down|PWM|Add1~75 (
// Equation(s):
// \pwm_down|PWM|Add1~75_combout  = (((!\pwm_down|PWM|Add1~67  & \pwm_down|PWM|Add1~72 ) # (\pwm_down|PWM|Add1~67  & \pwm_down|PWM|Add1~72COUT1_116 ) $ (!\pwm_down|PWM|comp_tri [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|PWM|comp_tri [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add1~67 ),
	.cin0(\pwm_down|PWM|Add1~72 ),
	.cin1(\pwm_down|PWM|Add1~72COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add1~75 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~75 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~75 .cin_used = "true";
defparam \pwm_down|PWM|Add1~75 .lut_mask = "f00f";
defparam \pwm_down|PWM|Add1~75 .operation_mode = "normal";
defparam \pwm_down|PWM|Add1~75 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~75 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~75 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \pwm_down|PWM|comp_tri[15] (
// Equation(s):
// \pwm_down|PWM|comp_tri [15] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~75_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~75_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add0~75_combout ),
	.datac(\pwm_down|PWM|Add1~75_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[15] .lut_mask = "f0cc";
defparam \pwm_down|PWM|comp_tri[15] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[15] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[15] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[15] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \pwm_down|PWM|Equal1~3 (
// Equation(s):
// \pwm_down|PWM|Equal1~3_combout  = (!\pwm_down|PWM|comp_tri [14] & (!\pwm_down|PWM|comp_tri [13] & (!\pwm_down|PWM|comp_tri [15] & !\pwm_down|PWM|comp_tri [12])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [14]),
	.datab(\pwm_down|PWM|comp_tri [13]),
	.datac(\pwm_down|PWM|comp_tri [15]),
	.datad(\pwm_down|PWM|comp_tri [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal1~3 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal1~3 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal1~3 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal1~3 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal1~3 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \pwm_down|PWM|Equal1~4 (
// Equation(s):
// \pwm_down|PWM|Equal1~4_combout  = (((\pwm_down|PWM|Equal1~0_combout ) # (!\pwm_down|PWM|Equal1~3_combout )) # (!\pwm_down|PWM|Equal1~2_combout )) # (!\pwm_down|PWM|Equal1~1_combout )

	.clk(gnd),
	.dataa(\pwm_down|PWM|Equal1~1_combout ),
	.datab(\pwm_down|PWM|Equal1~2_combout ),
	.datac(\pwm_down|PWM|Equal1~0_combout ),
	.datad(\pwm_down|PWM|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal1~4 .lut_mask = "f7ff";
defparam \pwm_down|PWM|Equal1~4 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal1~4 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal1~4 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal1~4 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \pwm_down|down_deal|fre_data[15]~3 (
// Equation(s):
// \pwm_down|down_deal|fre_data[15]~3_combout  = (\pwm_down|down_deal|fre_data[15]~2  & ((\pwm_down|down_deal|Equal5~12_combout ) # ((\pwm_down|down_deal|Equal6~4_combout  & \pwm_down|down_deal|Equal6~13_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data[15]~2 ),
	.datab(\pwm_down|down_deal|Equal6~4_combout ),
	.datac(\pwm_down|down_deal|Equal5~12_combout ),
	.datad(\pwm_down|down_deal|Equal6~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|fre_data[15]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[15]~3 .lut_mask = "a8a0";
defparam \pwm_down|down_deal|fre_data[15]~3 .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[15]~3 .output_mode = "comb_only";
defparam \pwm_down|down_deal|fre_data[15]~3 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[15]~3 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[15]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \pwm_down|rcvr|tsr[17] (
// Equation(s):
// \pwm_down|down_deal|fre_data[15]~4  = (!\pwm_down|down_deal|start~regout  & (\pwm_down|down_deal|rsr1~0  & (G1_tsr[17] & \pwm_down|down_deal|fre_data[15]~3_combout )))
// \pwm_down|rcvr|tsr [17] = DFFEAS(\pwm_down|down_deal|fre_data[15]~4 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [16], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(\pwm_down|down_deal|rsr1~0 ),
	.datac(\pwm_down|rcvr|tsr [16]),
	.datad(\pwm_down|down_deal|fre_data[15]~3_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|fre_data[15]~4 ),
	.regout(\pwm_down|rcvr|tsr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[17] .lut_mask = "4000";
defparam \pwm_down|rcvr|tsr[17] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[17] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[17] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[17] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \pwm_down|down_deal|fre_data[12] (
// Equation(s):
// \pwm_down|down_deal|fre_data [12] = DFFEAS((((!\pwm_down|rcvr|tsr [12]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|fre_data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[12] .lut_mask = "00ff";
defparam \pwm_down|down_deal|fre_data[12] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[12] .output_mode = "reg_only";
defparam \pwm_down|down_deal|fre_data[12] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[12] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \pwm_down|down_deal|fre_data[13] (
// Equation(s):
// \pwm_up|sign_deal|Equal0~8  = (\pwm_down|PWM|comp_tri [12] & (!\pwm_down|down_deal|fre_data [12] & (\pwm_down|PWM|comp_tri [13] $ (!F1_fre_data[13])))) # (!\pwm_down|PWM|comp_tri [12] & (\pwm_down|down_deal|fre_data [12] & (\pwm_down|PWM|comp_tri [13] $ 
// (!F1_fre_data[13]))))
// \pwm_down|down_deal|fre_data [13] = DFFEAS(\pwm_up|sign_deal|Equal0~8 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|comp_tri [12]),
	.datab(\pwm_down|PWM|comp_tri [13]),
	.datac(\pwm_down|rcvr|tsr [13]),
	.datad(\pwm_down|down_deal|fre_data [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~8 ),
	.regout(\pwm_down|down_deal|fre_data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[13] .lut_mask = "4182";
defparam \pwm_down|down_deal|fre_data[13] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[13] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|fre_data[13] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[13] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|fre_data[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \pwm_down|down_deal|fre_data[15] (
// Equation(s):
// \pwm_down|down_deal|fre_data [15] = DFFEAS((((!\pwm_down|rcvr|tsr [15]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|fre_data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[15] .lut_mask = "0f0f";
defparam \pwm_down|down_deal|fre_data[15] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[15] .output_mode = "reg_only";
defparam \pwm_down|down_deal|fre_data[15] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[15] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \pwm_down|down_deal|fre_data[14] (
// Equation(s):
// \pwm_up|sign_deal|Equal0~9  = (\pwm_down|PWM|comp_tri [15] & (!\pwm_down|down_deal|fre_data [15] & (F1_fre_data[14] $ (!\pwm_down|PWM|comp_tri [14])))) # (!\pwm_down|PWM|comp_tri [15] & (\pwm_down|down_deal|fre_data [15] & (F1_fre_data[14] $ 
// (!\pwm_down|PWM|comp_tri [14]))))
// \pwm_down|down_deal|fre_data [14] = DFFEAS(\pwm_up|sign_deal|Equal0~9 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|comp_tri [15]),
	.datab(\pwm_down|down_deal|fre_data [15]),
	.datac(\pwm_down|rcvr|tsr [14]),
	.datad(\pwm_down|PWM|comp_tri [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~9 ),
	.regout(\pwm_down|down_deal|fre_data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[14] .lut_mask = "6006";
defparam \pwm_down|down_deal|fre_data[14] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[14] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|fre_data[14] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[14] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|fre_data[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \pwm_down|down_deal|fre_data[10] (
// Equation(s):
// \pwm_down|down_deal|fre_data [10] = DFFEAS((((!\pwm_down|rcvr|tsr [10]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|fre_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[10] .lut_mask = "00ff";
defparam \pwm_down|down_deal|fre_data[10] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[10] .output_mode = "reg_only";
defparam \pwm_down|down_deal|fre_data[10] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[10] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \pwm_down|down_deal|fre_data[11] (
// Equation(s):
// \pwm_down|down_deal|fre_data [11] = DFFEAS((((!\pwm_down|rcvr|tsr [11]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|fre_data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[11] .lut_mask = "0f0f";
defparam \pwm_down|down_deal|fre_data[11] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[11] .output_mode = "reg_only";
defparam \pwm_down|down_deal|fre_data[11] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[11] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \pwm_up|sign_deal|Equal0~5 (
// Equation(s):
// \pwm_up|sign_deal|Equal0~5_combout  = (\pwm_down|down_deal|fre_data [10] & (!\pwm_down|PWM|comp_tri [10] & (\pwm_down|down_deal|fre_data [11] $ (\pwm_down|PWM|comp_tri [11])))) # (!\pwm_down|down_deal|fre_data [10] & (\pwm_down|PWM|comp_tri [10] & 
// (\pwm_down|down_deal|fre_data [11] $ (\pwm_down|PWM|comp_tri [11]))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [10]),
	.datab(\pwm_down|down_deal|fre_data [11]),
	.datac(\pwm_down|PWM|comp_tri [11]),
	.datad(\pwm_down|PWM|comp_tri [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal0~5 .lut_mask = "1428";
defparam \pwm_up|sign_deal|Equal0~5 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal0~5 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal0~5 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal0~5 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \pwm_down|down_deal|fre_data[8] (
// Equation(s):
// \pwm_up|sign_deal|Equal0~6  = ((F1_fre_data[8] $ (\pwm_down|PWM|comp_tri [8])))
// \pwm_down|down_deal|fre_data [8] = DFFEAS(\pwm_up|sign_deal|Equal0~6 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [8]),
	.datad(\pwm_down|PWM|comp_tri [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~6 ),
	.regout(\pwm_down|down_deal|fre_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[8] .lut_mask = "0ff0";
defparam \pwm_down|down_deal|fre_data[8] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[8] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|fre_data[8] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[8] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|fre_data[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \pwm_down|down_deal|fre_data[9] (
// Equation(s):
// \pwm_up|sign_deal|Equal0~7  = (\pwm_up|sign_deal|Equal0~5_combout  & (!\pwm_up|sign_deal|Equal0~6  & (\pwm_down|PWM|comp_tri [9] $ (!F1_fre_data[9]))))
// \pwm_down|down_deal|fre_data [9] = DFFEAS(\pwm_up|sign_deal|Equal0~7 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|comp_tri [9]),
	.datab(\pwm_up|sign_deal|Equal0~5_combout ),
	.datac(\pwm_down|rcvr|tsr [9]),
	.datad(\pwm_up|sign_deal|Equal0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~7 ),
	.regout(\pwm_down|down_deal|fre_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[9] .lut_mask = "0084";
defparam \pwm_down|down_deal|fre_data[9] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[9] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|fre_data[9] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[9] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|fre_data[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \pwm_down|down_deal|fre_data[6] (
// Equation(s):
// \pwm_down|down_deal|fre_data [6] = DFFEAS((((!\pwm_down|rcvr|tsr [6]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|fre_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[6] .lut_mask = "0f0f";
defparam \pwm_down|down_deal|fre_data[6] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[6] .output_mode = "reg_only";
defparam \pwm_down|down_deal|fre_data[6] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[6] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \pwm_down|down_deal|fre_data[7] (
// Equation(s):
// \pwm_up|sign_deal|Equal0~3  = (\pwm_down|PWM|comp_tri [6] & (!\pwm_down|down_deal|fre_data [6] & (F1_fre_data[7] $ (!\pwm_down|PWM|comp_tri [7])))) # (!\pwm_down|PWM|comp_tri [6] & (\pwm_down|down_deal|fre_data [6] & (F1_fre_data[7] $ 
// (!\pwm_down|PWM|comp_tri [7]))))
// \pwm_down|down_deal|fre_data [7] = DFFEAS(\pwm_up|sign_deal|Equal0~3 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|comp_tri [6]),
	.datab(\pwm_down|down_deal|fre_data [6]),
	.datac(\pwm_down|rcvr|tsr [7]),
	.datad(\pwm_down|PWM|comp_tri [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~3 ),
	.regout(\pwm_down|down_deal|fre_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[7] .lut_mask = "6006";
defparam \pwm_down|down_deal|fre_data[7] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[7] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|fre_data[7] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[7] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|fre_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \pwm_down|down_deal|fre_data[5] (
// Equation(s):
// \pwm_down|down_deal|fre_data [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|fre_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[5] .lut_mask = "0000";
defparam \pwm_down|down_deal|fre_data[5] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[5] .output_mode = "reg_only";
defparam \pwm_down|down_deal|fre_data[5] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[5] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \pwm_down|down_deal|fre_data[4] (
// Equation(s):
// \pwm_up|sign_deal|Equal0~2  = (\pwm_down|PWM|comp_tri [4] & (F1_fre_data[4] & (\pwm_down|down_deal|fre_data [5] $ (!\pwm_down|PWM|comp_tri [5])))) # (!\pwm_down|PWM|comp_tri [4] & (!F1_fre_data[4] & (\pwm_down|down_deal|fre_data [5] $ 
// (!\pwm_down|PWM|comp_tri [5]))))
// \pwm_down|down_deal|fre_data [4] = DFFEAS(\pwm_up|sign_deal|Equal0~2 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|comp_tri [4]),
	.datab(\pwm_down|down_deal|fre_data [5]),
	.datac(\pwm_down|rcvr|tsr [4]),
	.datad(\pwm_down|PWM|comp_tri [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~2 ),
	.regout(\pwm_down|down_deal|fre_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[4] .lut_mask = "8421";
defparam \pwm_down|down_deal|fre_data[4] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[4] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|fre_data[4] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[4] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|fre_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \pwm_down|down_deal|fre_data[1] (
// Equation(s):
// \pwm_down|down_deal|fre_data [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|fre_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[1] .lut_mask = "0000";
defparam \pwm_down|down_deal|fre_data[1] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[1] .output_mode = "reg_only";
defparam \pwm_down|down_deal|fre_data[1] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[1] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \pwm_down|down_deal|fre_data[0] (
// Equation(s):
// \pwm_up|sign_deal|Equal0~0  = (\pwm_down|down_deal|fre_data [1] & (\pwm_down|PWM|comp_tri [1] & (\pwm_down|PWM|comp_tri [0] $ (!F1_fre_data[0])))) # (!\pwm_down|down_deal|fre_data [1] & (!\pwm_down|PWM|comp_tri [1] & (\pwm_down|PWM|comp_tri [0] $ 
// (!F1_fre_data[0]))))
// \pwm_down|down_deal|fre_data [0] = DFFEAS(\pwm_up|sign_deal|Equal0~0 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|fre_data [1]),
	.datab(\pwm_down|PWM|comp_tri [0]),
	.datac(\pwm_down|rcvr|tsr [0]),
	.datad(\pwm_down|PWM|comp_tri [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~0 ),
	.regout(\pwm_down|down_deal|fre_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[0] .lut_mask = "8241";
defparam \pwm_down|down_deal|fre_data[0] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[0] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|fre_data[0] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[0] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|fre_data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \pwm_down|down_deal|fre_data[3] (
// Equation(s):
// \pwm_down|down_deal|fre_data [3] = DFFEAS((((\pwm_down|rcvr|tsr [3]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|fre_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[3] .lut_mask = "ff00";
defparam \pwm_down|down_deal|fre_data[3] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[3] .output_mode = "reg_only";
defparam \pwm_down|down_deal|fre_data[3] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[3] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxii_lcell \pwm_down|down_deal|fre_data[2] (
// Equation(s):
// \pwm_up|sign_deal|Equal0~1  = (\pwm_down|PWM|comp_tri [3] & (\pwm_down|down_deal|fre_data [3] & (\pwm_down|PWM|comp_tri [2] $ (!F1_fre_data[2])))) # (!\pwm_down|PWM|comp_tri [3] & (!\pwm_down|down_deal|fre_data [3] & (\pwm_down|PWM|comp_tri [2] $ 
// (!F1_fre_data[2]))))
// \pwm_down|down_deal|fre_data [2] = DFFEAS(\pwm_up|sign_deal|Equal0~1 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|fre_data[15]~4 , \pwm_down|rcvr|tsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|comp_tri [3]),
	.datab(\pwm_down|PWM|comp_tri [2]),
	.datac(\pwm_down|rcvr|tsr [2]),
	.datad(\pwm_down|down_deal|fre_data [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|fre_data[15]~4 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~1 ),
	.regout(\pwm_down|down_deal|fre_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[2] .lut_mask = "8241";
defparam \pwm_down|down_deal|fre_data[2] .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[2] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|fre_data[2] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[2] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|fre_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \pwm_up|sign_deal|Equal0~4 (
// Equation(s):
// \pwm_up|sign_deal|Equal0~4_combout  = (\pwm_up|sign_deal|Equal0~3  & (\pwm_up|sign_deal|Equal0~2  & (\pwm_up|sign_deal|Equal0~0  & \pwm_up|sign_deal|Equal0~1 )))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|Equal0~3 ),
	.datab(\pwm_up|sign_deal|Equal0~2 ),
	.datac(\pwm_up|sign_deal|Equal0~0 ),
	.datad(\pwm_up|sign_deal|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal0~4 .lut_mask = "8000";
defparam \pwm_up|sign_deal|Equal0~4 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal0~4 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal0~4 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal0~4 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \pwm_up|sign_deal|Equal0~10 (
// Equation(s):
// \pwm_up|sign_deal|Equal0~10_combout  = (\pwm_up|sign_deal|Equal0~8  & (\pwm_up|sign_deal|Equal0~9  & (\pwm_up|sign_deal|Equal0~7  & \pwm_up|sign_deal|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|Equal0~8 ),
	.datab(\pwm_up|sign_deal|Equal0~9 ),
	.datac(\pwm_up|sign_deal|Equal0~7 ),
	.datad(\pwm_up|sign_deal|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal0~10 .lut_mask = "8000";
defparam \pwm_up|sign_deal|Equal0~10 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal0~10 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal0~10 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal0~10 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \pwm_down|PWM|DIR (
// Equation(s):
// \pwm_down|PWM|DIR~regout  = DFFEAS((\pwm_down|PWM|DIR~regout  & (((!\pwm_up|sign_deal|Equal0~10_combout )))) # (!\pwm_down|PWM|DIR~regout  & (!\pwm_down|PWM|Equal1~4_combout )), GLOBAL(\clk~combout ), VCC, , , VCC, , , \pwm_down|down_deal|syn~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|DIR~regout ),
	.datab(\pwm_down|PWM|Equal1~4_combout ),
	.datac(vcc),
	.datad(\pwm_up|sign_deal|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|syn~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|DIR~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|DIR .lut_mask = "11bb";
defparam \pwm_down|PWM|DIR .operation_mode = "normal";
defparam \pwm_down|PWM|DIR .output_mode = "reg_only";
defparam \pwm_down|PWM|DIR .register_cascade_mode = "off";
defparam \pwm_down|PWM|DIR .sum_lutc_input = "datac";
defparam \pwm_down|PWM|DIR .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \pwm_down|PWM|comp_tri[12]~0 (
// Equation(s):
// \pwm_down|PWM|comp_tri[12]~0_combout  = ((\pwm_down|PWM|DIR~regout  & ((\pwm_up|sign_deal|Equal0~10_combout ))) # (!\pwm_down|PWM|DIR~regout  & (\pwm_down|PWM|Equal1~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Equal1~4_combout ),
	.datac(\pwm_down|PWM|DIR~regout ),
	.datad(\pwm_up|sign_deal|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[12]~0 .lut_mask = "fc0c";
defparam \pwm_down|PWM|comp_tri[12]~0 .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[12]~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|comp_tri[12]~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[12]~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[12]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \pwm_down|PWM|comp_tri[0] (
// Equation(s):
// \pwm_down|PWM|comp_tri [0] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add1~5_combout )) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add0~5_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add1~5_combout ),
	.datac(\pwm_down|PWM|Add0~5_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[0] .lut_mask = "ccf0";
defparam \pwm_down|PWM|comp_tri[0] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[0] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[0] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[0] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \pwm_down|PWM|Add1~0 (
// Equation(s):
// \pwm_down|PWM|Add1~0_combout  = (\pwm_down|PWM|comp_tri [1] $ ((!\pwm_down|PWM|Add1~7 )))
// \pwm_down|PWM|Add1~2  = CARRY(((!\pwm_down|PWM|comp_tri [1] & !\pwm_down|PWM|Add1~7 )))
// \pwm_down|PWM|Add1~2COUT1_96  = CARRY(((!\pwm_down|PWM|comp_tri [1] & !\pwm_down|PWM|Add1~7COUT1_94 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add1~7 ),
	.cin1(\pwm_down|PWM|Add1~7COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add1~2 ),
	.cout1(\pwm_down|PWM|Add1~2COUT1_96 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add1~0 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~0 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~0 .lut_mask = "c303";
defparam \pwm_down|PWM|Add1~0 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \pwm_down|PWM|comp_tri[1] (
// Equation(s):
// \pwm_down|PWM|comp_tri [1] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add1~0_combout )) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|Add1~0_combout ),
	.datab(\pwm_down|PWM|Add0~0_combout ),
	.datac(vcc),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[1] .lut_mask = "aacc";
defparam \pwm_down|PWM|comp_tri[1] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[1] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[1] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[1] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \pwm_down|PWM|Add1~15 (
// Equation(s):
// \pwm_down|PWM|Add1~15_combout  = (\pwm_down|PWM|comp_tri [2] $ ((\pwm_down|PWM|Add1~2 )))
// \pwm_down|PWM|Add1~17  = CARRY(((\pwm_down|PWM|comp_tri [2]) # (!\pwm_down|PWM|Add1~2COUT1_96 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add1~2 ),
	.cin1(\pwm_down|PWM|Add1~2COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add1~15_combout ),
	.regout(),
	.cout(\pwm_down|PWM|Add1~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add1~15 .cin0_used = "true";
defparam \pwm_down|PWM|Add1~15 .cin1_used = "true";
defparam \pwm_down|PWM|Add1~15 .lut_mask = "3ccf";
defparam \pwm_down|PWM|Add1~15 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add1~15 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add1~15 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add1~15 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N1
maxii_lcell \pwm_down|PWM|comp_tri[2] (
// Equation(s):
// \pwm_down|PWM|comp_tri [2] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add1~15_combout ))) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|Add0~15_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add1~15_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[2] .lut_mask = "f0aa";
defparam \pwm_down|PWM|comp_tri[2] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[2] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[2] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[2] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \pwm_down|PWM|comp_tri[7] (
// Equation(s):
// \pwm_down|PWM|comp_tri [7] = DFFEAS(((\pwm_down|PWM|comp_tri[12]~0_combout  & (\pwm_down|PWM|Add1~30_combout )) # (!\pwm_down|PWM|comp_tri[12]~0_combout  & ((\pwm_down|PWM|Add0~30_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|syn~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|Add1~30_combout ),
	.datac(\pwm_down|PWM|Add0~30_combout ),
	.datad(\pwm_down|PWM|comp_tri[12]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|syn~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|comp_tri [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|comp_tri[7] .lut_mask = "ccf0";
defparam \pwm_down|PWM|comp_tri[7] .operation_mode = "normal";
defparam \pwm_down|PWM|comp_tri[7] .output_mode = "reg_only";
defparam \pwm_down|PWM|comp_tri[7] .register_cascade_mode = "off";
defparam \pwm_down|PWM|comp_tri[7] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|comp_tri[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \pwm_down|PWM|Equal1~1 (
// Equation(s):
// \pwm_down|PWM|Equal1~1_combout  = (!\pwm_down|PWM|comp_tri [7] & (!\pwm_down|PWM|comp_tri [6] & (!\pwm_down|PWM|comp_tri [5] & !\pwm_down|PWM|comp_tri [4])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [7]),
	.datab(\pwm_down|PWM|comp_tri [6]),
	.datac(\pwm_down|PWM|comp_tri [5]),
	.datad(\pwm_down|PWM|comp_tri [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal1~1 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal1~1 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal1~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal1~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal1~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \pwm_down|down_deal|LessThan1~0 (
// Equation(s):
// \pwm_down|down_deal|LessThan1~0_combout  = (\pwm_down|PWM|comp_tri [3] & ((\pwm_down|PWM|comp_tri [2]) # ((\pwm_down|PWM|comp_tri [0] & \pwm_down|PWM|comp_tri [1]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [0]),
	.datab(\pwm_down|PWM|comp_tri [3]),
	.datac(\pwm_down|PWM|comp_tri [1]),
	.datad(\pwm_down|PWM|comp_tri [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan1~0 .lut_mask = "cc80";
defparam \pwm_down|down_deal|LessThan1~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|LessThan1~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|LessThan1~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan1~0 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \pwm_down|down_deal|LessThan1~1 (
// Equation(s):
// \pwm_down|down_deal|LessThan1~1_combout  = (\pwm_down|PWM|Equal1~1_combout  & (\pwm_down|PWM|Equal1~3_combout  & (!\pwm_down|down_deal|LessThan1~0_combout  & \pwm_down|PWM|Equal1~2_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|Equal1~1_combout ),
	.datab(\pwm_down|PWM|Equal1~3_combout ),
	.datac(\pwm_down|down_deal|LessThan1~0_combout ),
	.datad(\pwm_down|PWM|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan1~1 .lut_mask = "0800";
defparam \pwm_down|down_deal|LessThan1~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|LessThan1~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|LessThan1~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan1~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \pwm_down|down_deal|syn_error[0] (
// Equation(s):
// \pwm_down|down_deal|syn_error [0] = DFFEAS((\pwm_down|down_deal|start~regout  & (((!\pwm_down|down_deal|syn_error [0] & !\pwm_down|down_deal|LessThan1~1_combout )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|always1~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(vcc),
	.datac(\pwm_down|down_deal|syn_error [0]),
	.datad(\pwm_down|down_deal|LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|always1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|syn_error [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|syn_error[0] .lut_mask = "000a";
defparam \pwm_down|down_deal|syn_error[0] .operation_mode = "normal";
defparam \pwm_down|down_deal|syn_error[0] .output_mode = "reg_only";
defparam \pwm_down|down_deal|syn_error[0] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|syn_error[0] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|syn_error[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \pwm_down|down_deal|syn_error[1] (
// Equation(s):
// \pwm_down|down_deal|syn_error [1] = DFFEAS((\pwm_down|down_deal|start~regout  & (!\pwm_down|down_deal|LessThan1~1_combout  & (\pwm_down|down_deal|syn_error [0] $ (\pwm_down|down_deal|syn_error [1])))), GLOBAL(\clk~combout ), VCC, , 
// \pwm_down|down_deal|always1~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|syn_error [0]),
	.datab(\pwm_down|down_deal|start~regout ),
	.datac(\pwm_down|down_deal|syn_error [1]),
	.datad(\pwm_down|down_deal|LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|always1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|syn_error [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|syn_error[1] .lut_mask = "0048";
defparam \pwm_down|down_deal|syn_error[1] .operation_mode = "normal";
defparam \pwm_down|down_deal|syn_error[1] .output_mode = "reg_only";
defparam \pwm_down|down_deal|syn_error[1] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|syn_error[1] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|syn_error[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxii_lcell \pwm_down|down_deal|always1~2 (
// Equation(s):
// \pwm_down|down_deal|always1~2_combout  = ((\pwm_down|down_deal|LessThan1~1_combout ) # ((\pwm_down|down_deal|syn_error [0] & \pwm_down|down_deal|syn_error [1]))) # (!\pwm_down|down_deal|start~regout )

	.clk(gnd),
	.dataa(\pwm_down|down_deal|syn_error [0]),
	.datab(\pwm_down|down_deal|start~regout ),
	.datac(\pwm_down|down_deal|syn_error [1]),
	.datad(\pwm_down|down_deal|LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|always1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|always1~2 .lut_mask = "ffb3";
defparam \pwm_down|down_deal|always1~2 .operation_mode = "normal";
defparam \pwm_down|down_deal|always1~2 .output_mode = "comb_only";
defparam \pwm_down|down_deal|always1~2 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|always1~2 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|always1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \pwm_down|down_deal|syn (
// Equation(s):
// \pwm_down|down_deal|syn~regout  = DFFEAS(((\pwm_down|down_deal|always1~1_combout  & ((\pwm_down|down_deal|syn~regout ) # (\pwm_down|down_deal|always1~2_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|syn~regout ),
	.datab(vcc),
	.datac(\pwm_down|down_deal|always1~1_combout ),
	.datad(\pwm_down|down_deal|always1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|syn~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|syn .lut_mask = "f0a0";
defparam \pwm_down|down_deal|syn .operation_mode = "normal";
defparam \pwm_down|down_deal|syn .output_mode = "reg_only";
defparam \pwm_down|down_deal|syn .register_cascade_mode = "off";
defparam \pwm_down|down_deal|syn .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|syn .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \pwm_up|sign_deal|ready (
// Equation(s):
// \pwm_up|sign_deal|ready~regout  = DFFEAS((\pwm_down|down_deal|start~regout ) # ((\pwm_up|sign_deal|ready~regout ) # ((\pwm_down|down_deal|check~regout ) # (\pwm_down|down_deal|syn~regout ))), GLOBAL(\clk~combout ), !GLOBAL(\pwm_down|down_deal|rst~regout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(\pwm_up|sign_deal|ready~regout ),
	.datac(\pwm_down|down_deal|check~regout ),
	.datad(\pwm_down|down_deal|syn~regout ),
	.aclr(\pwm_down|down_deal|rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|ready~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|ready .lut_mask = "fffe";
defparam \pwm_up|sign_deal|ready .operation_mode = "normal";
defparam \pwm_up|sign_deal|ready .output_mode = "reg_only";
defparam \pwm_up|sign_deal|ready .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|ready .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|ready .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \pwm_up|sign_deal|connect (
// Equation(s):
// \pwm_up|sign_deal|connect~regout  = DFFEAS(((\pwm_up|sign_deal|connect~regout  & ((!\pwm_up|sign_deal|Equal0~10_combout )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|sign_deal|ready~regout , VCC, , , \pwm_down|down_deal|syn~regout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|connect~regout ),
	.datac(vcc),
	.datad(\pwm_up|sign_deal|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|down_deal|syn~regout ),
	.ena(\pwm_up|sign_deal|ready~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|connect~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|connect .lut_mask = "00cc";
defparam \pwm_up|sign_deal|connect .operation_mode = "normal";
defparam \pwm_up|sign_deal|connect .output_mode = "reg_only";
defparam \pwm_up|sign_deal|connect .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|connect .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|connect .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \pwm_up|sign_deal|call_count2[3]~2 (
// Equation(s):
// \pwm_up|sign_deal|call_count2[3]~2_combout  = (((!\pwm_down|down_deal|syn~regout  & \pwm_up|sign_deal|Equal0~10_combout )) # (!\pwm_up|sign_deal|ready~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|ready~regout ),
	.datac(\pwm_down|down_deal|syn~regout ),
	.datad(\pwm_up|sign_deal|Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|call_count2[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count2[3]~2 .lut_mask = "3f33";
defparam \pwm_up|sign_deal|call_count2[3]~2 .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count2[3]~2 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|call_count2[3]~2 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count2[3]~2 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count2[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \pwm_up|sign_deal|call_count2[0] (
// Equation(s):
// \pwm_up|sign_deal|call_count2 [0] = DFFEAS((!\pwm_up|sign_deal|call_count2 [0] & (!\pwm_up|sign_deal|connect~regout  & (!\pwm_up|sign_deal|call_count2 [2] & \pwm_up|sign_deal|ready~regout ))), GLOBAL(\clk~combout ), VCC, , 
// \pwm_up|sign_deal|call_count2[3]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|call_count2 [0]),
	.datab(\pwm_up|sign_deal|connect~regout ),
	.datac(\pwm_up|sign_deal|call_count2 [2]),
	.datad(\pwm_up|sign_deal|ready~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|sign_deal|call_count2[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count2[0] .lut_mask = "0100";
defparam \pwm_up|sign_deal|call_count2[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count2[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count2[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count2[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count2[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \pwm_up|sign_deal|call_count2~0 (
// Equation(s):
// \pwm_up|sign_deal|call_count2~0_combout  = ((\pwm_up|sign_deal|ready~regout  & ((!\pwm_up|sign_deal|connect~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|ready~regout ),
	.datac(vcc),
	.datad(\pwm_up|sign_deal|connect~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|call_count2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count2~0 .lut_mask = "00cc";
defparam \pwm_up|sign_deal|call_count2~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count2~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|call_count2~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count2~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \pwm_up|sign_deal|call_count2[1] (
// Equation(s):
// \pwm_up|sign_deal|call_count2 [1] = DFFEAS((!\pwm_up|sign_deal|call_count2 [2] & (\pwm_up|sign_deal|call_count2~0_combout  & (\pwm_up|sign_deal|call_count2 [0] $ (\pwm_up|sign_deal|call_count2 [1])))), GLOBAL(\clk~combout ), VCC, , 
// \pwm_up|sign_deal|call_count2[3]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|call_count2 [0]),
	.datab(\pwm_up|sign_deal|call_count2 [1]),
	.datac(\pwm_up|sign_deal|call_count2 [2]),
	.datad(\pwm_up|sign_deal|call_count2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|sign_deal|call_count2[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count2[1] .lut_mask = "0600";
defparam \pwm_up|sign_deal|call_count2[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count2[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count2[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count2[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \pwm_up|sign_deal|call_count2[2] (
// Equation(s):
// \pwm_up|sign_deal|call_count2 [2] = DFFEAS((\pwm_up|sign_deal|call_count2~0_combout  & ((\pwm_up|sign_deal|call_count2 [2]) # ((\pwm_up|sign_deal|call_count2 [0] & \pwm_up|sign_deal|call_count2 [1])))), GLOBAL(\clk~combout ), VCC, , 
// \pwm_up|sign_deal|call_count2[3]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|call_count2 [0]),
	.datab(\pwm_up|sign_deal|call_count2 [1]),
	.datac(\pwm_up|sign_deal|call_count2 [2]),
	.datad(\pwm_up|sign_deal|call_count2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|sign_deal|call_count2[3]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count2[2] .lut_mask = "f800";
defparam \pwm_up|sign_deal|call_count2[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count2[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count2[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count2[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count2[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \pwm_up|sign_deal|Add0~50 (
// Equation(s):
// \pwm_up|sign_deal|Add0~50_combout  = ((!\pwm_up|sign_deal|call_count1 [0]))
// \pwm_up|sign_deal|Add0~52  = CARRY(((\pwm_up|sign_deal|call_count1 [0])))
// \pwm_up|sign_deal|Add0~52COUT1_67  = CARRY(((\pwm_up|sign_deal|call_count1 [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|call_count1 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_up|sign_deal|Add0~52 ),
	.cout1(\pwm_up|sign_deal|Add0~52COUT1_67 ));
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~50 .lut_mask = "33cc";
defparam \pwm_up|sign_deal|Add0~50 .operation_mode = "arithmetic";
defparam \pwm_up|sign_deal|Add0~50 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~50 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~50 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxii_lcell \pwm_up|sign_deal|call_count1[0] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [0] = DFFEAS((\pwm_up|sign_deal|ready~regout  & (\rcvd~combout  & (\pwm_up|sign_deal|LessThan2~1_combout  & \pwm_up|sign_deal|Add0~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ready~regout ),
	.datab(\rcvd~combout ),
	.datac(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datad(\pwm_up|sign_deal|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[0] .lut_mask = "8000";
defparam \pwm_up|sign_deal|call_count1[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \pwm_up|sign_deal|Add0~44 (
// Equation(s):
// \pwm_up|sign_deal|Add0~44_combout  = (\pwm_up|sign_deal|call_count1 [1] $ ((\pwm_up|sign_deal|Add0~52 )))
// \pwm_up|sign_deal|Add0~46  = CARRY(((!\pwm_up|sign_deal|Add0~52 ) # (!\pwm_up|sign_deal|call_count1 [1])))
// \pwm_up|sign_deal|Add0~46COUT1_69  = CARRY(((!\pwm_up|sign_deal|Add0~52COUT1_67 ) # (!\pwm_up|sign_deal|call_count1 [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|call_count1 [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_up|sign_deal|Add0~52 ),
	.cin1(\pwm_up|sign_deal|Add0~52COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~44_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_up|sign_deal|Add0~46 ),
	.cout1(\pwm_up|sign_deal|Add0~46COUT1_69 ));
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~44 .cin0_used = "true";
defparam \pwm_up|sign_deal|Add0~44 .cin1_used = "true";
defparam \pwm_up|sign_deal|Add0~44 .lut_mask = "3c3f";
defparam \pwm_up|sign_deal|Add0~44 .operation_mode = "arithmetic";
defparam \pwm_up|sign_deal|Add0~44 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~44 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~44 .sum_lutc_input = "cin";
defparam \pwm_up|sign_deal|Add0~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \pwm_up|sign_deal|call_count1[1] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [1] = DFFEAS((\pwm_up|sign_deal|ready~regout  & (\pwm_up|sign_deal|LessThan2~1_combout  & (\pwm_up|sign_deal|Add0~44_combout  & \rcvd~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ready~regout ),
	.datab(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datac(\pwm_up|sign_deal|Add0~44_combout ),
	.datad(\rcvd~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[1] .lut_mask = "8000";
defparam \pwm_up|sign_deal|call_count1[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \pwm_up|sign_deal|Add0~38 (
// Equation(s):
// \pwm_up|sign_deal|Add0~38_combout  = (\pwm_up|sign_deal|call_count1 [2] $ ((!\pwm_up|sign_deal|Add0~46 )))
// \pwm_up|sign_deal|Add0~40  = CARRY(((\pwm_up|sign_deal|call_count1 [2] & !\pwm_up|sign_deal|Add0~46 )))
// \pwm_up|sign_deal|Add0~40COUT1_71  = CARRY(((\pwm_up|sign_deal|call_count1 [2] & !\pwm_up|sign_deal|Add0~46COUT1_69 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|call_count1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_up|sign_deal|Add0~46 ),
	.cin1(\pwm_up|sign_deal|Add0~46COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~38_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_up|sign_deal|Add0~40 ),
	.cout1(\pwm_up|sign_deal|Add0~40COUT1_71 ));
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~38 .cin0_used = "true";
defparam \pwm_up|sign_deal|Add0~38 .cin1_used = "true";
defparam \pwm_up|sign_deal|Add0~38 .lut_mask = "c30c";
defparam \pwm_up|sign_deal|Add0~38 .operation_mode = "arithmetic";
defparam \pwm_up|sign_deal|Add0~38 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~38 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~38 .sum_lutc_input = "cin";
defparam \pwm_up|sign_deal|Add0~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \pwm_up|sign_deal|call_count1[2] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [2] = DFFEAS((\rcvd~combout  & (\pwm_up|sign_deal|LessThan2~1_combout  & (\pwm_up|sign_deal|ready~regout  & \pwm_up|sign_deal|Add0~38_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\rcvd~combout ),
	.datab(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datac(\pwm_up|sign_deal|ready~regout ),
	.datad(\pwm_up|sign_deal|Add0~38_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[2] .lut_mask = "8000";
defparam \pwm_up|sign_deal|call_count1[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \pwm_up|sign_deal|Add0~33 (
// Equation(s):
// \pwm_up|sign_deal|Add0~33_combout  = \pwm_up|sign_deal|call_count1 [3] $ ((((\pwm_up|sign_deal|Add0~40 ))))
// \pwm_up|sign_deal|Add0~35  = CARRY(((!\pwm_up|sign_deal|Add0~40 )) # (!\pwm_up|sign_deal|call_count1 [3]))
// \pwm_up|sign_deal|Add0~35COUT1_73  = CARRY(((!\pwm_up|sign_deal|Add0~40COUT1_71 )) # (!\pwm_up|sign_deal|call_count1 [3]))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|call_count1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_up|sign_deal|Add0~40 ),
	.cin1(\pwm_up|sign_deal|Add0~40COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~33_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_up|sign_deal|Add0~35 ),
	.cout1(\pwm_up|sign_deal|Add0~35COUT1_73 ));
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~33 .cin0_used = "true";
defparam \pwm_up|sign_deal|Add0~33 .cin1_used = "true";
defparam \pwm_up|sign_deal|Add0~33 .lut_mask = "5a5f";
defparam \pwm_up|sign_deal|Add0~33 .operation_mode = "arithmetic";
defparam \pwm_up|sign_deal|Add0~33 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~33 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~33 .sum_lutc_input = "cin";
defparam \pwm_up|sign_deal|Add0~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxii_lcell \pwm_up|sign_deal|call_count1[3] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [3] = DFFEAS((\pwm_up|sign_deal|ready~regout  & (\rcvd~combout  & (\pwm_up|sign_deal|LessThan2~1_combout  & \pwm_up|sign_deal|Add0~33_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ready~regout ),
	.datab(\rcvd~combout ),
	.datac(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datad(\pwm_up|sign_deal|Add0~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[3] .lut_mask = "8000";
defparam \pwm_up|sign_deal|call_count1[3] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[3] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[3] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[3] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \pwm_up|sign_deal|Add0~0 (
// Equation(s):
// \pwm_up|sign_deal|Add0~0_combout  = \pwm_up|sign_deal|call_count1 [4] $ ((((!\pwm_up|sign_deal|Add0~35 ))))
// \pwm_up|sign_deal|Add0~2  = CARRY((\pwm_up|sign_deal|call_count1 [4] & ((!\pwm_up|sign_deal|Add0~35COUT1_73 ))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|call_count1 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_up|sign_deal|Add0~35 ),
	.cin1(\pwm_up|sign_deal|Add0~35COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~0_combout ),
	.regout(),
	.cout(\pwm_up|sign_deal|Add0~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~0 .cin0_used = "true";
defparam \pwm_up|sign_deal|Add0~0 .cin1_used = "true";
defparam \pwm_up|sign_deal|Add0~0 .lut_mask = "a50a";
defparam \pwm_up|sign_deal|Add0~0 .operation_mode = "arithmetic";
defparam \pwm_up|sign_deal|Add0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~0 .sum_lutc_input = "cin";
defparam \pwm_up|sign_deal|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxii_lcell \pwm_up|sign_deal|call_count1[4] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [4] = DFFEAS((\pwm_up|sign_deal|ready~regout  & (\rcvd~combout  & ((\pwm_up|sign_deal|Add0~0_combout ) # (!\pwm_up|sign_deal|LessThan2~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ready~regout ),
	.datab(\rcvd~combout ),
	.datac(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datad(\pwm_up|sign_deal|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[4] .lut_mask = "8808";
defparam \pwm_up|sign_deal|call_count1[4] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[4] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[4] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[4] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \pwm_up|sign_deal|Add0~5 (
// Equation(s):
// \pwm_up|sign_deal|Add0~5_combout  = \pwm_up|sign_deal|call_count1 [5] $ ((((\pwm_up|sign_deal|Add0~2 ))))
// \pwm_up|sign_deal|Add0~7  = CARRY(((!\pwm_up|sign_deal|Add0~2 )) # (!\pwm_up|sign_deal|call_count1 [5]))
// \pwm_up|sign_deal|Add0~7COUT1_75  = CARRY(((!\pwm_up|sign_deal|Add0~2 )) # (!\pwm_up|sign_deal|call_count1 [5]))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|call_count1 [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_up|sign_deal|Add0~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_up|sign_deal|Add0~7 ),
	.cout1(\pwm_up|sign_deal|Add0~7COUT1_75 ));
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~5 .cin_used = "true";
defparam \pwm_up|sign_deal|Add0~5 .lut_mask = "5a5f";
defparam \pwm_up|sign_deal|Add0~5 .operation_mode = "arithmetic";
defparam \pwm_up|sign_deal|Add0~5 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~5 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~5 .sum_lutc_input = "cin";
defparam \pwm_up|sign_deal|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N0
maxii_lcell \pwm_up|sign_deal|call_count1[5] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [5] = DFFEAS((\pwm_up|sign_deal|ready~regout  & (\rcvd~combout  & (\pwm_up|sign_deal|LessThan2~1_combout  & \pwm_up|sign_deal|Add0~5_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ready~regout ),
	.datab(\rcvd~combout ),
	.datac(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datad(\pwm_up|sign_deal|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[5] .lut_mask = "8000";
defparam \pwm_up|sign_deal|call_count1[5] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[5] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[5] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[5] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \pwm_up|sign_deal|Add0~11 (
// Equation(s):
// \pwm_up|sign_deal|Add0~11_combout  = (\pwm_up|sign_deal|call_count1 [6] $ ((!(!\pwm_up|sign_deal|Add0~2  & \pwm_up|sign_deal|Add0~7 ) # (\pwm_up|sign_deal|Add0~2  & \pwm_up|sign_deal|Add0~7COUT1_75 ))))
// \pwm_up|sign_deal|Add0~13  = CARRY(((\pwm_up|sign_deal|call_count1 [6] & !\pwm_up|sign_deal|Add0~7 )))
// \pwm_up|sign_deal|Add0~13COUT1_77  = CARRY(((\pwm_up|sign_deal|call_count1 [6] & !\pwm_up|sign_deal|Add0~7COUT1_75 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|call_count1 [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_up|sign_deal|Add0~2 ),
	.cin0(\pwm_up|sign_deal|Add0~7 ),
	.cin1(\pwm_up|sign_deal|Add0~7COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~11_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_up|sign_deal|Add0~13 ),
	.cout1(\pwm_up|sign_deal|Add0~13COUT1_77 ));
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~11 .cin0_used = "true";
defparam \pwm_up|sign_deal|Add0~11 .cin1_used = "true";
defparam \pwm_up|sign_deal|Add0~11 .cin_used = "true";
defparam \pwm_up|sign_deal|Add0~11 .lut_mask = "c30c";
defparam \pwm_up|sign_deal|Add0~11 .operation_mode = "arithmetic";
defparam \pwm_up|sign_deal|Add0~11 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~11 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~11 .sum_lutc_input = "cin";
defparam \pwm_up|sign_deal|Add0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxii_lcell \pwm_up|sign_deal|call_count1[6] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [6] = DFFEAS((\pwm_up|sign_deal|ready~regout  & (\pwm_up|sign_deal|Add0~11_combout  & (\pwm_up|sign_deal|LessThan2~1_combout  & \rcvd~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ready~regout ),
	.datab(\pwm_up|sign_deal|Add0~11_combout ),
	.datac(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datad(\rcvd~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[6] .lut_mask = "8000";
defparam \pwm_up|sign_deal|call_count1[6] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[6] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[6] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[6] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxii_lcell \pwm_up|sign_deal|LessThan2~0 (
// Equation(s):
// \pwm_up|sign_deal|LessThan2~0_combout  = ((!\pwm_up|sign_deal|call_count1 [5] & (!\pwm_up|sign_deal|call_count1 [6] & !\pwm_up|sign_deal|call_count1 [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|call_count1 [5]),
	.datac(\pwm_up|sign_deal|call_count1 [6]),
	.datad(\pwm_up|sign_deal|call_count1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|LessThan2~0 .lut_mask = "0003";
defparam \pwm_up|sign_deal|LessThan2~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|LessThan2~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|LessThan2~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|LessThan2~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \pwm_up|sign_deal|Add0~22 (
// Equation(s):
// \pwm_up|sign_deal|Add0~22_combout  = (\pwm_up|sign_deal|call_count1 [7] $ (((!\pwm_up|sign_deal|Add0~2  & \pwm_up|sign_deal|Add0~13 ) # (\pwm_up|sign_deal|Add0~2  & \pwm_up|sign_deal|Add0~13COUT1_77 ))))
// \pwm_up|sign_deal|Add0~24  = CARRY(((!\pwm_up|sign_deal|Add0~13 ) # (!\pwm_up|sign_deal|call_count1 [7])))
// \pwm_up|sign_deal|Add0~24COUT1_79  = CARRY(((!\pwm_up|sign_deal|Add0~13COUT1_77 ) # (!\pwm_up|sign_deal|call_count1 [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|call_count1 [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_up|sign_deal|Add0~2 ),
	.cin0(\pwm_up|sign_deal|Add0~13 ),
	.cin1(\pwm_up|sign_deal|Add0~13COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~22_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_up|sign_deal|Add0~24 ),
	.cout1(\pwm_up|sign_deal|Add0~24COUT1_79 ));
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~22 .cin0_used = "true";
defparam \pwm_up|sign_deal|Add0~22 .cin1_used = "true";
defparam \pwm_up|sign_deal|Add0~22 .cin_used = "true";
defparam \pwm_up|sign_deal|Add0~22 .lut_mask = "3c3f";
defparam \pwm_up|sign_deal|Add0~22 .operation_mode = "arithmetic";
defparam \pwm_up|sign_deal|Add0~22 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~22 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~22 .sum_lutc_input = "cin";
defparam \pwm_up|sign_deal|Add0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxii_lcell \pwm_up|sign_deal|call_count1[7] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [7] = DFFEAS((\pwm_up|sign_deal|ready~regout  & (\rcvd~combout  & ((\pwm_up|sign_deal|Add0~22_combout ) # (!\pwm_up|sign_deal|LessThan2~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ready~regout ),
	.datab(\rcvd~combout ),
	.datac(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datad(\pwm_up|sign_deal|Add0~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[7] .lut_mask = "8808";
defparam \pwm_up|sign_deal|call_count1[7] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[7] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[7] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[7] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \pwm_up|sign_deal|Add0~17 (
// Equation(s):
// \pwm_up|sign_deal|Add0~17_combout  = (\pwm_up|sign_deal|call_count1 [8] $ ((!(!\pwm_up|sign_deal|Add0~2  & \pwm_up|sign_deal|Add0~24 ) # (\pwm_up|sign_deal|Add0~2  & \pwm_up|sign_deal|Add0~24COUT1_79 ))))
// \pwm_up|sign_deal|Add0~19  = CARRY(((\pwm_up|sign_deal|call_count1 [8] & !\pwm_up|sign_deal|Add0~24 )))
// \pwm_up|sign_deal|Add0~19COUT1_81  = CARRY(((\pwm_up|sign_deal|call_count1 [8] & !\pwm_up|sign_deal|Add0~24COUT1_79 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|call_count1 [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_up|sign_deal|Add0~2 ),
	.cin0(\pwm_up|sign_deal|Add0~24 ),
	.cin1(\pwm_up|sign_deal|Add0~24COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~17_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_up|sign_deal|Add0~19 ),
	.cout1(\pwm_up|sign_deal|Add0~19COUT1_81 ));
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~17 .cin0_used = "true";
defparam \pwm_up|sign_deal|Add0~17 .cin1_used = "true";
defparam \pwm_up|sign_deal|Add0~17 .cin_used = "true";
defparam \pwm_up|sign_deal|Add0~17 .lut_mask = "c30c";
defparam \pwm_up|sign_deal|Add0~17 .operation_mode = "arithmetic";
defparam \pwm_up|sign_deal|Add0~17 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~17 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~17 .sum_lutc_input = "cin";
defparam \pwm_up|sign_deal|Add0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxii_lcell \pwm_up|sign_deal|call_count1[8] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [8] = DFFEAS((\pwm_up|sign_deal|ready~regout  & (\rcvd~combout  & ((\pwm_up|sign_deal|Add0~17_combout ) # (!\pwm_up|sign_deal|LessThan2~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|Add0~17_combout ),
	.datab(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datac(\pwm_up|sign_deal|ready~regout ),
	.datad(\rcvd~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[8] .lut_mask = "b000";
defparam \pwm_up|sign_deal|call_count1[8] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[8] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[8] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[8] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \pwm_up|sign_deal|Add0~27 (
// Equation(s):
// \pwm_up|sign_deal|Add0~27_combout  = (((!\pwm_up|sign_deal|Add0~2  & \pwm_up|sign_deal|Add0~19 ) # (\pwm_up|sign_deal|Add0~2  & \pwm_up|sign_deal|Add0~19COUT1_81 ) $ (\pwm_up|sign_deal|call_count1 [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_up|sign_deal|call_count1 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_up|sign_deal|Add0~2 ),
	.cin0(\pwm_up|sign_deal|Add0~19 ),
	.cin1(\pwm_up|sign_deal|Add0~19COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Add0~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Add0~27 .cin0_used = "true";
defparam \pwm_up|sign_deal|Add0~27 .cin1_used = "true";
defparam \pwm_up|sign_deal|Add0~27 .cin_used = "true";
defparam \pwm_up|sign_deal|Add0~27 .lut_mask = "0ff0";
defparam \pwm_up|sign_deal|Add0~27 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Add0~27 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Add0~27 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Add0~27 .sum_lutc_input = "cin";
defparam \pwm_up|sign_deal|Add0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxii_lcell \pwm_up|sign_deal|call_count1[9] (
// Equation(s):
// \pwm_up|sign_deal|call_count1 [9] = DFFEAS((\pwm_up|sign_deal|ready~regout  & (\rcvd~combout  & (\pwm_up|sign_deal|LessThan2~1_combout  & \pwm_up|sign_deal|Add0~27_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ready~regout ),
	.datab(\rcvd~combout ),
	.datac(\pwm_up|sign_deal|LessThan2~1_combout ),
	.datad(\pwm_up|sign_deal|Add0~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|call_count1 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|call_count1[9] .lut_mask = "8000";
defparam \pwm_up|sign_deal|call_count1[9] .operation_mode = "normal";
defparam \pwm_up|sign_deal|call_count1[9] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|call_count1[9] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|call_count1[9] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|call_count1[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxii_lcell \pwm_up|sign_deal|LessThan2~1 (
// Equation(s):
// \pwm_up|sign_deal|LessThan2~1_combout  = (!\pwm_up|sign_deal|call_count1 [9] & ((\pwm_up|sign_deal|LessThan2~0_combout ) # ((!\pwm_up|sign_deal|call_count1 [7]) # (!\pwm_up|sign_deal|call_count1 [8]))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|LessThan2~0_combout ),
	.datab(\pwm_up|sign_deal|call_count1 [8]),
	.datac(\pwm_up|sign_deal|call_count1 [9]),
	.datad(\pwm_up|sign_deal|call_count1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|LessThan2~1 .lut_mask = "0b0f";
defparam \pwm_up|sign_deal|LessThan2~1 .operation_mode = "normal";
defparam \pwm_up|sign_deal|LessThan2~1 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|LessThan2~1 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|LessThan2~1 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxii_lcell \pwm_up|sign_deal|state[0] (
// Equation(s):
// \pwm_up|sign_deal|state [0] = DFFEAS((\pwm_up|sign_deal|ready~regout  & ((\pwm_up|sign_deal|call_count2 [2]) # ((\pwm_up|sign_deal|state [0]) # (!\pwm_up|sign_deal|LessThan2~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ready~regout ),
	.datab(\pwm_up|sign_deal|call_count2 [2]),
	.datac(\pwm_up|sign_deal|state [0]),
	.datad(\pwm_up|sign_deal|LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[0] .lut_mask = "a8aa";
defparam \pwm_up|sign_deal|state[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|state[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \TEM~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\TEM~combout ),
	.padio(TEM));
// synopsys translate_off
defparam \TEM~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y4_N5
maxii_lcell \pwm_up|sign_deal|TEM_f|count~0 (
// Equation(s):
// \pwm_up|sign_deal|TEM_f|count~0_combout  = (!\pwm_down|down_deal|rst~regout  & (((\TEM~combout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|rst~regout ),
	.datab(vcc),
	.datac(\TEM~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|TEM_f|count~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|TEM_f|count~0 .lut_mask = "5050";
defparam \pwm_up|sign_deal|TEM_f|count~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|TEM_f|count~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|TEM_f|count~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|TEM_f|count~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|TEM_f|count~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N9
maxii_lcell \pwm_up|sign_deal|TEM_f|count[0] (
// Equation(s):
// \pwm_up|sign_deal|TEM_f|count [0] = DFFEAS((!\pwm_up|sign_deal|TEM_f|count [3] & (!\pwm_up|sign_deal|TEM_f|count [0] & (\TEM~combout  & !\pwm_down|down_deal|rst~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|TEM_f|count [3]),
	.datab(\pwm_up|sign_deal|TEM_f|count [0]),
	.datac(\TEM~combout ),
	.datad(\pwm_down|down_deal|rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|TEM_f|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|TEM_f|count[0] .lut_mask = "0010";
defparam \pwm_up|sign_deal|TEM_f|count[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|TEM_f|count[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|TEM_f|count[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|TEM_f|count[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|TEM_f|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N6
maxii_lcell \pwm_up|sign_deal|TEM_f|count[1] (
// Equation(s):
// \pwm_up|sign_deal|TEM_f|count [1] = DFFEAS((!\pwm_up|sign_deal|TEM_f|count [3] & (\pwm_up|sign_deal|TEM_f|count~0_combout  & (\pwm_up|sign_deal|TEM_f|count [0] $ (\pwm_up|sign_deal|TEM_f|count [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|TEM_f|count [3]),
	.datab(\pwm_up|sign_deal|TEM_f|count [0]),
	.datac(\pwm_up|sign_deal|TEM_f|count [1]),
	.datad(\pwm_up|sign_deal|TEM_f|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|TEM_f|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|TEM_f|count[1] .lut_mask = "1400";
defparam \pwm_up|sign_deal|TEM_f|count[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|TEM_f|count[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|TEM_f|count[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|TEM_f|count[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|TEM_f|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N4
maxii_lcell \pwm_up|sign_deal|TEM_f|Add0~0 (
// Equation(s):
// \pwm_up|sign_deal|TEM_f|Add0~0_combout  = (((\pwm_up|sign_deal|TEM_f|count [1] & \pwm_up|sign_deal|TEM_f|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|TEM_f|count [1]),
	.datad(\pwm_up|sign_deal|TEM_f|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|TEM_f|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|TEM_f|Add0~0 .lut_mask = "f000";
defparam \pwm_up|sign_deal|TEM_f|Add0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|TEM_f|Add0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|TEM_f|Add0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|TEM_f|Add0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|TEM_f|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N7
maxii_lcell \pwm_up|sign_deal|TEM_f|count[2] (
// Equation(s):
// \pwm_up|sign_deal|TEM_f|count [2] = DFFEAS((\pwm_up|sign_deal|TEM_f|count~0_combout  & (!\pwm_up|sign_deal|TEM_f|count [3] & (\pwm_up|sign_deal|TEM_f|count [2] $ (\pwm_up|sign_deal|TEM_f|Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|TEM_f|count~0_combout ),
	.datab(\pwm_up|sign_deal|TEM_f|count [2]),
	.datac(\pwm_up|sign_deal|TEM_f|Add0~0_combout ),
	.datad(\pwm_up|sign_deal|TEM_f|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|TEM_f|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|TEM_f|count[2] .lut_mask = "0028";
defparam \pwm_up|sign_deal|TEM_f|count[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|TEM_f|count[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|TEM_f|count[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|TEM_f|count[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|TEM_f|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N8
maxii_lcell \pwm_up|sign_deal|TEM_f|count[3] (
// Equation(s):
// \pwm_up|sign_deal|TEM_f|count [3] = DFFEAS((\pwm_up|sign_deal|TEM_f|count~0_combout  & ((\pwm_up|sign_deal|TEM_f|count [3]) # ((\pwm_up|sign_deal|TEM_f|count [2] & \pwm_up|sign_deal|TEM_f|Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|TEM_f|count~0_combout ),
	.datab(\pwm_up|sign_deal|TEM_f|count [2]),
	.datac(\pwm_up|sign_deal|TEM_f|Add0~0_combout ),
	.datad(\pwm_up|sign_deal|TEM_f|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|TEM_f|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|TEM_f|count[3] .lut_mask = "aa80";
defparam \pwm_up|sign_deal|TEM_f|count[3] .operation_mode = "normal";
defparam \pwm_up|sign_deal|TEM_f|count[3] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|TEM_f|count[3] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|TEM_f|count[3] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|TEM_f|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N2
maxii_lcell \pwm_up|sign_deal|TEM_f|out (
// Equation(s):
// \pwm_up|sign_deal|TEM_f|out~regout  = DFFEAS((\pwm_up|sign_deal|TEM_f|out~regout ) # ((\pwm_up|sign_deal|TEM_f|count [3] & (\TEM~combout ))), GLOBAL(\clk~combout ), VCC, , , , , \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|TEM_f|count [3]),
	.datab(\pwm_up|sign_deal|TEM_f|out~regout ),
	.datac(\TEM~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|TEM_f|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|TEM_f|out .lut_mask = "ecec";
defparam \pwm_up|sign_deal|TEM_f|out .operation_mode = "normal";
defparam \pwm_up|sign_deal|TEM_f|out .output_mode = "reg_only";
defparam \pwm_up|sign_deal|TEM_f|out .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|TEM_f|out .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|TEM_f|out .synch_mode = "on";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ov~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ov~combout ),
	.padio(ov));
// synopsys translate_off
defparam \ov~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \pwm_up|sign_deal|ov_f|count[0] (
// Equation(s):
// \pwm_up|sign_deal|ov_f|count [0] = DFFEAS((!\pwm_up|sign_deal|ov_f|count [3] & (!\pwm_down|down_deal|rst~regout  & (!\pwm_up|sign_deal|ov_f|count [0] & \ov~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ov_f|count [3]),
	.datab(\pwm_down|down_deal|rst~regout ),
	.datac(\pwm_up|sign_deal|ov_f|count [0]),
	.datad(\ov~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|ov_f|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|ov_f|count[0] .lut_mask = "0100";
defparam \pwm_up|sign_deal|ov_f|count[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|ov_f|count[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|ov_f|count[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|ov_f|count[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|ov_f|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \pwm_up|sign_deal|ov_f|count~0 (
// Equation(s):
// \pwm_up|sign_deal|ov_f|count~0_combout  = (((!\pwm_down|down_deal|rst~regout  & \ov~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rst~regout ),
	.datad(\ov~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|ov_f|count~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|ov_f|count~0 .lut_mask = "0f00";
defparam \pwm_up|sign_deal|ov_f|count~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|ov_f|count~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|ov_f|count~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|ov_f|count~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|ov_f|count~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \pwm_up|sign_deal|ov_f|count[1] (
// Equation(s):
// \pwm_up|sign_deal|ov_f|count [1] = DFFEAS((!\pwm_up|sign_deal|ov_f|count [3] & (\pwm_up|sign_deal|ov_f|count~0_combout  & (\pwm_up|sign_deal|ov_f|count [1] $ (\pwm_up|sign_deal|ov_f|count [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ov_f|count [3]),
	.datab(\pwm_up|sign_deal|ov_f|count [1]),
	.datac(\pwm_up|sign_deal|ov_f|count [0]),
	.datad(\pwm_up|sign_deal|ov_f|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|ov_f|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|ov_f|count[1] .lut_mask = "1400";
defparam \pwm_up|sign_deal|ov_f|count[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|ov_f|count[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|ov_f|count[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|ov_f|count[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|ov_f|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \pwm_up|sign_deal|ov_f|Add0~0 (
// Equation(s):
// \pwm_up|sign_deal|ov_f|Add0~0_combout  = (((\pwm_up|sign_deal|ov_f|count [0] & \pwm_up|sign_deal|ov_f|count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|ov_f|count [0]),
	.datad(\pwm_up|sign_deal|ov_f|count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|ov_f|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|ov_f|Add0~0 .lut_mask = "f000";
defparam \pwm_up|sign_deal|ov_f|Add0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|ov_f|Add0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|ov_f|Add0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|ov_f|Add0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|ov_f|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \pwm_up|sign_deal|ov_f|count[2] (
// Equation(s):
// \pwm_up|sign_deal|ov_f|count [2] = DFFEAS((!\pwm_up|sign_deal|ov_f|count [3] & (\pwm_up|sign_deal|ov_f|count~0_combout  & (\pwm_up|sign_deal|ov_f|Add0~0_combout  $ (\pwm_up|sign_deal|ov_f|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ov_f|count [3]),
	.datab(\pwm_up|sign_deal|ov_f|Add0~0_combout ),
	.datac(\pwm_up|sign_deal|ov_f|count [2]),
	.datad(\pwm_up|sign_deal|ov_f|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|ov_f|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|ov_f|count[2] .lut_mask = "1400";
defparam \pwm_up|sign_deal|ov_f|count[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|ov_f|count[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|ov_f|count[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|ov_f|count[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|ov_f|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \pwm_up|sign_deal|ov_f|count[3] (
// Equation(s):
// \pwm_up|sign_deal|ov_f|count [3] = DFFEAS((\pwm_up|sign_deal|ov_f|count~0_combout  & ((\pwm_up|sign_deal|ov_f|count [3]) # ((\pwm_up|sign_deal|ov_f|Add0~0_combout  & \pwm_up|sign_deal|ov_f|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ov_f|count [3]),
	.datab(\pwm_up|sign_deal|ov_f|Add0~0_combout ),
	.datac(\pwm_up|sign_deal|ov_f|count [2]),
	.datad(\pwm_up|sign_deal|ov_f|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|ov_f|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|ov_f|count[3] .lut_mask = "ea00";
defparam \pwm_up|sign_deal|ov_f|count[3] .operation_mode = "normal";
defparam \pwm_up|sign_deal|ov_f|count[3] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|ov_f|count[3] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|ov_f|count[3] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|ov_f|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \pwm_up|sign_deal|ov_f|out (
// Equation(s):
// \pwm_up|sign_deal|ov_f|out~regout  = DFFEAS((\pwm_up|sign_deal|ov_f|out~regout ) # (((\pwm_up|sign_deal|ov_f|count [3] & \ov~combout ))), GLOBAL(\clk~combout ), VCC, , , , , \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ov_f|out~regout ),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|ov_f|count [3]),
	.datad(\ov~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|ov_f|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|ov_f|out .lut_mask = "faaa";
defparam \pwm_up|sign_deal|ov_f|out .operation_mode = "normal";
defparam \pwm_up|sign_deal|ov_f|out .output_mode = "reg_only";
defparam \pwm_up|sign_deal|ov_f|out .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|ov_f|out .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|ov_f|out .synch_mode = "on";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \col4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\col4~combout ),
	.padio(col4));
// synopsys translate_off
defparam \col4~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxii_lcell \pwm_down|PWM|check_data[0] (
// Equation(s):
// \pwm_down|PWM|check_data [0] = DFFEAS(((!\pwm_down|PWM|check_data [0])), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[0]~21  = CARRY(((\pwm_down|PWM|check_data [0])))
// \pwm_down|PWM|check_data[0]~21COUT1_51  = CARRY(((\pwm_down|PWM|check_data [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [0]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [0]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[0]~21 ),
	.cout1(\pwm_down|PWM|check_data[0]~21COUT1_51 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[0] .lut_mask = "33cc";
defparam \pwm_down|PWM|check_data[0] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[0] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[0] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[0] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|check_data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxii_lcell \pwm_down|PWM|check_data[1] (
// Equation(s):
// \pwm_down|PWM|check_data [1] = DFFEAS(\pwm_down|PWM|check_data [1] $ ((((\pwm_down|PWM|check_data[0]~21 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[1]~23  = CARRY(((!\pwm_down|PWM|check_data[0]~21 )) # (!\pwm_down|PWM|check_data [1]))
// \pwm_down|PWM|check_data[1]~23COUT1_53  = CARRY(((!\pwm_down|PWM|check_data[0]~21COUT1_51 )) # (!\pwm_down|PWM|check_data [1]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|check_data [1]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|check_data[0]~21 ),
	.cin1(\pwm_down|PWM|check_data[0]~21COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [1]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[1]~23 ),
	.cout1(\pwm_down|PWM|check_data[1]~23COUT1_53 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[1] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[1] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[1] .lut_mask = "5a5f";
defparam \pwm_down|PWM|check_data[1] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[1] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[1] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[1] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxii_lcell \pwm_down|PWM|check_data[2] (
// Equation(s):
// \pwm_down|PWM|check_data [2] = DFFEAS(\pwm_down|PWM|check_data [2] $ ((((!\pwm_down|PWM|check_data[1]~23 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[2]~17  = CARRY((\pwm_down|PWM|check_data [2] & ((!\pwm_down|PWM|check_data[1]~23COUT1_53 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|check_data [2]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|check_data[1]~23 ),
	.cin1(\pwm_down|PWM|check_data[1]~23COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [2]),
	.cout(\pwm_down|PWM|check_data[2]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|check_data[2] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[2] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[2] .lut_mask = "a50a";
defparam \pwm_down|PWM|check_data[2] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[2] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[2] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[2] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxii_lcell \pwm_down|PWM|check_data[3] (
// Equation(s):
// \pwm_down|PWM|check_data [3] = DFFEAS(\pwm_down|PWM|check_data [3] $ ((((\pwm_down|PWM|check_data[2]~17 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[3]~19  = CARRY(((!\pwm_down|PWM|check_data[2]~17 )) # (!\pwm_down|PWM|check_data [3]))
// \pwm_down|PWM|check_data[3]~19COUT1_55  = CARRY(((!\pwm_down|PWM|check_data[2]~17 )) # (!\pwm_down|PWM|check_data [3]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|check_data [3]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[2]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [3]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[3]~19 ),
	.cout1(\pwm_down|PWM|check_data[3]~19COUT1_55 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[3] .cin_used = "true";
defparam \pwm_down|PWM|check_data[3] .lut_mask = "5a5f";
defparam \pwm_down|PWM|check_data[3] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[3] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[3] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[3] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxii_lcell \pwm_down|PWM|check_data[4] (
// Equation(s):
// \pwm_down|PWM|check_data [4] = DFFEAS(\pwm_down|PWM|check_data [4] $ ((((!(!\pwm_down|PWM|check_data[2]~17  & \pwm_down|PWM|check_data[3]~19 ) # (\pwm_down|PWM|check_data[2]~17  & \pwm_down|PWM|check_data[3]~19COUT1_55 ))))), GLOBAL(\clk~combout ), VCC, , 
// , \~GND~combout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[4]~15  = CARRY((\pwm_down|PWM|check_data [4] & ((!\pwm_down|PWM|check_data[3]~19 ))))
// \pwm_down|PWM|check_data[4]~15COUT1_57  = CARRY((\pwm_down|PWM|check_data [4] & ((!\pwm_down|PWM|check_data[3]~19COUT1_55 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|check_data [4]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[2]~17 ),
	.cin0(\pwm_down|PWM|check_data[3]~19 ),
	.cin1(\pwm_down|PWM|check_data[3]~19COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [4]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[4]~15 ),
	.cout1(\pwm_down|PWM|check_data[4]~15COUT1_57 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[4] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[4] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[4] .cin_used = "true";
defparam \pwm_down|PWM|check_data[4] .lut_mask = "a50a";
defparam \pwm_down|PWM|check_data[4] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[4] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[4] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[4] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxii_lcell \pwm_down|PWM|check_data[5] (
// Equation(s):
// \pwm_down|PWM|check_data [5] = DFFEAS((\pwm_down|PWM|check_data [5] $ (((!\pwm_down|PWM|check_data[2]~17  & \pwm_down|PWM|check_data[4]~15 ) # (\pwm_down|PWM|check_data[2]~17  & \pwm_down|PWM|check_data[4]~15COUT1_57 )))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|down_deal|check~regout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[5]~9  = CARRY(((!\pwm_down|PWM|check_data[4]~15 ) # (!\pwm_down|PWM|check_data [5])))
// \pwm_down|PWM|check_data[5]~9COUT1_59  = CARRY(((!\pwm_down|PWM|check_data[4]~15COUT1_57 ) # (!\pwm_down|PWM|check_data [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [5]),
	.datac(\pwm_down|down_deal|check~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[2]~17 ),
	.cin0(\pwm_down|PWM|check_data[4]~15 ),
	.cin1(\pwm_down|PWM|check_data[4]~15COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [5]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[5]~9 ),
	.cout1(\pwm_down|PWM|check_data[5]~9COUT1_59 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[5] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[5] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[5] .cin_used = "true";
defparam \pwm_down|PWM|check_data[5] .lut_mask = "3c3f";
defparam \pwm_down|PWM|check_data[5] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[5] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[5] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[5] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N8
maxii_lcell \pwm_down|PWM|check_data[6] (
// Equation(s):
// \pwm_down|PWM|check_data [6] = DFFEAS(\pwm_down|PWM|check_data [6] $ ((((!(!\pwm_down|PWM|check_data[2]~17  & \pwm_down|PWM|check_data[5]~9 ) # (\pwm_down|PWM|check_data[2]~17  & \pwm_down|PWM|check_data[5]~9COUT1_59 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|down_deal|check~regout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[6]~11  = CARRY((\pwm_down|PWM|check_data [6] & ((!\pwm_down|PWM|check_data[5]~9 ))))
// \pwm_down|PWM|check_data[6]~11COUT1_61  = CARRY((\pwm_down|PWM|check_data [6] & ((!\pwm_down|PWM|check_data[5]~9COUT1_59 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|check_data [6]),
	.datab(vcc),
	.datac(\pwm_down|down_deal|check~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[2]~17 ),
	.cin0(\pwm_down|PWM|check_data[5]~9 ),
	.cin1(\pwm_down|PWM|check_data[5]~9COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [6]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[6]~11 ),
	.cout1(\pwm_down|PWM|check_data[6]~11COUT1_61 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[6] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[6] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[6] .cin_used = "true";
defparam \pwm_down|PWM|check_data[6] .lut_mask = "a50a";
defparam \pwm_down|PWM|check_data[6] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[6] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[6] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[6] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxii_lcell \pwm_down|PWM|check_data[7] (
// Equation(s):
// \pwm_down|PWM|check_data [7] = DFFEAS((\pwm_down|PWM|check_data [7] $ (((!\pwm_down|PWM|check_data[2]~17  & \pwm_down|PWM|check_data[6]~11 ) # (\pwm_down|PWM|check_data[2]~17  & \pwm_down|PWM|check_data[6]~11COUT1_61 )))), GLOBAL(\clk~combout ), VCC, , , 
// \~GND~combout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[7]~13  = CARRY(((!\pwm_down|PWM|check_data[6]~11COUT1_61 ) # (!\pwm_down|PWM|check_data [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [7]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[2]~17 ),
	.cin0(\pwm_down|PWM|check_data[6]~11 ),
	.cin1(\pwm_down|PWM|check_data[6]~11COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [7]),
	.cout(\pwm_down|PWM|check_data[7]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|check_data[7] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[7] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[7] .cin_used = "true";
defparam \pwm_down|PWM|check_data[7] .lut_mask = "3c3f";
defparam \pwm_down|PWM|check_data[7] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[7] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[7] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[7] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N0
maxii_lcell \pwm_down|PWM|check_data[8] (
// Equation(s):
// \pwm_down|PWM|check_data [8] = DFFEAS((\pwm_down|PWM|check_data [8] $ ((!\pwm_down|PWM|check_data[7]~13 ))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[8]~25  = CARRY(((\pwm_down|PWM|check_data [8] & !\pwm_down|PWM|check_data[7]~13 )))
// \pwm_down|PWM|check_data[8]~25COUT1_63  = CARRY(((\pwm_down|PWM|check_data [8] & !\pwm_down|PWM|check_data[7]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [8]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[7]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [8]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[8]~25 ),
	.cout1(\pwm_down|PWM|check_data[8]~25COUT1_63 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[8] .cin_used = "true";
defparam \pwm_down|PWM|check_data[8] .lut_mask = "c30c";
defparam \pwm_down|PWM|check_data[8] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[8] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[8] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[8] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N1
maxii_lcell \pwm_down|PWM|check_data[9] (
// Equation(s):
// \pwm_down|PWM|check_data [9] = DFFEAS((\pwm_down|PWM|check_data [9] $ (((!\pwm_down|PWM|check_data[7]~13  & \pwm_down|PWM|check_data[8]~25 ) # (\pwm_down|PWM|check_data[7]~13  & \pwm_down|PWM|check_data[8]~25COUT1_63 )))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|down_deal|check~regout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[9]~27  = CARRY(((!\pwm_down|PWM|check_data[8]~25 ) # (!\pwm_down|PWM|check_data [9])))
// \pwm_down|PWM|check_data[9]~27COUT1_65  = CARRY(((!\pwm_down|PWM|check_data[8]~25COUT1_63 ) # (!\pwm_down|PWM|check_data [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [9]),
	.datac(\pwm_down|down_deal|check~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[7]~13 ),
	.cin0(\pwm_down|PWM|check_data[8]~25 ),
	.cin1(\pwm_down|PWM|check_data[8]~25COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [9]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[9]~27 ),
	.cout1(\pwm_down|PWM|check_data[9]~27COUT1_65 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[9] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[9] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[9] .cin_used = "true";
defparam \pwm_down|PWM|check_data[9] .lut_mask = "3c3f";
defparam \pwm_down|PWM|check_data[9] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[9] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[9] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[9] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N2
maxii_lcell \pwm_down|PWM|check_data[10] (
// Equation(s):
// \pwm_down|PWM|check_data [10] = DFFEAS((\pwm_down|PWM|check_data [10] $ ((!(!\pwm_down|PWM|check_data[7]~13  & \pwm_down|PWM|check_data[9]~27 ) # (\pwm_down|PWM|check_data[7]~13  & \pwm_down|PWM|check_data[9]~27COUT1_65 )))), GLOBAL(\clk~combout ), VCC, , 
// , \~GND~combout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[10]~29  = CARRY(((\pwm_down|PWM|check_data [10] & !\pwm_down|PWM|check_data[9]~27 )))
// \pwm_down|PWM|check_data[10]~29COUT1_67  = CARRY(((\pwm_down|PWM|check_data [10] & !\pwm_down|PWM|check_data[9]~27COUT1_65 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [10]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[7]~13 ),
	.cin0(\pwm_down|PWM|check_data[9]~27 ),
	.cin1(\pwm_down|PWM|check_data[9]~27COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [10]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[10]~29 ),
	.cout1(\pwm_down|PWM|check_data[10]~29COUT1_67 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[10] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[10] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[10] .cin_used = "true";
defparam \pwm_down|PWM|check_data[10] .lut_mask = "c30c";
defparam \pwm_down|PWM|check_data[10] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[10] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[10] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[10] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N3
maxii_lcell \pwm_down|PWM|check_data[11] (
// Equation(s):
// \pwm_down|PWM|check_data [11] = DFFEAS(\pwm_down|PWM|check_data [11] $ (((((!\pwm_down|PWM|check_data[7]~13  & \pwm_down|PWM|check_data[10]~29 ) # (\pwm_down|PWM|check_data[7]~13  & \pwm_down|PWM|check_data[10]~29COUT1_67 ))))), GLOBAL(\clk~combout ), 
// VCC, , , \pwm_down|down_deal|check~regout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[11]~5  = CARRY(((!\pwm_down|PWM|check_data[10]~29 )) # (!\pwm_down|PWM|check_data [11]))
// \pwm_down|PWM|check_data[11]~5COUT1_69  = CARRY(((!\pwm_down|PWM|check_data[10]~29COUT1_67 )) # (!\pwm_down|PWM|check_data [11]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|check_data [11]),
	.datab(vcc),
	.datac(\pwm_down|down_deal|check~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[7]~13 ),
	.cin0(\pwm_down|PWM|check_data[10]~29 ),
	.cin1(\pwm_down|PWM|check_data[10]~29COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [11]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[11]~5 ),
	.cout1(\pwm_down|PWM|check_data[11]~5COUT1_69 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[11] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[11] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[11] .cin_used = "true";
defparam \pwm_down|PWM|check_data[11] .lut_mask = "5a5f";
defparam \pwm_down|PWM|check_data[11] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[11] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[11] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[11] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N4
maxii_lcell \pwm_down|PWM|check_data[12] (
// Equation(s):
// \pwm_down|PWM|check_data [12] = DFFEAS(\pwm_down|PWM|check_data [12] $ ((((!(!\pwm_down|PWM|check_data[7]~13  & \pwm_down|PWM|check_data[11]~5 ) # (\pwm_down|PWM|check_data[7]~13  & \pwm_down|PWM|check_data[11]~5COUT1_69 ))))), GLOBAL(\clk~combout ), VCC, 
// , , \~GND~combout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[12]~7  = CARRY((\pwm_down|PWM|check_data [12] & ((!\pwm_down|PWM|check_data[11]~5COUT1_69 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|check_data [12]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[7]~13 ),
	.cin0(\pwm_down|PWM|check_data[11]~5 ),
	.cin1(\pwm_down|PWM|check_data[11]~5COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [12]),
	.cout(\pwm_down|PWM|check_data[12]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|check_data[12] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[12] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[12] .cin_used = "true";
defparam \pwm_down|PWM|check_data[12] .lut_mask = "a50a";
defparam \pwm_down|PWM|check_data[12] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[12] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[12] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[12] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N5
maxii_lcell \pwm_down|PWM|check_data[13] (
// Equation(s):
// \pwm_down|PWM|check_data [13] = DFFEAS(\pwm_down|PWM|check_data [13] $ ((((\pwm_down|PWM|check_data[12]~7 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|down_deal|check~regout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[13]~31  = CARRY(((!\pwm_down|PWM|check_data[12]~7 )) # (!\pwm_down|PWM|check_data [13]))
// \pwm_down|PWM|check_data[13]~31COUT1_71  = CARRY(((!\pwm_down|PWM|check_data[12]~7 )) # (!\pwm_down|PWM|check_data [13]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|check_data [13]),
	.datab(vcc),
	.datac(\pwm_down|down_deal|check~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[12]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [13]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[13]~31 ),
	.cout1(\pwm_down|PWM|check_data[13]~31COUT1_71 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[13] .cin_used = "true";
defparam \pwm_down|PWM|check_data[13] .lut_mask = "5a5f";
defparam \pwm_down|PWM|check_data[13] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[13] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[13] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[13] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N6
maxii_lcell \pwm_down|PWM|check_data[14] (
// Equation(s):
// \pwm_down|PWM|check_data [14] = DFFEAS(\pwm_down|PWM|check_data [14] $ ((((!(!\pwm_down|PWM|check_data[12]~7  & \pwm_down|PWM|check_data[13]~31 ) # (\pwm_down|PWM|check_data[12]~7  & \pwm_down|PWM|check_data[13]~31COUT1_71 ))))), GLOBAL(\clk~combout ), 
// VCC, , , \pwm_down|down_deal|check~regout , , , \pwm_down|PWM|check_data[6]~36_combout )
// \pwm_down|PWM|check_data[14]~1  = CARRY((\pwm_down|PWM|check_data [14] & ((!\pwm_down|PWM|check_data[13]~31 ))))
// \pwm_down|PWM|check_data[14]~1COUT1_73  = CARRY((\pwm_down|PWM|check_data [14] & ((!\pwm_down|PWM|check_data[13]~31COUT1_71 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|check_data [14]),
	.datab(vcc),
	.datac(\pwm_down|down_deal|check~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[12]~7 ),
	.cin0(\pwm_down|PWM|check_data[13]~31 ),
	.cin1(\pwm_down|PWM|check_data[13]~31COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [14]),
	.cout(),
	.cout0(\pwm_down|PWM|check_data[14]~1 ),
	.cout1(\pwm_down|PWM|check_data[14]~1COUT1_73 ));
// synopsys translate_off
defparam \pwm_down|PWM|check_data[14] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[14] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[14] .cin_used = "true";
defparam \pwm_down|PWM|check_data[14] .lut_mask = "a50a";
defparam \pwm_down|PWM|check_data[14] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|check_data[14] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[14] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[14] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N7
maxii_lcell \pwm_down|PWM|check_data[15] (
// Equation(s):
// \pwm_down|PWM|check_data [15] = DFFEAS((\pwm_down|PWM|check_data [15] $ (((!\pwm_down|PWM|check_data[12]~7  & \pwm_down|PWM|check_data[14]~1 ) # (\pwm_down|PWM|check_data[12]~7  & \pwm_down|PWM|check_data[14]~1COUT1_73 )))), GLOBAL(\clk~combout ), VCC, , 
// , \pwm_down|down_deal|check~regout , , , \pwm_down|PWM|check_data[6]~36_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [15]),
	.datac(\pwm_down|down_deal|check~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|check_data[6]~36_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|check_data[12]~7 ),
	.cin0(\pwm_down|PWM|check_data[14]~1 ),
	.cin1(\pwm_down|PWM|check_data[14]~1COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|check_data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|check_data[15] .cin0_used = "true";
defparam \pwm_down|PWM|check_data[15] .cin1_used = "true";
defparam \pwm_down|PWM|check_data[15] .cin_used = "true";
defparam \pwm_down|PWM|check_data[15] .lut_mask = "3c3c";
defparam \pwm_down|PWM|check_data[15] .operation_mode = "normal";
defparam \pwm_down|PWM|check_data[15] .output_mode = "reg_only";
defparam \pwm_down|PWM|check_data[15] .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[15] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|check_data[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \pwm_down|PWM|check_data[6]~35 (
// Equation(s):
// \pwm_down|PWM|check_data[6]~35_combout  = ((\pwm_down|PWM|check_data [13] & (\pwm_down|PWM|check_data [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [13]),
	.datac(\pwm_down|PWM|check_data [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|check_data[6]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|check_data[6]~35 .lut_mask = "c0c0";
defparam \pwm_down|PWM|check_data[6]~35 .operation_mode = "normal";
defparam \pwm_down|PWM|check_data[6]~35 .output_mode = "comb_only";
defparam \pwm_down|PWM|check_data[6]~35 .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[6]~35 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|check_data[6]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \pwm_down|PWM|check_data[6]~32 (
// Equation(s):
// \pwm_down|PWM|check_data[6]~32_combout  = (!\pwm_down|PWM|check_data [8] & (((!\pwm_down|PWM|check_data [7]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [8]),
	.datab(vcc),
	.datac(\pwm_down|PWM|check_data [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|check_data[6]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|check_data[6]~32 .lut_mask = "0505";
defparam \pwm_down|PWM|check_data[6]~32 .operation_mode = "normal";
defparam \pwm_down|PWM|check_data[6]~32 .output_mode = "comb_only";
defparam \pwm_down|PWM|check_data[6]~32 .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[6]~32 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|check_data[6]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \pwm_down|PWM|check_data[6]~33 (
// Equation(s):
// \pwm_down|PWM|check_data[6]~33_combout  = ((\pwm_down|PWM|check_data[6]~32_combout  & ((!\pwm_down|PWM|check_data [6]) # (!\pwm_down|PWM|check_data [5])))) # (!\pwm_down|PWM|check_data [9])

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [5]),
	.datab(\pwm_down|PWM|check_data [6]),
	.datac(\pwm_down|PWM|check_data [9]),
	.datad(\pwm_down|PWM|check_data[6]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|check_data[6]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|check_data[6]~33 .lut_mask = "7f0f";
defparam \pwm_down|PWM|check_data[6]~33 .operation_mode = "normal";
defparam \pwm_down|PWM|check_data[6]~33 .output_mode = "comb_only";
defparam \pwm_down|PWM|check_data[6]~33 .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[6]~33 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|check_data[6]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \pwm_down|PWM|check_data[6]~34 (
// Equation(s):
// \pwm_down|PWM|check_data[6]~34_combout  = (!\pwm_down|PWM|check_data [12] & (((!\pwm_down|PWM|check_data [10] & \pwm_down|PWM|check_data[6]~33_combout )) # (!\pwm_down|PWM|check_data [11])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [10]),
	.datab(\pwm_down|PWM|check_data [12]),
	.datac(\pwm_down|PWM|check_data [11]),
	.datad(\pwm_down|PWM|check_data[6]~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|check_data[6]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|check_data[6]~34 .lut_mask = "1303";
defparam \pwm_down|PWM|check_data[6]~34 .operation_mode = "normal";
defparam \pwm_down|PWM|check_data[6]~34 .output_mode = "comb_only";
defparam \pwm_down|PWM|check_data[6]~34 .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[6]~34 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|check_data[6]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \pwm_down|PWM|check_data[6]~36 (
// Equation(s):
// \pwm_down|PWM|check_data[6]~36_combout  = ((\pwm_down|PWM|check_data [15] & (\pwm_down|PWM|check_data[6]~35_combout  & !\pwm_down|PWM|check_data[6]~34_combout ))) # (!\pwm_down|down_deal|check~regout )

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [15]),
	.datab(\pwm_down|down_deal|check~regout ),
	.datac(\pwm_down|PWM|check_data[6]~35_combout ),
	.datad(\pwm_down|PWM|check_data[6]~34_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|check_data[6]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|check_data[6]~36 .lut_mask = "33b3";
defparam \pwm_down|PWM|check_data[6]~36 .operation_mode = "normal";
defparam \pwm_down|PWM|check_data[6]~36 .output_mode = "comb_only";
defparam \pwm_down|PWM|check_data[6]~36 .register_cascade_mode = "off";
defparam \pwm_down|PWM|check_data[6]~36 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|check_data[6]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxii_lcell \pwm_up|sign_deal|Equal2~0 (
// Equation(s):
// \pwm_up|sign_deal|Equal2~0_combout  = ((\pwm_down|PWM|check_data [11] & (!\pwm_down|PWM|check_data [8] & \pwm_down|PWM|check_data [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [11]),
	.datac(\pwm_down|PWM|check_data [8]),
	.datad(\pwm_down|PWM|check_data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal2~0 .lut_mask = "0c00";
defparam \pwm_up|sign_deal|Equal2~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal2~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal2~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal2~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \pwm_down|PWM|always6~6 (
// Equation(s):
// \pwm_down|PWM|always6~6_combout  = (((!\pwm_down|PWM|check_data [14] & !\pwm_down|PWM|check_data [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|check_data [14]),
	.datad(\pwm_down|PWM|check_data [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~6 .lut_mask = "000f";
defparam \pwm_down|PWM|always6~6 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~6 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~6 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~6 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \pwm_up|sign_deal|Equal1~3 (
// Equation(s):
// \pwm_up|sign_deal|Equal1~3_combout  = (!\pwm_down|PWM|check_data [5] & (\pwm_down|PWM|check_data [12] & (\pwm_down|PWM|check_data [9] & \pwm_down|PWM|always6~6_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [5]),
	.datab(\pwm_down|PWM|check_data [12]),
	.datac(\pwm_down|PWM|check_data [9]),
	.datad(\pwm_down|PWM|always6~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal1~3 .lut_mask = "4000";
defparam \pwm_up|sign_deal|Equal1~3 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal1~3 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal1~3 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal1~3 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxii_lcell \pwm_up|sign_deal|Equal1~1 (
// Equation(s):
// \pwm_up|sign_deal|Equal1~1_combout  = (!\pwm_down|PWM|check_data [2] & (!\pwm_down|PWM|check_data [0] & (\pwm_down|PWM|check_data [3] & !\pwm_down|PWM|check_data [1])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [2]),
	.datab(\pwm_down|PWM|check_data [0]),
	.datac(\pwm_down|PWM|check_data [3]),
	.datad(\pwm_down|PWM|check_data [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal1~1 .lut_mask = "0010";
defparam \pwm_up|sign_deal|Equal1~1 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal1~1 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal1~1 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal1~1 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxii_lcell \pwm_up|sign_deal|Equal1~2 (
// Equation(s):
// \pwm_up|sign_deal|Equal1~2_combout  = (!\pwm_down|PWM|check_data [6] & (!\pwm_down|PWM|check_data [10] & (\pwm_up|sign_deal|Equal1~1_combout  & \pwm_down|PWM|check_data [7])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [6]),
	.datab(\pwm_down|PWM|check_data [10]),
	.datac(\pwm_up|sign_deal|Equal1~1_combout ),
	.datad(\pwm_down|PWM|check_data [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal1~2 .lut_mask = "1000";
defparam \pwm_up|sign_deal|Equal1~2 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal1~2 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal1~2 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal1~2 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \pwm_up|sign_deal|Equal2~1 (
// Equation(s):
// \pwm_up|sign_deal|Equal2~1_combout  = (\pwm_up|sign_deal|Equal2~0_combout  & (\pwm_up|sign_deal|Equal1~3_combout  & (\pwm_down|PWM|check_data [13] & \pwm_up|sign_deal|Equal1~2_combout )))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|Equal2~0_combout ),
	.datab(\pwm_up|sign_deal|Equal1~3_combout ),
	.datac(\pwm_down|PWM|check_data [13]),
	.datad(\pwm_up|sign_deal|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal2~1 .lut_mask = "8000";
defparam \pwm_up|sign_deal|Equal2~1 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal2~1 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal2~1 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal2~1 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \pwm_up|sign_deal|Equal1~0 (
// Equation(s):
// \pwm_up|sign_deal|Equal1~0_combout  = ((!\pwm_down|PWM|check_data [11] & (\pwm_down|PWM|check_data [8] & !\pwm_down|PWM|check_data [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [11]),
	.datac(\pwm_down|PWM|check_data [8]),
	.datad(\pwm_down|PWM|check_data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal1~0 .lut_mask = "0030";
defparam \pwm_up|sign_deal|Equal1~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal1~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal1~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal1~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N7
maxii_lcell \pwm_down|PWM|always7~7 (
// Equation(s):
// \pwm_down|PWM|always7~7_combout  = ((\pwm_down|PWM|check_data [13] & (!\pwm_down|PWM|check_data [15] & \pwm_down|PWM|check_data [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [13]),
	.datac(\pwm_down|PWM|check_data [15]),
	.datad(\pwm_down|PWM|check_data [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~7 .lut_mask = "0c00";
defparam \pwm_down|PWM|always7~7 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~7 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~7 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~7 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
maxii_lcell \pwm_up|sign_deal|Equal4~1 (
// Equation(s):
// \pwm_up|sign_deal|Equal4~1_combout  = (\pwm_down|PWM|check_data [5] & (\pwm_down|PWM|check_data [7] & (!\pwm_down|PWM|check_data [12] & !\pwm_down|PWM|check_data [6])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [5]),
	.datab(\pwm_down|PWM|check_data [7]),
	.datac(\pwm_down|PWM|check_data [12]),
	.datad(\pwm_down|PWM|check_data [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal4~1 .lut_mask = "0008";
defparam \pwm_up|sign_deal|Equal4~1 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal4~1 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal4~1 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal4~1 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \pwm_up|sign_deal|Equal4~2 (
// Equation(s):
// \pwm_up|sign_deal|Equal4~2_combout  = (!\pwm_down|PWM|check_data [9] & (!\pwm_down|PWM|check_data [10] & (\pwm_up|sign_deal|Equal1~1_combout  & \pwm_up|sign_deal|Equal4~1_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [9]),
	.datab(\pwm_down|PWM|check_data [10]),
	.datac(\pwm_up|sign_deal|Equal1~1_combout ),
	.datad(\pwm_up|sign_deal|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal4~2 .lut_mask = "1000";
defparam \pwm_up|sign_deal|Equal4~2 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal4~2 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal4~2 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal4~2 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxii_lcell \pwm_up|sign_deal|Equal3~0 (
// Equation(s):
// \pwm_up|sign_deal|Equal3~0_combout  = ((\pwm_up|sign_deal|Equal1~0_combout  & (\pwm_down|PWM|always7~7_combout  & \pwm_up|sign_deal|Equal4~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|Equal1~0_combout ),
	.datac(\pwm_down|PWM|always7~7_combout ),
	.datad(\pwm_up|sign_deal|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal3~0 .lut_mask = "c000";
defparam \pwm_up|sign_deal|Equal3~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal3~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal3~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal3~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \pwm_up|sign_deal|Equal1~4 (
// Equation(s):
// \pwm_up|sign_deal|Equal1~4_combout  = (!\pwm_down|PWM|check_data [13] & (\pwm_up|sign_deal|Equal1~3_combout  & (\pwm_up|sign_deal|Equal1~0_combout  & \pwm_up|sign_deal|Equal1~2_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [13]),
	.datab(\pwm_up|sign_deal|Equal1~3_combout ),
	.datac(\pwm_up|sign_deal|Equal1~0_combout ),
	.datad(\pwm_up|sign_deal|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal1~4 .lut_mask = "4000";
defparam \pwm_up|sign_deal|Equal1~4 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal1~4 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal1~4 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal1~4 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxii_lcell \pwm_up|sign_deal|fault4~2 (
// Equation(s):
// \pwm_up|sign_deal|fault4~2_combout  = ((!\pwm_up|sign_deal|Equal2~1_combout  & (!\pwm_up|sign_deal|Equal3~0_combout  & !\pwm_up|sign_deal|Equal1~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|Equal2~1_combout ),
	.datac(\pwm_up|sign_deal|Equal3~0_combout ),
	.datad(\pwm_up|sign_deal|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|fault4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|fault4~2 .lut_mask = "0003";
defparam \pwm_up|sign_deal|fault4~2 .operation_mode = "normal";
defparam \pwm_up|sign_deal|fault4~2 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|fault4~2 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|fault4~2 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|fault4~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \tr4~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\tr4~combout ),
	.padio(tr4));
// synopsys translate_off
defparam \tr4~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \pwm_up|sign_deal|t4|count[0] (
// Equation(s):
// \pwm_up|sign_deal|t4|count [0] = DFFEAS((!\tr4~combout  & (!\pwm_up|sign_deal|t4|count [0] & (!\pwm_up|sign_deal|t4|count [3] & !\pwm_down|down_deal|rst~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\tr4~combout ),
	.datab(\pwm_up|sign_deal|t4|count [0]),
	.datac(\pwm_up|sign_deal|t4|count [3]),
	.datad(\pwm_down|down_deal|rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t4|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t4|count[0] .lut_mask = "0001";
defparam \pwm_up|sign_deal|t4|count[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t4|count[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t4|count[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t4|count[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t4|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \pwm_up|sign_deal|t4|count~0 (
// Equation(s):
// \pwm_up|sign_deal|t4|count~0_combout  = (((!\pwm_down|down_deal|rst~regout  & !\tr4~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|rst~regout ),
	.datad(\tr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|t4|count~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t4|count~0 .lut_mask = "000f";
defparam \pwm_up|sign_deal|t4|count~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|t4|count~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|t4|count~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t4|count~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t4|count~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \pwm_up|sign_deal|t4|count[1] (
// Equation(s):
// \pwm_up|sign_deal|t4|count [1] = DFFEAS((!\pwm_up|sign_deal|t4|count [3] & (\pwm_up|sign_deal|t4|count~0_combout  & (\pwm_up|sign_deal|t4|count [1] $ (\pwm_up|sign_deal|t4|count [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t4|count [1]),
	.datab(\pwm_up|sign_deal|t4|count [0]),
	.datac(\pwm_up|sign_deal|t4|count [3]),
	.datad(\pwm_up|sign_deal|t4|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t4|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t4|count[1] .lut_mask = "0600";
defparam \pwm_up|sign_deal|t4|count[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t4|count[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t4|count[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t4|count[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t4|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \pwm_up|sign_deal|t4|Add0~0 (
// Equation(s):
// \pwm_up|sign_deal|t4|Add0~0_combout  = (((\pwm_up|sign_deal|t4|count [1] & \pwm_up|sign_deal|t4|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|t4|count [1]),
	.datad(\pwm_up|sign_deal|t4|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|t4|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t4|Add0~0 .lut_mask = "f000";
defparam \pwm_up|sign_deal|t4|Add0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|t4|Add0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|t4|Add0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t4|Add0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t4|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \pwm_up|sign_deal|t4|count[2] (
// Equation(s):
// \pwm_up|sign_deal|t4|count [2] = DFFEAS((!\pwm_up|sign_deal|t4|count [3] & (\pwm_up|sign_deal|t4|count~0_combout  & (\pwm_up|sign_deal|t4|Add0~0_combout  $ (\pwm_up|sign_deal|t4|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t4|Add0~0_combout ),
	.datab(\pwm_up|sign_deal|t4|count [3]),
	.datac(\pwm_up|sign_deal|t4|count [2]),
	.datad(\pwm_up|sign_deal|t4|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t4|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t4|count[2] .lut_mask = "1200";
defparam \pwm_up|sign_deal|t4|count[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t4|count[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t4|count[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t4|count[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t4|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \pwm_up|sign_deal|t4|count[3] (
// Equation(s):
// \pwm_up|sign_deal|t4|count [3] = DFFEAS((\pwm_up|sign_deal|t4|count~0_combout  & ((\pwm_up|sign_deal|t4|count [3]) # ((\pwm_up|sign_deal|t4|Add0~0_combout  & \pwm_up|sign_deal|t4|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t4|Add0~0_combout ),
	.datab(\pwm_up|sign_deal|t4|count [3]),
	.datac(\pwm_up|sign_deal|t4|count [2]),
	.datad(\pwm_up|sign_deal|t4|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t4|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t4|count[3] .lut_mask = "ec00";
defparam \pwm_up|sign_deal|t4|count[3] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t4|count[3] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t4|count[3] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t4|count[3] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t4|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \pwm_up|sign_deal|t4|out (
// Equation(s):
// \pwm_up|sign_deal|t4|out~regout  = DFFEAS((\pwm_up|sign_deal|t4|out~regout ) # (((\pwm_up|sign_deal|t4|count [3] & !\tr4~combout ))), GLOBAL(\clk~combout ), VCC, , , , , \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t4|out~regout ),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|t4|count [3]),
	.datad(\tr4~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t4|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t4|out .lut_mask = "aafa";
defparam \pwm_up|sign_deal|t4|out .operation_mode = "normal";
defparam \pwm_up|sign_deal|t4|out .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t4|out .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t4|out .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t4|out .synch_mode = "on";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \col3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\col3~combout ),
	.padio(col3));
// synopsys translate_off
defparam \col3~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y10_N2
maxii_lcell \pwm_up|sign_deal|Equal4~0 (
// Equation(s):
// \pwm_up|sign_deal|Equal4~0_combout  = ((!\pwm_down|PWM|check_data [13] & (\pwm_down|PWM|check_data [15] & !\pwm_down|PWM|check_data [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [13]),
	.datac(\pwm_down|PWM|check_data [15]),
	.datad(\pwm_down|PWM|check_data [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal4~0 .lut_mask = "0030";
defparam \pwm_up|sign_deal|Equal4~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal4~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal4~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal4~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxii_lcell \pwm_up|sign_deal|Equal4~3 (
// Equation(s):
// \pwm_up|sign_deal|Equal4~3_combout  = ((\pwm_up|sign_deal|Equal4~0_combout  & (\pwm_up|sign_deal|Equal2~0_combout  & \pwm_up|sign_deal|Equal4~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|Equal4~0_combout ),
	.datac(\pwm_up|sign_deal|Equal2~0_combout ),
	.datad(\pwm_up|sign_deal|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|Equal4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|Equal4~3 .lut_mask = "c000";
defparam \pwm_up|sign_deal|Equal4~3 .operation_mode = "normal";
defparam \pwm_up|sign_deal|Equal4~3 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|Equal4~3 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|Equal4~3 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|Equal4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \pwm_up|sign_deal|fault4~4 (
// Equation(s):
// \pwm_up|sign_deal|fault4~4_combout  = (\pwm_up|sign_deal|Equal4~3_combout  & (((\col4~combout  & \col3~combout )))) # (!\pwm_up|sign_deal|Equal4~3_combout  & (\pwm_up|sign_deal|t4|out~regout ))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|t4|out~regout ),
	.datab(\col4~combout ),
	.datac(\col3~combout ),
	.datad(\pwm_up|sign_deal|Equal4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|fault4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|fault4~4 .lut_mask = "c0aa";
defparam \pwm_up|sign_deal|fault4~4 .operation_mode = "normal";
defparam \pwm_up|sign_deal|fault4~4 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|fault4~4 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|fault4~4 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|fault4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \pwm_up|sign_deal|state[4] (
// Equation(s):
// \pwm_up|sign_deal|state [4] = DFFEAS((\pwm_up|sign_deal|state [4]) # ((\pwm_up|sign_deal|fault4~2_combout  & ((\pwm_up|sign_deal|fault4~4_combout ))) # (!\pwm_up|sign_deal|fault4~2_combout  & (!\col4~combout ))), GLOBAL(\clk~combout ), 
// !GLOBAL(\pwm_down|down_deal|rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|state [4]),
	.datab(\col4~combout ),
	.datac(\pwm_up|sign_deal|fault4~2_combout ),
	.datad(\pwm_up|sign_deal|fault4~4_combout ),
	.aclr(\pwm_down|down_deal|rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|state [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[4] .lut_mask = "fbab";
defparam \pwm_up|sign_deal|state[4] .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[4] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|state[4] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[4] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \tr2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\tr2~combout ),
	.padio(tr2));
// synopsys translate_off
defparam \tr2~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \pwm_up|sign_deal|t2|count[0] (
// Equation(s):
// \pwm_up|sign_deal|t2|count [0] = DFFEAS((!\pwm_down|down_deal|rst~regout  & (!\pwm_up|sign_deal|t2|count [0] & (!\tr2~combout  & !\pwm_up|sign_deal|t2|count [3]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|rst~regout ),
	.datab(\pwm_up|sign_deal|t2|count [0]),
	.datac(\tr2~combout ),
	.datad(\pwm_up|sign_deal|t2|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t2|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t2|count[0] .lut_mask = "0001";
defparam \pwm_up|sign_deal|t2|count[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t2|count[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t2|count[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t2|count[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t2|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \pwm_up|sign_deal|t2|count~0 (
// Equation(s):
// \pwm_up|sign_deal|t2|count~0_combout  = ((!\tr2~combout  & ((!\pwm_down|down_deal|rst~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\tr2~combout ),
	.datac(vcc),
	.datad(\pwm_down|down_deal|rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|t2|count~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t2|count~0 .lut_mask = "0033";
defparam \pwm_up|sign_deal|t2|count~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|t2|count~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|t2|count~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t2|count~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t2|count~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \pwm_up|sign_deal|t2|count[1] (
// Equation(s):
// \pwm_up|sign_deal|t2|count [1] = DFFEAS((!\pwm_up|sign_deal|t2|count [3] & (\pwm_up|sign_deal|t2|count~0_combout  & (\pwm_up|sign_deal|t2|count [0] $ (\pwm_up|sign_deal|t2|count [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t2|count [0]),
	.datab(\pwm_up|sign_deal|t2|count [3]),
	.datac(\pwm_up|sign_deal|t2|count [1]),
	.datad(\pwm_up|sign_deal|t2|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t2|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t2|count[1] .lut_mask = "1200";
defparam \pwm_up|sign_deal|t2|count[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t2|count[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t2|count[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t2|count[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t2|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \pwm_up|sign_deal|t2|Add0~0 (
// Equation(s):
// \pwm_up|sign_deal|t2|Add0~0_combout  = (((\pwm_up|sign_deal|t2|count [1] & \pwm_up|sign_deal|t2|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|t2|count [1]),
	.datad(\pwm_up|sign_deal|t2|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|t2|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t2|Add0~0 .lut_mask = "f000";
defparam \pwm_up|sign_deal|t2|Add0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|t2|Add0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|t2|Add0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t2|Add0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t2|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \pwm_up|sign_deal|t2|count[2] (
// Equation(s):
// \pwm_up|sign_deal|t2|count [2] = DFFEAS((!\pwm_up|sign_deal|t2|count [3] & (\pwm_up|sign_deal|t2|count~0_combout  & (\pwm_up|sign_deal|t2|Add0~0_combout  $ (\pwm_up|sign_deal|t2|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t2|Add0~0_combout ),
	.datab(\pwm_up|sign_deal|t2|count [3]),
	.datac(\pwm_up|sign_deal|t2|count [2]),
	.datad(\pwm_up|sign_deal|t2|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t2|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t2|count[2] .lut_mask = "1200";
defparam \pwm_up|sign_deal|t2|count[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t2|count[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t2|count[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t2|count[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t2|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \pwm_up|sign_deal|t2|count[3] (
// Equation(s):
// \pwm_up|sign_deal|t2|count [3] = DFFEAS((\pwm_up|sign_deal|t2|count~0_combout  & ((\pwm_up|sign_deal|t2|count [3]) # ((\pwm_up|sign_deal|t2|Add0~0_combout  & \pwm_up|sign_deal|t2|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t2|Add0~0_combout ),
	.datab(\pwm_up|sign_deal|t2|count [3]),
	.datac(\pwm_up|sign_deal|t2|count [2]),
	.datad(\pwm_up|sign_deal|t2|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t2|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t2|count[3] .lut_mask = "ec00";
defparam \pwm_up|sign_deal|t2|count[3] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t2|count[3] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t2|count[3] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t2|count[3] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t2|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \pwm_up|sign_deal|t2|out (
// Equation(s):
// \pwm_up|sign_deal|t2|out~regout  = DFFEAS(((\pwm_up|sign_deal|t2|out~regout ) # ((!\tr2~combout  & \pwm_up|sign_deal|t2|count [3]))), GLOBAL(\clk~combout ), VCC, , , , , \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\tr2~combout ),
	.datac(\pwm_up|sign_deal|t2|out~regout ),
	.datad(\pwm_up|sign_deal|t2|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t2|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t2|out .lut_mask = "f3f0";
defparam \pwm_up|sign_deal|t2|out .operation_mode = "normal";
defparam \pwm_up|sign_deal|t2|out .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t2|out .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t2|out .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t2|out .synch_mode = "on";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \col2~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\col2~combout ),
	.padio(col2));
// synopsys translate_off
defparam \col2~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \col1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\col1~combout ),
	.padio(col1));
// synopsys translate_off
defparam \col1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \pwm_up|sign_deal|state[6]~2 (
// Equation(s):
// \pwm_up|sign_deal|state[6]~2_combout  = ((\col2~combout  & ((\col1~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\col2~combout ),
	.datac(vcc),
	.datad(\col1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|state[6]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[6]~2 .lut_mask = "cc00";
defparam \pwm_up|sign_deal|state[6]~2 .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[6]~2 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|state[6]~2 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[6]~2 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[6]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxii_lcell \pwm_up|sign_deal|state[5]~3 (
// Equation(s):
// \pwm_up|sign_deal|state[5]~3_combout  = (!\pwm_up|sign_deal|Equal4~3_combout  & (((!\pwm_up|sign_deal|Equal1~0_combout ) # (!\pwm_up|sign_deal|Equal4~2_combout )) # (!\pwm_down|PWM|always7~7_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|always7~7_combout ),
	.datab(\pwm_up|sign_deal|Equal4~2_combout ),
	.datac(\pwm_up|sign_deal|Equal1~0_combout ),
	.datad(\pwm_up|sign_deal|Equal4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|state[5]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[5]~3 .lut_mask = "007f";
defparam \pwm_up|sign_deal|state[5]~3 .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[5]~3 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|state[5]~3 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[5]~3 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[5]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxii_lcell \pwm_up|sign_deal|state[6]~7 (
// Equation(s):
// \pwm_up|sign_deal|state[6]~7_combout  = (\pwm_up|sign_deal|Equal2~1_combout  & (((\pwm_up|sign_deal|state[6]~2_combout )))) # (!\pwm_up|sign_deal|Equal2~1_combout  & (\pwm_up|sign_deal|t2|out~regout  & ((\pwm_up|sign_deal|state[5]~3_combout ))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|t2|out~regout ),
	.datab(\pwm_up|sign_deal|state[6]~2_combout ),
	.datac(\pwm_up|sign_deal|state[5]~3_combout ),
	.datad(\pwm_up|sign_deal|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|state[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[6]~7 .lut_mask = "cca0";
defparam \pwm_up|sign_deal|state[6]~7 .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[6]~7 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|state[6]~7 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[6]~7 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxii_lcell \pwm_up|sign_deal|state[6]~6 (
// Equation(s):
// \pwm_up|sign_deal|state[6]~6_combout  = (!\col2~combout  & ((\pwm_up|sign_deal|Equal1~4_combout ) # ((!\pwm_up|sign_deal|Equal2~1_combout  & !\pwm_up|sign_deal|state[5]~3_combout ))))

	.clk(gnd),
	.dataa(\col2~combout ),
	.datab(\pwm_up|sign_deal|Equal2~1_combout ),
	.datac(\pwm_up|sign_deal|state[5]~3_combout ),
	.datad(\pwm_up|sign_deal|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|state[6]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[6]~6 .lut_mask = "5501";
defparam \pwm_up|sign_deal|state[6]~6 .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[6]~6 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|state[6]~6 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[6]~6 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[6]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxii_lcell \pwm_up|sign_deal|state[6] (
// Equation(s):
// \pwm_up|sign_deal|state [6] = DFFEAS((\pwm_up|sign_deal|state [6]) # ((\pwm_up|sign_deal|state[6]~6_combout ) # ((!\pwm_up|sign_deal|Equal1~4_combout  & \pwm_up|sign_deal|state[6]~7_combout ))), GLOBAL(\clk~combout ), 
// !GLOBAL(\pwm_down|down_deal|rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|Equal1~4_combout ),
	.datab(\pwm_up|sign_deal|state [6]),
	.datac(\pwm_up|sign_deal|state[6]~7_combout ),
	.datad(\pwm_up|sign_deal|state[6]~6_combout ),
	.aclr(\pwm_down|down_deal|rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|state [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[6] .lut_mask = "ffdc";
defparam \pwm_up|sign_deal|state[6] .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[6] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|state[6] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[6] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \tr3~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\tr3~combout ),
	.padio(tr3));
// synopsys translate_off
defparam \tr3~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \pwm_up|sign_deal|t3|count~0 (
// Equation(s):
// \pwm_up|sign_deal|t3|count~0_combout  = (!\pwm_down|down_deal|rst~regout  & (((!\tr3~combout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|rst~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\tr3~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|t3|count~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t3|count~0 .lut_mask = "0055";
defparam \pwm_up|sign_deal|t3|count~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|t3|count~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|t3|count~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t3|count~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t3|count~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \pwm_up|sign_deal|t3|count[0] (
// Equation(s):
// \pwm_up|sign_deal|t3|count [0] = DFFEAS((!\tr3~combout  & (!\pwm_up|sign_deal|t3|count [0] & (!\pwm_down|down_deal|rst~regout  & !\pwm_up|sign_deal|t3|count [3]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\tr3~combout ),
	.datab(\pwm_up|sign_deal|t3|count [0]),
	.datac(\pwm_down|down_deal|rst~regout ),
	.datad(\pwm_up|sign_deal|t3|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t3|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t3|count[0] .lut_mask = "0001";
defparam \pwm_up|sign_deal|t3|count[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t3|count[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t3|count[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t3|count[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t3|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \pwm_up|sign_deal|t3|count[1] (
// Equation(s):
// \pwm_up|sign_deal|t3|count [1] = DFFEAS((\pwm_up|sign_deal|t3|count~0_combout  & (!\pwm_up|sign_deal|t3|count [3] & (\pwm_up|sign_deal|t3|count [1] $ (\pwm_up|sign_deal|t3|count [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t3|count~0_combout ),
	.datab(\pwm_up|sign_deal|t3|count [3]),
	.datac(\pwm_up|sign_deal|t3|count [1]),
	.datad(\pwm_up|sign_deal|t3|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t3|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t3|count[1] .lut_mask = "0220";
defparam \pwm_up|sign_deal|t3|count[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t3|count[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t3|count[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t3|count[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t3|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \pwm_up|sign_deal|t3|Add0~0 (
// Equation(s):
// \pwm_up|sign_deal|t3|Add0~0_combout  = (((\pwm_up|sign_deal|t3|count [1] & \pwm_up|sign_deal|t3|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|t3|count [1]),
	.datad(\pwm_up|sign_deal|t3|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|t3|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t3|Add0~0 .lut_mask = "f000";
defparam \pwm_up|sign_deal|t3|Add0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|t3|Add0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|t3|Add0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t3|Add0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t3|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxii_lcell \pwm_up|sign_deal|t3|count[2] (
// Equation(s):
// \pwm_up|sign_deal|t3|count [2] = DFFEAS((!\pwm_up|sign_deal|t3|count [3] & (\pwm_up|sign_deal|t3|count~0_combout  & (\pwm_up|sign_deal|t3|Add0~0_combout  $ (\pwm_up|sign_deal|t3|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t3|Add0~0_combout ),
	.datab(\pwm_up|sign_deal|t3|count [3]),
	.datac(\pwm_up|sign_deal|t3|count~0_combout ),
	.datad(\pwm_up|sign_deal|t3|count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t3|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t3|count[2] .lut_mask = "1020";
defparam \pwm_up|sign_deal|t3|count[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t3|count[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t3|count[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t3|count[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t3|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \pwm_up|sign_deal|t3|count[3] (
// Equation(s):
// \pwm_up|sign_deal|t3|count [3] = DFFEAS((\pwm_up|sign_deal|t3|count~0_combout  & ((\pwm_up|sign_deal|t3|count [3]) # ((\pwm_up|sign_deal|t3|Add0~0_combout  & \pwm_up|sign_deal|t3|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t3|Add0~0_combout ),
	.datab(\pwm_up|sign_deal|t3|count [3]),
	.datac(\pwm_up|sign_deal|t3|count~0_combout ),
	.datad(\pwm_up|sign_deal|t3|count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t3|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t3|count[3] .lut_mask = "e0c0";
defparam \pwm_up|sign_deal|t3|count[3] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t3|count[3] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t3|count[3] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t3|count[3] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t3|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \pwm_up|sign_deal|t3|out (
// Equation(s):
// \pwm_up|sign_deal|t3|out~regout  = DFFEAS(((\pwm_up|sign_deal|t3|out~regout ) # ((!\tr3~combout  & \pwm_up|sign_deal|t3|count [3]))), GLOBAL(\clk~combout ), VCC, , , , , \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\tr3~combout ),
	.datac(\pwm_up|sign_deal|t3|out~regout ),
	.datad(\pwm_up|sign_deal|t3|count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t3|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t3|out .lut_mask = "f3f0";
defparam \pwm_up|sign_deal|t3|out .operation_mode = "normal";
defparam \pwm_up|sign_deal|t3|out .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t3|out .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t3|out .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t3|out .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxii_lcell \pwm_up|sign_deal|state[5]~9 (
// Equation(s):
// \pwm_up|sign_deal|state[5]~9_combout  = (\pwm_up|sign_deal|Equal3~0_combout  & (\col4~combout  & (\col3~combout ))) # (!\pwm_up|sign_deal|Equal3~0_combout  & (((\pwm_up|sign_deal|t3|out~regout ))))

	.clk(gnd),
	.dataa(\col4~combout ),
	.datab(\col3~combout ),
	.datac(\pwm_up|sign_deal|Equal3~0_combout ),
	.datad(\pwm_up|sign_deal|t3|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|state[5]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[5]~9 .lut_mask = "8f80";
defparam \pwm_up|sign_deal|state[5]~9 .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[5]~9 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|state[5]~9 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[5]~9 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[5]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxii_lcell \pwm_up|sign_deal|state[5]~4 (
// Equation(s):
// \pwm_up|sign_deal|state[5]~4_combout  = (\pwm_up|sign_deal|Equal1~4_combout ) # ((\pwm_up|sign_deal|Equal2~1_combout ) # ((!\pwm_up|sign_deal|Equal3~0_combout  & \pwm_up|sign_deal|Equal4~3_combout )))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|Equal1~4_combout ),
	.datab(\pwm_up|sign_deal|Equal3~0_combout ),
	.datac(\pwm_up|sign_deal|Equal4~3_combout ),
	.datad(\pwm_up|sign_deal|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|state[5]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[5]~4 .lut_mask = "ffba";
defparam \pwm_up|sign_deal|state[5]~4 .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[5]~4 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|state[5]~4 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[5]~4 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[5]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxii_lcell \pwm_up|sign_deal|state[5] (
// Equation(s):
// \pwm_up|sign_deal|state [5] = DFFEAS((\pwm_up|sign_deal|state [5]) # ((\pwm_up|sign_deal|state[5]~4_combout  & (!\col3~combout )) # (!\pwm_up|sign_deal|state[5]~4_combout  & ((\pwm_up|sign_deal|state[5]~9_combout )))), GLOBAL(\clk~combout ), 
// !GLOBAL(\pwm_down|down_deal|rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|state [5]),
	.datab(\col3~combout ),
	.datac(\pwm_up|sign_deal|state[5]~9_combout ),
	.datad(\pwm_up|sign_deal|state[5]~4_combout ),
	.aclr(\pwm_down|down_deal|rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|state [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[5] .lut_mask = "bbfa";
defparam \pwm_up|sign_deal|state[5] .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[5] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|state[5] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[5] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \tr1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\tr1~combout ),
	.padio(tr1));
// synopsys translate_off
defparam \tr1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y8_N8
maxii_lcell \pwm_up|sign_deal|t1|count[0] (
// Equation(s):
// \pwm_up|sign_deal|t1|count [0] = DFFEAS((!\pwm_up|sign_deal|t1|count [0] & (!\pwm_up|sign_deal|t1|count [3] & (!\tr1~combout  & !\pwm_down|down_deal|rst~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t1|count [0]),
	.datab(\pwm_up|sign_deal|t1|count [3]),
	.datac(\tr1~combout ),
	.datad(\pwm_down|down_deal|rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t1|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t1|count[0] .lut_mask = "0001";
defparam \pwm_up|sign_deal|t1|count[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t1|count[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t1|count[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t1|count[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t1|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N5
maxii_lcell \pwm_up|sign_deal|t1|count~0 (
// Equation(s):
// \pwm_up|sign_deal|t1|count~0_combout  = (((!\tr1~combout  & !\pwm_down|down_deal|rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\tr1~combout ),
	.datad(\pwm_down|down_deal|rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|t1|count~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t1|count~0 .lut_mask = "000f";
defparam \pwm_up|sign_deal|t1|count~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|t1|count~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|t1|count~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t1|count~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t1|count~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
maxii_lcell \pwm_up|sign_deal|t1|count[1] (
// Equation(s):
// \pwm_up|sign_deal|t1|count [1] = DFFEAS((!\pwm_up|sign_deal|t1|count [3] & (\pwm_up|sign_deal|t1|count~0_combout  & (\pwm_up|sign_deal|t1|count [0] $ (\pwm_up|sign_deal|t1|count [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t1|count [0]),
	.datab(\pwm_up|sign_deal|t1|count [3]),
	.datac(\pwm_up|sign_deal|t1|count [1]),
	.datad(\pwm_up|sign_deal|t1|count~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t1|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t1|count[1] .lut_mask = "1200";
defparam \pwm_up|sign_deal|t1|count[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t1|count[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t1|count[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t1|count[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t1|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
maxii_lcell \pwm_up|sign_deal|t1|Add0~0 (
// Equation(s):
// \pwm_up|sign_deal|t1|Add0~0_combout  = (((\pwm_up|sign_deal|t1|count [1] & \pwm_up|sign_deal|t1|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|t1|count [1]),
	.datad(\pwm_up|sign_deal|t1|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|t1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t1|Add0~0 .lut_mask = "f000";
defparam \pwm_up|sign_deal|t1|Add0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|t1|Add0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|t1|Add0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t1|Add0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N9
maxii_lcell \pwm_up|sign_deal|t1|count[2] (
// Equation(s):
// \pwm_up|sign_deal|t1|count [2] = DFFEAS((!\pwm_up|sign_deal|t1|count [3] & (\pwm_up|sign_deal|t1|count~0_combout  & (\pwm_up|sign_deal|t1|Add0~0_combout  $ (\pwm_up|sign_deal|t1|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t1|Add0~0_combout ),
	.datab(\pwm_up|sign_deal|t1|count [3]),
	.datac(\pwm_up|sign_deal|t1|count~0_combout ),
	.datad(\pwm_up|sign_deal|t1|count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t1|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t1|count[2] .lut_mask = "1020";
defparam \pwm_up|sign_deal|t1|count[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t1|count[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t1|count[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t1|count[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t1|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
maxii_lcell \pwm_up|sign_deal|t1|count[3] (
// Equation(s):
// \pwm_up|sign_deal|t1|count [3] = DFFEAS((\pwm_up|sign_deal|t1|count~0_combout  & ((\pwm_up|sign_deal|t1|count [3]) # ((\pwm_up|sign_deal|t1|Add0~0_combout  & \pwm_up|sign_deal|t1|count [2])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t1|Add0~0_combout ),
	.datab(\pwm_up|sign_deal|t1|count [3]),
	.datac(\pwm_up|sign_deal|t1|count~0_combout ),
	.datad(\pwm_up|sign_deal|t1|count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t1|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t1|count[3] .lut_mask = "e0c0";
defparam \pwm_up|sign_deal|t1|count[3] .operation_mode = "normal";
defparam \pwm_up|sign_deal|t1|count[3] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t1|count[3] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t1|count[3] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t1|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
maxii_lcell \pwm_up|sign_deal|t1|out (
// Equation(s):
// \pwm_up|sign_deal|t1|out~regout  = DFFEAS((\pwm_up|sign_deal|t1|out~regout ) # ((\pwm_up|sign_deal|t1|count [3] & (!\tr1~combout ))), GLOBAL(\clk~combout ), VCC, , , , , \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|t1|out~regout ),
	.datab(\pwm_up|sign_deal|t1|count [3]),
	.datac(\tr1~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|t1|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|t1|out .lut_mask = "aeae";
defparam \pwm_up|sign_deal|t1|out .operation_mode = "normal";
defparam \pwm_up|sign_deal|t1|out .output_mode = "reg_only";
defparam \pwm_up|sign_deal|t1|out .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|t1|out .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|t1|out .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxii_lcell \pwm_up|sign_deal|fault1~0 (
// Equation(s):
// \pwm_up|sign_deal|fault1~0_combout  = (\pwm_up|sign_deal|state[5]~3_combout  & ((\pwm_up|sign_deal|Equal2~1_combout  & (!\col1~combout )) # (!\pwm_up|sign_deal|Equal2~1_combout  & ((\pwm_up|sign_deal|t1|out~regout ))))) # 
// (!\pwm_up|sign_deal|state[5]~3_combout  & (!\col1~combout ))

	.clk(gnd),
	.dataa(\col1~combout ),
	.datab(\pwm_up|sign_deal|t1|out~regout ),
	.datac(\pwm_up|sign_deal|state[5]~3_combout ),
	.datad(\pwm_up|sign_deal|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|fault1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|fault1~0 .lut_mask = "55c5";
defparam \pwm_up|sign_deal|fault1~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|fault1~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|fault1~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|fault1~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|fault1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxii_lcell \pwm_up|sign_deal|state[7] (
// Equation(s):
// \pwm_up|sign_deal|state [7] = DFFEAS((\pwm_up|sign_deal|state [7]) # ((\pwm_up|sign_deal|Equal1~4_combout  & (\pwm_up|sign_deal|state[6]~2_combout )) # (!\pwm_up|sign_deal|Equal1~4_combout  & ((\pwm_up|sign_deal|fault1~0_combout )))), GLOBAL(\clk~combout 
// ), !GLOBAL(\pwm_down|down_deal|rst~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|Equal1~4_combout ),
	.datab(\pwm_up|sign_deal|state [7]),
	.datac(\pwm_up|sign_deal|state[6]~2_combout ),
	.datad(\pwm_up|sign_deal|fault1~0_combout ),
	.aclr(\pwm_down|down_deal|rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|state [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[7] .lut_mask = "fdec";
defparam \pwm_up|sign_deal|state[7] .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[7] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|state[7] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[7] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \pwm_up|sign_deal|fault~1 (
// Equation(s):
// \pwm_up|sign_deal|fault~1_combout  = (\pwm_up|sign_deal|state [4]) # ((\pwm_up|sign_deal|state [6]) # ((\pwm_up|sign_deal|state [5]) # (\pwm_up|sign_deal|state [7])))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|state [4]),
	.datab(\pwm_up|sign_deal|state [6]),
	.datac(\pwm_up|sign_deal|state [5]),
	.datad(\pwm_up|sign_deal|state [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|fault~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|fault~1 .lut_mask = "fffe";
defparam \pwm_up|sign_deal|fault~1 .operation_mode = "normal";
defparam \pwm_up|sign_deal|fault~1 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|fault~1 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|fault~1 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|fault~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \pwm_up|up_sign|fault_delay1 (
// Equation(s):
// \pwm_up|sign_deal|fault  = (\pwm_up|sign_deal|state [0]) # ((\pwm_up|sign_deal|TEM_f|out~regout ) # ((\pwm_up|sign_deal|ov_f|out~regout ) # (\pwm_up|sign_deal|fault~1_combout )))
// \pwm_up|up_sign|fault_delay1~regout  = DFFEAS(\pwm_up|sign_deal|fault , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|state [0]),
	.datab(\pwm_up|sign_deal|TEM_f|out~regout ),
	.datac(\pwm_up|sign_deal|ov_f|out~regout ),
	.datad(\pwm_up|sign_deal|fault~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|fault ),
	.regout(\pwm_up|up_sign|fault_delay1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|fault_delay1 .lut_mask = "fffe";
defparam \pwm_up|up_sign|fault_delay1 .operation_mode = "normal";
defparam \pwm_up|up_sign|fault_delay1 .output_mode = "reg_and_comb";
defparam \pwm_up|up_sign|fault_delay1 .register_cascade_mode = "off";
defparam \pwm_up|up_sign|fault_delay1 .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|fault_delay1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \pwm_down|down_deal|start~1 (
// Equation(s):
// \pwm_down|down_deal|start~1_combout  = ((!\pwm_down|down_deal|Lockn~regout  & ((!\pwm_up|sign_deal|fault ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|Lockn~regout ),
	.datac(vcc),
	.datad(\pwm_up|sign_deal|fault ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|start~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|start~1 .lut_mask = "0033";
defparam \pwm_down|down_deal|start~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|start~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|start~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|start~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|start~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \pwm_down|down_deal|start~3 (
// Equation(s):
// \pwm_down|down_deal|start~3_combout  = ((\pwm_down|down_deal|Lockn~regout ) # ((\pwm_down|down_deal|cmd_over~regout ) # (\pwm_up|sign_deal|fault )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|Lockn~regout ),
	.datac(\pwm_down|down_deal|cmd_over~regout ),
	.datad(\pwm_up|sign_deal|fault ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|start~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|start~3 .lut_mask = "fffc";
defparam \pwm_down|down_deal|start~3 .operation_mode = "normal";
defparam \pwm_down|down_deal|start~3 .output_mode = "comb_only";
defparam \pwm_down|down_deal|start~3 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|start~3 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|start~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \pwm_down|down_deal|start (
// Equation(s):
// \pwm_down|down_deal|start~regout  = DFFEAS((\pwm_down|down_deal|cmd_over~regout  & ((\pwm_down|down_deal|start~0_combout ) # ((\pwm_down|down_deal|Equal10~2_combout  & \pwm_down|down_deal|start~1_combout )))), GLOBAL(\clk~combout ), VCC, , 
// \pwm_down|down_deal|start~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cmd_over~regout ),
	.datab(\pwm_down|down_deal|Equal10~2_combout ),
	.datac(\pwm_down|down_deal|start~0_combout ),
	.datad(\pwm_down|down_deal|start~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|start~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|start .lut_mask = "a8a0";
defparam \pwm_down|down_deal|start .operation_mode = "normal";
defparam \pwm_down|down_deal|start .output_mode = "reg_only";
defparam \pwm_down|down_deal|start .register_cascade_mode = "off";
defparam \pwm_down|down_deal|start .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \pwm_down|rcvr|tsr[16] (
// Equation(s):
// \pwm_down|down_deal|ref_data[15]~0  = (!\pwm_down|rcvr|tsr [17] & (\pwm_down|down_deal|fre_data[15]~3_combout  & (G1_tsr[16] & \pwm_down|down_deal|always2~1_combout )))
// \pwm_down|rcvr|tsr [16] = DFFEAS(\pwm_down|down_deal|ref_data[15]~0 , GLOBAL(\clk~combout ), GLOBAL(\pwm_down|rcvr|clk1x_en~regout ), , \pwm_down|rcvr|tsr[19]~0_combout , \pwm_down|rcvr|tsr [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|rcvr|tsr [17]),
	.datab(\pwm_down|down_deal|fre_data[15]~3_combout ),
	.datac(\pwm_down|rcvr|tsr [15]),
	.datad(\pwm_down|down_deal|always2~1_combout ),
	.aclr(!\pwm_down|rcvr|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|rcvr|tsr[19]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|ref_data[15]~0 ),
	.regout(\pwm_down|rcvr|tsr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|rcvr|tsr[16] .lut_mask = "4000";
defparam \pwm_down|rcvr|tsr[16] .operation_mode = "normal";
defparam \pwm_down|rcvr|tsr[16] .output_mode = "reg_and_comb";
defparam \pwm_down|rcvr|tsr[16] .register_cascade_mode = "off";
defparam \pwm_down|rcvr|tsr[16] .sum_lutc_input = "qfbk";
defparam \pwm_down|rcvr|tsr[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \pwm_down|down_deal|cmd_data[0]~0 (
// Equation(s):
// \pwm_down|down_deal|cmd_data[0]~0_combout  = (!\pwm_down|rcvr|tsr [16] & (\pwm_down|rcvr|tsr [17] & (\pwm_down|down_deal|always2~1_combout  & \pwm_down|down_deal|fre_data[15]~3_combout )))

	.clk(gnd),
	.dataa(\pwm_down|rcvr|tsr [16]),
	.datab(\pwm_down|rcvr|tsr [17]),
	.datac(\pwm_down|down_deal|always2~1_combout ),
	.datad(\pwm_down|down_deal|fre_data[15]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[0]~0 .lut_mask = "4000";
defparam \pwm_down|down_deal|cmd_data[0]~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[0]~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|cmd_data[0]~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[0]~0 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cmd_data[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \pwm_down|down_deal|cmd_data[12] (
// Equation(s):
// \pwm_down|down_deal|cmd_data [12] = DFFEAS((((\pwm_down|rcvr|tsr [12]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|cmd_data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[12] .lut_mask = "ff00";
defparam \pwm_down|down_deal|cmd_data[12] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[12] .output_mode = "reg_only";
defparam \pwm_down|down_deal|cmd_data[12] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[12] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|cmd_data[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \pwm_down|down_deal|cmd_data[0] (
// Equation(s):
// \pwm_down|down_deal|check~0  = (!\pwm_down|down_deal|cmd_data [4] & (!\pwm_down|down_deal|cmd_data [12] & (!F1_cmd_data[0] & !\pwm_down|down_deal|cmd_data [8])))
// \pwm_down|down_deal|cmd_data [0] = DFFEAS(\pwm_down|down_deal|check~0 , GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|cmd_data[0]~0_combout , \pwm_down|rcvr|tsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|cmd_data [4]),
	.datab(\pwm_down|down_deal|cmd_data [12]),
	.datac(\pwm_down|rcvr|tsr [0]),
	.datad(\pwm_down|down_deal|cmd_data [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|cmd_data[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|check~0 ),
	.regout(\pwm_down|down_deal|cmd_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|cmd_data[0] .lut_mask = "0001";
defparam \pwm_down|down_deal|cmd_data[0] .operation_mode = "normal";
defparam \pwm_down|down_deal|cmd_data[0] .output_mode = "reg_and_comb";
defparam \pwm_down|down_deal|cmd_data[0] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|cmd_data[0] .sum_lutc_input = "qfbk";
defparam \pwm_down|down_deal|cmd_data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \pwm_down|down_deal|Equal12~1 (
// Equation(s):
// \pwm_down|down_deal|Equal12~1_combout  = (\pwm_down|down_deal|check~0  & (\pwm_down|down_deal|Equal12~0  & (\pwm_down|down_deal|Equal10~0  & \pwm_down|down_deal|Equal11~1 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|check~0 ),
	.datab(\pwm_down|down_deal|Equal12~0 ),
	.datac(\pwm_down|down_deal|Equal10~0 ),
	.datad(\pwm_down|down_deal|Equal11~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|Equal12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|Equal12~1 .lut_mask = "8000";
defparam \pwm_down|down_deal|Equal12~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|Equal12~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|Equal12~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|Equal12~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|Equal12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \pwm_down|down_deal|check~4 (
// Equation(s):
// \pwm_down|down_deal|check~4_combout  = (!\pwm_down|down_deal|Lockn~regout  & ((\pwm_down|down_deal|check~3 ) # ((!\pwm_down|down_deal|cmd_over~regout  & \pwm_down|down_deal|check~regout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|cmd_over~regout ),
	.datab(\pwm_down|down_deal|Lockn~regout ),
	.datac(\pwm_down|down_deal|check~3 ),
	.datad(\pwm_down|down_deal|check~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|check~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|check~4 .lut_mask = "3130";
defparam \pwm_down|down_deal|check~4 .operation_mode = "normal";
defparam \pwm_down|down_deal|check~4 .output_mode = "comb_only";
defparam \pwm_down|down_deal|check~4 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|check~4 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|check~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \pwm_down|down_deal|stop~0 (
// Equation(s):
// \pwm_down|down_deal|stop~0_combout  = ((\pwm_down|down_deal|cmd_over~regout  & ((!\pwm_down|down_deal|Equal11~2_combout ) # (!\pwm_down|down_deal|Equal11~0 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|Equal11~0 ),
	.datac(\pwm_down|down_deal|cmd_over~regout ),
	.datad(\pwm_down|down_deal|Equal11~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|stop~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|stop~0 .lut_mask = "30f0";
defparam \pwm_down|down_deal|stop~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|stop~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|stop~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|stop~0 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|stop~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \pwm_down|down_deal|pass~0 (
// Equation(s):
// \pwm_down|down_deal|pass~0_combout  = ((!\pwm_down|down_deal|Equal13~1_combout  & (!\pwm_down|down_deal|Equal10~2_combout  & \pwm_down|down_deal|stop~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|Equal13~1_combout ),
	.datac(\pwm_down|down_deal|Equal10~2_combout ),
	.datad(\pwm_down|down_deal|stop~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|pass~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|pass~0 .lut_mask = "0300";
defparam \pwm_down|down_deal|pass~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|pass~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|pass~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pass~0 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|pass~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \pwm_down|down_deal|check (
// Equation(s):
// \pwm_down|down_deal|check~regout  = DFFEAS((\pwm_down|down_deal|check~4_combout ) # ((!\pwm_down|down_deal|Equal12~1_combout  & (\pwm_down|down_deal|check~regout  & \pwm_down|down_deal|pass~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|Equal12~1_combout ),
	.datab(\pwm_down|down_deal|check~regout ),
	.datac(\pwm_down|down_deal|check~4_combout ),
	.datad(\pwm_down|down_deal|pass~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|check~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|check .lut_mask = "f4f0";
defparam \pwm_down|down_deal|check .operation_mode = "normal";
defparam \pwm_down|down_deal|check .output_mode = "reg_only";
defparam \pwm_down|down_deal|check .register_cascade_mode = "off";
defparam \pwm_down|down_deal|check .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|check .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \pwm_up|sign_deal|fault~0 (
// Equation(s):
// \pwm_up|sign_deal|fault~0_combout  = (((!\pwm_up|sign_deal|state [5] & !\pwm_up|sign_deal|state [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|state [5]),
	.datad(\pwm_up|sign_deal|state [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|fault~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|fault~0 .lut_mask = "000f";
defparam \pwm_up|sign_deal|fault~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|fault~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|fault~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|fault~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|fault~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \pwm_down|PWM|bypass[0] (
// Equation(s):
// \pwm_down|PWM|bypass [0] = DFFEAS(((!\pwm_down|PWM|bypass [0])), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[0]~20  = CARRY(((\pwm_down|PWM|bypass [0])))
// \pwm_down|PWM|bypass[0]~20COUT1_48  = CARRY(((\pwm_down|PWM|bypass [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|bypass [0]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [0]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[0]~20 ),
	.cout1(\pwm_down|PWM|bypass[0]~20COUT1_48 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[0] .lut_mask = "33cc";
defparam \pwm_down|PWM|bypass[0] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[0] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[0] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[0] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|bypass[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxii_lcell \pwm_down|PWM|bypass[1] (
// Equation(s):
// \pwm_down|PWM|bypass [1] = DFFEAS(\pwm_down|PWM|bypass [1] $ ((((\pwm_down|PWM|bypass[0]~20 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[1]~22  = CARRY(((!\pwm_down|PWM|bypass[0]~20 )) # (!\pwm_down|PWM|bypass [1]))
// \pwm_down|PWM|bypass[1]~22COUT1_50  = CARRY(((!\pwm_down|PWM|bypass[0]~20COUT1_48 )) # (!\pwm_down|PWM|bypass [1]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|bypass [1]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|bypass[0]~20 ),
	.cin1(\pwm_down|PWM|bypass[0]~20COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [1]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[1]~22 ),
	.cout1(\pwm_down|PWM|bypass[1]~22COUT1_50 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[1] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[1] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[1] .lut_mask = "5a5f";
defparam \pwm_down|PWM|bypass[1] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[1] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[1] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[1] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxii_lcell \pwm_down|PWM|bypass[2] (
// Equation(s):
// \pwm_down|PWM|bypass [2] = DFFEAS(\pwm_down|PWM|bypass [2] $ ((((!\pwm_down|PWM|bypass[1]~22 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[2]~24  = CARRY((\pwm_down|PWM|bypass [2] & ((!\pwm_down|PWM|bypass[1]~22COUT1_50 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|bypass [2]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|bypass[1]~22 ),
	.cin1(\pwm_down|PWM|bypass[1]~22COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [2]),
	.cout(\pwm_down|PWM|bypass[2]~24 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|bypass[2] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[2] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[2] .lut_mask = "a50a";
defparam \pwm_down|PWM|bypass[2] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[2] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[2] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[2] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxii_lcell \pwm_down|PWM|bypass[3] (
// Equation(s):
// \pwm_down|PWM|bypass [3] = DFFEAS(\pwm_down|PWM|bypass [3] $ ((((\pwm_down|PWM|bypass[2]~24 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[3]~26  = CARRY(((!\pwm_down|PWM|bypass[2]~24 )) # (!\pwm_down|PWM|bypass [3]))
// \pwm_down|PWM|bypass[3]~26COUT1_52  = CARRY(((!\pwm_down|PWM|bypass[2]~24 )) # (!\pwm_down|PWM|bypass [3]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|bypass [3]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[2]~24 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [3]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[3]~26 ),
	.cout1(\pwm_down|PWM|bypass[3]~26COUT1_52 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[3] .cin_used = "true";
defparam \pwm_down|PWM|bypass[3] .lut_mask = "5a5f";
defparam \pwm_down|PWM|bypass[3] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[3] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[3] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[3] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxii_lcell \pwm_down|PWM|bypass[4] (
// Equation(s):
// \pwm_down|PWM|bypass [4] = DFFEAS(\pwm_down|PWM|bypass [4] $ ((((!(!\pwm_down|PWM|bypass[2]~24  & \pwm_down|PWM|bypass[3]~26 ) # (\pwm_down|PWM|bypass[2]~24  & \pwm_down|PWM|bypass[3]~26COUT1_52 ))))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , 
// \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[4]~28  = CARRY((\pwm_down|PWM|bypass [4] & ((!\pwm_down|PWM|bypass[3]~26 ))))
// \pwm_down|PWM|bypass[4]~28COUT1_54  = CARRY((\pwm_down|PWM|bypass [4] & ((!\pwm_down|PWM|bypass[3]~26COUT1_52 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|bypass [4]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[2]~24 ),
	.cin0(\pwm_down|PWM|bypass[3]~26 ),
	.cin1(\pwm_down|PWM|bypass[3]~26COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [4]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[4]~28 ),
	.cout1(\pwm_down|PWM|bypass[4]~28COUT1_54 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[4] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[4] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[4] .cin_used = "true";
defparam \pwm_down|PWM|bypass[4] .lut_mask = "a50a";
defparam \pwm_down|PWM|bypass[4] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[4] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[4] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[4] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxii_lcell \pwm_down|PWM|bypass[5] (
// Equation(s):
// \pwm_down|PWM|bypass [5] = DFFEAS((\pwm_down|PWM|bypass [5] $ (((!\pwm_down|PWM|bypass[2]~24  & \pwm_down|PWM|bypass[4]~28 ) # (\pwm_down|PWM|bypass[2]~24  & \pwm_down|PWM|bypass[4]~28COUT1_54 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_up|sign_deal|fault 
// , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[5]~5  = CARRY(((!\pwm_down|PWM|bypass[4]~28 ) # (!\pwm_down|PWM|bypass [5])))
// \pwm_down|PWM|bypass[5]~5COUT1_56  = CARRY(((!\pwm_down|PWM|bypass[4]~28COUT1_54 ) # (!\pwm_down|PWM|bypass [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|bypass [5]),
	.datac(\pwm_up|sign_deal|fault ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[2]~24 ),
	.cin0(\pwm_down|PWM|bypass[4]~28 ),
	.cin1(\pwm_down|PWM|bypass[4]~28COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [5]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[5]~5 ),
	.cout1(\pwm_down|PWM|bypass[5]~5COUT1_56 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[5] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[5] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[5] .cin_used = "true";
defparam \pwm_down|PWM|bypass[5] .lut_mask = "3c3f";
defparam \pwm_down|PWM|bypass[5] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[5] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[5] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[5] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxii_lcell \pwm_down|PWM|bypass[6] (
// Equation(s):
// \pwm_down|PWM|bypass [6] = DFFEAS(\pwm_down|PWM|bypass [6] $ ((((!(!\pwm_down|PWM|bypass[2]~24  & \pwm_down|PWM|bypass[5]~5 ) # (\pwm_down|PWM|bypass[2]~24  & \pwm_down|PWM|bypass[5]~5COUT1_56 ))))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , 
// \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[6]~7  = CARRY((\pwm_down|PWM|bypass [6] & ((!\pwm_down|PWM|bypass[5]~5 ))))
// \pwm_down|PWM|bypass[6]~7COUT1_58  = CARRY((\pwm_down|PWM|bypass [6] & ((!\pwm_down|PWM|bypass[5]~5COUT1_56 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|bypass [6]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[2]~24 ),
	.cin0(\pwm_down|PWM|bypass[5]~5 ),
	.cin1(\pwm_down|PWM|bypass[5]~5COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [6]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[6]~7 ),
	.cout1(\pwm_down|PWM|bypass[6]~7COUT1_58 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[6] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[6] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[6] .cin_used = "true";
defparam \pwm_down|PWM|bypass[6] .lut_mask = "a50a";
defparam \pwm_down|PWM|bypass[6] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[6] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[6] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[6] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxii_lcell \pwm_down|PWM|bypass[7] (
// Equation(s):
// \pwm_down|PWM|bypass [7] = DFFEAS((\pwm_down|PWM|bypass [7] $ (((!\pwm_down|PWM|bypass[2]~24  & \pwm_down|PWM|bypass[6]~7 ) # (\pwm_down|PWM|bypass[2]~24  & \pwm_down|PWM|bypass[6]~7COUT1_58 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , 
// \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[7]~9  = CARRY(((!\pwm_down|PWM|bypass[6]~7COUT1_58 ) # (!\pwm_down|PWM|bypass [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|bypass [7]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[2]~24 ),
	.cin0(\pwm_down|PWM|bypass[6]~7 ),
	.cin1(\pwm_down|PWM|bypass[6]~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [7]),
	.cout(\pwm_down|PWM|bypass[7]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|bypass[7] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[7] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[7] .cin_used = "true";
defparam \pwm_down|PWM|bypass[7] .lut_mask = "3c3f";
defparam \pwm_down|PWM|bypass[7] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[7] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[7] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[7] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \pwm_down|PWM|bypass[8] (
// Equation(s):
// \pwm_down|PWM|bypass [8] = DFFEAS((\pwm_down|PWM|bypass [8] $ ((!\pwm_down|PWM|bypass[7]~9 ))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[8]~11  = CARRY(((\pwm_down|PWM|bypass [8] & !\pwm_down|PWM|bypass[7]~9 )))
// \pwm_down|PWM|bypass[8]~11COUT1_60  = CARRY(((\pwm_down|PWM|bypass [8] & !\pwm_down|PWM|bypass[7]~9 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|bypass [8]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[7]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [8]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[8]~11 ),
	.cout1(\pwm_down|PWM|bypass[8]~11COUT1_60 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[8] .cin_used = "true";
defparam \pwm_down|PWM|bypass[8] .lut_mask = "c30c";
defparam \pwm_down|PWM|bypass[8] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[8] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[8] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[8] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \pwm_down|PWM|bypass[9] (
// Equation(s):
// \pwm_down|PWM|bypass [9] = DFFEAS((\pwm_down|PWM|bypass [9] $ (((!\pwm_down|PWM|bypass[7]~9  & \pwm_down|PWM|bypass[8]~11 ) # (\pwm_down|PWM|bypass[7]~9  & \pwm_down|PWM|bypass[8]~11COUT1_60 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_up|sign_deal|fault , 
// , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[9]~17  = CARRY(((!\pwm_down|PWM|bypass[8]~11 ) # (!\pwm_down|PWM|bypass [9])))
// \pwm_down|PWM|bypass[9]~17COUT1_62  = CARRY(((!\pwm_down|PWM|bypass[8]~11COUT1_60 ) # (!\pwm_down|PWM|bypass [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|bypass [9]),
	.datac(\pwm_up|sign_deal|fault ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[7]~9 ),
	.cin0(\pwm_down|PWM|bypass[8]~11 ),
	.cin1(\pwm_down|PWM|bypass[8]~11COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [9]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[9]~17 ),
	.cout1(\pwm_down|PWM|bypass[9]~17COUT1_62 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[9] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[9] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[9] .cin_used = "true";
defparam \pwm_down|PWM|bypass[9] .lut_mask = "3c3f";
defparam \pwm_down|PWM|bypass[9] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[9] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[9] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[9] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \pwm_down|PWM|bypass[10] (
// Equation(s):
// \pwm_down|PWM|bypass [10] = DFFEAS((\pwm_down|PWM|bypass [10] $ ((!(!\pwm_down|PWM|bypass[7]~9  & \pwm_down|PWM|bypass[9]~17 ) # (\pwm_down|PWM|bypass[7]~9  & \pwm_down|PWM|bypass[9]~17COUT1_62 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_up|sign_deal|fault 
// , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[10]~13  = CARRY(((\pwm_down|PWM|bypass [10] & !\pwm_down|PWM|bypass[9]~17 )))
// \pwm_down|PWM|bypass[10]~13COUT1_64  = CARRY(((\pwm_down|PWM|bypass [10] & !\pwm_down|PWM|bypass[9]~17COUT1_62 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|bypass [10]),
	.datac(\pwm_up|sign_deal|fault ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[7]~9 ),
	.cin0(\pwm_down|PWM|bypass[9]~17 ),
	.cin1(\pwm_down|PWM|bypass[9]~17COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [10]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[10]~13 ),
	.cout1(\pwm_down|PWM|bypass[10]~13COUT1_64 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[10] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[10] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[10] .cin_used = "true";
defparam \pwm_down|PWM|bypass[10] .lut_mask = "c30c";
defparam \pwm_down|PWM|bypass[10] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[10] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[10] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[10] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \pwm_down|PWM|bypass[11] (
// Equation(s):
// \pwm_down|PWM|bypass [11] = DFFEAS(\pwm_down|PWM|bypass [11] $ (((((!\pwm_down|PWM|bypass[7]~9  & \pwm_down|PWM|bypass[10]~13 ) # (\pwm_down|PWM|bypass[7]~9  & \pwm_down|PWM|bypass[10]~13COUT1_64 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_up|sign_deal|fault , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[11]~15  = CARRY(((!\pwm_down|PWM|bypass[10]~13 )) # (!\pwm_down|PWM|bypass [11]))
// \pwm_down|PWM|bypass[11]~15COUT1_66  = CARRY(((!\pwm_down|PWM|bypass[10]~13COUT1_64 )) # (!\pwm_down|PWM|bypass [11]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|bypass [11]),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|fault ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[7]~9 ),
	.cin0(\pwm_down|PWM|bypass[10]~13 ),
	.cin1(\pwm_down|PWM|bypass[10]~13COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [11]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[11]~15 ),
	.cout1(\pwm_down|PWM|bypass[11]~15COUT1_66 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[11] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[11] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[11] .cin_used = "true";
defparam \pwm_down|PWM|bypass[11] .lut_mask = "5a5f";
defparam \pwm_down|PWM|bypass[11] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[11] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[11] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[11] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \pwm_down|PWM|bypass[12] (
// Equation(s):
// \pwm_down|PWM|bypass [12] = DFFEAS(\pwm_down|PWM|bypass [12] $ ((((!(!\pwm_down|PWM|bypass[7]~9  & \pwm_down|PWM|bypass[11]~15 ) # (\pwm_down|PWM|bypass[7]~9  & \pwm_down|PWM|bypass[11]~15COUT1_66 ))))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , 
// \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[12]~1  = CARRY((\pwm_down|PWM|bypass [12] & ((!\pwm_down|PWM|bypass[11]~15COUT1_66 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|bypass [12]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[7]~9 ),
	.cin0(\pwm_down|PWM|bypass[11]~15 ),
	.cin1(\pwm_down|PWM|bypass[11]~15COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [12]),
	.cout(\pwm_down|PWM|bypass[12]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|bypass[12] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[12] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[12] .cin_used = "true";
defparam \pwm_down|PWM|bypass[12] .lut_mask = "a50a";
defparam \pwm_down|PWM|bypass[12] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[12] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[12] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[12] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \pwm_down|PWM|bypass[13] (
// Equation(s):
// \pwm_down|PWM|bypass [13] = DFFEAS(\pwm_down|PWM|bypass [13] $ ((((\pwm_down|PWM|bypass[12]~1 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[13]~3  = CARRY(((!\pwm_down|PWM|bypass[12]~1 )) # (!\pwm_down|PWM|bypass [13]))
// \pwm_down|PWM|bypass[13]~3COUT1_68  = CARRY(((!\pwm_down|PWM|bypass[12]~1 )) # (!\pwm_down|PWM|bypass [13]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|bypass [13]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[12]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [13]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[13]~3 ),
	.cout1(\pwm_down|PWM|bypass[13]~3COUT1_68 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[13] .cin_used = "true";
defparam \pwm_down|PWM|bypass[13] .lut_mask = "5a5f";
defparam \pwm_down|PWM|bypass[13] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[13] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[13] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[13] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \pwm_down|PWM|bypass[14] (
// Equation(s):
// \pwm_down|PWM|bypass [14] = DFFEAS(\pwm_down|PWM|bypass [14] $ ((((!(!\pwm_down|PWM|bypass[12]~1  & \pwm_down|PWM|bypass[13]~3 ) # (\pwm_down|PWM|bypass[12]~1  & \pwm_down|PWM|bypass[13]~3COUT1_68 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_up|sign_deal|fault , , , \pwm_down|PWM|bypass[0]~33_combout )
// \pwm_down|PWM|bypass[14]~30  = CARRY((\pwm_down|PWM|bypass [14] & ((!\pwm_down|PWM|bypass[13]~3 ))))
// \pwm_down|PWM|bypass[14]~30COUT1_70  = CARRY((\pwm_down|PWM|bypass [14] & ((!\pwm_down|PWM|bypass[13]~3COUT1_68 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|bypass [14]),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|fault ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[12]~1 ),
	.cin0(\pwm_down|PWM|bypass[13]~3 ),
	.cin1(\pwm_down|PWM|bypass[13]~3COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [14]),
	.cout(),
	.cout0(\pwm_down|PWM|bypass[14]~30 ),
	.cout1(\pwm_down|PWM|bypass[14]~30COUT1_70 ));
// synopsys translate_off
defparam \pwm_down|PWM|bypass[14] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[14] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[14] .cin_used = "true";
defparam \pwm_down|PWM|bypass[14] .lut_mask = "a50a";
defparam \pwm_down|PWM|bypass[14] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|bypass[14] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[14] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[14] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxii_lcell \pwm_down|PWM|LessThan12~1 (
// Equation(s):
// \pwm_down|PWM|LessThan12~1_combout  = (((!\pwm_down|PWM|bypass [11]) # (!\pwm_down|PWM|bypass [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|bypass [10]),
	.datad(\pwm_down|PWM|bypass [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan12~1 .lut_mask = "0fff";
defparam \pwm_down|PWM|LessThan12~1 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan12~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan12~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan12~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \pwm_down|PWM|always6~0 (
// Equation(s):
// \pwm_down|PWM|always6~0_combout  = (!\pwm_down|PWM|bypass [13] & (((!\pwm_down|PWM|bypass [12]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|bypass [13]),
	.datab(vcc),
	.datac(\pwm_down|PWM|bypass [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~0 .lut_mask = "0505";
defparam \pwm_down|PWM|always6~0 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxii_lcell \pwm_down|PWM|LessThan12~0 (
// Equation(s):
// \pwm_down|PWM|LessThan12~0_combout  = (!\pwm_down|PWM|bypass [6] & (!\pwm_down|PWM|bypass [5] & (!\pwm_down|PWM|bypass [8] & !\pwm_down|PWM|bypass [7])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|bypass [6]),
	.datab(\pwm_down|PWM|bypass [5]),
	.datac(\pwm_down|PWM|bypass [8]),
	.datad(\pwm_down|PWM|bypass [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan12~0 .lut_mask = "0001";
defparam \pwm_down|PWM|LessThan12~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan12~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan12~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan12~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N4
maxii_lcell \pwm_down|PWM|bypass[0]~18 (
// Equation(s):
// \pwm_down|PWM|bypass[0]~18_combout  = (\pwm_down|PWM|always6~0_combout  & (((\pwm_down|PWM|LessThan12~1_combout ) # (\pwm_down|PWM|LessThan12~0_combout )) # (!\pwm_down|PWM|bypass [9])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|bypass [9]),
	.datab(\pwm_down|PWM|LessThan12~1_combout ),
	.datac(\pwm_down|PWM|always6~0_combout ),
	.datad(\pwm_down|PWM|LessThan12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|bypass[0]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|bypass[0]~18 .lut_mask = "f0d0";
defparam \pwm_down|PWM|bypass[0]~18 .operation_mode = "normal";
defparam \pwm_down|PWM|bypass[0]~18 .output_mode = "comb_only";
defparam \pwm_down|PWM|bypass[0]~18 .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[0]~18 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|bypass[0]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \pwm_down|PWM|bypass[0]~33 (
// Equation(s):
// \pwm_down|PWM|bypass[0]~33_combout  = (\pwm_down|PWM|bypass [15]) # (((\pwm_down|PWM|bypass [14] & !\pwm_down|PWM|bypass[0]~18_combout )) # (!\pwm_up|sign_deal|fault ))

	.clk(gnd),
	.dataa(\pwm_down|PWM|bypass [15]),
	.datab(\pwm_up|sign_deal|fault ),
	.datac(\pwm_down|PWM|bypass [14]),
	.datad(\pwm_down|PWM|bypass[0]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|bypass[0]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|bypass[0]~33 .lut_mask = "bbfb";
defparam \pwm_down|PWM|bypass[0]~33 .operation_mode = "normal";
defparam \pwm_down|PWM|bypass[0]~33 .output_mode = "comb_only";
defparam \pwm_down|PWM|bypass[0]~33 .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[0]~33 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|bypass[0]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \pwm_down|PWM|bypass[15] (
// Equation(s):
// \pwm_down|PWM|bypass [15] = DFFEAS((\pwm_down|PWM|bypass [15] $ (((!\pwm_down|PWM|bypass[12]~1  & \pwm_down|PWM|bypass[14]~30 ) # (\pwm_down|PWM|bypass[12]~1  & \pwm_down|PWM|bypass[14]~30COUT1_70 )))), GLOBAL(\clk~combout ), VCC, , , \~GND~combout , , , 
// \pwm_down|PWM|bypass[0]~33_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|bypass [15]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|bypass[0]~33_combout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|bypass[12]~1 ),
	.cin0(\pwm_down|PWM|bypass[14]~30 ),
	.cin1(\pwm_down|PWM|bypass[14]~30COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|bypass [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|bypass[15] .cin0_used = "true";
defparam \pwm_down|PWM|bypass[15] .cin1_used = "true";
defparam \pwm_down|PWM|bypass[15] .cin_used = "true";
defparam \pwm_down|PWM|bypass[15] .lut_mask = "3c3c";
defparam \pwm_down|PWM|bypass[15] .operation_mode = "normal";
defparam \pwm_down|PWM|bypass[15] .output_mode = "reg_only";
defparam \pwm_down|PWM|bypass[15] .register_cascade_mode = "off";
defparam \pwm_down|PWM|bypass[15] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|bypass[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \pwm_down|down_deal|pass~1 (
// Equation(s):
// \pwm_down|down_deal|pass~1_combout  = (\pwm_down|down_deal|cmd_over~regout  & (((\pwm_down|down_deal|Equal12~0  & \pwm_down|down_deal|Equal11~2_combout )))) # (!\pwm_down|down_deal|cmd_over~regout  & (\pwm_down|down_deal|pass~regout ))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pass~regout ),
	.datab(\pwm_down|down_deal|Equal12~0 ),
	.datac(\pwm_down|down_deal|cmd_over~regout ),
	.datad(\pwm_down|down_deal|Equal11~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|pass~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|pass~1 .lut_mask = "ca0a";
defparam \pwm_down|down_deal|pass~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|pass~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|pass~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pass~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|pass~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \pwm_down|down_deal|pass (
// Equation(s):
// \pwm_down|down_deal|pass~regout  = DFFEAS((\pwm_down|down_deal|pass~regout  & ((\pwm_down|down_deal|pass~0_combout ) # ((!\pwm_down|down_deal|Lockn~regout  & \pwm_down|down_deal|pass~1_combout )))) # (!\pwm_down|down_deal|pass~regout  & 
// (!\pwm_down|down_deal|Lockn~regout  & (\pwm_down|down_deal|pass~1_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|pass~regout ),
	.datab(\pwm_down|down_deal|Lockn~regout ),
	.datac(\pwm_down|down_deal|pass~1_combout ),
	.datad(\pwm_down|down_deal|pass~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pass~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|pass .lut_mask = "ba30";
defparam \pwm_down|down_deal|pass .operation_mode = "normal";
defparam \pwm_down|down_deal|pass .output_mode = "reg_only";
defparam \pwm_down|down_deal|pass .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pass .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|pass .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxii_lcell \pwm_down|PWM|always6~2 (
// Equation(s):
// \pwm_down|PWM|always6~2_combout  = (\pwm_down|PWM|bypass [3]) # ((\pwm_down|PWM|bypass [2]) # ((\pwm_down|PWM|bypass [4]) # (\pwm_down|PWM|bypass [9])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|bypass [3]),
	.datab(\pwm_down|PWM|bypass [2]),
	.datac(\pwm_down|PWM|bypass [4]),
	.datad(\pwm_down|PWM|bypass [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~2 .lut_mask = "fffe";
defparam \pwm_down|PWM|always6~2 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~2 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~2 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~2 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N1
maxii_lcell \pwm_down|PWM|always6~3 (
// Equation(s):
// \pwm_down|PWM|always6~3_combout  = ((\pwm_down|PWM|bypass [10]) # ((\pwm_down|PWM|always6~2_combout ) # (\pwm_down|PWM|bypass [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|bypass [10]),
	.datac(\pwm_down|PWM|always6~2_combout ),
	.datad(\pwm_down|PWM|bypass [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~3 .lut_mask = "fffc";
defparam \pwm_down|PWM|always6~3 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~3 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~3 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~3 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxii_lcell \pwm_down|PWM|always6~1 (
// Equation(s):
// \pwm_down|PWM|always6~1_combout  = (\pwm_down|PWM|bypass [1]) # ((\pwm_down|PWM|bypass [0]) # ((!\pwm_down|PWM|LessThan12~0_combout ) # (!\pwm_down|PWM|always6~0_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|bypass [1]),
	.datab(\pwm_down|PWM|bypass [0]),
	.datac(\pwm_down|PWM|always6~0_combout ),
	.datad(\pwm_down|PWM|LessThan12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~1 .lut_mask = "efff";
defparam \pwm_down|PWM|always6~1 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxii_lcell \pwm_down|PWM|always6~4 (
// Equation(s):
// \pwm_down|PWM|always6~4_combout  = (\pwm_down|PWM|bypass [14] & (((\pwm_down|PWM|bypass[0]~18_combout )))) # (!\pwm_down|PWM|bypass [14] & ((\pwm_down|PWM|always6~3_combout ) # ((\pwm_down|PWM|always6~1_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|bypass [14]),
	.datab(\pwm_down|PWM|always6~3_combout ),
	.datac(\pwm_down|PWM|bypass[0]~18_combout ),
	.datad(\pwm_down|PWM|always6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~4 .lut_mask = "f5e4";
defparam \pwm_down|PWM|always6~4 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~4 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~4 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~4 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxii_lcell \pwm_down|PWM|always6~5 (
// Equation(s):
// \pwm_down|PWM|always6~5_combout  = ((\pwm_down|down_deal|pass~regout ) # ((!\pwm_down|PWM|bypass [15] & \pwm_down|PWM|always6~4_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|bypass [15]),
	.datab(vcc),
	.datac(\pwm_down|down_deal|pass~regout ),
	.datad(\pwm_down|PWM|always6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~5 .lut_mask = "f5f0";
defparam \pwm_down|PWM|always6~5 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~5 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~5 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~5 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxii_lcell \pwm_down|PWM|K_1~0 (
// Equation(s):
// \pwm_down|PWM|K_1~0_combout  = (\col2~combout  & (\col4~combout  & (\pwm_up|sign_deal|fault~0_combout  & \pwm_down|PWM|always6~5_combout )))

	.clk(gnd),
	.dataa(\col2~combout ),
	.datab(\col4~combout ),
	.datac(\pwm_up|sign_deal|fault~0_combout ),
	.datad(\pwm_down|PWM|always6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|K_1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|K_1~0 .lut_mask = "8000";
defparam \pwm_down|PWM|K_1~0 .operation_mode = "normal";
defparam \pwm_down|PWM|K_1~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|K_1~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|K_1~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|K_1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \pwm_down|PWM|Add3~30 (
// Equation(s):
// \pwm_down|PWM|Add3~30_combout  = (!\pwm_down|PWM|d_data1 [0])
// \pwm_down|PWM|Add3~32  = CARRY((\pwm_down|PWM|d_data1 [0]))
// \pwm_down|PWM|Add3~32COUT1_70  = CARRY((\pwm_down|PWM|d_data1 [0]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~30_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add3~32 ),
	.cout1(\pwm_down|PWM|Add3~32COUT1_70 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add3~30 .lut_mask = "55aa";
defparam \pwm_down|PWM|Add3~30 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add3~30 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~30 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~30 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \pwm_down|PWM|Add3~35 (
// Equation(s):
// \pwm_down|PWM|Add3~35_combout  = (!\pwm_down|PWM|d_data1 [9] & (\pwm_down|PWM|LessThan6~1_combout  & ((\pwm_down|PWM|Add3~30_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [9]),
	.datab(\pwm_down|PWM|LessThan6~1_combout ),
	.datac(vcc),
	.datad(\pwm_down|PWM|Add3~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~35 .lut_mask = "4400";
defparam \pwm_down|PWM|Add3~35 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~35 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~35 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~35 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \pwm_down|down_deal|ref_data[15] (
// Equation(s):
// \pwm_down|down_deal|ref_data [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[15] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[15] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[15] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[15] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[15] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \pwm_down|down_deal|ref_data[12] (
// Equation(s):
// \pwm_down|down_deal|ref_data [12] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[12] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[12] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[12] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[12] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[12] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \pwm_down|down_deal|ref_data[7] (
// Equation(s):
// \pwm_down|down_deal|ref_data [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[7] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[7] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[7] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[7] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[7] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \pwm_down|down_deal|ref_data[2] (
// Equation(s):
// \pwm_down|down_deal|ref_data [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[2] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[2] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[2] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[2] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[2] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \pwm_down|down_deal|ref_data[1] (
// Equation(s):
// \pwm_down|down_deal|ref_data [1] = DFFEAS((((\pwm_down|rcvr|tsr [1]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[1] .lut_mask = "ff00";
defparam \pwm_down|down_deal|ref_data[1] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[1] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[1] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[1] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxii_lcell \pwm_down|down_deal|ref_data[0] (
// Equation(s):
// \pwm_down|down_deal|ref_data [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[0] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[0] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[0] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[0] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[0] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \pwm_down|down_deal|LessThan3~77 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~77_cout0  = CARRY((\pwm_down|down_deal|fre_data [0] & (!\pwm_down|down_deal|ref_data [0])))
// \pwm_down|down_deal|LessThan3~77COUT1_94  = CARRY((\pwm_down|down_deal|fre_data [0] & (!\pwm_down|down_deal|ref_data [0])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [0]),
	.datab(\pwm_down|down_deal|ref_data [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~75 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~77_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~77COUT1_94 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~77 .lut_mask = "ff22";
defparam \pwm_down|down_deal|LessThan3~77 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~77 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~77 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~77 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|LessThan3~77 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxii_lcell \pwm_down|down_deal|LessThan3~72 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~72_cout0  = CARRY((\pwm_down|down_deal|ref_data [1] & ((!\pwm_down|down_deal|LessThan3~77_cout0 ) # (!\pwm_down|down_deal|fre_data [1]))) # (!\pwm_down|down_deal|ref_data [1] & (!\pwm_down|down_deal|fre_data [1] & 
// !\pwm_down|down_deal|LessThan3~77_cout0 )))
// \pwm_down|down_deal|LessThan3~72COUT1_96  = CARRY((\pwm_down|down_deal|ref_data [1] & ((!\pwm_down|down_deal|LessThan3~77COUT1_94 ) # (!\pwm_down|down_deal|fre_data [1]))) # (!\pwm_down|down_deal|ref_data [1] & (!\pwm_down|down_deal|fre_data [1] & 
// !\pwm_down|down_deal|LessThan3~77COUT1_94 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|ref_data [1]),
	.datab(\pwm_down|down_deal|fre_data [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|down_deal|LessThan3~77_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~77COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~70 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~72_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~72COUT1_96 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~72 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~72 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~72 .lut_mask = "ff2b";
defparam \pwm_down|down_deal|LessThan3~72 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~72 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~72 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~72 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \pwm_down|down_deal|LessThan3~67 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~67_cout  = CARRY((\pwm_down|down_deal|ref_data [2] & (\pwm_down|down_deal|fre_data [2] & !\pwm_down|down_deal|LessThan3~72COUT1_96 )) # (!\pwm_down|down_deal|ref_data [2] & ((\pwm_down|down_deal|fre_data [2]) # 
// (!\pwm_down|down_deal|LessThan3~72COUT1_96 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|ref_data [2]),
	.datab(\pwm_down|down_deal|fre_data [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|down_deal|LessThan3~72_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~72COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~65 ),
	.regout(),
	.cout(\pwm_down|down_deal|LessThan3~67_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~67 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~67 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~67 .lut_mask = "ff4d";
defparam \pwm_down|down_deal|LessThan3~67 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~67 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~67 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~67 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \pwm_down|down_deal|ref_data[6] (
// Equation(s):
// \pwm_down|down_deal|ref_data [6] = DFFEAS((((\pwm_down|rcvr|tsr [6]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[6] .lut_mask = "ff00";
defparam \pwm_down|down_deal|ref_data[6] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[6] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[6] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[6] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N1
maxii_lcell \pwm_down|down_deal|ref_data[5] (
// Equation(s):
// \pwm_down|down_deal|ref_data [5] = DFFEAS((((\pwm_down|rcvr|tsr [5]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[5] .lut_mask = "ff00";
defparam \pwm_down|down_deal|ref_data[5] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[5] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[5] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[5] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \pwm_down|down_deal|ref_data[4] (
// Equation(s):
// \pwm_down|down_deal|ref_data [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[4] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[4] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[4] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[4] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[4] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \pwm_down|down_deal|ref_data[3] (
// Equation(s):
// \pwm_down|down_deal|ref_data [3] = DFFEAS((((\pwm_down|rcvr|tsr [3]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[3] .lut_mask = "ff00";
defparam \pwm_down|down_deal|ref_data[3] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[3] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[3] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[3] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \pwm_down|down_deal|LessThan3~62 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~62_cout0  = CARRY((\pwm_down|down_deal|fre_data [3] & (\pwm_down|down_deal|ref_data [3] & !\pwm_down|down_deal|LessThan3~67_cout )) # (!\pwm_down|down_deal|fre_data [3] & ((\pwm_down|down_deal|ref_data [3]) # 
// (!\pwm_down|down_deal|LessThan3~67_cout ))))
// \pwm_down|down_deal|LessThan3~62COUT1_98  = CARRY((\pwm_down|down_deal|fre_data [3] & (\pwm_down|down_deal|ref_data [3] & !\pwm_down|down_deal|LessThan3~67_cout )) # (!\pwm_down|down_deal|fre_data [3] & ((\pwm_down|down_deal|ref_data [3]) # 
// (!\pwm_down|down_deal|LessThan3~67_cout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [3]),
	.datab(\pwm_down|down_deal|ref_data [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~67_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~60 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~62_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~62COUT1_98 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~62 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~62 .lut_mask = "ff4d";
defparam \pwm_down|down_deal|LessThan3~62 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~62 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~62 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~62 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \pwm_down|down_deal|LessThan3~57 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~57_cout0  = CARRY((\pwm_down|down_deal|ref_data [4] & (\pwm_down|down_deal|fre_data [4] & !\pwm_down|down_deal|LessThan3~62_cout0 )) # (!\pwm_down|down_deal|ref_data [4] & ((\pwm_down|down_deal|fre_data [4]) # 
// (!\pwm_down|down_deal|LessThan3~62_cout0 ))))
// \pwm_down|down_deal|LessThan3~57COUT1_100  = CARRY((\pwm_down|down_deal|ref_data [4] & (\pwm_down|down_deal|fre_data [4] & !\pwm_down|down_deal|LessThan3~62COUT1_98 )) # (!\pwm_down|down_deal|ref_data [4] & ((\pwm_down|down_deal|fre_data [4]) # 
// (!\pwm_down|down_deal|LessThan3~62COUT1_98 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|ref_data [4]),
	.datab(\pwm_down|down_deal|fre_data [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~67_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~62_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~62COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~55 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~57_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~57COUT1_100 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~57 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~57 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~57 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~57 .lut_mask = "ff4d";
defparam \pwm_down|down_deal|LessThan3~57 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~57 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~57 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~57 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \pwm_down|down_deal|LessThan3~52 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~52_cout0  = CARRY((\pwm_down|down_deal|fre_data [5] & (\pwm_down|down_deal|ref_data [5] & !\pwm_down|down_deal|LessThan3~57_cout0 )) # (!\pwm_down|down_deal|fre_data [5] & ((\pwm_down|down_deal|ref_data [5]) # 
// (!\pwm_down|down_deal|LessThan3~57_cout0 ))))
// \pwm_down|down_deal|LessThan3~52COUT1_102  = CARRY((\pwm_down|down_deal|fre_data [5] & (\pwm_down|down_deal|ref_data [5] & !\pwm_down|down_deal|LessThan3~57COUT1_100 )) # (!\pwm_down|down_deal|fre_data [5] & ((\pwm_down|down_deal|ref_data [5]) # 
// (!\pwm_down|down_deal|LessThan3~57COUT1_100 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [5]),
	.datab(\pwm_down|down_deal|ref_data [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~67_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~57_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~57COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~50 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~52_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~52COUT1_102 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~52 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~52 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~52 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~52 .lut_mask = "ff4d";
defparam \pwm_down|down_deal|LessThan3~52 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~52 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~52 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~52 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \pwm_down|down_deal|LessThan3~47 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~47_cout0  = CARRY((\pwm_down|down_deal|fre_data [6] & (!\pwm_down|down_deal|ref_data [6] & !\pwm_down|down_deal|LessThan3~52_cout0 )) # (!\pwm_down|down_deal|fre_data [6] & ((!\pwm_down|down_deal|LessThan3~52_cout0 ) # 
// (!\pwm_down|down_deal|ref_data [6]))))
// \pwm_down|down_deal|LessThan3~47COUT1_104  = CARRY((\pwm_down|down_deal|fre_data [6] & (!\pwm_down|down_deal|ref_data [6] & !\pwm_down|down_deal|LessThan3~52COUT1_102 )) # (!\pwm_down|down_deal|fre_data [6] & ((!\pwm_down|down_deal|LessThan3~52COUT1_102 ) 
// # (!\pwm_down|down_deal|ref_data [6]))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [6]),
	.datab(\pwm_down|down_deal|ref_data [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~67_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~52_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~52COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~45 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~47_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~47COUT1_104 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~47 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~47 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~47 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~47 .lut_mask = "ff17";
defparam \pwm_down|down_deal|LessThan3~47 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~47 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~47 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~47 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \pwm_down|down_deal|LessThan3~42 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~42_cout  = CARRY((\pwm_down|down_deal|fre_data [7] & (\pwm_down|down_deal|ref_data [7] & !\pwm_down|down_deal|LessThan3~47COUT1_104 )) # (!\pwm_down|down_deal|fre_data [7] & ((\pwm_down|down_deal|ref_data [7]) # 
// (!\pwm_down|down_deal|LessThan3~47COUT1_104 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [7]),
	.datab(\pwm_down|down_deal|ref_data [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~67_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~47_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~47COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~40 ),
	.regout(),
	.cout(\pwm_down|down_deal|LessThan3~42_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~42 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~42 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~42 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~42 .lut_mask = "ff4d";
defparam \pwm_down|down_deal|LessThan3~42 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~42 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~42 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~42 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \pwm_down|down_deal|ref_data[11] (
// Equation(s):
// \pwm_down|down_deal|ref_data [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[11] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[11] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[11] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[11] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[11] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \pwm_down|down_deal|ref_data[10] (
// Equation(s):
// \pwm_down|down_deal|ref_data [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[10] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[10] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[10] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[10] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[10] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \pwm_down|down_deal|ref_data[9] (
// Equation(s):
// \pwm_down|down_deal|ref_data [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[9] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[9] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[9] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[9] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[9] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \pwm_down|down_deal|ref_data[8] (
// Equation(s):
// \pwm_down|down_deal|ref_data [8] = DFFEAS((((\pwm_down|rcvr|tsr [8]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[8] .lut_mask = "ff00";
defparam \pwm_down|down_deal|ref_data[8] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[8] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[8] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[8] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \pwm_down|down_deal|LessThan3~37 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~37_cout0  = CARRY((\pwm_down|down_deal|fre_data [8] & ((!\pwm_down|down_deal|LessThan3~42_cout ) # (!\pwm_down|down_deal|ref_data [8]))) # (!\pwm_down|down_deal|fre_data [8] & (!\pwm_down|down_deal|ref_data [8] & 
// !\pwm_down|down_deal|LessThan3~42_cout )))
// \pwm_down|down_deal|LessThan3~37COUT1_106  = CARRY((\pwm_down|down_deal|fre_data [8] & ((!\pwm_down|down_deal|LessThan3~42_cout ) # (!\pwm_down|down_deal|ref_data [8]))) # (!\pwm_down|down_deal|fre_data [8] & (!\pwm_down|down_deal|ref_data [8] & 
// !\pwm_down|down_deal|LessThan3~42_cout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [8]),
	.datab(\pwm_down|down_deal|ref_data [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~42_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~35 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~37_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~37COUT1_106 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~37 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~37 .lut_mask = "ff2b";
defparam \pwm_down|down_deal|LessThan3~37 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~37 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~37 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~37 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \pwm_down|down_deal|LessThan3~32 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~32_cout0  = CARRY((\pwm_down|down_deal|fre_data [9] & (\pwm_down|down_deal|ref_data [9] & !\pwm_down|down_deal|LessThan3~37_cout0 )) # (!\pwm_down|down_deal|fre_data [9] & ((\pwm_down|down_deal|ref_data [9]) # 
// (!\pwm_down|down_deal|LessThan3~37_cout0 ))))
// \pwm_down|down_deal|LessThan3~32COUT1_108  = CARRY((\pwm_down|down_deal|fre_data [9] & (\pwm_down|down_deal|ref_data [9] & !\pwm_down|down_deal|LessThan3~37COUT1_106 )) # (!\pwm_down|down_deal|fre_data [9] & ((\pwm_down|down_deal|ref_data [9]) # 
// (!\pwm_down|down_deal|LessThan3~37COUT1_106 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [9]),
	.datab(\pwm_down|down_deal|ref_data [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~42_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~37_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~37COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~30 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~32_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~32COUT1_108 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~32 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~32 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~32 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~32 .lut_mask = "ff4d";
defparam \pwm_down|down_deal|LessThan3~32 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~32 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~32 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~32 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \pwm_down|down_deal|LessThan3~27 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~27_cout0  = CARRY((\pwm_down|down_deal|ref_data [10] & (!\pwm_down|down_deal|fre_data [10] & !\pwm_down|down_deal|LessThan3~32_cout0 )) # (!\pwm_down|down_deal|ref_data [10] & ((!\pwm_down|down_deal|LessThan3~32_cout0 ) # 
// (!\pwm_down|down_deal|fre_data [10]))))
// \pwm_down|down_deal|LessThan3~27COUT1_110  = CARRY((\pwm_down|down_deal|ref_data [10] & (!\pwm_down|down_deal|fre_data [10] & !\pwm_down|down_deal|LessThan3~32COUT1_108 )) # (!\pwm_down|down_deal|ref_data [10] & 
// ((!\pwm_down|down_deal|LessThan3~32COUT1_108 ) # (!\pwm_down|down_deal|fre_data [10]))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|ref_data [10]),
	.datab(\pwm_down|down_deal|fre_data [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~42_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~32_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~32COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~25 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~27_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~27COUT1_110 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~27 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~27 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~27 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~27 .lut_mask = "ff17";
defparam \pwm_down|down_deal|LessThan3~27 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~27 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~27 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~27 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \pwm_down|down_deal|LessThan3~22 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~22_cout0  = CARRY((\pwm_down|down_deal|fre_data [11] & ((\pwm_down|down_deal|ref_data [11]) # (!\pwm_down|down_deal|LessThan3~27_cout0 ))) # (!\pwm_down|down_deal|fre_data [11] & (\pwm_down|down_deal|ref_data [11] & 
// !\pwm_down|down_deal|LessThan3~27_cout0 )))
// \pwm_down|down_deal|LessThan3~22COUT1_112  = CARRY((\pwm_down|down_deal|fre_data [11] & ((\pwm_down|down_deal|ref_data [11]) # (!\pwm_down|down_deal|LessThan3~27COUT1_110 ))) # (!\pwm_down|down_deal|fre_data [11] & (\pwm_down|down_deal|ref_data [11] & 
// !\pwm_down|down_deal|LessThan3~27COUT1_110 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [11]),
	.datab(\pwm_down|down_deal|ref_data [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~42_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~27_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~27COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~20 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~22_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~22COUT1_112 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~22 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~22 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~22 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~22 .lut_mask = "ff8e";
defparam \pwm_down|down_deal|LessThan3~22 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~22 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~22 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~22 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \pwm_down|down_deal|LessThan3~17 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~17_cout  = CARRY((\pwm_down|down_deal|fre_data [12] & (!\pwm_down|down_deal|ref_data [12] & !\pwm_down|down_deal|LessThan3~22COUT1_112 )) # (!\pwm_down|down_deal|fre_data [12] & ((!\pwm_down|down_deal|LessThan3~22COUT1_112 ) 
// # (!\pwm_down|down_deal|ref_data [12]))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [12]),
	.datab(\pwm_down|down_deal|ref_data [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~42_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~22_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~22COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~15 ),
	.regout(),
	.cout(\pwm_down|down_deal|LessThan3~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~17 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~17 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~17 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~17 .lut_mask = "ff17";
defparam \pwm_down|down_deal|LessThan3~17 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~17 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~17 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~17 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \pwm_down|down_deal|ref_data[14] (
// Equation(s):
// \pwm_down|down_deal|ref_data [14] = DFFEAS((((\pwm_down|rcvr|tsr [14]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|rcvr|tsr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[14] .lut_mask = "ff00";
defparam \pwm_down|down_deal|ref_data[14] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[14] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[14] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[14] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \pwm_down|down_deal|ref_data[13] (
// Equation(s):
// \pwm_down|down_deal|ref_data [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|ref_data[15]~0 , \pwm_down|rcvr|tsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pwm_down|down_deal|ref_data[15]~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_data [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[13] .lut_mask = "0000";
defparam \pwm_down|down_deal|ref_data[13] .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[13] .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_data[13] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[13] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \pwm_down|down_deal|LessThan3~12 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~12_cout0  = CARRY((\pwm_down|down_deal|ref_data [13] & ((!\pwm_down|down_deal|LessThan3~17_cout ) # (!\pwm_down|down_deal|fre_data [13]))) # (!\pwm_down|down_deal|ref_data [13] & (!\pwm_down|down_deal|fre_data [13] & 
// !\pwm_down|down_deal|LessThan3~17_cout )))
// \pwm_down|down_deal|LessThan3~12COUT1_114  = CARRY((\pwm_down|down_deal|ref_data [13] & ((!\pwm_down|down_deal|LessThan3~17_cout ) # (!\pwm_down|down_deal|fre_data [13]))) # (!\pwm_down|down_deal|ref_data [13] & (!\pwm_down|down_deal|fre_data [13] & 
// !\pwm_down|down_deal|LessThan3~17_cout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|ref_data [13]),
	.datab(\pwm_down|down_deal|fre_data [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~10 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~12_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~12COUT1_114 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~12 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~12 .lut_mask = "ff2b";
defparam \pwm_down|down_deal|LessThan3~12 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~12 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~12 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~12 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \pwm_down|down_deal|LessThan3~7 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~7_cout0  = CARRY((\pwm_down|down_deal|fre_data [14] & ((!\pwm_down|down_deal|LessThan3~12_cout0 ) # (!\pwm_down|down_deal|ref_data [14]))) # (!\pwm_down|down_deal|fre_data [14] & (!\pwm_down|down_deal|ref_data [14] & 
// !\pwm_down|down_deal|LessThan3~12_cout0 )))
// \pwm_down|down_deal|LessThan3~7COUT1_116  = CARRY((\pwm_down|down_deal|fre_data [14] & ((!\pwm_down|down_deal|LessThan3~12COUT1_114 ) # (!\pwm_down|down_deal|ref_data [14]))) # (!\pwm_down|down_deal|fre_data [14] & (!\pwm_down|down_deal|ref_data [14] & 
// !\pwm_down|down_deal|LessThan3~12COUT1_114 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [14]),
	.datab(\pwm_down|down_deal|ref_data [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~17_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~12_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~12COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~5 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|down_deal|LessThan3~7_cout0 ),
	.cout1(\pwm_down|down_deal|LessThan3~7COUT1_116 ));
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~7 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~7 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~7 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~7 .lut_mask = "ff2b";
defparam \pwm_down|down_deal|LessThan3~7 .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|LessThan3~7 .output_mode = "none";
defparam \pwm_down|down_deal|LessThan3~7 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~7 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \pwm_down|down_deal|LessThan3~0 (
// Equation(s):
// \pwm_down|down_deal|LessThan3~0_combout  = (\pwm_down|down_deal|ref_data [15] & ((((!\pwm_down|down_deal|LessThan3~17_cout  & \pwm_down|down_deal|LessThan3~7_cout0 ) # (\pwm_down|down_deal|LessThan3~17_cout  & \pwm_down|down_deal|LessThan3~7COUT1_116 ) & 
// !\pwm_down|down_deal|fre_data [15])))) # (!\pwm_down|down_deal|ref_data [15] & ((((!\pwm_down|down_deal|LessThan3~17_cout  & \pwm_down|down_deal|LessThan3~7_cout0 ) # (\pwm_down|down_deal|LessThan3~17_cout  & \pwm_down|down_deal|LessThan3~7COUT1_116 )) # 
// (!\pwm_down|down_deal|fre_data [15]))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|ref_data [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|down_deal|fre_data [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|down_deal|LessThan3~17_cout ),
	.cin0(\pwm_down|down_deal|LessThan3~7_cout0 ),
	.cin1(\pwm_down|down_deal|LessThan3~7COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|LessThan3~0 .cin0_used = "true";
defparam \pwm_down|down_deal|LessThan3~0 .cin1_used = "true";
defparam \pwm_down|down_deal|LessThan3~0 .cin_used = "true";
defparam \pwm_down|down_deal|LessThan3~0 .lut_mask = "50f5";
defparam \pwm_down|down_deal|LessThan3~0 .operation_mode = "normal";
defparam \pwm_down|down_deal|LessThan3~0 .output_mode = "comb_only";
defparam \pwm_down|down_deal|LessThan3~0 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|LessThan3~0 .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N0
maxii_lcell \pwm_down|down_deal|pose[13]~32 (
// Equation(s):
// \pwm_down|down_deal|pose[13]~32_combout  = (((!\pwm_down|down_deal|start~regout ) # (!\pwm_down|down_deal|LessThan3~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|LessThan3~0_combout ),
	.datad(\pwm_down|down_deal|start~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|pose[13]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|pose[13]~32 .lut_mask = "0fff";
defparam \pwm_down|down_deal|pose[13]~32 .operation_mode = "normal";
defparam \pwm_down|down_deal|pose[13]~32 .output_mode = "comb_only";
defparam \pwm_down|down_deal|pose[13]~32 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[13]~32 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|pose[13]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \pwm_down|down_deal|ref_data[15]~1 (
// Equation(s):
// \pwm_down|down_deal|ref_data[15]~1_combout  = (((\pwm_down|rcvr|tsr [16] & !\pwm_down|rcvr|tsr [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|rcvr|tsr [16]),
	.datad(\pwm_down|rcvr|tsr [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|ref_data[15]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_data[15]~1 .lut_mask = "00f0";
defparam \pwm_down|down_deal|ref_data[15]~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_data[15]~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|ref_data[15]~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_data[15]~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_data[15]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \pwm_down|down_deal|ref_over (
// Equation(s):
// \pwm_down|down_deal|ref_over~regout  = DFFEAS((\pwm_down|down_deal|always2~1_combout  & ((\pwm_down|down_deal|ref_over~regout ) # ((\pwm_down|down_deal|fre_data[15]~3_combout  & \pwm_down|down_deal|ref_data[15]~1_combout )))), GLOBAL(\clk~combout ), VCC, 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|always2~1_combout ),
	.datab(\pwm_down|down_deal|ref_over~regout ),
	.datac(\pwm_down|down_deal|fre_data[15]~3_combout ),
	.datad(\pwm_down|down_deal|ref_data[15]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|ref_over~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|ref_over .lut_mask = "a888";
defparam \pwm_down|down_deal|ref_over .operation_mode = "normal";
defparam \pwm_down|down_deal|ref_over .output_mode = "reg_only";
defparam \pwm_down|down_deal|ref_over .register_cascade_mode = "off";
defparam \pwm_down|down_deal|ref_over .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|ref_over .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \pwm_down|down_deal|pose[13]~33 (
// Equation(s):
// \pwm_down|down_deal|pose[13]~33_combout  = (\pwm_down|down_deal|ref_over~regout ) # (((!\pwm_down|down_deal|start~regout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|ref_over~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|down_deal|start~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|pose[13]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|pose[13]~33 .lut_mask = "aaff";
defparam \pwm_down|down_deal|pose[13]~33 .operation_mode = "normal";
defparam \pwm_down|down_deal|pose[13]~33 .output_mode = "comb_only";
defparam \pwm_down|down_deal|pose[13]~33 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[13]~33 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|pose[13]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y9_N2
maxii_lcell \pwm_down|down_deal|pose[0] (
// Equation(s):
// \pwm_down|down_deal|pose [0] = DFFEAS(\pwm_down|down_deal|ref_data [0] $ ((\pwm_down|down_deal|fre_data [0])), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[0]~1  = CARRY(((\pwm_down|down_deal|fre_data [0])) # (!\pwm_down|down_deal|ref_data [0]))
// \pwm_down|down_deal|pose[0]~1COUT1_48  = CARRY(((\pwm_down|down_deal|fre_data [0])) # (!\pwm_down|down_deal|ref_data [0]))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [0]),
	.datab(\pwm_down|down_deal|fre_data [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [0]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[0]~1 ),
	.cout1(\pwm_down|down_deal|pose[0]~1COUT1_48 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[0] .lut_mask = "66dd";
defparam \pwm_down|down_deal|pose[0] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[0] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[0] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[0] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|pose[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N3
maxii_lcell \pwm_down|down_deal|pose[1] (
// Equation(s):
// \pwm_down|down_deal|pose [1] = DFFEAS(\pwm_down|down_deal|fre_data [1] $ (\pwm_down|down_deal|ref_data [1] $ ((!\pwm_down|down_deal|pose[0]~1 ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , 
// \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[1]~3  = CARRY((\pwm_down|down_deal|fre_data [1] & (\pwm_down|down_deal|ref_data [1] & !\pwm_down|down_deal|pose[0]~1 )) # (!\pwm_down|down_deal|fre_data [1] & ((\pwm_down|down_deal|ref_data [1]) # (!\pwm_down|down_deal|pose[0]~1 
// ))))
// \pwm_down|down_deal|pose[1]~3COUT1_50  = CARRY((\pwm_down|down_deal|fre_data [1] & (\pwm_down|down_deal|ref_data [1] & !\pwm_down|down_deal|pose[0]~1COUT1_48 )) # (!\pwm_down|down_deal|fre_data [1] & ((\pwm_down|down_deal|ref_data [1]) # 
// (!\pwm_down|down_deal|pose[0]~1COUT1_48 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|fre_data [1]),
	.datab(\pwm_down|down_deal|ref_data [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(\pwm_down|down_deal|pose[0]~1 ),
	.cin1(\pwm_down|down_deal|pose[0]~1COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [1]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[1]~3 ),
	.cout1(\pwm_down|down_deal|pose[1]~3COUT1_50 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[1] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[1] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[1] .lut_mask = "694d";
defparam \pwm_down|down_deal|pose[1] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[1] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[1] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[1] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N4
maxii_lcell \pwm_down|down_deal|pose[2] (
// Equation(s):
// \pwm_down|down_deal|pose [2] = DFFEAS(\pwm_down|down_deal|ref_data [2] $ (\pwm_down|down_deal|fre_data [2] $ ((\pwm_down|down_deal|pose[1]~3 ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , 
// \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[2]~5  = CARRY((\pwm_down|down_deal|ref_data [2] & (\pwm_down|down_deal|fre_data [2] & !\pwm_down|down_deal|pose[1]~3COUT1_50 )) # (!\pwm_down|down_deal|ref_data [2] & ((\pwm_down|down_deal|fre_data [2]) # 
// (!\pwm_down|down_deal|pose[1]~3COUT1_50 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [2]),
	.datab(\pwm_down|down_deal|fre_data [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(\pwm_down|down_deal|pose[1]~3 ),
	.cin1(\pwm_down|down_deal|pose[1]~3COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [2]),
	.cout(\pwm_down|down_deal|pose[2]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|pose[2] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[2] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[2] .lut_mask = "964d";
defparam \pwm_down|down_deal|pose[2] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[2] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[2] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[2] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N5
maxii_lcell \pwm_down|down_deal|pose[3] (
// Equation(s):
// \pwm_down|down_deal|pose [3] = DFFEAS(\pwm_down|down_deal|ref_data [3] $ (\pwm_down|down_deal|fre_data [3] $ ((!\pwm_down|down_deal|pose[2]~5 ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , 
// \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[3]~7  = CARRY((\pwm_down|down_deal|ref_data [3] & ((!\pwm_down|down_deal|pose[2]~5 ) # (!\pwm_down|down_deal|fre_data [3]))) # (!\pwm_down|down_deal|ref_data [3] & (!\pwm_down|down_deal|fre_data [3] & 
// !\pwm_down|down_deal|pose[2]~5 )))
// \pwm_down|down_deal|pose[3]~7COUT1_52  = CARRY((\pwm_down|down_deal|ref_data [3] & ((!\pwm_down|down_deal|pose[2]~5 ) # (!\pwm_down|down_deal|fre_data [3]))) # (!\pwm_down|down_deal|ref_data [3] & (!\pwm_down|down_deal|fre_data [3] & 
// !\pwm_down|down_deal|pose[2]~5 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [3]),
	.datab(\pwm_down|down_deal|fre_data [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[2]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [3]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[3]~7 ),
	.cout1(\pwm_down|down_deal|pose[3]~7COUT1_52 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[3] .cin_used = "true";
defparam \pwm_down|down_deal|pose[3] .lut_mask = "692b";
defparam \pwm_down|down_deal|pose[3] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[3] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[3] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[3] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N6
maxii_lcell \pwm_down|down_deal|pose[4] (
// Equation(s):
// \pwm_down|down_deal|pose [4] = DFFEAS(\pwm_down|down_deal|fre_data [4] $ (\pwm_down|down_deal|ref_data [4] $ (((!\pwm_down|down_deal|pose[2]~5  & \pwm_down|down_deal|pose[3]~7 ) # (\pwm_down|down_deal|pose[2]~5  & \pwm_down|down_deal|pose[3]~7COUT1_52 
// )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[4]~9  = CARRY((\pwm_down|down_deal|fre_data [4] & ((!\pwm_down|down_deal|pose[3]~7 ) # (!\pwm_down|down_deal|ref_data [4]))) # (!\pwm_down|down_deal|fre_data [4] & (!\pwm_down|down_deal|ref_data [4] & 
// !\pwm_down|down_deal|pose[3]~7 )))
// \pwm_down|down_deal|pose[4]~9COUT1_54  = CARRY((\pwm_down|down_deal|fre_data [4] & ((!\pwm_down|down_deal|pose[3]~7COUT1_52 ) # (!\pwm_down|down_deal|ref_data [4]))) # (!\pwm_down|down_deal|fre_data [4] & (!\pwm_down|down_deal|ref_data [4] & 
// !\pwm_down|down_deal|pose[3]~7COUT1_52 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|fre_data [4]),
	.datab(\pwm_down|down_deal|ref_data [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[2]~5 ),
	.cin0(\pwm_down|down_deal|pose[3]~7 ),
	.cin1(\pwm_down|down_deal|pose[3]~7COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [4]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[4]~9 ),
	.cout1(\pwm_down|down_deal|pose[4]~9COUT1_54 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[4] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[4] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[4] .cin_used = "true";
defparam \pwm_down|down_deal|pose[4] .lut_mask = "962b";
defparam \pwm_down|down_deal|pose[4] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[4] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[4] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[4] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N7
maxii_lcell \pwm_down|down_deal|pose[5] (
// Equation(s):
// \pwm_down|down_deal|pose [5] = DFFEAS(\pwm_down|down_deal|ref_data [5] $ (\pwm_down|down_deal|fre_data [5] $ ((!(!\pwm_down|down_deal|pose[2]~5  & \pwm_down|down_deal|pose[4]~9 ) # (\pwm_down|down_deal|pose[2]~5  & \pwm_down|down_deal|pose[4]~9COUT1_54 
// )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[5]~11  = CARRY((\pwm_down|down_deal|ref_data [5] & ((!\pwm_down|down_deal|pose[4]~9 ) # (!\pwm_down|down_deal|fre_data [5]))) # (!\pwm_down|down_deal|ref_data [5] & (!\pwm_down|down_deal|fre_data [5] & 
// !\pwm_down|down_deal|pose[4]~9 )))
// \pwm_down|down_deal|pose[5]~11COUT1_56  = CARRY((\pwm_down|down_deal|ref_data [5] & ((!\pwm_down|down_deal|pose[4]~9COUT1_54 ) # (!\pwm_down|down_deal|fre_data [5]))) # (!\pwm_down|down_deal|ref_data [5] & (!\pwm_down|down_deal|fre_data [5] & 
// !\pwm_down|down_deal|pose[4]~9COUT1_54 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [5]),
	.datab(\pwm_down|down_deal|fre_data [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[2]~5 ),
	.cin0(\pwm_down|down_deal|pose[4]~9 ),
	.cin1(\pwm_down|down_deal|pose[4]~9COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [5]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[5]~11 ),
	.cout1(\pwm_down|down_deal|pose[5]~11COUT1_56 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[5] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[5] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[5] .cin_used = "true";
defparam \pwm_down|down_deal|pose[5] .lut_mask = "692b";
defparam \pwm_down|down_deal|pose[5] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[5] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[5] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[5] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N8
maxii_lcell \pwm_down|down_deal|pose[6] (
// Equation(s):
// \pwm_down|down_deal|pose [6] = DFFEAS(\pwm_down|down_deal|fre_data [6] $ (\pwm_down|down_deal|ref_data [6] $ ((!(!\pwm_down|down_deal|pose[2]~5  & \pwm_down|down_deal|pose[5]~11 ) # (\pwm_down|down_deal|pose[2]~5  & \pwm_down|down_deal|pose[5]~11COUT1_56 
// )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[6]~13  = CARRY((\pwm_down|down_deal|fre_data [6] & (!\pwm_down|down_deal|ref_data [6] & !\pwm_down|down_deal|pose[5]~11 )) # (!\pwm_down|down_deal|fre_data [6] & ((!\pwm_down|down_deal|pose[5]~11 ) # (!\pwm_down|down_deal|ref_data 
// [6]))))
// \pwm_down|down_deal|pose[6]~13COUT1_58  = CARRY((\pwm_down|down_deal|fre_data [6] & (!\pwm_down|down_deal|ref_data [6] & !\pwm_down|down_deal|pose[5]~11COUT1_56 )) # (!\pwm_down|down_deal|fre_data [6] & ((!\pwm_down|down_deal|pose[5]~11COUT1_56 ) # 
// (!\pwm_down|down_deal|ref_data [6]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|fre_data [6]),
	.datab(\pwm_down|down_deal|ref_data [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[2]~5 ),
	.cin0(\pwm_down|down_deal|pose[5]~11 ),
	.cin1(\pwm_down|down_deal|pose[5]~11COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [6]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[6]~13 ),
	.cout1(\pwm_down|down_deal|pose[6]~13COUT1_58 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[6] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[6] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[6] .cin_used = "true";
defparam \pwm_down|down_deal|pose[6] .lut_mask = "6917";
defparam \pwm_down|down_deal|pose[6] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[6] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[6] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[6] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y9_N9
maxii_lcell \pwm_down|down_deal|pose[7] (
// Equation(s):
// \pwm_down|down_deal|pose [7] = DFFEAS(\pwm_down|down_deal|ref_data [7] $ (\pwm_down|down_deal|fre_data [7] $ ((!(!\pwm_down|down_deal|pose[2]~5  & \pwm_down|down_deal|pose[6]~13 ) # (\pwm_down|down_deal|pose[2]~5  & \pwm_down|down_deal|pose[6]~13COUT1_58 
// )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[7]~15  = CARRY((\pwm_down|down_deal|ref_data [7] & ((!\pwm_down|down_deal|pose[6]~13COUT1_58 ) # (!\pwm_down|down_deal|fre_data [7]))) # (!\pwm_down|down_deal|ref_data [7] & (!\pwm_down|down_deal|fre_data [7] & 
// !\pwm_down|down_deal|pose[6]~13COUT1_58 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [7]),
	.datab(\pwm_down|down_deal|fre_data [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[2]~5 ),
	.cin0(\pwm_down|down_deal|pose[6]~13 ),
	.cin1(\pwm_down|down_deal|pose[6]~13COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [7]),
	.cout(\pwm_down|down_deal|pose[7]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|pose[7] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[7] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[7] .cin_used = "true";
defparam \pwm_down|down_deal|pose[7] .lut_mask = "692b";
defparam \pwm_down|down_deal|pose[7] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[7] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[7] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[7] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N0
maxii_lcell \pwm_down|down_deal|pose[8] (
// Equation(s):
// \pwm_down|down_deal|pose [8] = DFFEAS(\pwm_down|down_deal|ref_data [8] $ (\pwm_down|down_deal|fre_data [8] $ ((\pwm_down|down_deal|pose[7]~15 ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , 
// \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[8]~17  = CARRY((\pwm_down|down_deal|ref_data [8] & (\pwm_down|down_deal|fre_data [8] & !\pwm_down|down_deal|pose[7]~15 )) # (!\pwm_down|down_deal|ref_data [8] & ((\pwm_down|down_deal|fre_data [8]) # 
// (!\pwm_down|down_deal|pose[7]~15 ))))
// \pwm_down|down_deal|pose[8]~17COUT1_60  = CARRY((\pwm_down|down_deal|ref_data [8] & (\pwm_down|down_deal|fre_data [8] & !\pwm_down|down_deal|pose[7]~15 )) # (!\pwm_down|down_deal|ref_data [8] & ((\pwm_down|down_deal|fre_data [8]) # 
// (!\pwm_down|down_deal|pose[7]~15 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [8]),
	.datab(\pwm_down|down_deal|fre_data [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[7]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [8]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[8]~17 ),
	.cout1(\pwm_down|down_deal|pose[8]~17COUT1_60 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[8] .cin_used = "true";
defparam \pwm_down|down_deal|pose[8] .lut_mask = "964d";
defparam \pwm_down|down_deal|pose[8] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[8] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[8] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[8] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N1
maxii_lcell \pwm_down|down_deal|pose[9] (
// Equation(s):
// \pwm_down|down_deal|pose [9] = DFFEAS(\pwm_down|down_deal|fre_data [9] $ (\pwm_down|down_deal|ref_data [9] $ ((!(!\pwm_down|down_deal|pose[7]~15  & \pwm_down|down_deal|pose[8]~17 ) # (\pwm_down|down_deal|pose[7]~15  & 
// \pwm_down|down_deal|pose[8]~17COUT1_60 )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[9]~19  = CARRY((\pwm_down|down_deal|fre_data [9] & (\pwm_down|down_deal|ref_data [9] & !\pwm_down|down_deal|pose[8]~17 )) # (!\pwm_down|down_deal|fre_data [9] & ((\pwm_down|down_deal|ref_data [9]) # 
// (!\pwm_down|down_deal|pose[8]~17 ))))
// \pwm_down|down_deal|pose[9]~19COUT1_62  = CARRY((\pwm_down|down_deal|fre_data [9] & (\pwm_down|down_deal|ref_data [9] & !\pwm_down|down_deal|pose[8]~17COUT1_60 )) # (!\pwm_down|down_deal|fre_data [9] & ((\pwm_down|down_deal|ref_data [9]) # 
// (!\pwm_down|down_deal|pose[8]~17COUT1_60 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|fre_data [9]),
	.datab(\pwm_down|down_deal|ref_data [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[7]~15 ),
	.cin0(\pwm_down|down_deal|pose[8]~17 ),
	.cin1(\pwm_down|down_deal|pose[8]~17COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [9]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[9]~19 ),
	.cout1(\pwm_down|down_deal|pose[9]~19COUT1_62 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[9] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[9] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[9] .cin_used = "true";
defparam \pwm_down|down_deal|pose[9] .lut_mask = "694d";
defparam \pwm_down|down_deal|pose[9] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[9] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[9] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[9] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxii_lcell \pwm_down|down_deal|pose[10] (
// Equation(s):
// \pwm_down|down_deal|pose [10] = DFFEAS(\pwm_down|down_deal|ref_data [10] $ (\pwm_down|down_deal|fre_data [10] $ ((!(!\pwm_down|down_deal|pose[7]~15  & \pwm_down|down_deal|pose[9]~19 ) # (\pwm_down|down_deal|pose[7]~15  & 
// \pwm_down|down_deal|pose[9]~19COUT1_62 )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[10]~21  = CARRY((\pwm_down|down_deal|ref_data [10] & (!\pwm_down|down_deal|fre_data [10] & !\pwm_down|down_deal|pose[9]~19 )) # (!\pwm_down|down_deal|ref_data [10] & ((!\pwm_down|down_deal|pose[9]~19 ) # 
// (!\pwm_down|down_deal|fre_data [10]))))
// \pwm_down|down_deal|pose[10]~21COUT1_64  = CARRY((\pwm_down|down_deal|ref_data [10] & (!\pwm_down|down_deal|fre_data [10] & !\pwm_down|down_deal|pose[9]~19COUT1_62 )) # (!\pwm_down|down_deal|ref_data [10] & ((!\pwm_down|down_deal|pose[9]~19COUT1_62 ) # 
// (!\pwm_down|down_deal|fre_data [10]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [10]),
	.datab(\pwm_down|down_deal|fre_data [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[7]~15 ),
	.cin0(\pwm_down|down_deal|pose[9]~19 ),
	.cin1(\pwm_down|down_deal|pose[9]~19COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [10]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[10]~21 ),
	.cout1(\pwm_down|down_deal|pose[10]~21COUT1_64 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[10] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[10] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[10] .cin_used = "true";
defparam \pwm_down|down_deal|pose[10] .lut_mask = "6917";
defparam \pwm_down|down_deal|pose[10] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[10] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[10] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[10] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N3
maxii_lcell \pwm_down|down_deal|pose[11] (
// Equation(s):
// \pwm_down|down_deal|pose [11] = DFFEAS(\pwm_down|down_deal|fre_data [11] $ (\pwm_down|down_deal|ref_data [11] $ (((!\pwm_down|down_deal|pose[7]~15  & \pwm_down|down_deal|pose[10]~21 ) # (\pwm_down|down_deal|pose[7]~15  & 
// \pwm_down|down_deal|pose[10]~21COUT1_64 )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[11]~23  = CARRY((\pwm_down|down_deal|fre_data [11] & ((\pwm_down|down_deal|ref_data [11]) # (!\pwm_down|down_deal|pose[10]~21 ))) # (!\pwm_down|down_deal|fre_data [11] & (\pwm_down|down_deal|ref_data [11] & 
// !\pwm_down|down_deal|pose[10]~21 )))
// \pwm_down|down_deal|pose[11]~23COUT1_66  = CARRY((\pwm_down|down_deal|fre_data [11] & ((\pwm_down|down_deal|ref_data [11]) # (!\pwm_down|down_deal|pose[10]~21COUT1_64 ))) # (!\pwm_down|down_deal|fre_data [11] & (\pwm_down|down_deal|ref_data [11] & 
// !\pwm_down|down_deal|pose[10]~21COUT1_64 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|fre_data [11]),
	.datab(\pwm_down|down_deal|ref_data [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[7]~15 ),
	.cin0(\pwm_down|down_deal|pose[10]~21 ),
	.cin1(\pwm_down|down_deal|pose[10]~21COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [11]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[11]~23 ),
	.cout1(\pwm_down|down_deal|pose[11]~23COUT1_66 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[11] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[11] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[11] .cin_used = "true";
defparam \pwm_down|down_deal|pose[11] .lut_mask = "968e";
defparam \pwm_down|down_deal|pose[11] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[11] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[11] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[11] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxii_lcell \pwm_down|down_deal|pose[12] (
// Equation(s):
// \pwm_down|down_deal|pose [12] = DFFEAS(\pwm_down|down_deal|ref_data [12] $ (\pwm_down|down_deal|fre_data [12] $ ((!(!\pwm_down|down_deal|pose[7]~15  & \pwm_down|down_deal|pose[11]~23 ) # (\pwm_down|down_deal|pose[7]~15  & 
// \pwm_down|down_deal|pose[11]~23COUT1_66 )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[12]~25  = CARRY((\pwm_down|down_deal|ref_data [12] & (!\pwm_down|down_deal|fre_data [12] & !\pwm_down|down_deal|pose[11]~23COUT1_66 )) # (!\pwm_down|down_deal|ref_data [12] & ((!\pwm_down|down_deal|pose[11]~23COUT1_66 ) # 
// (!\pwm_down|down_deal|fre_data [12]))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [12]),
	.datab(\pwm_down|down_deal|fre_data [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[7]~15 ),
	.cin0(\pwm_down|down_deal|pose[11]~23 ),
	.cin1(\pwm_down|down_deal|pose[11]~23COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [12]),
	.cout(\pwm_down|down_deal|pose[12]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|pose[12] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[12] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[12] .cin_used = "true";
defparam \pwm_down|down_deal|pose[12] .lut_mask = "6917";
defparam \pwm_down|down_deal|pose[12] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[12] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[12] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[12] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxii_lcell \pwm_down|down_deal|pose[13] (
// Equation(s):
// \pwm_down|down_deal|pose [13] = DFFEAS(\pwm_down|down_deal|ref_data [13] $ (\pwm_down|down_deal|fre_data [13] $ ((!\pwm_down|down_deal|pose[12]~25 ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , 
// \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[13]~27  = CARRY((\pwm_down|down_deal|ref_data [13] & ((!\pwm_down|down_deal|pose[12]~25 ) # (!\pwm_down|down_deal|fre_data [13]))) # (!\pwm_down|down_deal|ref_data [13] & (!\pwm_down|down_deal|fre_data [13] & 
// !\pwm_down|down_deal|pose[12]~25 )))
// \pwm_down|down_deal|pose[13]~27COUT1_68  = CARRY((\pwm_down|down_deal|ref_data [13] & ((!\pwm_down|down_deal|pose[12]~25 ) # (!\pwm_down|down_deal|fre_data [13]))) # (!\pwm_down|down_deal|ref_data [13] & (!\pwm_down|down_deal|fre_data [13] & 
// !\pwm_down|down_deal|pose[12]~25 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [13]),
	.datab(\pwm_down|down_deal|fre_data [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[12]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [13]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[13]~27 ),
	.cout1(\pwm_down|down_deal|pose[13]~27COUT1_68 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[13] .cin_used = "true";
defparam \pwm_down|down_deal|pose[13] .lut_mask = "692b";
defparam \pwm_down|down_deal|pose[13] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[13] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[13] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[13] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N6
maxii_lcell \pwm_down|down_deal|pose[14] (
// Equation(s):
// \pwm_down|down_deal|pose [14] = DFFEAS(\pwm_down|down_deal|fre_data [14] $ (\pwm_down|down_deal|ref_data [14] $ (((!\pwm_down|down_deal|pose[12]~25  & \pwm_down|down_deal|pose[13]~27 ) # (\pwm_down|down_deal|pose[12]~25  & 
// \pwm_down|down_deal|pose[13]~27COUT1_68 )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )
// \pwm_down|down_deal|pose[14]~29  = CARRY((\pwm_down|down_deal|fre_data [14] & ((!\pwm_down|down_deal|pose[13]~27 ) # (!\pwm_down|down_deal|ref_data [14]))) # (!\pwm_down|down_deal|fre_data [14] & (!\pwm_down|down_deal|ref_data [14] & 
// !\pwm_down|down_deal|pose[13]~27 )))
// \pwm_down|down_deal|pose[14]~29COUT1_70  = CARRY((\pwm_down|down_deal|fre_data [14] & ((!\pwm_down|down_deal|pose[13]~27COUT1_68 ) # (!\pwm_down|down_deal|ref_data [14]))) # (!\pwm_down|down_deal|fre_data [14] & (!\pwm_down|down_deal|ref_data [14] & 
// !\pwm_down|down_deal|pose[13]~27COUT1_68 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|fre_data [14]),
	.datab(\pwm_down|down_deal|ref_data [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[12]~25 ),
	.cin0(\pwm_down|down_deal|pose[13]~27 ),
	.cin1(\pwm_down|down_deal|pose[13]~27COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [14]),
	.cout(),
	.cout0(\pwm_down|down_deal|pose[14]~29 ),
	.cout1(\pwm_down|down_deal|pose[14]~29COUT1_70 ));
// synopsys translate_off
defparam \pwm_down|down_deal|pose[14] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[14] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[14] .cin_used = "true";
defparam \pwm_down|down_deal|pose[14] .lut_mask = "962b";
defparam \pwm_down|down_deal|pose[14] .operation_mode = "arithmetic";
defparam \pwm_down|down_deal|pose[14] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[14] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[14] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N7
maxii_lcell \pwm_down|down_deal|pose[15] (
// Equation(s):
// \pwm_down|down_deal|pose [15] = DFFEAS(\pwm_down|down_deal|fre_data [15] $ (\pwm_down|down_deal|ref_data [15] $ (((!\pwm_down|down_deal|pose[12]~25  & \pwm_down|down_deal|pose[14]~29 ) # (\pwm_down|down_deal|pose[12]~25  & 
// \pwm_down|down_deal|pose[14]~29COUT1_70 )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , \pwm_down|down_deal|pose[13]~32_combout , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|fre_data [15]),
	.datab(\pwm_down|down_deal|ref_data [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|pose[13]~32_combout ),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(\pwm_down|down_deal|pose[12]~25 ),
	.cin0(\pwm_down|down_deal|pose[14]~29 ),
	.cin1(\pwm_down|down_deal|pose[14]~29COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|pose [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|pose[15] .cin0_used = "true";
defparam \pwm_down|down_deal|pose[15] .cin1_used = "true";
defparam \pwm_down|down_deal|pose[15] .cin_used = "true";
defparam \pwm_down|down_deal|pose[15] .lut_mask = "9696";
defparam \pwm_down|down_deal|pose[15] .operation_mode = "normal";
defparam \pwm_down|down_deal|pose[15] .output_mode = "reg_only";
defparam \pwm_down|down_deal|pose[15] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|pose[15] .sum_lutc_input = "cin";
defparam \pwm_down|down_deal|pose[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N3
maxii_lcell \pwm_down|PWM|LessThan0~72 (
// Equation(s):
// \pwm_down|PWM|LessThan0~72_cout0  = CARRY((\pwm_down|down_deal|fre_data [1] & (!\pwm_down|down_deal|pose [0])))
// \pwm_down|PWM|LessThan0~72COUT1_88  = CARRY((\pwm_down|down_deal|fre_data [1] & (!\pwm_down|down_deal|pose [0])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [1]),
	.datab(\pwm_down|down_deal|pose [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~70 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~72_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~72COUT1_88 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~72 .lut_mask = "ff22";
defparam \pwm_down|PWM|LessThan0~72 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~72 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~72 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~72 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan0~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N4
maxii_lcell \pwm_down|PWM|LessThan0~67 (
// Equation(s):
// \pwm_down|PWM|LessThan0~67_cout  = CARRY((\pwm_down|down_deal|pose [1] & ((!\pwm_down|PWM|LessThan0~72COUT1_88 ) # (!\pwm_down|down_deal|fre_data [2]))) # (!\pwm_down|down_deal|pose [1] & (!\pwm_down|down_deal|fre_data [2] & 
// !\pwm_down|PWM|LessThan0~72COUT1_88 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [1]),
	.datab(\pwm_down|down_deal|fre_data [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|LessThan0~72_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~72COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~65 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan0~67_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~67 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~67 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~67 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan0~67 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~67 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~67 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~67 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N5
maxii_lcell \pwm_down|PWM|LessThan0~62 (
// Equation(s):
// \pwm_down|PWM|LessThan0~62_cout0  = CARRY((\pwm_down|down_deal|pose [2] & (\pwm_down|down_deal|fre_data [3] & !\pwm_down|PWM|LessThan0~67_cout )) # (!\pwm_down|down_deal|pose [2] & ((\pwm_down|down_deal|fre_data [3]) # (!\pwm_down|PWM|LessThan0~67_cout 
// ))))
// \pwm_down|PWM|LessThan0~62COUT1_90  = CARRY((\pwm_down|down_deal|pose [2] & (\pwm_down|down_deal|fre_data [3] & !\pwm_down|PWM|LessThan0~67_cout )) # (!\pwm_down|down_deal|pose [2] & ((\pwm_down|down_deal|fre_data [3]) # (!\pwm_down|PWM|LessThan0~67_cout 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [2]),
	.datab(\pwm_down|down_deal|fre_data [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~67_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~60 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~62_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~62COUT1_90 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~62 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~62 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan0~62 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~62 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~62 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~62 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N6
maxii_lcell \pwm_down|PWM|LessThan0~57 (
// Equation(s):
// \pwm_down|PWM|LessThan0~57_cout0  = CARRY((\pwm_down|down_deal|fre_data [4] & (\pwm_down|down_deal|pose [3] & !\pwm_down|PWM|LessThan0~62_cout0 )) # (!\pwm_down|down_deal|fre_data [4] & ((\pwm_down|down_deal|pose [3]) # (!\pwm_down|PWM|LessThan0~62_cout0 
// ))))
// \pwm_down|PWM|LessThan0~57COUT1_92  = CARRY((\pwm_down|down_deal|fre_data [4] & (\pwm_down|down_deal|pose [3] & !\pwm_down|PWM|LessThan0~62COUT1_90 )) # (!\pwm_down|down_deal|fre_data [4] & ((\pwm_down|down_deal|pose [3]) # 
// (!\pwm_down|PWM|LessThan0~62COUT1_90 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [4]),
	.datab(\pwm_down|down_deal|pose [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~67_cout ),
	.cin0(\pwm_down|PWM|LessThan0~62_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~62COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~55 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~57_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~57COUT1_92 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~57 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~57 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~57 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~57 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan0~57 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~57 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~57 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~57 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N7
maxii_lcell \pwm_down|PWM|LessThan0~52 (
// Equation(s):
// \pwm_down|PWM|LessThan0~52_cout0  = CARRY((\pwm_down|down_deal|fre_data [5] & ((!\pwm_down|PWM|LessThan0~57_cout0 ) # (!\pwm_down|down_deal|pose [4]))) # (!\pwm_down|down_deal|fre_data [5] & (!\pwm_down|down_deal|pose [4] & 
// !\pwm_down|PWM|LessThan0~57_cout0 )))
// \pwm_down|PWM|LessThan0~52COUT1_94  = CARRY((\pwm_down|down_deal|fre_data [5] & ((!\pwm_down|PWM|LessThan0~57COUT1_92 ) # (!\pwm_down|down_deal|pose [4]))) # (!\pwm_down|down_deal|fre_data [5] & (!\pwm_down|down_deal|pose [4] & 
// !\pwm_down|PWM|LessThan0~57COUT1_92 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [5]),
	.datab(\pwm_down|down_deal|pose [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~67_cout ),
	.cin0(\pwm_down|PWM|LessThan0~57_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~57COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~50 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~52_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~52COUT1_94 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~52 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~52 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~52 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~52 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan0~52 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~52 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~52 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~52 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N8
maxii_lcell \pwm_down|PWM|LessThan0~47 (
// Equation(s):
// \pwm_down|PWM|LessThan0~47_cout0  = CARRY((\pwm_down|down_deal|fre_data [6] & ((\pwm_down|down_deal|pose [5]) # (!\pwm_down|PWM|LessThan0~52_cout0 ))) # (!\pwm_down|down_deal|fre_data [6] & (\pwm_down|down_deal|pose [5] & !\pwm_down|PWM|LessThan0~52_cout0 
// )))
// \pwm_down|PWM|LessThan0~47COUT1_96  = CARRY((\pwm_down|down_deal|fre_data [6] & ((\pwm_down|down_deal|pose [5]) # (!\pwm_down|PWM|LessThan0~52COUT1_94 ))) # (!\pwm_down|down_deal|fre_data [6] & (\pwm_down|down_deal|pose [5] & 
// !\pwm_down|PWM|LessThan0~52COUT1_94 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [6]),
	.datab(\pwm_down|down_deal|pose [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~67_cout ),
	.cin0(\pwm_down|PWM|LessThan0~52_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~52COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~45 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~47_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~47COUT1_96 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~47 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~47 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~47 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~47 .lut_mask = "ff8e";
defparam \pwm_down|PWM|LessThan0~47 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~47 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~47 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~47 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N9
maxii_lcell \pwm_down|PWM|LessThan0~42 (
// Equation(s):
// \pwm_down|PWM|LessThan0~42_cout  = CARRY((\pwm_down|down_deal|pose [6] & (\pwm_down|down_deal|fre_data [7] & !\pwm_down|PWM|LessThan0~47COUT1_96 )) # (!\pwm_down|down_deal|pose [6] & ((\pwm_down|down_deal|fre_data [7]) # 
// (!\pwm_down|PWM|LessThan0~47COUT1_96 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [6]),
	.datab(\pwm_down|down_deal|fre_data [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~67_cout ),
	.cin0(\pwm_down|PWM|LessThan0~47_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~47COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~40 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan0~42_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~42 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~42 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~42 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~42 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan0~42 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~42 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~42 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~42 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxii_lcell \pwm_down|PWM|LessThan0~37 (
// Equation(s):
// \pwm_down|PWM|LessThan0~37_cout0  = CARRY((\pwm_down|down_deal|pose [7] & ((!\pwm_down|PWM|LessThan0~42_cout ) # (!\pwm_down|down_deal|fre_data [8]))) # (!\pwm_down|down_deal|pose [7] & (!\pwm_down|down_deal|fre_data [8] & !\pwm_down|PWM|LessThan0~42_cout 
// )))
// \pwm_down|PWM|LessThan0~37COUT1_98  = CARRY((\pwm_down|down_deal|pose [7] & ((!\pwm_down|PWM|LessThan0~42_cout ) # (!\pwm_down|down_deal|fre_data [8]))) # (!\pwm_down|down_deal|pose [7] & (!\pwm_down|down_deal|fre_data [8] & 
// !\pwm_down|PWM|LessThan0~42_cout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [7]),
	.datab(\pwm_down|down_deal|fre_data [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~42_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~35 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~37_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~37COUT1_98 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~37 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~37 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan0~37 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~37 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~37 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~37 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxii_lcell \pwm_down|PWM|LessThan0~32 (
// Equation(s):
// \pwm_down|PWM|LessThan0~32_cout0  = CARRY((\pwm_down|down_deal|fre_data [9] & ((!\pwm_down|PWM|LessThan0~37_cout0 ) # (!\pwm_down|down_deal|pose [8]))) # (!\pwm_down|down_deal|fre_data [9] & (!\pwm_down|down_deal|pose [8] & 
// !\pwm_down|PWM|LessThan0~37_cout0 )))
// \pwm_down|PWM|LessThan0~32COUT1_100  = CARRY((\pwm_down|down_deal|fre_data [9] & ((!\pwm_down|PWM|LessThan0~37COUT1_98 ) # (!\pwm_down|down_deal|pose [8]))) # (!\pwm_down|down_deal|fre_data [9] & (!\pwm_down|down_deal|pose [8] & 
// !\pwm_down|PWM|LessThan0~37COUT1_98 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [9]),
	.datab(\pwm_down|down_deal|pose [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~42_cout ),
	.cin0(\pwm_down|PWM|LessThan0~37_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~37COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~30 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~32_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~32COUT1_100 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~32 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~32 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~32 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~32 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan0~32 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~32 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~32 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~32 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxii_lcell \pwm_down|PWM|LessThan0~27 (
// Equation(s):
// \pwm_down|PWM|LessThan0~27_cout0  = CARRY((\pwm_down|down_deal|pose [9] & ((\pwm_down|down_deal|fre_data [10]) # (!\pwm_down|PWM|LessThan0~32_cout0 ))) # (!\pwm_down|down_deal|pose [9] & (\pwm_down|down_deal|fre_data [10] & 
// !\pwm_down|PWM|LessThan0~32_cout0 )))
// \pwm_down|PWM|LessThan0~27COUT1_102  = CARRY((\pwm_down|down_deal|pose [9] & ((\pwm_down|down_deal|fre_data [10]) # (!\pwm_down|PWM|LessThan0~32COUT1_100 ))) # (!\pwm_down|down_deal|pose [9] & (\pwm_down|down_deal|fre_data [10] & 
// !\pwm_down|PWM|LessThan0~32COUT1_100 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [9]),
	.datab(\pwm_down|down_deal|fre_data [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~42_cout ),
	.cin0(\pwm_down|PWM|LessThan0~32_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~32COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~25 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~27_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~27COUT1_102 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~27 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~27 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~27 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~27 .lut_mask = "ff8e";
defparam \pwm_down|PWM|LessThan0~27 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~27 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~27 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~27 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxii_lcell \pwm_down|PWM|LessThan0~22 (
// Equation(s):
// \pwm_down|PWM|LessThan0~22_cout0  = CARRY((\pwm_down|down_deal|pose [10] & (!\pwm_down|down_deal|fre_data [11] & !\pwm_down|PWM|LessThan0~27_cout0 )) # (!\pwm_down|down_deal|pose [10] & ((!\pwm_down|PWM|LessThan0~27_cout0 ) # 
// (!\pwm_down|down_deal|fre_data [11]))))
// \pwm_down|PWM|LessThan0~22COUT1_104  = CARRY((\pwm_down|down_deal|pose [10] & (!\pwm_down|down_deal|fre_data [11] & !\pwm_down|PWM|LessThan0~27COUT1_102 )) # (!\pwm_down|down_deal|pose [10] & ((!\pwm_down|PWM|LessThan0~27COUT1_102 ) # 
// (!\pwm_down|down_deal|fre_data [11]))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [10]),
	.datab(\pwm_down|down_deal|fre_data [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~42_cout ),
	.cin0(\pwm_down|PWM|LessThan0~27_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~27COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~20 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~22_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~22COUT1_104 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~22 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~22 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~22 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~22 .lut_mask = "ff17";
defparam \pwm_down|PWM|LessThan0~22 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~22 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~22 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~22 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxii_lcell \pwm_down|PWM|LessThan0~17 (
// Equation(s):
// \pwm_down|PWM|LessThan0~17_cout  = CARRY((\pwm_down|down_deal|fre_data [12] & ((\pwm_down|down_deal|pose [11]) # (!\pwm_down|PWM|LessThan0~22COUT1_104 ))) # (!\pwm_down|down_deal|fre_data [12] & (\pwm_down|down_deal|pose [11] & 
// !\pwm_down|PWM|LessThan0~22COUT1_104 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [12]),
	.datab(\pwm_down|down_deal|pose [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~42_cout ),
	.cin0(\pwm_down|PWM|LessThan0~22_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~22COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~15 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan0~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~17 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~17 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~17 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~17 .lut_mask = "ff8e";
defparam \pwm_down|PWM|LessThan0~17 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~17 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~17 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~17 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxii_lcell \pwm_down|PWM|LessThan0~12 (
// Equation(s):
// \pwm_down|PWM|LessThan0~12_cout0  = CARRY((\pwm_down|down_deal|fre_data [13] & ((!\pwm_down|PWM|LessThan0~17_cout ) # (!\pwm_down|down_deal|pose [12]))) # (!\pwm_down|down_deal|fre_data [13] & (!\pwm_down|down_deal|pose [12] & 
// !\pwm_down|PWM|LessThan0~17_cout )))
// \pwm_down|PWM|LessThan0~12COUT1_106  = CARRY((\pwm_down|down_deal|fre_data [13] & ((!\pwm_down|PWM|LessThan0~17_cout ) # (!\pwm_down|down_deal|pose [12]))) # (!\pwm_down|down_deal|fre_data [13] & (!\pwm_down|down_deal|pose [12] & 
// !\pwm_down|PWM|LessThan0~17_cout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [13]),
	.datab(\pwm_down|down_deal|pose [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~10 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~12_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~12COUT1_106 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~12 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~12 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan0~12 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~12 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~12 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxii_lcell \pwm_down|PWM|LessThan0~7 (
// Equation(s):
// \pwm_down|PWM|LessThan0~7_cout0  = CARRY((\pwm_down|down_deal|fre_data [14] & (\pwm_down|down_deal|pose [13] & !\pwm_down|PWM|LessThan0~12_cout0 )) # (!\pwm_down|down_deal|fre_data [14] & ((\pwm_down|down_deal|pose [13]) # 
// (!\pwm_down|PWM|LessThan0~12_cout0 ))))
// \pwm_down|PWM|LessThan0~7COUT1_108  = CARRY((\pwm_down|down_deal|fre_data [14] & (\pwm_down|down_deal|pose [13] & !\pwm_down|PWM|LessThan0~12COUT1_106 )) # (!\pwm_down|down_deal|fre_data [14] & ((\pwm_down|down_deal|pose [13]) # 
// (!\pwm_down|PWM|LessThan0~12COUT1_106 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [14]),
	.datab(\pwm_down|down_deal|pose [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~17_cout ),
	.cin0(\pwm_down|PWM|LessThan0~12_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~12COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~5 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan0~7_cout0 ),
	.cout1(\pwm_down|PWM|LessThan0~7COUT1_108 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~7 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~7 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~7 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~7 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan0~7 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan0~7 .output_mode = "none";
defparam \pwm_down|PWM|LessThan0~7 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~7 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxii_lcell \pwm_down|PWM|LessThan0~0 (
// Equation(s):
// \pwm_down|PWM|LessThan0~0_combout  = ((\pwm_down|down_deal|fre_data [15] & (!(!\pwm_down|PWM|LessThan0~17_cout  & \pwm_down|PWM|LessThan0~7_cout0 ) # (\pwm_down|PWM|LessThan0~17_cout  & \pwm_down|PWM|LessThan0~7COUT1_108 ) & !\pwm_down|down_deal|pose 
// [14])) # (!\pwm_down|down_deal|fre_data [15] & ((!\pwm_down|down_deal|pose [14]) # (!(!\pwm_down|PWM|LessThan0~17_cout  & \pwm_down|PWM|LessThan0~7_cout0 ) # (\pwm_down|PWM|LessThan0~17_cout  & \pwm_down|PWM|LessThan0~7COUT1_108 )))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|fre_data [15]),
	.datac(vcc),
	.datad(\pwm_down|down_deal|pose [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan0~17_cout ),
	.cin0(\pwm_down|PWM|LessThan0~7_cout0 ),
	.cin1(\pwm_down|PWM|LessThan0~7COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan0~0 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan0~0 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan0~0 .cin_used = "true";
defparam \pwm_down|PWM|LessThan0~0 .lut_mask = "033f";
defparam \pwm_down|PWM|LessThan0~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan0~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan0~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan0~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N3
maxii_lcell \pwm_down|PWM|LessThan1~72 (
// Equation(s):
// \pwm_down|PWM|LessThan1~72_cout0  = CARRY((!\pwm_down|down_deal|pose [0] & (\pwm_down|PWM|comp_tri [1])))
// \pwm_down|PWM|LessThan1~72COUT1_88  = CARRY((!\pwm_down|down_deal|pose [0] & (\pwm_down|PWM|comp_tri [1])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [0]),
	.datab(\pwm_down|PWM|comp_tri [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~70 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~72_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~72COUT1_88 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~72 .lut_mask = "ff44";
defparam \pwm_down|PWM|LessThan1~72 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~72 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~72 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~72 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan1~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N4
maxii_lcell \pwm_down|PWM|LessThan1~67 (
// Equation(s):
// \pwm_down|PWM|LessThan1~67_cout  = CARRY((\pwm_down|PWM|comp_tri [2] & (\pwm_down|down_deal|pose [1] & !\pwm_down|PWM|LessThan1~72COUT1_88 )) # (!\pwm_down|PWM|comp_tri [2] & ((\pwm_down|down_deal|pose [1]) # (!\pwm_down|PWM|LessThan1~72COUT1_88 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [2]),
	.datab(\pwm_down|down_deal|pose [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|LessThan1~72_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~72COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~65 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan1~67_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~67 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~67 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~67 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan1~67 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~67 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~67 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~67 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N5
maxii_lcell \pwm_down|PWM|LessThan1~62 (
// Equation(s):
// \pwm_down|PWM|LessThan1~62_cout0  = CARRY((\pwm_down|down_deal|pose [2] & (\pwm_down|PWM|comp_tri [3] & !\pwm_down|PWM|LessThan1~67_cout )) # (!\pwm_down|down_deal|pose [2] & ((\pwm_down|PWM|comp_tri [3]) # (!\pwm_down|PWM|LessThan1~67_cout ))))
// \pwm_down|PWM|LessThan1~62COUT1_90  = CARRY((\pwm_down|down_deal|pose [2] & (\pwm_down|PWM|comp_tri [3] & !\pwm_down|PWM|LessThan1~67_cout )) # (!\pwm_down|down_deal|pose [2] & ((\pwm_down|PWM|comp_tri [3]) # (!\pwm_down|PWM|LessThan1~67_cout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [2]),
	.datab(\pwm_down|PWM|comp_tri [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~67_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~60 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~62_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~62COUT1_90 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~62 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~62 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan1~62 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~62 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~62 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~62 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N6
maxii_lcell \pwm_down|PWM|LessThan1~57 (
// Equation(s):
// \pwm_down|PWM|LessThan1~57_cout0  = CARRY((\pwm_down|down_deal|pose [3] & ((!\pwm_down|PWM|LessThan1~62_cout0 ) # (!\pwm_down|PWM|comp_tri [4]))) # (!\pwm_down|down_deal|pose [3] & (!\pwm_down|PWM|comp_tri [4] & !\pwm_down|PWM|LessThan1~62_cout0 )))
// \pwm_down|PWM|LessThan1~57COUT1_92  = CARRY((\pwm_down|down_deal|pose [3] & ((!\pwm_down|PWM|LessThan1~62COUT1_90 ) # (!\pwm_down|PWM|comp_tri [4]))) # (!\pwm_down|down_deal|pose [3] & (!\pwm_down|PWM|comp_tri [4] & !\pwm_down|PWM|LessThan1~62COUT1_90 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [3]),
	.datab(\pwm_down|PWM|comp_tri [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~67_cout ),
	.cin0(\pwm_down|PWM|LessThan1~62_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~62COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~55 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~57_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~57COUT1_92 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~57 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~57 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~57 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~57 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan1~57 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~57 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~57 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~57 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N7
maxii_lcell \pwm_down|PWM|LessThan1~52 (
// Equation(s):
// \pwm_down|PWM|LessThan1~52_cout0  = CARRY((\pwm_down|PWM|comp_tri [5] & ((!\pwm_down|PWM|LessThan1~57_cout0 ) # (!\pwm_down|down_deal|pose [4]))) # (!\pwm_down|PWM|comp_tri [5] & (!\pwm_down|down_deal|pose [4] & !\pwm_down|PWM|LessThan1~57_cout0 )))
// \pwm_down|PWM|LessThan1~52COUT1_94  = CARRY((\pwm_down|PWM|comp_tri [5] & ((!\pwm_down|PWM|LessThan1~57COUT1_92 ) # (!\pwm_down|down_deal|pose [4]))) # (!\pwm_down|PWM|comp_tri [5] & (!\pwm_down|down_deal|pose [4] & !\pwm_down|PWM|LessThan1~57COUT1_92 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [5]),
	.datab(\pwm_down|down_deal|pose [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~67_cout ),
	.cin0(\pwm_down|PWM|LessThan1~57_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~57COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~50 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~52_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~52COUT1_94 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~52 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~52 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~52 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~52 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan1~52 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~52 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~52 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~52 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N8
maxii_lcell \pwm_down|PWM|LessThan1~47 (
// Equation(s):
// \pwm_down|PWM|LessThan1~47_cout0  = CARRY((\pwm_down|down_deal|pose [5] & ((!\pwm_down|PWM|LessThan1~52_cout0 ) # (!\pwm_down|PWM|comp_tri [6]))) # (!\pwm_down|down_deal|pose [5] & (!\pwm_down|PWM|comp_tri [6] & !\pwm_down|PWM|LessThan1~52_cout0 )))
// \pwm_down|PWM|LessThan1~47COUT1_96  = CARRY((\pwm_down|down_deal|pose [5] & ((!\pwm_down|PWM|LessThan1~52COUT1_94 ) # (!\pwm_down|PWM|comp_tri [6]))) # (!\pwm_down|down_deal|pose [5] & (!\pwm_down|PWM|comp_tri [6] & !\pwm_down|PWM|LessThan1~52COUT1_94 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [5]),
	.datab(\pwm_down|PWM|comp_tri [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~67_cout ),
	.cin0(\pwm_down|PWM|LessThan1~52_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~52COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~45 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~47_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~47COUT1_96 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~47 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~47 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~47 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~47 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan1~47 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~47 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~47 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~47 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y9_N9
maxii_lcell \pwm_down|PWM|LessThan1~42 (
// Equation(s):
// \pwm_down|PWM|LessThan1~42_cout  = CARRY((\pwm_down|PWM|comp_tri [7] & ((!\pwm_down|PWM|LessThan1~47COUT1_96 ) # (!\pwm_down|down_deal|pose [6]))) # (!\pwm_down|PWM|comp_tri [7] & (!\pwm_down|down_deal|pose [6] & !\pwm_down|PWM|LessThan1~47COUT1_96 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [7]),
	.datab(\pwm_down|down_deal|pose [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~67_cout ),
	.cin0(\pwm_down|PWM|LessThan1~47_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~47COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~40 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan1~42_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~42 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~42 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~42 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~42 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan1~42 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~42 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~42 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~42 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxii_lcell \pwm_down|PWM|LessThan1~37 (
// Equation(s):
// \pwm_down|PWM|LessThan1~37_cout0  = CARRY((\pwm_down|PWM|comp_tri [8] & (\pwm_down|down_deal|pose [7] & !\pwm_down|PWM|LessThan1~42_cout )) # (!\pwm_down|PWM|comp_tri [8] & ((\pwm_down|down_deal|pose [7]) # (!\pwm_down|PWM|LessThan1~42_cout ))))
// \pwm_down|PWM|LessThan1~37COUT1_98  = CARRY((\pwm_down|PWM|comp_tri [8] & (\pwm_down|down_deal|pose [7] & !\pwm_down|PWM|LessThan1~42_cout )) # (!\pwm_down|PWM|comp_tri [8] & ((\pwm_down|down_deal|pose [7]) # (!\pwm_down|PWM|LessThan1~42_cout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [8]),
	.datab(\pwm_down|down_deal|pose [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~42_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~35 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~37_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~37COUT1_98 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~37 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~37 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan1~37 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~37 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~37 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~37 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N1
maxii_lcell \pwm_down|PWM|LessThan1~32 (
// Equation(s):
// \pwm_down|PWM|LessThan1~32_cout0  = CARRY((\pwm_down|PWM|comp_tri [9] & ((!\pwm_down|PWM|LessThan1~37_cout0 ) # (!\pwm_down|down_deal|pose [8]))) # (!\pwm_down|PWM|comp_tri [9] & (!\pwm_down|down_deal|pose [8] & !\pwm_down|PWM|LessThan1~37_cout0 )))
// \pwm_down|PWM|LessThan1~32COUT1_100  = CARRY((\pwm_down|PWM|comp_tri [9] & ((!\pwm_down|PWM|LessThan1~37COUT1_98 ) # (!\pwm_down|down_deal|pose [8]))) # (!\pwm_down|PWM|comp_tri [9] & (!\pwm_down|down_deal|pose [8] & !\pwm_down|PWM|LessThan1~37COUT1_98 
// )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [9]),
	.datab(\pwm_down|down_deal|pose [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~42_cout ),
	.cin0(\pwm_down|PWM|LessThan1~37_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~37COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~30 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~32_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~32COUT1_100 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~32 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~32 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~32 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~32 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan1~32 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~32 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~32 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~32 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N2
maxii_lcell \pwm_down|PWM|LessThan1~27 (
// Equation(s):
// \pwm_down|PWM|LessThan1~27_cout0  = CARRY((\pwm_down|PWM|comp_tri [10] & (\pwm_down|down_deal|pose [9] & !\pwm_down|PWM|LessThan1~32_cout0 )) # (!\pwm_down|PWM|comp_tri [10] & ((\pwm_down|down_deal|pose [9]) # (!\pwm_down|PWM|LessThan1~32_cout0 ))))
// \pwm_down|PWM|LessThan1~27COUT1_102  = CARRY((\pwm_down|PWM|comp_tri [10] & (\pwm_down|down_deal|pose [9] & !\pwm_down|PWM|LessThan1~32COUT1_100 )) # (!\pwm_down|PWM|comp_tri [10] & ((\pwm_down|down_deal|pose [9]) # (!\pwm_down|PWM|LessThan1~32COUT1_100 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [10]),
	.datab(\pwm_down|down_deal|pose [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~42_cout ),
	.cin0(\pwm_down|PWM|LessThan1~32_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~32COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~25 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~27_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~27COUT1_102 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~27 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~27 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~27 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~27 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan1~27 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~27 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~27 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~27 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N3
maxii_lcell \pwm_down|PWM|LessThan1~22 (
// Equation(s):
// \pwm_down|PWM|LessThan1~22_cout0  = CARRY((\pwm_down|down_deal|pose [10] & (\pwm_down|PWM|comp_tri [11] & !\pwm_down|PWM|LessThan1~27_cout0 )) # (!\pwm_down|down_deal|pose [10] & ((\pwm_down|PWM|comp_tri [11]) # (!\pwm_down|PWM|LessThan1~27_cout0 ))))
// \pwm_down|PWM|LessThan1~22COUT1_104  = CARRY((\pwm_down|down_deal|pose [10] & (\pwm_down|PWM|comp_tri [11] & !\pwm_down|PWM|LessThan1~27COUT1_102 )) # (!\pwm_down|down_deal|pose [10] & ((\pwm_down|PWM|comp_tri [11]) # (!\pwm_down|PWM|LessThan1~27COUT1_102 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [10]),
	.datab(\pwm_down|PWM|comp_tri [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~42_cout ),
	.cin0(\pwm_down|PWM|LessThan1~27_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~27COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~20 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~22_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~22COUT1_104 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~22 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~22 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~22 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~22 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan1~22 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~22 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~22 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~22 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxii_lcell \pwm_down|PWM|LessThan1~17 (
// Equation(s):
// \pwm_down|PWM|LessThan1~17_cout  = CARRY((\pwm_down|PWM|comp_tri [12] & (\pwm_down|down_deal|pose [11] & !\pwm_down|PWM|LessThan1~22COUT1_104 )) # (!\pwm_down|PWM|comp_tri [12] & ((\pwm_down|down_deal|pose [11]) # (!\pwm_down|PWM|LessThan1~22COUT1_104 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [12]),
	.datab(\pwm_down|down_deal|pose [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~42_cout ),
	.cin0(\pwm_down|PWM|LessThan1~22_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~22COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~15 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan1~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~17 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~17 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~17 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~17 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan1~17 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~17 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~17 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~17 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxii_lcell \pwm_down|PWM|LessThan1~12 (
// Equation(s):
// \pwm_down|PWM|LessThan1~12_cout0  = CARRY((\pwm_down|down_deal|pose [12] & (\pwm_down|PWM|comp_tri [13] & !\pwm_down|PWM|LessThan1~17_cout )) # (!\pwm_down|down_deal|pose [12] & ((\pwm_down|PWM|comp_tri [13]) # (!\pwm_down|PWM|LessThan1~17_cout ))))
// \pwm_down|PWM|LessThan1~12COUT1_106  = CARRY((\pwm_down|down_deal|pose [12] & (\pwm_down|PWM|comp_tri [13] & !\pwm_down|PWM|LessThan1~17_cout )) # (!\pwm_down|down_deal|pose [12] & ((\pwm_down|PWM|comp_tri [13]) # (!\pwm_down|PWM|LessThan1~17_cout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [12]),
	.datab(\pwm_down|PWM|comp_tri [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~10 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~12_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~12COUT1_106 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~12 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~12 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan1~12 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~12 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~12 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxii_lcell \pwm_down|PWM|LessThan1~7 (
// Equation(s):
// \pwm_down|PWM|LessThan1~7_cout0  = CARRY((\pwm_down|down_deal|pose [13] & ((!\pwm_down|PWM|LessThan1~12_cout0 ) # (!\pwm_down|PWM|comp_tri [14]))) # (!\pwm_down|down_deal|pose [13] & (!\pwm_down|PWM|comp_tri [14] & !\pwm_down|PWM|LessThan1~12_cout0 )))
// \pwm_down|PWM|LessThan1~7COUT1_108  = CARRY((\pwm_down|down_deal|pose [13] & ((!\pwm_down|PWM|LessThan1~12COUT1_106 ) # (!\pwm_down|PWM|comp_tri [14]))) # (!\pwm_down|down_deal|pose [13] & (!\pwm_down|PWM|comp_tri [14] & 
// !\pwm_down|PWM|LessThan1~12COUT1_106 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [13]),
	.datab(\pwm_down|PWM|comp_tri [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~17_cout ),
	.cin0(\pwm_down|PWM|LessThan1~12_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~12COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~5 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan1~7_cout0 ),
	.cout1(\pwm_down|PWM|LessThan1~7COUT1_108 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~7 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~7 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~7 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~7 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan1~7 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan1~7 .output_mode = "none";
defparam \pwm_down|PWM|LessThan1~7 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~7 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
maxii_lcell \pwm_down|PWM|LessThan1~0 (
// Equation(s):
// \pwm_down|PWM|LessThan1~0_combout  = ((\pwm_down|PWM|comp_tri [15] & ((!\pwm_down|down_deal|pose [14]) # (!(!\pwm_down|PWM|LessThan1~17_cout  & \pwm_down|PWM|LessThan1~7_cout0 ) # (\pwm_down|PWM|LessThan1~17_cout  & \pwm_down|PWM|LessThan1~7COUT1_108 )))) 
// # (!\pwm_down|PWM|comp_tri [15] & (!(!\pwm_down|PWM|LessThan1~17_cout  & \pwm_down|PWM|LessThan1~7_cout0 ) # (\pwm_down|PWM|LessThan1~17_cout  & \pwm_down|PWM|LessThan1~7COUT1_108 ) & !\pwm_down|down_deal|pose [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|comp_tri [15]),
	.datac(vcc),
	.datad(\pwm_down|down_deal|pose [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan1~17_cout ),
	.cin0(\pwm_down|PWM|LessThan1~7_cout0 ),
	.cin1(\pwm_down|PWM|LessThan1~7COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan1~0 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan1~0 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan1~0 .cin_used = "true";
defparam \pwm_down|PWM|LessThan1~0 .lut_mask = "0ccf";
defparam \pwm_down|PWM|LessThan1~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan1~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan1~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan1~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N3
maxii_lcell \pwm_down|PWM|LessThan2~72 (
// Equation(s):
// \pwm_down|PWM|LessThan2~72_cout0  = CARRY((\pwm_down|down_deal|pose [0] & (!\pwm_down|PWM|comp_tri [1])))
// \pwm_down|PWM|LessThan2~72COUT1_88  = CARRY((\pwm_down|down_deal|pose [0] & (!\pwm_down|PWM|comp_tri [1])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [0]),
	.datab(\pwm_down|PWM|comp_tri [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~70 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~72_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~72COUT1_88 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~72 .lut_mask = "ff22";
defparam \pwm_down|PWM|LessThan2~72 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~72 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~72 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~72 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan2~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N4
maxii_lcell \pwm_down|PWM|LessThan2~67 (
// Equation(s):
// \pwm_down|PWM|LessThan2~67_cout  = CARRY((\pwm_down|PWM|comp_tri [2] & ((!\pwm_down|PWM|LessThan2~72COUT1_88 ) # (!\pwm_down|down_deal|pose [1]))) # (!\pwm_down|PWM|comp_tri [2] & (!\pwm_down|down_deal|pose [1] & !\pwm_down|PWM|LessThan2~72COUT1_88 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [2]),
	.datab(\pwm_down|down_deal|pose [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|LessThan2~72_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~72COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~65 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan2~67_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~67 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~67 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~67 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan2~67 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~67 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~67 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~67 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N5
maxii_lcell \pwm_down|PWM|LessThan2~62 (
// Equation(s):
// \pwm_down|PWM|LessThan2~62_cout0  = CARRY((\pwm_down|down_deal|pose [2] & ((!\pwm_down|PWM|LessThan2~67_cout ) # (!\pwm_down|PWM|comp_tri [3]))) # (!\pwm_down|down_deal|pose [2] & (!\pwm_down|PWM|comp_tri [3] & !\pwm_down|PWM|LessThan2~67_cout )))
// \pwm_down|PWM|LessThan2~62COUT1_90  = CARRY((\pwm_down|down_deal|pose [2] & ((!\pwm_down|PWM|LessThan2~67_cout ) # (!\pwm_down|PWM|comp_tri [3]))) # (!\pwm_down|down_deal|pose [2] & (!\pwm_down|PWM|comp_tri [3] & !\pwm_down|PWM|LessThan2~67_cout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [2]),
	.datab(\pwm_down|PWM|comp_tri [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~67_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~60 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~62_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~62COUT1_90 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~62 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~62 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan2~62 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~62 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~62 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~62 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N6
maxii_lcell \pwm_down|PWM|LessThan2~57 (
// Equation(s):
// \pwm_down|PWM|LessThan2~57_cout0  = CARRY((\pwm_down|PWM|comp_tri [4] & ((!\pwm_down|PWM|LessThan2~62_cout0 ) # (!\pwm_down|down_deal|pose [3]))) # (!\pwm_down|PWM|comp_tri [4] & (!\pwm_down|down_deal|pose [3] & !\pwm_down|PWM|LessThan2~62_cout0 )))
// \pwm_down|PWM|LessThan2~57COUT1_92  = CARRY((\pwm_down|PWM|comp_tri [4] & ((!\pwm_down|PWM|LessThan2~62COUT1_90 ) # (!\pwm_down|down_deal|pose [3]))) # (!\pwm_down|PWM|comp_tri [4] & (!\pwm_down|down_deal|pose [3] & !\pwm_down|PWM|LessThan2~62COUT1_90 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [4]),
	.datab(\pwm_down|down_deal|pose [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~67_cout ),
	.cin0(\pwm_down|PWM|LessThan2~62_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~62COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~55 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~57_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~57COUT1_92 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~57 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~57 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~57 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~57 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan2~57 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~57 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~57 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~57 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N7
maxii_lcell \pwm_down|PWM|LessThan2~52 (
// Equation(s):
// \pwm_down|PWM|LessThan2~52_cout0  = CARRY((\pwm_down|down_deal|pose [4] & ((!\pwm_down|PWM|LessThan2~57_cout0 ) # (!\pwm_down|PWM|comp_tri [5]))) # (!\pwm_down|down_deal|pose [4] & (!\pwm_down|PWM|comp_tri [5] & !\pwm_down|PWM|LessThan2~57_cout0 )))
// \pwm_down|PWM|LessThan2~52COUT1_94  = CARRY((\pwm_down|down_deal|pose [4] & ((!\pwm_down|PWM|LessThan2~57COUT1_92 ) # (!\pwm_down|PWM|comp_tri [5]))) # (!\pwm_down|down_deal|pose [4] & (!\pwm_down|PWM|comp_tri [5] & !\pwm_down|PWM|LessThan2~57COUT1_92 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [4]),
	.datab(\pwm_down|PWM|comp_tri [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~67_cout ),
	.cin0(\pwm_down|PWM|LessThan2~57_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~57COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~50 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~52_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~52COUT1_94 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~52 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~52 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~52 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~52 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan2~52 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~52 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~52 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~52 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N8
maxii_lcell \pwm_down|PWM|LessThan2~47 (
// Equation(s):
// \pwm_down|PWM|LessThan2~47_cout0  = CARRY((\pwm_down|PWM|comp_tri [6] & ((!\pwm_down|PWM|LessThan2~52_cout0 ) # (!\pwm_down|down_deal|pose [5]))) # (!\pwm_down|PWM|comp_tri [6] & (!\pwm_down|down_deal|pose [5] & !\pwm_down|PWM|LessThan2~52_cout0 )))
// \pwm_down|PWM|LessThan2~47COUT1_96  = CARRY((\pwm_down|PWM|comp_tri [6] & ((!\pwm_down|PWM|LessThan2~52COUT1_94 ) # (!\pwm_down|down_deal|pose [5]))) # (!\pwm_down|PWM|comp_tri [6] & (!\pwm_down|down_deal|pose [5] & !\pwm_down|PWM|LessThan2~52COUT1_94 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [6]),
	.datab(\pwm_down|down_deal|pose [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~67_cout ),
	.cin0(\pwm_down|PWM|LessThan2~52_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~52COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~45 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~47_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~47COUT1_96 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~47 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~47 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~47 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~47 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan2~47 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~47 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~47 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~47 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N9
maxii_lcell \pwm_down|PWM|LessThan2~42 (
// Equation(s):
// \pwm_down|PWM|LessThan2~42_cout  = CARRY((\pwm_down|down_deal|pose [6] & ((!\pwm_down|PWM|LessThan2~47COUT1_96 ) # (!\pwm_down|PWM|comp_tri [7]))) # (!\pwm_down|down_deal|pose [6] & (!\pwm_down|PWM|comp_tri [7] & !\pwm_down|PWM|LessThan2~47COUT1_96 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [6]),
	.datab(\pwm_down|PWM|comp_tri [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~67_cout ),
	.cin0(\pwm_down|PWM|LessThan2~47_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~47COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~40 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan2~42_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~42 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~42 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~42 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~42 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan2~42 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~42 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~42 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~42 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N0
maxii_lcell \pwm_down|PWM|LessThan2~37 (
// Equation(s):
// \pwm_down|PWM|LessThan2~37_cout0  = CARRY((\pwm_down|PWM|comp_tri [8] & ((!\pwm_down|PWM|LessThan2~42_cout ) # (!\pwm_down|down_deal|pose [7]))) # (!\pwm_down|PWM|comp_tri [8] & (!\pwm_down|down_deal|pose [7] & !\pwm_down|PWM|LessThan2~42_cout )))
// \pwm_down|PWM|LessThan2~37COUT1_98  = CARRY((\pwm_down|PWM|comp_tri [8] & ((!\pwm_down|PWM|LessThan2~42_cout ) # (!\pwm_down|down_deal|pose [7]))) # (!\pwm_down|PWM|comp_tri [8] & (!\pwm_down|down_deal|pose [7] & !\pwm_down|PWM|LessThan2~42_cout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [8]),
	.datab(\pwm_down|down_deal|pose [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~42_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~35 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~37_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~37COUT1_98 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~37 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~37 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan2~37 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~37 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~37 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~37 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N1
maxii_lcell \pwm_down|PWM|LessThan2~32 (
// Equation(s):
// \pwm_down|PWM|LessThan2~32_cout0  = CARRY((\pwm_down|down_deal|pose [8] & ((!\pwm_down|PWM|LessThan2~37_cout0 ) # (!\pwm_down|PWM|comp_tri [9]))) # (!\pwm_down|down_deal|pose [8] & (!\pwm_down|PWM|comp_tri [9] & !\pwm_down|PWM|LessThan2~37_cout0 )))
// \pwm_down|PWM|LessThan2~32COUT1_100  = CARRY((\pwm_down|down_deal|pose [8] & ((!\pwm_down|PWM|LessThan2~37COUT1_98 ) # (!\pwm_down|PWM|comp_tri [9]))) # (!\pwm_down|down_deal|pose [8] & (!\pwm_down|PWM|comp_tri [9] & !\pwm_down|PWM|LessThan2~37COUT1_98 
// )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [8]),
	.datab(\pwm_down|PWM|comp_tri [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~42_cout ),
	.cin0(\pwm_down|PWM|LessThan2~37_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~37COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~30 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~32_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~32COUT1_100 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~32 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~32 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~32 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~32 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan2~32 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~32 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~32 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~32 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N2
maxii_lcell \pwm_down|PWM|LessThan2~27 (
// Equation(s):
// \pwm_down|PWM|LessThan2~27_cout0  = CARRY((\pwm_down|down_deal|pose [9] & (\pwm_down|PWM|comp_tri [10] & !\pwm_down|PWM|LessThan2~32_cout0 )) # (!\pwm_down|down_deal|pose [9] & ((\pwm_down|PWM|comp_tri [10]) # (!\pwm_down|PWM|LessThan2~32_cout0 ))))
// \pwm_down|PWM|LessThan2~27COUT1_102  = CARRY((\pwm_down|down_deal|pose [9] & (\pwm_down|PWM|comp_tri [10] & !\pwm_down|PWM|LessThan2~32COUT1_100 )) # (!\pwm_down|down_deal|pose [9] & ((\pwm_down|PWM|comp_tri [10]) # (!\pwm_down|PWM|LessThan2~32COUT1_100 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [9]),
	.datab(\pwm_down|PWM|comp_tri [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~42_cout ),
	.cin0(\pwm_down|PWM|LessThan2~32_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~32COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~25 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~27_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~27COUT1_102 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~27 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~27 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~27 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~27 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan2~27 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~27 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~27 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~27 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N3
maxii_lcell \pwm_down|PWM|LessThan2~22 (
// Equation(s):
// \pwm_down|PWM|LessThan2~22_cout0  = CARRY((\pwm_down|down_deal|pose [10] & ((!\pwm_down|PWM|LessThan2~27_cout0 ) # (!\pwm_down|PWM|comp_tri [11]))) # (!\pwm_down|down_deal|pose [10] & (!\pwm_down|PWM|comp_tri [11] & !\pwm_down|PWM|LessThan2~27_cout0 )))
// \pwm_down|PWM|LessThan2~22COUT1_104  = CARRY((\pwm_down|down_deal|pose [10] & ((!\pwm_down|PWM|LessThan2~27COUT1_102 ) # (!\pwm_down|PWM|comp_tri [11]))) # (!\pwm_down|down_deal|pose [10] & (!\pwm_down|PWM|comp_tri [11] & 
// !\pwm_down|PWM|LessThan2~27COUT1_102 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [10]),
	.datab(\pwm_down|PWM|comp_tri [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~42_cout ),
	.cin0(\pwm_down|PWM|LessThan2~27_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~27COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~20 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~22_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~22COUT1_104 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~22 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~22 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~22 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~22 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan2~22 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~22 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~22 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~22 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N4
maxii_lcell \pwm_down|PWM|LessThan2~17 (
// Equation(s):
// \pwm_down|PWM|LessThan2~17_cout  = CARRY((\pwm_down|down_deal|pose [11] & (\pwm_down|PWM|comp_tri [12] & !\pwm_down|PWM|LessThan2~22COUT1_104 )) # (!\pwm_down|down_deal|pose [11] & ((\pwm_down|PWM|comp_tri [12]) # (!\pwm_down|PWM|LessThan2~22COUT1_104 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [11]),
	.datab(\pwm_down|PWM|comp_tri [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~42_cout ),
	.cin0(\pwm_down|PWM|LessThan2~22_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~22COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~15 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan2~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~17 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~17 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~17 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~17 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan2~17 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~17 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~17 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~17 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N5
maxii_lcell \pwm_down|PWM|LessThan2~12 (
// Equation(s):
// \pwm_down|PWM|LessThan2~12_cout0  = CARRY((\pwm_down|PWM|comp_tri [13] & (\pwm_down|down_deal|pose [12] & !\pwm_down|PWM|LessThan2~17_cout )) # (!\pwm_down|PWM|comp_tri [13] & ((\pwm_down|down_deal|pose [12]) # (!\pwm_down|PWM|LessThan2~17_cout ))))
// \pwm_down|PWM|LessThan2~12COUT1_106  = CARRY((\pwm_down|PWM|comp_tri [13] & (\pwm_down|down_deal|pose [12] & !\pwm_down|PWM|LessThan2~17_cout )) # (!\pwm_down|PWM|comp_tri [13] & ((\pwm_down|down_deal|pose [12]) # (!\pwm_down|PWM|LessThan2~17_cout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [13]),
	.datab(\pwm_down|down_deal|pose [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~10 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~12_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~12COUT1_106 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~12 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~12 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan2~12 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~12 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~12 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N6
maxii_lcell \pwm_down|PWM|LessThan2~7 (
// Equation(s):
// \pwm_down|PWM|LessThan2~7_cout0  = CARRY((\pwm_down|down_deal|pose [13] & (\pwm_down|PWM|comp_tri [14] & !\pwm_down|PWM|LessThan2~12_cout0 )) # (!\pwm_down|down_deal|pose [13] & ((\pwm_down|PWM|comp_tri [14]) # (!\pwm_down|PWM|LessThan2~12_cout0 ))))
// \pwm_down|PWM|LessThan2~7COUT1_108  = CARRY((\pwm_down|down_deal|pose [13] & (\pwm_down|PWM|comp_tri [14] & !\pwm_down|PWM|LessThan2~12COUT1_106 )) # (!\pwm_down|down_deal|pose [13] & ((\pwm_down|PWM|comp_tri [14]) # (!\pwm_down|PWM|LessThan2~12COUT1_106 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [13]),
	.datab(\pwm_down|PWM|comp_tri [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~17_cout ),
	.cin0(\pwm_down|PWM|LessThan2~12_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~12COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~5 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan2~7_cout0 ),
	.cout1(\pwm_down|PWM|LessThan2~7COUT1_108 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~7 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~7 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~7 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~7 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan2~7 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan2~7 .output_mode = "none";
defparam \pwm_down|PWM|LessThan2~7 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~7 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N7
maxii_lcell \pwm_down|PWM|LessThan2~0 (
// Equation(s):
// \pwm_down|PWM|LessThan2~0_combout  = (\pwm_down|PWM|comp_tri [15] & (\pwm_down|down_deal|pose [14] & (!(!\pwm_down|PWM|LessThan2~17_cout  & \pwm_down|PWM|LessThan2~7_cout0 ) # (\pwm_down|PWM|LessThan2~17_cout  & \pwm_down|PWM|LessThan2~7COUT1_108 )))) # 
// (!\pwm_down|PWM|comp_tri [15] & ((\pwm_down|down_deal|pose [14]) # ((!(!\pwm_down|PWM|LessThan2~17_cout  & \pwm_down|PWM|LessThan2~7_cout0 ) # (\pwm_down|PWM|LessThan2~17_cout  & \pwm_down|PWM|LessThan2~7COUT1_108 )))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [15]),
	.datab(\pwm_down|down_deal|pose [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan2~17_cout ),
	.cin0(\pwm_down|PWM|LessThan2~7_cout0 ),
	.cin1(\pwm_down|PWM|LessThan2~7COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan2~0 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan2~0 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan2~0 .cin_used = "true";
defparam \pwm_down|PWM|LessThan2~0 .lut_mask = "4d4d";
defparam \pwm_down|PWM|LessThan2~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan2~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan2~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan2~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N8
maxii_lcell \pwm_down|PWM|PA1~0 (
// Equation(s):
// \pwm_down|PWM|PA1~0_combout  = (\pwm_down|PWM|DIR~regout  & ((\pwm_down|PWM|PA1~regout ) # ((\pwm_down|PWM|LessThan1~0_combout )))) # (!\pwm_down|PWM|DIR~regout  & (\pwm_down|PWM|PA1~regout  & ((!\pwm_down|PWM|LessThan2~0_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|DIR~regout ),
	.datab(\pwm_down|PWM|PA1~regout ),
	.datac(\pwm_down|PWM|LessThan1~0_combout ),
	.datad(\pwm_down|PWM|LessThan2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|PA1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|PA1~0 .lut_mask = "a8ec";
defparam \pwm_down|PWM|PA1~0 .operation_mode = "normal";
defparam \pwm_down|PWM|PA1~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|PA1~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|PA1~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|PA1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y10_N9
maxii_lcell \pwm_down|PWM|PA1 (
// Equation(s):
// \pwm_down|PWM|PA1~regout  = DFFEAS((!\pwm_down|down_deal|pose [15] & (((\pwm_down|PWM|LessThan0~0_combout  & \pwm_down|PWM|PA1~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|pose [15]),
	.datab(vcc),
	.datac(\pwm_down|PWM|LessThan0~0_combout ),
	.datad(\pwm_down|PWM|PA1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|PA1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|PA1 .lut_mask = "5000";
defparam \pwm_down|PWM|PA1 .operation_mode = "normal";
defparam \pwm_down|PWM|PA1 .output_mode = "reg_only";
defparam \pwm_down|PWM|PA1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|PA1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|PA1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \pwm_down|PWM|Equal4~0 (
// Equation(s):
// \pwm_down|PWM|Equal4~0_combout  = (((!\pwm_down|PWM|d_data1 [9] & !\pwm_down|PWM|d_data1 [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|d_data1 [9]),
	.datad(\pwm_down|PWM|d_data1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal4~0 .lut_mask = "000f";
defparam \pwm_down|PWM|Equal4~0 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal4~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal4~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal4~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \pwm_down|PWM|Equal4~1 (
// Equation(s):
// \pwm_down|PWM|Equal4~1_combout  = (!\pwm_down|PWM|d_data1 [0] & (\pwm_down|PWM|Equal4~0_combout  & (!\pwm_down|PWM|d_data1 [1] & \pwm_down|PWM|LessThan6~0_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [0]),
	.datab(\pwm_down|PWM|Equal4~0_combout ),
	.datac(\pwm_down|PWM|d_data1 [1]),
	.datad(\pwm_down|PWM|LessThan6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal4~1 .lut_mask = "0400";
defparam \pwm_down|PWM|Equal4~1 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal4~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal4~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal4~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \pwm_down|PWM|Equal5~0 (
// Equation(s):
// \pwm_down|PWM|Equal5~0_combout  = (!\pwm_down|PWM|d_data1 [4] & (!\pwm_down|PWM|d_data1 [3] & (!\pwm_down|PWM|d_data1 [8] & \pwm_down|PWM|Equal4~1_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [4]),
	.datab(\pwm_down|PWM|d_data1 [3]),
	.datac(\pwm_down|PWM|d_data1 [8]),
	.datad(\pwm_down|PWM|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal5~0 .lut_mask = "0100";
defparam \pwm_down|PWM|Equal5~0 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal5~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal5~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal5~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \pwm_down|PWM|d_data1[9]~20 (
// Equation(s):
// \pwm_down|PWM|d_data1[9]~20_combout  = ((!\pwm_down|PWM|PA1~regout  & (\pwm_down|PWM|Equal5~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|PA1~regout ),
	.datac(\pwm_down|PWM|Equal5~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|d_data1[9]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[9]~20 .lut_mask = "3030";
defparam \pwm_down|PWM|d_data1[9]~20 .operation_mode = "normal";
defparam \pwm_down|PWM|d_data1[9]~20 .output_mode = "comb_only";
defparam \pwm_down|PWM|d_data1[9]~20 .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[9]~20 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|d_data1[9]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \pwm_down|PWM|d_data1[0] (
// Equation(s):
// \pwm_down|PWM|d_data1 [0] = DFFEAS(((!\pwm_down|PWM|d_data1 [0])), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add3~35_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )
// \pwm_down|PWM|d_data1[0]~11  = CARRY(((\pwm_down|PWM|d_data1 [0])))
// \pwm_down|PWM|d_data1[0]~11COUT1_31  = CARRY(((\pwm_down|PWM|d_data1 [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [0]),
	.datac(\pwm_down|PWM|Add3~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [0]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data1[0]~11 ),
	.cout1(\pwm_down|PWM|d_data1[0]~11COUT1_31 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[0] .lut_mask = "33cc";
defparam \pwm_down|PWM|d_data1[0] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data1[0] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[0] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[0] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|d_data1[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \pwm_down|PWM|Add3~36 (
// Equation(s):
// \pwm_down|PWM|Add3~36_combout  = \pwm_down|PWM|d_data1 [1] $ ((((\pwm_down|PWM|Add3~32 ))))
// \pwm_down|PWM|Add3~38  = CARRY(((!\pwm_down|PWM|Add3~32 )) # (!\pwm_down|PWM|d_data1 [1]))
// \pwm_down|PWM|Add3~38COUT1_72  = CARRY(((!\pwm_down|PWM|Add3~32COUT1_70 )) # (!\pwm_down|PWM|d_data1 [1]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add3~32 ),
	.cin1(\pwm_down|PWM|Add3~32COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~36_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add3~38 ),
	.cout1(\pwm_down|PWM|Add3~38COUT1_72 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add3~36 .cin0_used = "true";
defparam \pwm_down|PWM|Add3~36 .cin1_used = "true";
defparam \pwm_down|PWM|Add3~36 .lut_mask = "5a5f";
defparam \pwm_down|PWM|Add3~36 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add3~36 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~36 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~36 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add3~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \pwm_down|PWM|Add3~41 (
// Equation(s):
// \pwm_down|PWM|Add3~41_combout  = (!\pwm_down|PWM|d_data1 [9] & (((\pwm_down|PWM|Add3~36_combout  & \pwm_down|PWM|LessThan6~1_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [9]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add3~36_combout ),
	.datad(\pwm_down|PWM|LessThan6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~41 .lut_mask = "5000";
defparam \pwm_down|PWM|Add3~41 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~41 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~41 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~41 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \pwm_down|PWM|d_data1[1] (
// Equation(s):
// \pwm_down|PWM|d_data1 [1] = DFFEAS((\pwm_down|PWM|d_data1 [1] $ ((!\pwm_down|PWM|d_data1[0]~11 ))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add3~41_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )
// \pwm_down|PWM|d_data1[1]~13  = CARRY(((!\pwm_down|PWM|d_data1 [1] & !\pwm_down|PWM|d_data1[0]~11 )))
// \pwm_down|PWM|d_data1[1]~13COUT1_33  = CARRY(((!\pwm_down|PWM|d_data1 [1] & !\pwm_down|PWM|d_data1[0]~11COUT1_31 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [1]),
	.datac(\pwm_down|PWM|Add3~41_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|d_data1[0]~11 ),
	.cin1(\pwm_down|PWM|d_data1[0]~11COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [1]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data1[1]~13 ),
	.cout1(\pwm_down|PWM|d_data1[1]~13COUT1_33 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[1] .cin0_used = "true";
defparam \pwm_down|PWM|d_data1[1] .cin1_used = "true";
defparam \pwm_down|PWM|d_data1[1] .lut_mask = "c303";
defparam \pwm_down|PWM|d_data1[1] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data1[1] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[1] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[1] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data1[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \pwm_down|PWM|Add3~18 (
// Equation(s):
// \pwm_down|PWM|Add3~18_combout  = (\pwm_down|PWM|d_data1 [2] $ ((!\pwm_down|PWM|Add3~38 )))
// \pwm_down|PWM|Add3~20  = CARRY(((\pwm_down|PWM|d_data1 [2] & !\pwm_down|PWM|Add3~38 )))
// \pwm_down|PWM|Add3~20COUT1_74  = CARRY(((\pwm_down|PWM|d_data1 [2] & !\pwm_down|PWM|Add3~38COUT1_72 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add3~38 ),
	.cin1(\pwm_down|PWM|Add3~38COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~18_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add3~20 ),
	.cout1(\pwm_down|PWM|Add3~20COUT1_74 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add3~18 .cin0_used = "true";
defparam \pwm_down|PWM|Add3~18 .cin1_used = "true";
defparam \pwm_down|PWM|Add3~18 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add3~18 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add3~18 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~18 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~18 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add3~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \pwm_down|PWM|Add3~23 (
// Equation(s):
// \pwm_down|PWM|Add3~23_combout  = (!\pwm_down|PWM|d_data1 [9] & (\pwm_down|PWM|LessThan6~1_combout  & ((\pwm_down|PWM|Add3~18_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [9]),
	.datab(\pwm_down|PWM|LessThan6~1_combout ),
	.datac(vcc),
	.datad(\pwm_down|PWM|Add3~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~23 .lut_mask = "4400";
defparam \pwm_down|PWM|Add3~23 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~23 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~23 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~23 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \pwm_down|PWM|d_data1[2] (
// Equation(s):
// \pwm_down|PWM|d_data1 [2] = DFFEAS((\pwm_down|PWM|d_data1 [2] $ ((\pwm_down|PWM|d_data1[1]~13 ))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add3~23_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )
// \pwm_down|PWM|d_data1[2]~7  = CARRY(((\pwm_down|PWM|d_data1 [2]) # (!\pwm_down|PWM|d_data1[1]~13 )))
// \pwm_down|PWM|d_data1[2]~7COUT1_35  = CARRY(((\pwm_down|PWM|d_data1 [2]) # (!\pwm_down|PWM|d_data1[1]~13COUT1_33 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [2]),
	.datac(\pwm_down|PWM|Add3~23_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|d_data1[1]~13 ),
	.cin1(\pwm_down|PWM|d_data1[1]~13COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [2]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data1[2]~7 ),
	.cout1(\pwm_down|PWM|d_data1[2]~7COUT1_35 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[2] .cin0_used = "true";
defparam \pwm_down|PWM|d_data1[2] .cin1_used = "true";
defparam \pwm_down|PWM|d_data1[2] .lut_mask = "3ccf";
defparam \pwm_down|PWM|d_data1[2] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data1[2] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[2] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[2] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data1[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \pwm_down|PWM|Add3~48 (
// Equation(s):
// \pwm_down|PWM|Add3~48_combout  = \pwm_down|PWM|d_data1 [3] $ ((((\pwm_down|PWM|Add3~20 ))))
// \pwm_down|PWM|Add3~50  = CARRY(((!\pwm_down|PWM|Add3~20 )) # (!\pwm_down|PWM|d_data1 [3]))
// \pwm_down|PWM|Add3~50COUT1_76  = CARRY(((!\pwm_down|PWM|Add3~20COUT1_74 )) # (!\pwm_down|PWM|d_data1 [3]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add3~20 ),
	.cin1(\pwm_down|PWM|Add3~20COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~48_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add3~50 ),
	.cout1(\pwm_down|PWM|Add3~50COUT1_76 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add3~48 .cin0_used = "true";
defparam \pwm_down|PWM|Add3~48 .cin1_used = "true";
defparam \pwm_down|PWM|Add3~48 .lut_mask = "5a5f";
defparam \pwm_down|PWM|Add3~48 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add3~48 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~48 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~48 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add3~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \pwm_down|PWM|Add3~53 (
// Equation(s):
// \pwm_down|PWM|Add3~53_combout  = (((\pwm_down|PWM|d_data1 [9]) # (\pwm_down|PWM|Add3~48_combout ))) # (!\pwm_down|PWM|LessThan6~1_combout )

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan6~1_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|d_data1 [9]),
	.datad(\pwm_down|PWM|Add3~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~53 .lut_mask = "fff5";
defparam \pwm_down|PWM|Add3~53 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~53 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~53 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~53 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \pwm_down|PWM|d_data1[3] (
// Equation(s):
// \pwm_down|PWM|d_data1 [3] = DFFEAS(\pwm_down|PWM|d_data1 [3] $ ((((!\pwm_down|PWM|d_data1[2]~7 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add3~53_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )
// \pwm_down|PWM|d_data1[3]~17  = CARRY((!\pwm_down|PWM|d_data1 [3] & ((!\pwm_down|PWM|d_data1[2]~7 ))))
// \pwm_down|PWM|d_data1[3]~17COUT1_37  = CARRY((!\pwm_down|PWM|d_data1 [3] & ((!\pwm_down|PWM|d_data1[2]~7COUT1_35 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data1 [3]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add3~53_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|d_data1[2]~7 ),
	.cin1(\pwm_down|PWM|d_data1[2]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [3]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data1[3]~17 ),
	.cout1(\pwm_down|PWM|d_data1[3]~17COUT1_37 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[3] .cin0_used = "true";
defparam \pwm_down|PWM|d_data1[3] .cin1_used = "true";
defparam \pwm_down|PWM|d_data1[3] .lut_mask = "a505";
defparam \pwm_down|PWM|d_data1[3] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data1[3] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[3] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[3] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data1[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \pwm_down|PWM|Add3~54 (
// Equation(s):
// \pwm_down|PWM|Add3~54_combout  = (\pwm_down|PWM|d_data1 [4] $ ((!\pwm_down|PWM|Add3~50 )))
// \pwm_down|PWM|Add3~56  = CARRY(((\pwm_down|PWM|d_data1 [4] & !\pwm_down|PWM|Add3~50COUT1_76 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add3~50 ),
	.cin1(\pwm_down|PWM|Add3~50COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~54_combout ),
	.regout(),
	.cout(\pwm_down|PWM|Add3~56 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~54 .cin0_used = "true";
defparam \pwm_down|PWM|Add3~54 .cin1_used = "true";
defparam \pwm_down|PWM|Add3~54 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add3~54 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add3~54 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~54 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~54 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add3~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \pwm_down|PWM|Add3~59 (
// Equation(s):
// \pwm_down|PWM|Add3~59_combout  = (((\pwm_down|PWM|d_data1 [9]) # (\pwm_down|PWM|Add3~54_combout )) # (!\pwm_down|PWM|LessThan6~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|LessThan6~1_combout ),
	.datac(\pwm_down|PWM|d_data1 [9]),
	.datad(\pwm_down|PWM|Add3~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~59 .lut_mask = "fff3";
defparam \pwm_down|PWM|Add3~59 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~59 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~59 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~59 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \pwm_down|PWM|d_data1[4] (
// Equation(s):
// \pwm_down|PWM|d_data1 [4] = DFFEAS(\pwm_down|PWM|d_data1 [4] $ ((((\pwm_down|PWM|d_data1[3]~17 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add3~59_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )
// \pwm_down|PWM|d_data1[4]~19  = CARRY((\pwm_down|PWM|d_data1 [4]) # ((!\pwm_down|PWM|d_data1[3]~17COUT1_37 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data1 [4]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add3~59_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|d_data1[3]~17 ),
	.cin1(\pwm_down|PWM|d_data1[3]~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [4]),
	.cout(\pwm_down|PWM|d_data1[4]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[4] .cin0_used = "true";
defparam \pwm_down|PWM|d_data1[4] .cin1_used = "true";
defparam \pwm_down|PWM|d_data1[4] .lut_mask = "5aaf";
defparam \pwm_down|PWM|d_data1[4] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data1[4] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[4] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[4] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data1[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \pwm_down|PWM|Add3~0 (
// Equation(s):
// \pwm_down|PWM|Add3~0_combout  = (\pwm_down|PWM|d_data1 [5] $ ((\pwm_down|PWM|Add3~56 )))
// \pwm_down|PWM|Add3~2  = CARRY(((!\pwm_down|PWM|Add3~56 ) # (!\pwm_down|PWM|d_data1 [5])))
// \pwm_down|PWM|Add3~2COUT1_78  = CARRY(((!\pwm_down|PWM|Add3~56 ) # (!\pwm_down|PWM|d_data1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add3~56 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add3~2 ),
	.cout1(\pwm_down|PWM|Add3~2COUT1_78 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add3~0 .cin_used = "true";
defparam \pwm_down|PWM|Add3~0 .lut_mask = "3c3f";
defparam \pwm_down|PWM|Add3~0 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add3~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \pwm_down|PWM|Add3~5 (
// Equation(s):
// \pwm_down|PWM|Add3~5_combout  = (\pwm_down|PWM|LessThan6~1_combout  & (((!\pwm_down|PWM|d_data1 [9] & \pwm_down|PWM|Add3~0_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan6~1_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|d_data1 [9]),
	.datad(\pwm_down|PWM|Add3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~5 .lut_mask = "0a00";
defparam \pwm_down|PWM|Add3~5 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~5 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~5 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~5 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \pwm_down|PWM|d_data1[5] (
// Equation(s):
// \pwm_down|PWM|d_data1 [5] = DFFEAS(\pwm_down|PWM|d_data1 [5] $ ((((!\pwm_down|PWM|d_data1[4]~19 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add3~5_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )
// \pwm_down|PWM|d_data1[5]~1  = CARRY((!\pwm_down|PWM|d_data1 [5] & ((!\pwm_down|PWM|d_data1[4]~19 ))))
// \pwm_down|PWM|d_data1[5]~1COUT1_39  = CARRY((!\pwm_down|PWM|d_data1 [5] & ((!\pwm_down|PWM|d_data1[4]~19 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data1 [5]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add3~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data1[4]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [5]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data1[5]~1 ),
	.cout1(\pwm_down|PWM|d_data1[5]~1COUT1_39 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[5] .cin_used = "true";
defparam \pwm_down|PWM|d_data1[5] .lut_mask = "a505";
defparam \pwm_down|PWM|d_data1[5] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data1[5] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[5] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[5] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data1[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \pwm_down|PWM|Add3~6 (
// Equation(s):
// \pwm_down|PWM|Add3~6_combout  = \pwm_down|PWM|d_data1 [6] $ ((((!(!\pwm_down|PWM|Add3~56  & \pwm_down|PWM|Add3~2 ) # (\pwm_down|PWM|Add3~56  & \pwm_down|PWM|Add3~2COUT1_78 )))))
// \pwm_down|PWM|Add3~8  = CARRY((\pwm_down|PWM|d_data1 [6] & ((!\pwm_down|PWM|Add3~2 ))))
// \pwm_down|PWM|Add3~8COUT1_80  = CARRY((\pwm_down|PWM|d_data1 [6] & ((!\pwm_down|PWM|Add3~2COUT1_78 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add3~56 ),
	.cin0(\pwm_down|PWM|Add3~2 ),
	.cin1(\pwm_down|PWM|Add3~2COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~6_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add3~8 ),
	.cout1(\pwm_down|PWM|Add3~8COUT1_80 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add3~6 .cin0_used = "true";
defparam \pwm_down|PWM|Add3~6 .cin1_used = "true";
defparam \pwm_down|PWM|Add3~6 .cin_used = "true";
defparam \pwm_down|PWM|Add3~6 .lut_mask = "a50a";
defparam \pwm_down|PWM|Add3~6 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add3~6 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~6 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~6 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add3~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \pwm_down|PWM|Add3~11 (
// Equation(s):
// \pwm_down|PWM|Add3~11_combout  = (!\pwm_down|PWM|d_data1 [9] & (((\pwm_down|PWM|Add3~6_combout  & \pwm_down|PWM|LessThan6~1_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [9]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add3~6_combout ),
	.datad(\pwm_down|PWM|LessThan6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~11 .lut_mask = "5000";
defparam \pwm_down|PWM|Add3~11 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~11 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~11 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~11 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \pwm_down|PWM|d_data1[6] (
// Equation(s):
// \pwm_down|PWM|d_data1 [6] = DFFEAS(\pwm_down|PWM|d_data1 [6] $ (((((!\pwm_down|PWM|d_data1[4]~19  & \pwm_down|PWM|d_data1[5]~1 ) # (\pwm_down|PWM|d_data1[4]~19  & \pwm_down|PWM|d_data1[5]~1COUT1_39 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|PWM|Add3~11_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )
// \pwm_down|PWM|d_data1[6]~3  = CARRY((\pwm_down|PWM|d_data1 [6]) # ((!\pwm_down|PWM|d_data1[5]~1 )))
// \pwm_down|PWM|d_data1[6]~3COUT1_41  = CARRY((\pwm_down|PWM|d_data1 [6]) # ((!\pwm_down|PWM|d_data1[5]~1COUT1_39 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data1 [6]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add3~11_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data1[4]~19 ),
	.cin0(\pwm_down|PWM|d_data1[5]~1 ),
	.cin1(\pwm_down|PWM|d_data1[5]~1COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [6]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data1[6]~3 ),
	.cout1(\pwm_down|PWM|d_data1[6]~3COUT1_41 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[6] .cin0_used = "true";
defparam \pwm_down|PWM|d_data1[6] .cin1_used = "true";
defparam \pwm_down|PWM|d_data1[6] .cin_used = "true";
defparam \pwm_down|PWM|d_data1[6] .lut_mask = "5aaf";
defparam \pwm_down|PWM|d_data1[6] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data1[6] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[6] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[6] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data1[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \pwm_down|PWM|Add3~12 (
// Equation(s):
// \pwm_down|PWM|Add3~12_combout  = \pwm_down|PWM|d_data1 [7] $ (((((!\pwm_down|PWM|Add3~56  & \pwm_down|PWM|Add3~8 ) # (\pwm_down|PWM|Add3~56  & \pwm_down|PWM|Add3~8COUT1_80 )))))
// \pwm_down|PWM|Add3~14  = CARRY(((!\pwm_down|PWM|Add3~8 )) # (!\pwm_down|PWM|d_data1 [7]))
// \pwm_down|PWM|Add3~14COUT1_82  = CARRY(((!\pwm_down|PWM|Add3~8COUT1_80 )) # (!\pwm_down|PWM|d_data1 [7]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add3~56 ),
	.cin0(\pwm_down|PWM|Add3~8 ),
	.cin1(\pwm_down|PWM|Add3~8COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~12_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add3~14 ),
	.cout1(\pwm_down|PWM|Add3~14COUT1_82 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add3~12 .cin0_used = "true";
defparam \pwm_down|PWM|Add3~12 .cin1_used = "true";
defparam \pwm_down|PWM|Add3~12 .cin_used = "true";
defparam \pwm_down|PWM|Add3~12 .lut_mask = "5a5f";
defparam \pwm_down|PWM|Add3~12 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add3~12 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~12 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add3~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \pwm_down|PWM|Add3~42 (
// Equation(s):
// \pwm_down|PWM|Add3~42_combout  = (\pwm_down|PWM|d_data1 [8] $ ((!(!\pwm_down|PWM|Add3~56  & \pwm_down|PWM|Add3~14 ) # (\pwm_down|PWM|Add3~56  & \pwm_down|PWM|Add3~14COUT1_82 ))))
// \pwm_down|PWM|Add3~44  = CARRY(((\pwm_down|PWM|d_data1 [8] & !\pwm_down|PWM|Add3~14 )))
// \pwm_down|PWM|Add3~44COUT1_84  = CARRY(((\pwm_down|PWM|d_data1 [8] & !\pwm_down|PWM|Add3~14COUT1_82 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add3~56 ),
	.cin0(\pwm_down|PWM|Add3~14 ),
	.cin1(\pwm_down|PWM|Add3~14COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~42_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add3~44 ),
	.cout1(\pwm_down|PWM|Add3~44COUT1_84 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add3~42 .cin0_used = "true";
defparam \pwm_down|PWM|Add3~42 .cin1_used = "true";
defparam \pwm_down|PWM|Add3~42 .cin_used = "true";
defparam \pwm_down|PWM|Add3~42 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add3~42 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add3~42 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~42 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~42 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add3~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \pwm_down|PWM|Add3~24 (
// Equation(s):
// \pwm_down|PWM|Add3~24_combout  = (\pwm_down|PWM|d_data1 [9] $ (((!\pwm_down|PWM|Add3~56  & \pwm_down|PWM|Add3~44 ) # (\pwm_down|PWM|Add3~56  & \pwm_down|PWM|Add3~44COUT1_84 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add3~56 ),
	.cin0(\pwm_down|PWM|Add3~44 ),
	.cin1(\pwm_down|PWM|Add3~44COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~24 .cin0_used = "true";
defparam \pwm_down|PWM|Add3~24 .cin1_used = "true";
defparam \pwm_down|PWM|Add3~24 .cin_used = "true";
defparam \pwm_down|PWM|Add3~24 .lut_mask = "3c3c";
defparam \pwm_down|PWM|Add3~24 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~24 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~24 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~24 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add3~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \pwm_down|PWM|Add3~29 (
// Equation(s):
// \pwm_down|PWM|Add3~29_combout  = (!\pwm_down|PWM|d_data1 [9] & (\pwm_down|PWM|LessThan6~1_combout  & ((\pwm_down|PWM|Add3~24_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [9]),
	.datab(\pwm_down|PWM|LessThan6~1_combout ),
	.datac(vcc),
	.datad(\pwm_down|PWM|Add3~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~29 .lut_mask = "4400";
defparam \pwm_down|PWM|Add3~29 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~29 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~29 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~29 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \pwm_down|PWM|d_data1[7] (
// Equation(s):
// \pwm_down|PWM|d_data1 [7] = DFFEAS((\pwm_down|PWM|d_data1 [7] $ ((!(!\pwm_down|PWM|d_data1[4]~19  & \pwm_down|PWM|d_data1[6]~3 ) # (\pwm_down|PWM|d_data1[4]~19  & \pwm_down|PWM|d_data1[6]~3COUT1_41 )))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|PWM|Add3~17_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )
// \pwm_down|PWM|d_data1[7]~5  = CARRY(((!\pwm_down|PWM|d_data1 [7] & !\pwm_down|PWM|d_data1[6]~3 )))
// \pwm_down|PWM|d_data1[7]~5COUT1_43  = CARRY(((!\pwm_down|PWM|d_data1 [7] & !\pwm_down|PWM|d_data1[6]~3COUT1_41 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [7]),
	.datac(\pwm_down|PWM|Add3~17_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data1[4]~19 ),
	.cin0(\pwm_down|PWM|d_data1[6]~3 ),
	.cin1(\pwm_down|PWM|d_data1[6]~3COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [7]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data1[7]~5 ),
	.cout1(\pwm_down|PWM|d_data1[7]~5COUT1_43 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[7] .cin0_used = "true";
defparam \pwm_down|PWM|d_data1[7] .cin1_used = "true";
defparam \pwm_down|PWM|d_data1[7] .cin_used = "true";
defparam \pwm_down|PWM|d_data1[7] .lut_mask = "c303";
defparam \pwm_down|PWM|d_data1[7] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data1[7] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[7] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[7] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data1[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \pwm_down|PWM|d_data1[8] (
// Equation(s):
// \pwm_down|PWM|d_data1 [8] = DFFEAS(\pwm_down|PWM|d_data1 [8] $ (((((!\pwm_down|PWM|d_data1[4]~19  & \pwm_down|PWM|d_data1[7]~5 ) # (\pwm_down|PWM|d_data1[4]~19  & \pwm_down|PWM|d_data1[7]~5COUT1_43 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|PWM|Add3~47_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )
// \pwm_down|PWM|d_data1[8]~15  = CARRY((\pwm_down|PWM|d_data1 [8]) # ((!\pwm_down|PWM|d_data1[7]~5 )))
// \pwm_down|PWM|d_data1[8]~15COUT1_45  = CARRY((\pwm_down|PWM|d_data1 [8]) # ((!\pwm_down|PWM|d_data1[7]~5COUT1_43 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data1 [8]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add3~47_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data1[4]~19 ),
	.cin0(\pwm_down|PWM|d_data1[7]~5 ),
	.cin1(\pwm_down|PWM|d_data1[7]~5COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [8]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data1[8]~15 ),
	.cout1(\pwm_down|PWM|d_data1[8]~15COUT1_45 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[8] .cin0_used = "true";
defparam \pwm_down|PWM|d_data1[8] .cin1_used = "true";
defparam \pwm_down|PWM|d_data1[8] .cin_used = "true";
defparam \pwm_down|PWM|d_data1[8] .lut_mask = "5aaf";
defparam \pwm_down|PWM|d_data1[8] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data1[8] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[8] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[8] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data1[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \pwm_down|PWM|d_data1[9] (
// Equation(s):
// \pwm_down|PWM|d_data1 [9] = DFFEAS((((!\pwm_down|PWM|d_data1[4]~19  & \pwm_down|PWM|d_data1[8]~15 ) # (\pwm_down|PWM|d_data1[4]~19  & \pwm_down|PWM|d_data1[8]~15COUT1_45 ) $ (!\pwm_down|PWM|d_data1 [9]))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|PWM|Add3~29_combout , , \pwm_down|PWM|d_data1[9]~20_combout , \pwm_down|PWM|PA1~regout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add3~29_combout ),
	.datad(\pwm_down|PWM|d_data1 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data1[9]~20_combout ),
	.sload(\pwm_down|PWM|PA1~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data1[4]~19 ),
	.cin0(\pwm_down|PWM|d_data1[8]~15 ),
	.cin1(\pwm_down|PWM|d_data1[8]~15COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data1 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|d_data1[9] .cin0_used = "true";
defparam \pwm_down|PWM|d_data1[9] .cin1_used = "true";
defparam \pwm_down|PWM|d_data1[9] .cin_used = "true";
defparam \pwm_down|PWM|d_data1[9] .lut_mask = "f00f";
defparam \pwm_down|PWM|d_data1[9] .operation_mode = "normal";
defparam \pwm_down|PWM|d_data1[9] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data1[9] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data1[9] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data1[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \pwm_down|PWM|Add3~17 (
// Equation(s):
// \pwm_down|PWM|Add3~17_combout  = ((\pwm_down|PWM|LessThan6~1_combout  & (!\pwm_down|PWM|d_data1 [9] & \pwm_down|PWM|Add3~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|LessThan6~1_combout ),
	.datac(\pwm_down|PWM|d_data1 [9]),
	.datad(\pwm_down|PWM|Add3~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~17 .lut_mask = "0c00";
defparam \pwm_down|PWM|Add3~17 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~17 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~17 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~17 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \pwm_down|PWM|LessThan6~0 (
// Equation(s):
// \pwm_down|PWM|LessThan6~0_combout  = ((!\pwm_down|PWM|d_data1 [7] & (!\pwm_down|PWM|d_data1 [6] & !\pwm_down|PWM|d_data1 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data1 [7]),
	.datac(\pwm_down|PWM|d_data1 [6]),
	.datad(\pwm_down|PWM|d_data1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan6~0 .lut_mask = "0003";
defparam \pwm_down|PWM|LessThan6~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan6~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan6~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan6~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \pwm_down|PWM|LessThan6~1 (
// Equation(s):
// \pwm_down|PWM|LessThan6~1_combout  = ((\pwm_down|PWM|LessThan6~0_combout  & ((!\pwm_down|PWM|d_data1 [4]) # (!\pwm_down|PWM|d_data1 [3])))) # (!\pwm_down|PWM|d_data1 [8])

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan6~0_combout ),
	.datab(\pwm_down|PWM|d_data1 [3]),
	.datac(\pwm_down|PWM|d_data1 [8]),
	.datad(\pwm_down|PWM|d_data1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan6~1 .lut_mask = "2faf";
defparam \pwm_down|PWM|LessThan6~1 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan6~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan6~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan6~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \pwm_down|PWM|Add3~47 (
// Equation(s):
// \pwm_down|PWM|Add3~47_combout  = ((\pwm_down|PWM|d_data1 [9]) # ((\pwm_down|PWM|Add3~42_combout ))) # (!\pwm_down|PWM|LessThan6~1_combout )

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan6~1_combout ),
	.datab(\pwm_down|PWM|d_data1 [9]),
	.datac(\pwm_down|PWM|Add3~42_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add3~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add3~47 .lut_mask = "fdfd";
defparam \pwm_down|PWM|Add3~47 .operation_mode = "normal";
defparam \pwm_down|PWM|Add3~47 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add3~47 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add3~47 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add3~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \pwm_down|PWM|Equal4~2 (
// Equation(s):
// \pwm_down|PWM|Equal4~2_combout  = (\pwm_down|PWM|d_data1 [8] & (\pwm_down|PWM|d_data1 [3] & (\pwm_down|PWM|d_data1 [4] & \pwm_down|PWM|Equal4~1_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data1 [8]),
	.datab(\pwm_down|PWM|d_data1 [3]),
	.datac(\pwm_down|PWM|d_data1 [4]),
	.datad(\pwm_down|PWM|Equal4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal4~2 .lut_mask = "8000";
defparam \pwm_down|PWM|Equal4~2 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal4~2 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal4~2 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal4~2 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
maxii_lcell \pwm_down|PWM|always6~7 (
// Equation(s):
// \pwm_down|PWM|always6~7_combout  = (((!\pwm_down|PWM|check_data [12] & !\pwm_down|PWM|check_data [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|check_data [12]),
	.datad(\pwm_down|PWM|check_data [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~7 .lut_mask = "000f";
defparam \pwm_down|PWM|always6~7 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~7 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~7 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~7 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxii_lcell \pwm_down|PWM|LessThan8~0 (
// Equation(s):
// \pwm_down|PWM|LessThan8~0_combout  = (\pwm_down|PWM|check_data [2] & (\pwm_down|PWM|check_data [3] & ((\pwm_down|PWM|check_data [0]) # (\pwm_down|PWM|check_data [1]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [2]),
	.datab(\pwm_down|PWM|check_data [0]),
	.datac(\pwm_down|PWM|check_data [3]),
	.datad(\pwm_down|PWM|check_data [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan8~0 .lut_mask = "a080";
defparam \pwm_down|PWM|LessThan8~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan8~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan8~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan8~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxii_lcell \pwm_down|PWM|always6~8 (
// Equation(s):
// \pwm_down|PWM|always6~8_combout  = ((!\pwm_down|PWM|check_data [6] & (!\pwm_down|PWM|check_data [7] & !\pwm_down|PWM|check_data [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [6]),
	.datac(\pwm_down|PWM|check_data [7]),
	.datad(\pwm_down|PWM|check_data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~8 .lut_mask = "0003";
defparam \pwm_down|PWM|always6~8 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~8 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~8 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~8 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \pwm_down|PWM|always6~9 (
// Equation(s):
// \pwm_down|PWM|always6~9_combout  = ((\pwm_down|PWM|always6~8_combout  & ((!\pwm_down|PWM|check_data [4]) # (!\pwm_down|PWM|LessThan8~0_combout )))) # (!\pwm_down|PWM|check_data [8])

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [8]),
	.datab(\pwm_down|PWM|LessThan8~0_combout ),
	.datac(\pwm_down|PWM|always6~8_combout ),
	.datad(\pwm_down|PWM|check_data [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~9 .lut_mask = "75f5";
defparam \pwm_down|PWM|always6~9 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~9 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~9 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~9 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \pwm_down|PWM|always6~10 (
// Equation(s):
// \pwm_down|PWM|always6~10_combout  = (\pwm_down|PWM|always6~7_combout  & (((!\pwm_down|PWM|check_data [9] & \pwm_down|PWM|always6~9_combout )) # (!\pwm_down|PWM|check_data [10])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [10]),
	.datab(\pwm_down|PWM|always6~7_combout ),
	.datac(\pwm_down|PWM|check_data [9]),
	.datad(\pwm_down|PWM|always6~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~10 .lut_mask = "4c44";
defparam \pwm_down|PWM|always6~10 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~10 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~10 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~10 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \pwm_down|PWM|always6~11 (
// Equation(s):
// \pwm_down|PWM|always6~11_combout  = (\col2~combout  & (\pwm_down|PWM|always6~6_combout  & ((\pwm_down|PWM|always6~10_combout ) # (!\pwm_down|PWM|check_data [13]))))

	.clk(gnd),
	.dataa(\col2~combout ),
	.datab(\pwm_down|PWM|always6~6_combout ),
	.datac(\pwm_down|PWM|check_data [13]),
	.datad(\pwm_down|PWM|always6~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~11 .lut_mask = "8808";
defparam \pwm_down|PWM|always6~11 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~11 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~11 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~11 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N8
maxii_lcell \pwm_down|PWM|Equal2~3 (
// Equation(s):
// \pwm_down|PWM|Equal2~3_combout  = (!\pwm_down|down_deal|pose [13] & (!\pwm_down|down_deal|pose [15] & (!\pwm_down|down_deal|pose [12] & !\pwm_down|down_deal|pose [14])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [13]),
	.datab(\pwm_down|down_deal|pose [15]),
	.datac(\pwm_down|down_deal|pose [12]),
	.datad(\pwm_down|down_deal|pose [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal2~3 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal2~3 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal2~3 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal2~3 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal2~3 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxii_lcell \pwm_down|PWM|Equal2~2 (
// Equation(s):
// \pwm_down|PWM|Equal2~2_combout  = (!\pwm_down|down_deal|pose [10] & (!\pwm_down|down_deal|pose [8] & (!\pwm_down|down_deal|pose [9] & !\pwm_down|down_deal|pose [11])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [10]),
	.datab(\pwm_down|down_deal|pose [8]),
	.datac(\pwm_down|down_deal|pose [9]),
	.datad(\pwm_down|down_deal|pose [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal2~2 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal2~2 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal2~2 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal2~2 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal2~2 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N0
maxii_lcell \pwm_down|PWM|Equal2~1 (
// Equation(s):
// \pwm_down|PWM|Equal2~1_combout  = (!\pwm_down|down_deal|pose [6] & (!\pwm_down|down_deal|pose [4] & (!\pwm_down|down_deal|pose [5] & !\pwm_down|down_deal|pose [7])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [6]),
	.datab(\pwm_down|down_deal|pose [4]),
	.datac(\pwm_down|down_deal|pose [5]),
	.datad(\pwm_down|down_deal|pose [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal2~1 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal2~1 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal2~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal2~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal2~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxii_lcell \pwm_down|PWM|Equal2~0 (
// Equation(s):
// \pwm_down|PWM|Equal2~0_combout  = (!\pwm_down|down_deal|pose [1] & (!\pwm_down|down_deal|pose [2] & (!\pwm_down|down_deal|pose [3] & !\pwm_down|down_deal|pose [0])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|pose [1]),
	.datab(\pwm_down|down_deal|pose [2]),
	.datac(\pwm_down|down_deal|pose [3]),
	.datad(\pwm_down|down_deal|pose [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal2~0 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal2~0 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal2~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal2~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal2~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N1
maxii_lcell \pwm_down|PWM|Equal2~4 (
// Equation(s):
// \pwm_down|PWM|Equal2~4_combout  = (\pwm_down|PWM|Equal2~3_combout  & (\pwm_down|PWM|Equal2~2_combout  & (\pwm_down|PWM|Equal2~1_combout  & \pwm_down|PWM|Equal2~0_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|Equal2~3_combout ),
	.datab(\pwm_down|PWM|Equal2~2_combout ),
	.datac(\pwm_down|PWM|Equal2~1_combout ),
	.datad(\pwm_down|PWM|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal2~4 .lut_mask = "8000";
defparam \pwm_down|PWM|Equal2~4 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal2~4 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal2~4 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal2~4 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxii_lcell \pwm_down|down_deal|nege[13] (
// Equation(s):
// \pwm_down|down_deal|nege [13] = DFFEAS((\pwm_down|down_deal|ref_data [13] & (((\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|LessThan3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [13]),
	.datab(vcc),
	.datac(\pwm_down|down_deal|start~regout ),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[13] .lut_mask = "a000";
defparam \pwm_down|down_deal|nege[13] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[13] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[13] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[13] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxii_lcell \pwm_down|down_deal|nege[12] (
// Equation(s):
// \pwm_down|down_deal|nege [12] = DFFEAS(((\pwm_down|down_deal|ref_data [12] & (\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|LessThan3~0_combout ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|ref_data [12]),
	.datac(\pwm_down|down_deal|start~regout ),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[12] .lut_mask = "c000";
defparam \pwm_down|down_deal|nege[12] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[12] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[12] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[12] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxii_lcell \pwm_down|down_deal|nege[15] (
// Equation(s):
// \pwm_down|down_deal|nege [15] = DFFEAS(((\pwm_down|down_deal|ref_data [15] & (\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|LessThan3~0_combout ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|ref_data [15]),
	.datac(\pwm_down|down_deal|start~regout ),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[15] .lut_mask = "c000";
defparam \pwm_down|down_deal|nege[15] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[15] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[15] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[15] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxii_lcell \pwm_down|down_deal|nege[14] (
// Equation(s):
// \pwm_down|down_deal|nege [14] = DFFEAS(((\pwm_down|down_deal|start~regout  & (\pwm_down|down_deal|ref_data [14] & \pwm_down|down_deal|LessThan3~0_combout ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|start~regout ),
	.datac(\pwm_down|down_deal|ref_data [14]),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[14] .lut_mask = "c000";
defparam \pwm_down|down_deal|nege[14] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[14] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[14] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[14] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxii_lcell \pwm_down|PWM|Equal3~0 (
// Equation(s):
// \pwm_down|PWM|Equal3~0_combout  = (!\pwm_down|down_deal|nege [13] & (!\pwm_down|down_deal|nege [12] & (!\pwm_down|down_deal|nege [15] & !\pwm_down|down_deal|nege [14])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [13]),
	.datab(\pwm_down|down_deal|nege [12]),
	.datac(\pwm_down|down_deal|nege [15]),
	.datad(\pwm_down|down_deal|nege [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal3~0 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal3~0 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal3~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal3~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal3~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxii_lcell \pwm_down|down_deal|nege[5] (
// Equation(s):
// \pwm_down|down_deal|nege [5] = DFFEAS(((\pwm_down|down_deal|LessThan3~0_combout  & (\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|ref_data [5]))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|LessThan3~0_combout ),
	.datac(\pwm_down|down_deal|start~regout ),
	.datad(\pwm_down|down_deal|ref_data [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[5] .lut_mask = "c000";
defparam \pwm_down|down_deal|nege[5] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[5] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[5] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[5] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxii_lcell \pwm_down|down_deal|nege[0] (
// Equation(s):
// \pwm_down|down_deal|nege [0] = DFFEAS(((\pwm_down|down_deal|ref_data [0] & (\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|LessThan3~0_combout ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|ref_data [0]),
	.datac(\pwm_down|down_deal|start~regout ),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[0] .lut_mask = "c000";
defparam \pwm_down|down_deal|nege[0] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[0] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[0] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[0] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N0
maxii_lcell \pwm_down|down_deal|nege[6] (
// Equation(s):
// \pwm_down|down_deal|nege [6] = DFFEAS(((\pwm_down|down_deal|start~regout  & (\pwm_down|down_deal|ref_data [6] & \pwm_down|down_deal|LessThan3~0_combout ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|start~regout ),
	.datac(\pwm_down|down_deal|ref_data [6]),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[6] .lut_mask = "c000";
defparam \pwm_down|down_deal|nege[6] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[6] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[6] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[6] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \pwm_down|down_deal|nege[7] (
// Equation(s):
// \pwm_down|down_deal|nege [7] = DFFEAS((\pwm_down|down_deal|ref_data [7] & (((\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|LessThan3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [7]),
	.datab(vcc),
	.datac(\pwm_down|down_deal|start~regout ),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[7] .lut_mask = "a000";
defparam \pwm_down|down_deal|nege[7] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[7] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[7] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[7] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxii_lcell \pwm_down|PWM|Equal3~2 (
// Equation(s):
// \pwm_down|PWM|Equal3~2_combout  = (!\pwm_down|down_deal|nege [5] & (!\pwm_down|down_deal|nege [0] & (!\pwm_down|down_deal|nege [6] & !\pwm_down|down_deal|nege [7])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [5]),
	.datab(\pwm_down|down_deal|nege [0]),
	.datac(\pwm_down|down_deal|nege [6]),
	.datad(\pwm_down|down_deal|nege [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal3~2 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal3~2 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal3~2 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal3~2 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal3~2 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \pwm_down|down_deal|nege[9] (
// Equation(s):
// \pwm_down|down_deal|nege [9] = DFFEAS((\pwm_down|down_deal|start~regout  & (\pwm_down|down_deal|ref_data [9] & ((\pwm_down|down_deal|LessThan3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(\pwm_down|down_deal|ref_data [9]),
	.datac(vcc),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[9] .lut_mask = "8800";
defparam \pwm_down|down_deal|nege[9] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[9] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[9] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[9] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \pwm_down|down_deal|nege[10] (
// Equation(s):
// \pwm_down|down_deal|nege [10] = DFFEAS((\pwm_down|down_deal|start~regout  & (\pwm_down|down_deal|ref_data [10] & ((\pwm_down|down_deal|LessThan3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(\pwm_down|down_deal|ref_data [10]),
	.datac(vcc),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[10] .lut_mask = "8800";
defparam \pwm_down|down_deal|nege[10] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[10] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[10] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[10] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxii_lcell \pwm_down|down_deal|nege[11] (
// Equation(s):
// \pwm_down|down_deal|nege [11] = DFFEAS((\pwm_down|down_deal|ref_data [11] & (((\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|LessThan3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|ref_data [11]),
	.datab(vcc),
	.datac(\pwm_down|down_deal|start~regout ),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[11] .lut_mask = "a000";
defparam \pwm_down|down_deal|nege[11] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[11] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[11] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[11] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \pwm_down|down_deal|nege[8] (
// Equation(s):
// \pwm_down|down_deal|nege [8] = DFFEAS(((\pwm_down|down_deal|ref_data [8] & (\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|LessThan3~0_combout ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|ref_data [8]),
	.datac(\pwm_down|down_deal|start~regout ),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[8] .lut_mask = "c000";
defparam \pwm_down|down_deal|nege[8] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[8] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[8] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[8] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \pwm_down|PWM|Equal3~1 (
// Equation(s):
// \pwm_down|PWM|Equal3~1_combout  = (!\pwm_down|down_deal|nege [9] & (!\pwm_down|down_deal|nege [10] & (!\pwm_down|down_deal|nege [11] & !\pwm_down|down_deal|nege [8])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [9]),
	.datab(\pwm_down|down_deal|nege [10]),
	.datac(\pwm_down|down_deal|nege [11]),
	.datad(\pwm_down|down_deal|nege [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal3~1 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal3~1 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal3~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal3~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal3~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxii_lcell \pwm_down|down_deal|nege[2] (
// Equation(s):
// \pwm_down|down_deal|nege [2] = DFFEAS((\pwm_down|down_deal|start~regout  & (((\pwm_down|down_deal|ref_data [2] & \pwm_down|down_deal|LessThan3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(vcc),
	.datac(\pwm_down|down_deal|ref_data [2]),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[2] .lut_mask = "a000";
defparam \pwm_down|down_deal|nege[2] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[2] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[2] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[2] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxii_lcell \pwm_down|down_deal|nege[1] (
// Equation(s):
// \pwm_down|down_deal|nege [1] = DFFEAS((\pwm_down|down_deal|start~regout  & (((\pwm_down|down_deal|ref_data [1] & \pwm_down|down_deal|LessThan3~0_combout )))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(vcc),
	.datac(\pwm_down|down_deal|ref_data [1]),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[1] .lut_mask = "a000";
defparam \pwm_down|down_deal|nege[1] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[1] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[1] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[1] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxii_lcell \pwm_down|down_deal|nege[3] (
// Equation(s):
// \pwm_down|down_deal|nege [3] = DFFEAS(((\pwm_down|down_deal|start~regout  & (\pwm_down|down_deal|ref_data [3] & \pwm_down|down_deal|LessThan3~0_combout ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|start~regout ),
	.datac(\pwm_down|down_deal|ref_data [3]),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[3] .lut_mask = "c000";
defparam \pwm_down|down_deal|nege[3] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[3] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[3] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[3] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N1
maxii_lcell \pwm_down|down_deal|nege[4] (
// Equation(s):
// \pwm_down|down_deal|nege [4] = DFFEAS(((\pwm_down|down_deal|ref_data [4] & (\pwm_down|down_deal|start~regout  & \pwm_down|down_deal|LessThan3~0_combout ))), GLOBAL(\clk~combout ), VCC, , \pwm_down|down_deal|pose[13]~33_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|ref_data [4]),
	.datac(\pwm_down|down_deal|start~regout ),
	.datad(\pwm_down|down_deal|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|pose[13]~33_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|nege [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|nege[4] .lut_mask = "c000";
defparam \pwm_down|down_deal|nege[4] .operation_mode = "normal";
defparam \pwm_down|down_deal|nege[4] .output_mode = "reg_only";
defparam \pwm_down|down_deal|nege[4] .register_cascade_mode = "off";
defparam \pwm_down|down_deal|nege[4] .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|nege[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxii_lcell \pwm_down|PWM|Equal3~3 (
// Equation(s):
// \pwm_down|PWM|Equal3~3_combout  = (!\pwm_down|down_deal|nege [2] & (!\pwm_down|down_deal|nege [1] & (!\pwm_down|down_deal|nege [3] & !\pwm_down|down_deal|nege [4])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [2]),
	.datab(\pwm_down|down_deal|nege [1]),
	.datac(\pwm_down|down_deal|nege [3]),
	.datad(\pwm_down|down_deal|nege [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal3~3 .lut_mask = "0001";
defparam \pwm_down|PWM|Equal3~3 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal3~3 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal3~3 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal3~3 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxii_lcell \pwm_down|PWM|Equal3~4 (
// Equation(s):
// \pwm_down|PWM|Equal3~4_combout  = (\pwm_down|PWM|Equal3~0_combout  & (\pwm_down|PWM|Equal3~2_combout  & (\pwm_down|PWM|Equal3~1_combout  & \pwm_down|PWM|Equal3~3_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|Equal3~0_combout ),
	.datab(\pwm_down|PWM|Equal3~2_combout ),
	.datac(\pwm_down|PWM|Equal3~1_combout ),
	.datad(\pwm_down|PWM|Equal3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal3~4 .lut_mask = "8000";
defparam \pwm_down|PWM|Equal3~4 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal3~4 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal3~4 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal3~4 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxii_lcell \pwm_down|PWM|always6~12 (
// Equation(s):
// \pwm_down|PWM|always6~12_combout  = (\pwm_down|down_deal|start~regout  & (((!\pwm_down|PWM|Equal2~4_combout  & !\pwm_down|PWM|Equal3~4_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|Equal2~4_combout ),
	.datad(\pwm_down|PWM|Equal3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~12 .lut_mask = "000a";
defparam \pwm_down|PWM|always6~12 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~12 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~12 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxii_lcell \pwm_down|PWM|K_1 (
// Equation(s):
// \pwm_down|PWM|K_1~regout  = DFFEAS((\pwm_down|down_deal|check~regout  & (((\pwm_down|PWM|always6~11_combout )))) # (!\pwm_down|down_deal|check~regout  & (\pwm_down|PWM|K_1~0_combout )), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Equal4~2_combout , , , 
// \pwm_down|PWM|always6~12_combout )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|check~regout ),
	.datab(\pwm_down|PWM|K_1~0_combout ),
	.datac(\pwm_down|PWM|Equal4~2_combout ),
	.datad(\pwm_down|PWM|always6~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|always6~12_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|K_1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|K_1 .lut_mask = "ee44";
defparam \pwm_down|PWM|K_1 .operation_mode = "normal";
defparam \pwm_down|PWM|K_1 .output_mode = "reg_only";
defparam \pwm_down|PWM|K_1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|K_1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|K_1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \pwm_down|PWM|K_2~0 (
// Equation(s):
// \pwm_down|PWM|K_2~0_combout  = (((!\pwm_up|sign_deal|state [4] & !\pwm_up|sign_deal|state [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|state [4]),
	.datad(\pwm_up|sign_deal|state [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|K_2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|K_2~0 .lut_mask = "000f";
defparam \pwm_down|PWM|K_2~0 .operation_mode = "normal";
defparam \pwm_down|PWM|K_2~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|K_2~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|K_2~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|K_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxii_lcell \pwm_down|PWM|K_2~1 (
// Equation(s):
// \pwm_down|PWM|K_2~1_combout  = (\pwm_down|PWM|K_2~0_combout  & (\col1~combout  & (\col3~combout  & \pwm_down|PWM|always6~5_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|K_2~0_combout ),
	.datab(\col1~combout ),
	.datac(\col3~combout ),
	.datad(\pwm_down|PWM|always6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|K_2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|K_2~1 .lut_mask = "8000";
defparam \pwm_down|PWM|K_2~1 .operation_mode = "normal";
defparam \pwm_down|PWM|K_2~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|K_2~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|K_2~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|K_2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N1
maxii_lcell \pwm_down|PWM|always6~17 (
// Equation(s):
// \pwm_down|PWM|always6~17_combout  = (((\pwm_down|PWM|check_data [9] & \pwm_down|PWM|check_data [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|check_data [9]),
	.datad(\pwm_down|PWM|check_data [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~17 .lut_mask = "f000";
defparam \pwm_down|PWM|always6~17 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~17 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~17 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~17 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N3
maxii_lcell \pwm_down|PWM|always6~18 (
// Equation(s):
// \pwm_down|PWM|always6~18_combout  = (\pwm_down|PWM|always6~17_combout  & (\pwm_down|PWM|check_data [10] & ((\pwm_down|PWM|check_data [4]) # (!\pwm_down|PWM|always6~8_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [4]),
	.datab(\pwm_down|PWM|always6~17_combout ),
	.datac(\pwm_down|PWM|check_data [10]),
	.datad(\pwm_down|PWM|always6~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~18 .lut_mask = "80c0";
defparam \pwm_down|PWM|always6~18 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~18 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~18 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~18 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N0
maxii_lcell \pwm_down|PWM|always6~19 (
// Equation(s):
// \pwm_down|PWM|always6~19_combout  = (\pwm_down|PWM|check_data [13] & (!\pwm_down|PWM|check_data [14] & ((\pwm_down|PWM|always6~18_combout ) # (!\pwm_down|PWM|always6~7_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [13]),
	.datab(\pwm_down|PWM|check_data [14]),
	.datac(\pwm_down|PWM|always6~7_combout ),
	.datad(\pwm_down|PWM|always6~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~19 .lut_mask = "2202";
defparam \pwm_down|PWM|always6~19 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~19 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~19 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~19 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N8
maxii_lcell \pwm_down|PWM|always7~0 (
// Equation(s):
// \pwm_down|PWM|always7~0_combout  = (\pwm_down|PWM|check_data [11] & (((\pwm_down|PWM|check_data [10]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|PWM|check_data [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~0 .lut_mask = "aa00";
defparam \pwm_down|PWM|always7~0 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxii_lcell \pwm_down|PWM|always6~13 (
// Equation(s):
// \pwm_down|PWM|always6~13_combout  = (!\pwm_down|PWM|check_data [8] & (!\pwm_down|PWM|check_data [7] & (!\pwm_down|PWM|check_data [9] & !\pwm_down|PWM|check_data [6])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [8]),
	.datab(\pwm_down|PWM|check_data [7]),
	.datac(\pwm_down|PWM|check_data [9]),
	.datad(\pwm_down|PWM|check_data [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~13 .lut_mask = "0001";
defparam \pwm_down|PWM|always6~13 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~13 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~13 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~13 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N0
maxii_lcell \pwm_down|PWM|always6~14 (
// Equation(s):
// \pwm_down|PWM|always6~14_combout  = ((!\pwm_down|PWM|check_data [4] & (!\pwm_down|PWM|LessThan8~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|check_data [4]),
	.datac(\pwm_down|PWM|LessThan8~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~14 .lut_mask = "0303";
defparam \pwm_down|PWM|always6~14 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~14 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~14 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~14 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N1
maxii_lcell \pwm_down|PWM|always6~15 (
// Equation(s):
// \pwm_down|PWM|always6~15_combout  = ((\pwm_down|PWM|always6~13_combout  & ((\pwm_down|PWM|always6~14_combout ) # (!\pwm_down|PWM|check_data [5])))) # (!\pwm_down|PWM|always7~0_combout )

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [5]),
	.datab(\pwm_down|PWM|always7~0_combout ),
	.datac(\pwm_down|PWM|always6~13_combout ),
	.datad(\pwm_down|PWM|always6~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~15 .lut_mask = "f373";
defparam \pwm_down|PWM|always6~15 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~15 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~15 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~15 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N5
maxii_lcell \pwm_down|PWM|always6~16 (
// Equation(s):
// \pwm_down|PWM|always6~16_combout  = (!\pwm_down|PWM|check_data [13] & (\pwm_down|PWM|check_data [14] & (!\pwm_down|PWM|check_data [12] & \pwm_down|PWM|always6~15_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [13]),
	.datab(\pwm_down|PWM|check_data [14]),
	.datac(\pwm_down|PWM|check_data [12]),
	.datad(\pwm_down|PWM|always6~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~16 .lut_mask = "0400";
defparam \pwm_down|PWM|always6~16 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~16 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~16 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~16 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N5
maxii_lcell \pwm_down|PWM|always6~20 (
// Equation(s):
// \pwm_down|PWM|always6~20_combout  = (\col1~combout  & (!\pwm_down|PWM|check_data [15] & ((\pwm_down|PWM|always6~19_combout ) # (\pwm_down|PWM|always6~16_combout ))))

	.clk(gnd),
	.dataa(\col1~combout ),
	.datab(\pwm_down|PWM|check_data [15]),
	.datac(\pwm_down|PWM|always6~19_combout ),
	.datad(\pwm_down|PWM|always6~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always6~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always6~20 .lut_mask = "2220";
defparam \pwm_down|PWM|always6~20 .operation_mode = "normal";
defparam \pwm_down|PWM|always6~20 .output_mode = "comb_only";
defparam \pwm_down|PWM|always6~20 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always6~20 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always6~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxii_lcell \pwm_down|PWM|K_4~0 (
// Equation(s):
// \pwm_down|PWM|K_4~0_combout  = (\pwm_down|down_deal|check~regout ) # (((\pwm_down|PWM|always6~12_combout ) # (!\pwm_down|PWM|K_1~0_combout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|check~regout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|K_1~0_combout ),
	.datad(\pwm_down|PWM|always6~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|K_4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|K_4~0 .lut_mask = "ffaf";
defparam \pwm_down|PWM|K_4~0 .operation_mode = "normal";
defparam \pwm_down|PWM|K_4~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|K_4~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|K_4~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|K_4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxii_lcell \pwm_down|PWM|K_2 (
// Equation(s):
// \pwm_down|PWM|K_2~regout  = DFFEAS((\pwm_down|down_deal|check~regout  & (((\pwm_down|PWM|always6~20_combout )))) # (!\pwm_down|down_deal|check~regout  & (\pwm_down|PWM|K_2~1_combout )), GLOBAL(\clk~combout ), VCC, , \pwm_down|PWM|K_4~0_combout , 
// \pwm_down|PWM|Equal5~0_combout , , , \pwm_down|PWM|always6~12_combout )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|check~regout ),
	.datab(\pwm_down|PWM|K_2~1_combout ),
	.datac(\pwm_down|PWM|Equal5~0_combout ),
	.datad(\pwm_down|PWM|always6~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|always6~12_combout ),
	.ena(\pwm_down|PWM|K_4~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|K_2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|K_2 .lut_mask = "ee44";
defparam \pwm_down|PWM|K_2 .operation_mode = "normal";
defparam \pwm_down|PWM|K_2 .output_mode = "reg_only";
defparam \pwm_down|PWM|K_2 .register_cascade_mode = "off";
defparam \pwm_down|PWM|K_2 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|K_2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N0
maxii_lcell \pwm_down|PWM|Add5~30 (
// Equation(s):
// \pwm_down|PWM|Add5~30_combout  = (!\pwm_down|PWM|d_data2 [0])
// \pwm_down|PWM|Add5~32  = CARRY((\pwm_down|PWM|d_data2 [0]))
// \pwm_down|PWM|Add5~32COUT1_70  = CARRY((\pwm_down|PWM|d_data2 [0]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~30_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add5~32 ),
	.cout1(\pwm_down|PWM|Add5~32COUT1_70 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add5~30 .lut_mask = "55aa";
defparam \pwm_down|PWM|Add5~30 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add5~30 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~30 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~30 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N5
maxii_lcell \pwm_down|PWM|Add5~35 (
// Equation(s):
// \pwm_down|PWM|Add5~35_combout  = (\pwm_down|PWM|LessThan7~1_combout  & (((\pwm_down|PWM|Add5~30_combout  & !\pwm_down|PWM|d_data2 [9]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan7~1_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~30_combout ),
	.datad(\pwm_down|PWM|d_data2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~35 .lut_mask = "00a0";
defparam \pwm_down|PWM|Add5~35 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~35 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~35 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~35 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \pwm_down|PWM|LessThan3~72 (
// Equation(s):
// \pwm_down|PWM|LessThan3~72_cout0  = CARRY((\pwm_down|down_deal|fre_data [1] & (!\pwm_down|down_deal|nege [0])))
// \pwm_down|PWM|LessThan3~72COUT1_88  = CARRY((\pwm_down|down_deal|fre_data [1] & (!\pwm_down|down_deal|nege [0])))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [1]),
	.datab(\pwm_down|down_deal|nege [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~70 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~72_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~72COUT1_88 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~72 .lut_mask = "ff22";
defparam \pwm_down|PWM|LessThan3~72 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~72 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~72 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~72 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan3~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \pwm_down|PWM|LessThan3~67 (
// Equation(s):
// \pwm_down|PWM|LessThan3~67_cout  = CARRY((\pwm_down|down_deal|fre_data [2] & (\pwm_down|down_deal|nege [1] & !\pwm_down|PWM|LessThan3~72COUT1_88 )) # (!\pwm_down|down_deal|fre_data [2] & ((\pwm_down|down_deal|nege [1]) # 
// (!\pwm_down|PWM|LessThan3~72COUT1_88 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [2]),
	.datab(\pwm_down|down_deal|nege [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|LessThan3~72_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~72COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~65 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan3~67_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~67 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~67 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~67 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan3~67 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~67 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~67 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~67 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \pwm_down|PWM|LessThan3~62 (
// Equation(s):
// \pwm_down|PWM|LessThan3~62_cout0  = CARRY((\pwm_down|down_deal|nege [2] & (\pwm_down|down_deal|fre_data [3] & !\pwm_down|PWM|LessThan3~67_cout )) # (!\pwm_down|down_deal|nege [2] & ((\pwm_down|down_deal|fre_data [3]) # (!\pwm_down|PWM|LessThan3~67_cout 
// ))))
// \pwm_down|PWM|LessThan3~62COUT1_90  = CARRY((\pwm_down|down_deal|nege [2] & (\pwm_down|down_deal|fre_data [3] & !\pwm_down|PWM|LessThan3~67_cout )) # (!\pwm_down|down_deal|nege [2] & ((\pwm_down|down_deal|fre_data [3]) # (!\pwm_down|PWM|LessThan3~67_cout 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [2]),
	.datab(\pwm_down|down_deal|fre_data [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~67_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~60 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~62_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~62COUT1_90 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~62 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~62 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan3~62 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~62 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~62 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~62 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \pwm_down|PWM|LessThan3~57 (
// Equation(s):
// \pwm_down|PWM|LessThan3~57_cout0  = CARRY((\pwm_down|down_deal|nege [3] & ((!\pwm_down|PWM|LessThan3~62_cout0 ) # (!\pwm_down|down_deal|fre_data [4]))) # (!\pwm_down|down_deal|nege [3] & (!\pwm_down|down_deal|fre_data [4] & 
// !\pwm_down|PWM|LessThan3~62_cout0 )))
// \pwm_down|PWM|LessThan3~57COUT1_92  = CARRY((\pwm_down|down_deal|nege [3] & ((!\pwm_down|PWM|LessThan3~62COUT1_90 ) # (!\pwm_down|down_deal|fre_data [4]))) # (!\pwm_down|down_deal|nege [3] & (!\pwm_down|down_deal|fre_data [4] & 
// !\pwm_down|PWM|LessThan3~62COUT1_90 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [3]),
	.datab(\pwm_down|down_deal|fre_data [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~67_cout ),
	.cin0(\pwm_down|PWM|LessThan3~62_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~62COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~55 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~57_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~57COUT1_92 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~57 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~57 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~57 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~57 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan3~57 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~57 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~57 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~57 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \pwm_down|PWM|LessThan3~52 (
// Equation(s):
// \pwm_down|PWM|LessThan3~52_cout0  = CARRY((\pwm_down|down_deal|fre_data [5] & ((!\pwm_down|PWM|LessThan3~57_cout0 ) # (!\pwm_down|down_deal|nege [4]))) # (!\pwm_down|down_deal|fre_data [5] & (!\pwm_down|down_deal|nege [4] & 
// !\pwm_down|PWM|LessThan3~57_cout0 )))
// \pwm_down|PWM|LessThan3~52COUT1_94  = CARRY((\pwm_down|down_deal|fre_data [5] & ((!\pwm_down|PWM|LessThan3~57COUT1_92 ) # (!\pwm_down|down_deal|nege [4]))) # (!\pwm_down|down_deal|fre_data [5] & (!\pwm_down|down_deal|nege [4] & 
// !\pwm_down|PWM|LessThan3~57COUT1_92 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [5]),
	.datab(\pwm_down|down_deal|nege [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~67_cout ),
	.cin0(\pwm_down|PWM|LessThan3~57_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~57COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~50 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~52_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~52COUT1_94 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~52 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~52 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~52 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~52 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan3~52 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~52 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~52 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~52 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \pwm_down|PWM|LessThan3~47 (
// Equation(s):
// \pwm_down|PWM|LessThan3~47_cout0  = CARRY((\pwm_down|down_deal|fre_data [6] & ((\pwm_down|down_deal|nege [5]) # (!\pwm_down|PWM|LessThan3~52_cout0 ))) # (!\pwm_down|down_deal|fre_data [6] & (\pwm_down|down_deal|nege [5] & !\pwm_down|PWM|LessThan3~52_cout0 
// )))
// \pwm_down|PWM|LessThan3~47COUT1_96  = CARRY((\pwm_down|down_deal|fre_data [6] & ((\pwm_down|down_deal|nege [5]) # (!\pwm_down|PWM|LessThan3~52COUT1_94 ))) # (!\pwm_down|down_deal|fre_data [6] & (\pwm_down|down_deal|nege [5] & 
// !\pwm_down|PWM|LessThan3~52COUT1_94 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [6]),
	.datab(\pwm_down|down_deal|nege [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~67_cout ),
	.cin0(\pwm_down|PWM|LessThan3~52_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~52COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~45 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~47_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~47COUT1_96 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~47 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~47 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~47 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~47 .lut_mask = "ff8e";
defparam \pwm_down|PWM|LessThan3~47 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~47 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~47 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~47 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \pwm_down|PWM|LessThan3~42 (
// Equation(s):
// \pwm_down|PWM|LessThan3~42_cout  = CARRY((\pwm_down|down_deal|nege [6] & (\pwm_down|down_deal|fre_data [7] & !\pwm_down|PWM|LessThan3~47COUT1_96 )) # (!\pwm_down|down_deal|nege [6] & ((\pwm_down|down_deal|fre_data [7]) # 
// (!\pwm_down|PWM|LessThan3~47COUT1_96 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [6]),
	.datab(\pwm_down|down_deal|fre_data [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~67_cout ),
	.cin0(\pwm_down|PWM|LessThan3~47_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~47COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~40 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan3~42_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~42 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~42 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~42 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~42 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan3~42 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~42 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~42 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~42 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \pwm_down|PWM|LessThan3~37 (
// Equation(s):
// \pwm_down|PWM|LessThan3~37_cout0  = CARRY((\pwm_down|down_deal|fre_data [8] & (\pwm_down|down_deal|nege [7] & !\pwm_down|PWM|LessThan3~42_cout )) # (!\pwm_down|down_deal|fre_data [8] & ((\pwm_down|down_deal|nege [7]) # (!\pwm_down|PWM|LessThan3~42_cout 
// ))))
// \pwm_down|PWM|LessThan3~37COUT1_98  = CARRY((\pwm_down|down_deal|fre_data [8] & (\pwm_down|down_deal|nege [7] & !\pwm_down|PWM|LessThan3~42_cout )) # (!\pwm_down|down_deal|fre_data [8] & ((\pwm_down|down_deal|nege [7]) # (!\pwm_down|PWM|LessThan3~42_cout 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [8]),
	.datab(\pwm_down|down_deal|nege [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~42_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~35 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~37_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~37COUT1_98 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~37 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~37 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan3~37 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~37 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~37 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~37 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \pwm_down|PWM|LessThan3~32 (
// Equation(s):
// \pwm_down|PWM|LessThan3~32_cout0  = CARRY((\pwm_down|down_deal|nege [8] & (\pwm_down|down_deal|fre_data [9] & !\pwm_down|PWM|LessThan3~37_cout0 )) # (!\pwm_down|down_deal|nege [8] & ((\pwm_down|down_deal|fre_data [9]) # (!\pwm_down|PWM|LessThan3~37_cout0 
// ))))
// \pwm_down|PWM|LessThan3~32COUT1_100  = CARRY((\pwm_down|down_deal|nege [8] & (\pwm_down|down_deal|fre_data [9] & !\pwm_down|PWM|LessThan3~37COUT1_98 )) # (!\pwm_down|down_deal|nege [8] & ((\pwm_down|down_deal|fre_data [9]) # 
// (!\pwm_down|PWM|LessThan3~37COUT1_98 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [8]),
	.datab(\pwm_down|down_deal|fre_data [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~42_cout ),
	.cin0(\pwm_down|PWM|LessThan3~37_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~37COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~30 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~32_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~32COUT1_100 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~32 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~32 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~32 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~32 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan3~32 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~32 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~32 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~32 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \pwm_down|PWM|LessThan3~27 (
// Equation(s):
// \pwm_down|PWM|LessThan3~27_cout0  = CARRY((\pwm_down|down_deal|fre_data [10] & ((\pwm_down|down_deal|nege [9]) # (!\pwm_down|PWM|LessThan3~32_cout0 ))) # (!\pwm_down|down_deal|fre_data [10] & (\pwm_down|down_deal|nege [9] & 
// !\pwm_down|PWM|LessThan3~32_cout0 )))
// \pwm_down|PWM|LessThan3~27COUT1_102  = CARRY((\pwm_down|down_deal|fre_data [10] & ((\pwm_down|down_deal|nege [9]) # (!\pwm_down|PWM|LessThan3~32COUT1_100 ))) # (!\pwm_down|down_deal|fre_data [10] & (\pwm_down|down_deal|nege [9] & 
// !\pwm_down|PWM|LessThan3~32COUT1_100 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [10]),
	.datab(\pwm_down|down_deal|nege [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~42_cout ),
	.cin0(\pwm_down|PWM|LessThan3~32_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~32COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~25 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~27_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~27COUT1_102 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~27 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~27 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~27 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~27 .lut_mask = "ff8e";
defparam \pwm_down|PWM|LessThan3~27 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~27 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~27 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~27 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \pwm_down|PWM|LessThan3~22 (
// Equation(s):
// \pwm_down|PWM|LessThan3~22_cout0  = CARRY((\pwm_down|down_deal|nege [10] & (!\pwm_down|down_deal|fre_data [11] & !\pwm_down|PWM|LessThan3~27_cout0 )) # (!\pwm_down|down_deal|nege [10] & ((!\pwm_down|PWM|LessThan3~27_cout0 ) # 
// (!\pwm_down|down_deal|fre_data [11]))))
// \pwm_down|PWM|LessThan3~22COUT1_104  = CARRY((\pwm_down|down_deal|nege [10] & (!\pwm_down|down_deal|fre_data [11] & !\pwm_down|PWM|LessThan3~27COUT1_102 )) # (!\pwm_down|down_deal|nege [10] & ((!\pwm_down|PWM|LessThan3~27COUT1_102 ) # 
// (!\pwm_down|down_deal|fre_data [11]))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [10]),
	.datab(\pwm_down|down_deal|fre_data [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~42_cout ),
	.cin0(\pwm_down|PWM|LessThan3~27_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~27COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~20 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~22_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~22COUT1_104 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~22 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~22 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~22 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~22 .lut_mask = "ff17";
defparam \pwm_down|PWM|LessThan3~22 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~22 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~22 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~22 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \pwm_down|PWM|LessThan3~17 (
// Equation(s):
// \pwm_down|PWM|LessThan3~17_cout  = CARRY((\pwm_down|down_deal|fre_data [12] & ((\pwm_down|down_deal|nege [11]) # (!\pwm_down|PWM|LessThan3~22COUT1_104 ))) # (!\pwm_down|down_deal|fre_data [12] & (\pwm_down|down_deal|nege [11] & 
// !\pwm_down|PWM|LessThan3~22COUT1_104 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [12]),
	.datab(\pwm_down|down_deal|nege [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~42_cout ),
	.cin0(\pwm_down|PWM|LessThan3~22_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~22COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~15 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan3~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~17 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~17 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~17 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~17 .lut_mask = "ff8e";
defparam \pwm_down|PWM|LessThan3~17 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~17 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~17 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~17 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \pwm_down|PWM|LessThan3~12 (
// Equation(s):
// \pwm_down|PWM|LessThan3~12_cout0  = CARRY((\pwm_down|down_deal|nege [12] & (\pwm_down|down_deal|fre_data [13] & !\pwm_down|PWM|LessThan3~17_cout )) # (!\pwm_down|down_deal|nege [12] & ((\pwm_down|down_deal|fre_data [13]) # 
// (!\pwm_down|PWM|LessThan3~17_cout ))))
// \pwm_down|PWM|LessThan3~12COUT1_106  = CARRY((\pwm_down|down_deal|nege [12] & (\pwm_down|down_deal|fre_data [13] & !\pwm_down|PWM|LessThan3~17_cout )) # (!\pwm_down|down_deal|nege [12] & ((\pwm_down|down_deal|fre_data [13]) # 
// (!\pwm_down|PWM|LessThan3~17_cout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [12]),
	.datab(\pwm_down|down_deal|fre_data [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~10 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~12_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~12COUT1_106 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~12 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~12 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan3~12 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~12 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~12 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \pwm_down|PWM|LessThan3~7 (
// Equation(s):
// \pwm_down|PWM|LessThan3~7_cout0  = CARRY((\pwm_down|down_deal|fre_data [14] & (\pwm_down|down_deal|nege [13] & !\pwm_down|PWM|LessThan3~12_cout0 )) # (!\pwm_down|down_deal|fre_data [14] & ((\pwm_down|down_deal|nege [13]) # 
// (!\pwm_down|PWM|LessThan3~12_cout0 ))))
// \pwm_down|PWM|LessThan3~7COUT1_108  = CARRY((\pwm_down|down_deal|fre_data [14] & (\pwm_down|down_deal|nege [13] & !\pwm_down|PWM|LessThan3~12COUT1_106 )) # (!\pwm_down|down_deal|fre_data [14] & ((\pwm_down|down_deal|nege [13]) # 
// (!\pwm_down|PWM|LessThan3~12COUT1_106 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|fre_data [14]),
	.datab(\pwm_down|down_deal|nege [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~17_cout ),
	.cin0(\pwm_down|PWM|LessThan3~12_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~12COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~5 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan3~7_cout0 ),
	.cout1(\pwm_down|PWM|LessThan3~7COUT1_108 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~7 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~7 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~7 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~7 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan3~7 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan3~7 .output_mode = "none";
defparam \pwm_down|PWM|LessThan3~7 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~7 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \pwm_down|PWM|LessThan3~0 (
// Equation(s):
// \pwm_down|PWM|LessThan3~0_combout  = ((\pwm_down|down_deal|nege [14] & (!(!\pwm_down|PWM|LessThan3~17_cout  & \pwm_down|PWM|LessThan3~7_cout0 ) # (\pwm_down|PWM|LessThan3~17_cout  & \pwm_down|PWM|LessThan3~7COUT1_108 ) & !\pwm_down|down_deal|fre_data 
// [15])) # (!\pwm_down|down_deal|nege [14] & ((!\pwm_down|down_deal|fre_data [15]) # (!(!\pwm_down|PWM|LessThan3~17_cout  & \pwm_down|PWM|LessThan3~7_cout0 ) # (\pwm_down|PWM|LessThan3~17_cout  & \pwm_down|PWM|LessThan3~7COUT1_108 )))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|nege [14]),
	.datac(vcc),
	.datad(\pwm_down|down_deal|fre_data [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan3~17_cout ),
	.cin0(\pwm_down|PWM|LessThan3~7_cout0 ),
	.cin1(\pwm_down|PWM|LessThan3~7COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan3~0 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan3~0 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan3~0 .cin_used = "true";
defparam \pwm_down|PWM|LessThan3~0 .lut_mask = "033f";
defparam \pwm_down|PWM|LessThan3~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan3~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan3~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan3~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N3
maxii_lcell \pwm_down|PWM|LessThan5~72 (
// Equation(s):
// \pwm_down|PWM|LessThan5~72_cout0  = CARRY((!\pwm_down|PWM|comp_tri [1] & (\pwm_down|down_deal|nege [0])))
// \pwm_down|PWM|LessThan5~72COUT1_88  = CARRY((!\pwm_down|PWM|comp_tri [1] & (\pwm_down|down_deal|nege [0])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [1]),
	.datab(\pwm_down|down_deal|nege [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~70 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~72_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~72COUT1_88 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~72 .lut_mask = "ff44";
defparam \pwm_down|PWM|LessThan5~72 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~72 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~72 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~72 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan5~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N4
maxii_lcell \pwm_down|PWM|LessThan5~67 (
// Equation(s):
// \pwm_down|PWM|LessThan5~67_cout  = CARRY((\pwm_down|down_deal|nege [1] & (\pwm_down|PWM|comp_tri [2] & !\pwm_down|PWM|LessThan5~72COUT1_88 )) # (!\pwm_down|down_deal|nege [1] & ((\pwm_down|PWM|comp_tri [2]) # (!\pwm_down|PWM|LessThan5~72COUT1_88 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [1]),
	.datab(\pwm_down|PWM|comp_tri [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|LessThan5~72_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~72COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~65 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan5~67_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~67 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~67 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~67 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan5~67 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~67 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~67 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~67 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N5
maxii_lcell \pwm_down|PWM|LessThan5~62 (
// Equation(s):
// \pwm_down|PWM|LessThan5~62_cout0  = CARRY((\pwm_down|down_deal|nege [2] & ((!\pwm_down|PWM|LessThan5~67_cout ) # (!\pwm_down|PWM|comp_tri [3]))) # (!\pwm_down|down_deal|nege [2] & (!\pwm_down|PWM|comp_tri [3] & !\pwm_down|PWM|LessThan5~67_cout )))
// \pwm_down|PWM|LessThan5~62COUT1_90  = CARRY((\pwm_down|down_deal|nege [2] & ((!\pwm_down|PWM|LessThan5~67_cout ) # (!\pwm_down|PWM|comp_tri [3]))) # (!\pwm_down|down_deal|nege [2] & (!\pwm_down|PWM|comp_tri [3] & !\pwm_down|PWM|LessThan5~67_cout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [2]),
	.datab(\pwm_down|PWM|comp_tri [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~67_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~60 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~62_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~62COUT1_90 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~62 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~62 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan5~62 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~62 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~62 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~62 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N6
maxii_lcell \pwm_down|PWM|LessThan5~57 (
// Equation(s):
// \pwm_down|PWM|LessThan5~57_cout0  = CARRY((\pwm_down|PWM|comp_tri [4] & ((!\pwm_down|PWM|LessThan5~62_cout0 ) # (!\pwm_down|down_deal|nege [3]))) # (!\pwm_down|PWM|comp_tri [4] & (!\pwm_down|down_deal|nege [3] & !\pwm_down|PWM|LessThan5~62_cout0 )))
// \pwm_down|PWM|LessThan5~57COUT1_92  = CARRY((\pwm_down|PWM|comp_tri [4] & ((!\pwm_down|PWM|LessThan5~62COUT1_90 ) # (!\pwm_down|down_deal|nege [3]))) # (!\pwm_down|PWM|comp_tri [4] & (!\pwm_down|down_deal|nege [3] & !\pwm_down|PWM|LessThan5~62COUT1_90 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [4]),
	.datab(\pwm_down|down_deal|nege [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~67_cout ),
	.cin0(\pwm_down|PWM|LessThan5~62_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~62COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~55 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~57_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~57COUT1_92 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~57 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~57 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~57 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~57 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan5~57 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~57 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~57 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~57 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N7
maxii_lcell \pwm_down|PWM|LessThan5~52 (
// Equation(s):
// \pwm_down|PWM|LessThan5~52_cout0  = CARRY((\pwm_down|PWM|comp_tri [5] & (\pwm_down|down_deal|nege [4] & !\pwm_down|PWM|LessThan5~57_cout0 )) # (!\pwm_down|PWM|comp_tri [5] & ((\pwm_down|down_deal|nege [4]) # (!\pwm_down|PWM|LessThan5~57_cout0 ))))
// \pwm_down|PWM|LessThan5~52COUT1_94  = CARRY((\pwm_down|PWM|comp_tri [5] & (\pwm_down|down_deal|nege [4] & !\pwm_down|PWM|LessThan5~57COUT1_92 )) # (!\pwm_down|PWM|comp_tri [5] & ((\pwm_down|down_deal|nege [4]) # (!\pwm_down|PWM|LessThan5~57COUT1_92 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [5]),
	.datab(\pwm_down|down_deal|nege [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~67_cout ),
	.cin0(\pwm_down|PWM|LessThan5~57_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~57COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~50 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~52_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~52COUT1_94 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~52 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~52 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~52 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~52 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan5~52 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~52 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~52 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~52 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N8
maxii_lcell \pwm_down|PWM|LessThan5~47 (
// Equation(s):
// \pwm_down|PWM|LessThan5~47_cout0  = CARRY((\pwm_down|PWM|comp_tri [6] & ((!\pwm_down|PWM|LessThan5~52_cout0 ) # (!\pwm_down|down_deal|nege [5]))) # (!\pwm_down|PWM|comp_tri [6] & (!\pwm_down|down_deal|nege [5] & !\pwm_down|PWM|LessThan5~52_cout0 )))
// \pwm_down|PWM|LessThan5~47COUT1_96  = CARRY((\pwm_down|PWM|comp_tri [6] & ((!\pwm_down|PWM|LessThan5~52COUT1_94 ) # (!\pwm_down|down_deal|nege [5]))) # (!\pwm_down|PWM|comp_tri [6] & (!\pwm_down|down_deal|nege [5] & !\pwm_down|PWM|LessThan5~52COUT1_94 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [6]),
	.datab(\pwm_down|down_deal|nege [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~67_cout ),
	.cin0(\pwm_down|PWM|LessThan5~52_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~52COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~45 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~47_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~47COUT1_96 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~47 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~47 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~47 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~47 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan5~47 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~47 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~47 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~47 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N9
maxii_lcell \pwm_down|PWM|LessThan5~42 (
// Equation(s):
// \pwm_down|PWM|LessThan5~42_cout  = CARRY((\pwm_down|PWM|comp_tri [7] & (\pwm_down|down_deal|nege [6] & !\pwm_down|PWM|LessThan5~47COUT1_96 )) # (!\pwm_down|PWM|comp_tri [7] & ((\pwm_down|down_deal|nege [6]) # (!\pwm_down|PWM|LessThan5~47COUT1_96 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [7]),
	.datab(\pwm_down|down_deal|nege [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~67_cout ),
	.cin0(\pwm_down|PWM|LessThan5~47_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~47COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~40 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan5~42_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~42 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~42 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~42 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~42 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan5~42 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~42 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~42 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~42 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxii_lcell \pwm_down|PWM|LessThan5~37 (
// Equation(s):
// \pwm_down|PWM|LessThan5~37_cout0  = CARRY((\pwm_down|down_deal|nege [7] & (\pwm_down|PWM|comp_tri [8] & !\pwm_down|PWM|LessThan5~42_cout )) # (!\pwm_down|down_deal|nege [7] & ((\pwm_down|PWM|comp_tri [8]) # (!\pwm_down|PWM|LessThan5~42_cout ))))
// \pwm_down|PWM|LessThan5~37COUT1_98  = CARRY((\pwm_down|down_deal|nege [7] & (\pwm_down|PWM|comp_tri [8] & !\pwm_down|PWM|LessThan5~42_cout )) # (!\pwm_down|down_deal|nege [7] & ((\pwm_down|PWM|comp_tri [8]) # (!\pwm_down|PWM|LessThan5~42_cout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [7]),
	.datab(\pwm_down|PWM|comp_tri [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~42_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~35 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~37_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~37COUT1_98 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~37 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~37 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan5~37 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~37 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~37 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~37 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxii_lcell \pwm_down|PWM|LessThan5~32 (
// Equation(s):
// \pwm_down|PWM|LessThan5~32_cout0  = CARRY((\pwm_down|PWM|comp_tri [9] & (\pwm_down|down_deal|nege [8] & !\pwm_down|PWM|LessThan5~37_cout0 )) # (!\pwm_down|PWM|comp_tri [9] & ((\pwm_down|down_deal|nege [8]) # (!\pwm_down|PWM|LessThan5~37_cout0 ))))
// \pwm_down|PWM|LessThan5~32COUT1_100  = CARRY((\pwm_down|PWM|comp_tri [9] & (\pwm_down|down_deal|nege [8] & !\pwm_down|PWM|LessThan5~37COUT1_98 )) # (!\pwm_down|PWM|comp_tri [9] & ((\pwm_down|down_deal|nege [8]) # (!\pwm_down|PWM|LessThan5~37COUT1_98 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [9]),
	.datab(\pwm_down|down_deal|nege [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~42_cout ),
	.cin0(\pwm_down|PWM|LessThan5~37_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~37COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~30 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~32_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~32COUT1_100 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~32 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~32 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~32 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~32 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan5~32 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~32 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~32 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~32 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \pwm_down|PWM|LessThan5~27 (
// Equation(s):
// \pwm_down|PWM|LessThan5~27_cout0  = CARRY((\pwm_down|PWM|comp_tri [10] & ((!\pwm_down|PWM|LessThan5~32_cout0 ) # (!\pwm_down|down_deal|nege [9]))) # (!\pwm_down|PWM|comp_tri [10] & (!\pwm_down|down_deal|nege [9] & !\pwm_down|PWM|LessThan5~32_cout0 )))
// \pwm_down|PWM|LessThan5~27COUT1_102  = CARRY((\pwm_down|PWM|comp_tri [10] & ((!\pwm_down|PWM|LessThan5~32COUT1_100 ) # (!\pwm_down|down_deal|nege [9]))) # (!\pwm_down|PWM|comp_tri [10] & (!\pwm_down|down_deal|nege [9] & 
// !\pwm_down|PWM|LessThan5~32COUT1_100 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [10]),
	.datab(\pwm_down|down_deal|nege [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~42_cout ),
	.cin0(\pwm_down|PWM|LessThan5~32_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~32COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~25 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~27_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~27COUT1_102 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~27 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~27 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~27 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~27 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan5~27 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~27 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~27 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~27 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxii_lcell \pwm_down|PWM|LessThan5~22 (
// Equation(s):
// \pwm_down|PWM|LessThan5~22_cout0  = CARRY((\pwm_down|PWM|comp_tri [11] & (\pwm_down|down_deal|nege [10] & !\pwm_down|PWM|LessThan5~27_cout0 )) # (!\pwm_down|PWM|comp_tri [11] & ((\pwm_down|down_deal|nege [10]) # (!\pwm_down|PWM|LessThan5~27_cout0 ))))
// \pwm_down|PWM|LessThan5~22COUT1_104  = CARRY((\pwm_down|PWM|comp_tri [11] & (\pwm_down|down_deal|nege [10] & !\pwm_down|PWM|LessThan5~27COUT1_102 )) # (!\pwm_down|PWM|comp_tri [11] & ((\pwm_down|down_deal|nege [10]) # (!\pwm_down|PWM|LessThan5~27COUT1_102 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [11]),
	.datab(\pwm_down|down_deal|nege [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~42_cout ),
	.cin0(\pwm_down|PWM|LessThan5~27_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~27COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~20 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~22_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~22COUT1_104 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~22 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~22 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~22 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~22 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan5~22 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~22 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~22 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~22 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxii_lcell \pwm_down|PWM|LessThan5~17 (
// Equation(s):
// \pwm_down|PWM|LessThan5~17_cout  = CARRY((\pwm_down|down_deal|nege [11] & (\pwm_down|PWM|comp_tri [12] & !\pwm_down|PWM|LessThan5~22COUT1_104 )) # (!\pwm_down|down_deal|nege [11] & ((\pwm_down|PWM|comp_tri [12]) # (!\pwm_down|PWM|LessThan5~22COUT1_104 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [11]),
	.datab(\pwm_down|PWM|comp_tri [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~42_cout ),
	.cin0(\pwm_down|PWM|LessThan5~22_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~22COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~15 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan5~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~17 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~17 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~17 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~17 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan5~17 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~17 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~17 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~17 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxii_lcell \pwm_down|PWM|LessThan5~12 (
// Equation(s):
// \pwm_down|PWM|LessThan5~12_cout0  = CARRY((\pwm_down|down_deal|nege [12] & ((!\pwm_down|PWM|LessThan5~17_cout ) # (!\pwm_down|PWM|comp_tri [13]))) # (!\pwm_down|down_deal|nege [12] & (!\pwm_down|PWM|comp_tri [13] & !\pwm_down|PWM|LessThan5~17_cout )))
// \pwm_down|PWM|LessThan5~12COUT1_106  = CARRY((\pwm_down|down_deal|nege [12] & ((!\pwm_down|PWM|LessThan5~17_cout ) # (!\pwm_down|PWM|comp_tri [13]))) # (!\pwm_down|down_deal|nege [12] & (!\pwm_down|PWM|comp_tri [13] & !\pwm_down|PWM|LessThan5~17_cout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [12]),
	.datab(\pwm_down|PWM|comp_tri [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~10 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~12_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~12COUT1_106 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~12 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~12 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan5~12 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~12 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~12 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \pwm_down|PWM|LessThan5~7 (
// Equation(s):
// \pwm_down|PWM|LessThan5~7_cout0  = CARRY((\pwm_down|PWM|comp_tri [14] & ((!\pwm_down|PWM|LessThan5~12_cout0 ) # (!\pwm_down|down_deal|nege [13]))) # (!\pwm_down|PWM|comp_tri [14] & (!\pwm_down|down_deal|nege [13] & !\pwm_down|PWM|LessThan5~12_cout0 )))
// \pwm_down|PWM|LessThan5~7COUT1_108  = CARRY((\pwm_down|PWM|comp_tri [14] & ((!\pwm_down|PWM|LessThan5~12COUT1_106 ) # (!\pwm_down|down_deal|nege [13]))) # (!\pwm_down|PWM|comp_tri [14] & (!\pwm_down|down_deal|nege [13] & 
// !\pwm_down|PWM|LessThan5~12COUT1_106 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [14]),
	.datab(\pwm_down|down_deal|nege [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~17_cout ),
	.cin0(\pwm_down|PWM|LessThan5~12_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~12COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~5 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan5~7_cout0 ),
	.cout1(\pwm_down|PWM|LessThan5~7COUT1_108 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~7 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~7 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~7 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~7 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan5~7 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan5~7 .output_mode = "none";
defparam \pwm_down|PWM|LessThan5~7 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~7 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxii_lcell \pwm_down|PWM|LessThan5~0 (
// Equation(s):
// \pwm_down|PWM|LessThan5~0_combout  = ((\pwm_down|down_deal|nege [14] & ((!\pwm_down|PWM|comp_tri [15]) # (!(!\pwm_down|PWM|LessThan5~17_cout  & \pwm_down|PWM|LessThan5~7_cout0 ) # (\pwm_down|PWM|LessThan5~17_cout  & \pwm_down|PWM|LessThan5~7COUT1_108 )))) 
// # (!\pwm_down|down_deal|nege [14] & (!(!\pwm_down|PWM|LessThan5~17_cout  & \pwm_down|PWM|LessThan5~7_cout0 ) # (\pwm_down|PWM|LessThan5~17_cout  & \pwm_down|PWM|LessThan5~7COUT1_108 ) & !\pwm_down|PWM|comp_tri [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|nege [14]),
	.datac(vcc),
	.datad(\pwm_down|PWM|comp_tri [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan5~17_cout ),
	.cin0(\pwm_down|PWM|LessThan5~7_cout0 ),
	.cin1(\pwm_down|PWM|LessThan5~7COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan5~0 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan5~0 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan5~0 .cin_used = "true";
defparam \pwm_down|PWM|LessThan5~0 .lut_mask = "0ccf";
defparam \pwm_down|PWM|LessThan5~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan5~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan5~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan5~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxii_lcell \pwm_down|PWM|LessThan4~72 (
// Equation(s):
// \pwm_down|PWM|LessThan4~72_cout0  = CARRY((\pwm_down|PWM|comp_tri [1] & (!\pwm_down|down_deal|nege [0])))
// \pwm_down|PWM|LessThan4~72COUT1_88  = CARRY((\pwm_down|PWM|comp_tri [1] & (!\pwm_down|down_deal|nege [0])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [1]),
	.datab(\pwm_down|down_deal|nege [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~70 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~72_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~72COUT1_88 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~72 .lut_mask = "ff22";
defparam \pwm_down|PWM|LessThan4~72 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~72 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~72 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~72 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan4~72 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxii_lcell \pwm_down|PWM|LessThan4~67 (
// Equation(s):
// \pwm_down|PWM|LessThan4~67_cout  = CARRY((\pwm_down|PWM|comp_tri [2] & (\pwm_down|down_deal|nege [1] & !\pwm_down|PWM|LessThan4~72COUT1_88 )) # (!\pwm_down|PWM|comp_tri [2] & ((\pwm_down|down_deal|nege [1]) # (!\pwm_down|PWM|LessThan4~72COUT1_88 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [2]),
	.datab(\pwm_down|down_deal|nege [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|LessThan4~72_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~72COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~65 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan4~67_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~67 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~67 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~67 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan4~67 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~67 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~67 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~67 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~67 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxii_lcell \pwm_down|PWM|LessThan4~62 (
// Equation(s):
// \pwm_down|PWM|LessThan4~62_cout0  = CARRY((\pwm_down|PWM|comp_tri [3] & ((!\pwm_down|PWM|LessThan4~67_cout ) # (!\pwm_down|down_deal|nege [2]))) # (!\pwm_down|PWM|comp_tri [3] & (!\pwm_down|down_deal|nege [2] & !\pwm_down|PWM|LessThan4~67_cout )))
// \pwm_down|PWM|LessThan4~62COUT1_90  = CARRY((\pwm_down|PWM|comp_tri [3] & ((!\pwm_down|PWM|LessThan4~67_cout ) # (!\pwm_down|down_deal|nege [2]))) # (!\pwm_down|PWM|comp_tri [3] & (!\pwm_down|down_deal|nege [2] & !\pwm_down|PWM|LessThan4~67_cout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [3]),
	.datab(\pwm_down|down_deal|nege [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~67_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~60 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~62_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~62COUT1_90 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~62 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~62 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan4~62 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~62 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~62 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~62 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxii_lcell \pwm_down|PWM|LessThan4~57 (
// Equation(s):
// \pwm_down|PWM|LessThan4~57_cout0  = CARRY((\pwm_down|PWM|comp_tri [4] & (\pwm_down|down_deal|nege [3] & !\pwm_down|PWM|LessThan4~62_cout0 )) # (!\pwm_down|PWM|comp_tri [4] & ((\pwm_down|down_deal|nege [3]) # (!\pwm_down|PWM|LessThan4~62_cout0 ))))
// \pwm_down|PWM|LessThan4~57COUT1_92  = CARRY((\pwm_down|PWM|comp_tri [4] & (\pwm_down|down_deal|nege [3] & !\pwm_down|PWM|LessThan4~62COUT1_90 )) # (!\pwm_down|PWM|comp_tri [4] & ((\pwm_down|down_deal|nege [3]) # (!\pwm_down|PWM|LessThan4~62COUT1_90 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [4]),
	.datab(\pwm_down|down_deal|nege [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~67_cout ),
	.cin0(\pwm_down|PWM|LessThan4~62_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~62COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~55 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~57_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~57COUT1_92 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~57 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~57 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~57 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~57 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan4~57 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~57 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~57 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~57 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxii_lcell \pwm_down|PWM|LessThan4~52 (
// Equation(s):
// \pwm_down|PWM|LessThan4~52_cout0  = CARRY((\pwm_down|down_deal|nege [4] & (\pwm_down|PWM|comp_tri [5] & !\pwm_down|PWM|LessThan4~57_cout0 )) # (!\pwm_down|down_deal|nege [4] & ((\pwm_down|PWM|comp_tri [5]) # (!\pwm_down|PWM|LessThan4~57_cout0 ))))
// \pwm_down|PWM|LessThan4~52COUT1_94  = CARRY((\pwm_down|down_deal|nege [4] & (\pwm_down|PWM|comp_tri [5] & !\pwm_down|PWM|LessThan4~57COUT1_92 )) # (!\pwm_down|down_deal|nege [4] & ((\pwm_down|PWM|comp_tri [5]) # (!\pwm_down|PWM|LessThan4~57COUT1_92 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [4]),
	.datab(\pwm_down|PWM|comp_tri [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~67_cout ),
	.cin0(\pwm_down|PWM|LessThan4~57_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~57COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~50 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~52_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~52COUT1_94 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~52 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~52 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~52 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~52 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan4~52 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~52 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~52 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~52 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxii_lcell \pwm_down|PWM|LessThan4~47 (
// Equation(s):
// \pwm_down|PWM|LessThan4~47_cout0  = CARRY((\pwm_down|PWM|comp_tri [6] & (\pwm_down|down_deal|nege [5] & !\pwm_down|PWM|LessThan4~52_cout0 )) # (!\pwm_down|PWM|comp_tri [6] & ((\pwm_down|down_deal|nege [5]) # (!\pwm_down|PWM|LessThan4~52_cout0 ))))
// \pwm_down|PWM|LessThan4~47COUT1_96  = CARRY((\pwm_down|PWM|comp_tri [6] & (\pwm_down|down_deal|nege [5] & !\pwm_down|PWM|LessThan4~52COUT1_94 )) # (!\pwm_down|PWM|comp_tri [6] & ((\pwm_down|down_deal|nege [5]) # (!\pwm_down|PWM|LessThan4~52COUT1_94 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [6]),
	.datab(\pwm_down|down_deal|nege [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~67_cout ),
	.cin0(\pwm_down|PWM|LessThan4~52_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~52COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~45 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~47_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~47COUT1_96 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~47 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~47 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~47 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~47 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan4~47 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~47 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~47 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~47 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxii_lcell \pwm_down|PWM|LessThan4~42 (
// Equation(s):
// \pwm_down|PWM|LessThan4~42_cout  = CARRY((\pwm_down|down_deal|nege [6] & (\pwm_down|PWM|comp_tri [7] & !\pwm_down|PWM|LessThan4~47COUT1_96 )) # (!\pwm_down|down_deal|nege [6] & ((\pwm_down|PWM|comp_tri [7]) # (!\pwm_down|PWM|LessThan4~47COUT1_96 ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [6]),
	.datab(\pwm_down|PWM|comp_tri [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~67_cout ),
	.cin0(\pwm_down|PWM|LessThan4~47_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~47COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~40 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan4~42_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~42 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~42 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~42 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~42 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan4~42 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~42 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~42 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~42 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxii_lcell \pwm_down|PWM|LessThan4~37 (
// Equation(s):
// \pwm_down|PWM|LessThan4~37_cout0  = CARRY((\pwm_down|down_deal|nege [7] & ((!\pwm_down|PWM|LessThan4~42_cout ) # (!\pwm_down|PWM|comp_tri [8]))) # (!\pwm_down|down_deal|nege [7] & (!\pwm_down|PWM|comp_tri [8] & !\pwm_down|PWM|LessThan4~42_cout )))
// \pwm_down|PWM|LessThan4~37COUT1_98  = CARRY((\pwm_down|down_deal|nege [7] & ((!\pwm_down|PWM|LessThan4~42_cout ) # (!\pwm_down|PWM|comp_tri [8]))) # (!\pwm_down|down_deal|nege [7] & (!\pwm_down|PWM|comp_tri [8] & !\pwm_down|PWM|LessThan4~42_cout )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [7]),
	.datab(\pwm_down|PWM|comp_tri [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~42_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~35 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~37_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~37COUT1_98 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~37 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~37 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan4~37 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~37 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~37 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~37 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxii_lcell \pwm_down|PWM|LessThan4~32 (
// Equation(s):
// \pwm_down|PWM|LessThan4~32_cout0  = CARRY((\pwm_down|PWM|comp_tri [9] & ((!\pwm_down|PWM|LessThan4~37_cout0 ) # (!\pwm_down|down_deal|nege [8]))) # (!\pwm_down|PWM|comp_tri [9] & (!\pwm_down|down_deal|nege [8] & !\pwm_down|PWM|LessThan4~37_cout0 )))
// \pwm_down|PWM|LessThan4~32COUT1_100  = CARRY((\pwm_down|PWM|comp_tri [9] & ((!\pwm_down|PWM|LessThan4~37COUT1_98 ) # (!\pwm_down|down_deal|nege [8]))) # (!\pwm_down|PWM|comp_tri [9] & (!\pwm_down|down_deal|nege [8] & !\pwm_down|PWM|LessThan4~37COUT1_98 
// )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [9]),
	.datab(\pwm_down|down_deal|nege [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~42_cout ),
	.cin0(\pwm_down|PWM|LessThan4~37_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~37COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~30 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~32_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~32COUT1_100 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~32 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~32 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~32 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~32 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan4~32 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~32 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~32 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~32 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \pwm_down|PWM|LessThan4~27 (
// Equation(s):
// \pwm_down|PWM|LessThan4~27_cout0  = CARRY((\pwm_down|down_deal|nege [9] & ((!\pwm_down|PWM|LessThan4~32_cout0 ) # (!\pwm_down|PWM|comp_tri [10]))) # (!\pwm_down|down_deal|nege [9] & (!\pwm_down|PWM|comp_tri [10] & !\pwm_down|PWM|LessThan4~32_cout0 )))
// \pwm_down|PWM|LessThan4~27COUT1_102  = CARRY((\pwm_down|down_deal|nege [9] & ((!\pwm_down|PWM|LessThan4~32COUT1_100 ) # (!\pwm_down|PWM|comp_tri [10]))) # (!\pwm_down|down_deal|nege [9] & (!\pwm_down|PWM|comp_tri [10] & 
// !\pwm_down|PWM|LessThan4~32COUT1_100 )))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [9]),
	.datab(\pwm_down|PWM|comp_tri [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~42_cout ),
	.cin0(\pwm_down|PWM|LessThan4~32_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~32COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~25 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~27_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~27COUT1_102 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~27 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~27 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~27 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~27 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan4~27 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~27 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~27 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~27 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \pwm_down|PWM|LessThan4~22 (
// Equation(s):
// \pwm_down|PWM|LessThan4~22_cout0  = CARRY((\pwm_down|PWM|comp_tri [11] & ((!\pwm_down|PWM|LessThan4~27_cout0 ) # (!\pwm_down|down_deal|nege [10]))) # (!\pwm_down|PWM|comp_tri [11] & (!\pwm_down|down_deal|nege [10] & !\pwm_down|PWM|LessThan4~27_cout0 )))
// \pwm_down|PWM|LessThan4~22COUT1_104  = CARRY((\pwm_down|PWM|comp_tri [11] & ((!\pwm_down|PWM|LessThan4~27COUT1_102 ) # (!\pwm_down|down_deal|nege [10]))) # (!\pwm_down|PWM|comp_tri [11] & (!\pwm_down|down_deal|nege [10] & 
// !\pwm_down|PWM|LessThan4~27COUT1_102 )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [11]),
	.datab(\pwm_down|down_deal|nege [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~42_cout ),
	.cin0(\pwm_down|PWM|LessThan4~27_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~27COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~20 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~22_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~22COUT1_104 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~22 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~22 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~22 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~22 .lut_mask = "ff2b";
defparam \pwm_down|PWM|LessThan4~22 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~22 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~22 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~22 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxii_lcell \pwm_down|PWM|LessThan4~17 (
// Equation(s):
// \pwm_down|PWM|LessThan4~17_cout  = CARRY((\pwm_down|PWM|comp_tri [12] & (\pwm_down|down_deal|nege [11] & !\pwm_down|PWM|LessThan4~22COUT1_104 )) # (!\pwm_down|PWM|comp_tri [12] & ((\pwm_down|down_deal|nege [11]) # (!\pwm_down|PWM|LessThan4~22COUT1_104 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [12]),
	.datab(\pwm_down|down_deal|nege [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~42_cout ),
	.cin0(\pwm_down|PWM|LessThan4~22_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~22COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~15 ),
	.regout(),
	.cout(\pwm_down|PWM|LessThan4~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~17 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~17 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~17 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~17 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan4~17 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~17 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~17 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~17 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \pwm_down|PWM|LessThan4~12 (
// Equation(s):
// \pwm_down|PWM|LessThan4~12_cout0  = CARRY((\pwm_down|down_deal|nege [12] & (\pwm_down|PWM|comp_tri [13] & !\pwm_down|PWM|LessThan4~17_cout )) # (!\pwm_down|down_deal|nege [12] & ((\pwm_down|PWM|comp_tri [13]) # (!\pwm_down|PWM|LessThan4~17_cout ))))
// \pwm_down|PWM|LessThan4~12COUT1_106  = CARRY((\pwm_down|down_deal|nege [12] & (\pwm_down|PWM|comp_tri [13] & !\pwm_down|PWM|LessThan4~17_cout )) # (!\pwm_down|down_deal|nege [12] & ((\pwm_down|PWM|comp_tri [13]) # (!\pwm_down|PWM|LessThan4~17_cout ))))

	.clk(gnd),
	.dataa(\pwm_down|down_deal|nege [12]),
	.datab(\pwm_down|PWM|comp_tri [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~10 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~12_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~12COUT1_106 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~12 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~12 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan4~12 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~12 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~12 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \pwm_down|PWM|LessThan4~7 (
// Equation(s):
// \pwm_down|PWM|LessThan4~7_cout0  = CARRY((\pwm_down|PWM|comp_tri [14] & (\pwm_down|down_deal|nege [13] & !\pwm_down|PWM|LessThan4~12_cout0 )) # (!\pwm_down|PWM|comp_tri [14] & ((\pwm_down|down_deal|nege [13]) # (!\pwm_down|PWM|LessThan4~12_cout0 ))))
// \pwm_down|PWM|LessThan4~7COUT1_108  = CARRY((\pwm_down|PWM|comp_tri [14] & (\pwm_down|down_deal|nege [13] & !\pwm_down|PWM|LessThan4~12COUT1_106 )) # (!\pwm_down|PWM|comp_tri [14] & ((\pwm_down|down_deal|nege [13]) # (!\pwm_down|PWM|LessThan4~12COUT1_106 
// ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|comp_tri [14]),
	.datab(\pwm_down|down_deal|nege [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~17_cout ),
	.cin0(\pwm_down|PWM|LessThan4~12_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~12COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~5 ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|LessThan4~7_cout0 ),
	.cout1(\pwm_down|PWM|LessThan4~7COUT1_108 ));
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~7 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~7 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~7 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~7 .lut_mask = "ff4d";
defparam \pwm_down|PWM|LessThan4~7 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|LessThan4~7 .output_mode = "none";
defparam \pwm_down|PWM|LessThan4~7 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~7 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \pwm_down|PWM|LessThan4~0 (
// Equation(s):
// \pwm_down|PWM|LessThan4~0_combout  = ((\pwm_down|down_deal|nege [14] & (!(!\pwm_down|PWM|LessThan4~17_cout  & \pwm_down|PWM|LessThan4~7_cout0 ) # (\pwm_down|PWM|LessThan4~17_cout  & \pwm_down|PWM|LessThan4~7COUT1_108 ) & \pwm_down|PWM|comp_tri [15])) # 
// (!\pwm_down|down_deal|nege [14] & ((\pwm_down|PWM|comp_tri [15]) # (!(!\pwm_down|PWM|LessThan4~17_cout  & \pwm_down|PWM|LessThan4~7_cout0 ) # (\pwm_down|PWM|LessThan4~17_cout  & \pwm_down|PWM|LessThan4~7COUT1_108 )))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|nege [14]),
	.datac(vcc),
	.datad(\pwm_down|PWM|comp_tri [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|LessThan4~17_cout ),
	.cin0(\pwm_down|PWM|LessThan4~7_cout0 ),
	.cin1(\pwm_down|PWM|LessThan4~7COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan4~0 .cin0_used = "true";
defparam \pwm_down|PWM|LessThan4~0 .cin1_used = "true";
defparam \pwm_down|PWM|LessThan4~0 .cin_used = "true";
defparam \pwm_down|PWM|LessThan4~0 .lut_mask = "3f03";
defparam \pwm_down|PWM|LessThan4~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan4~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan4~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan4~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxii_lcell \pwm_down|PWM|PA2~0 (
// Equation(s):
// \pwm_down|PWM|PA2~0_combout  = (\pwm_down|PWM|DIR~regout  & ((\pwm_down|PWM|PA2~regout ) # ((\pwm_down|PWM|LessThan4~0_combout )))) # (!\pwm_down|PWM|DIR~regout  & (\pwm_down|PWM|PA2~regout  & (!\pwm_down|PWM|LessThan5~0_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|DIR~regout ),
	.datab(\pwm_down|PWM|PA2~regout ),
	.datac(\pwm_down|PWM|LessThan5~0_combout ),
	.datad(\pwm_down|PWM|LessThan4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|PA2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|PA2~0 .lut_mask = "ae8c";
defparam \pwm_down|PWM|PA2~0 .operation_mode = "normal";
defparam \pwm_down|PWM|PA2~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|PA2~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|PA2~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|PA2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxii_lcell \pwm_down|PWM|PA2 (
// Equation(s):
// \pwm_down|PWM|PA2~regout  = DFFEAS((!\pwm_down|down_deal|nege [15] & (((\pwm_down|PWM|LessThan3~0_combout  & \pwm_down|PWM|PA2~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|nege [15]),
	.datab(vcc),
	.datac(\pwm_down|PWM|LessThan3~0_combout ),
	.datad(\pwm_down|PWM|PA2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|PA2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|PA2 .lut_mask = "5000";
defparam \pwm_down|PWM|PA2 .operation_mode = "normal";
defparam \pwm_down|PWM|PA2 .output_mode = "reg_only";
defparam \pwm_down|PWM|PA2 .register_cascade_mode = "off";
defparam \pwm_down|PWM|PA2 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|PA2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N7
maxii_lcell \pwm_down|PWM|Equal6~0 (
// Equation(s):
// \pwm_down|PWM|Equal6~0_combout  = (((!\pwm_down|PWM|d_data2 [2] & !\pwm_down|PWM|d_data2 [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|d_data2 [2]),
	.datad(\pwm_down|PWM|d_data2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal6~0 .lut_mask = "000f";
defparam \pwm_down|PWM|Equal6~0 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal6~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal6~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal6~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxii_lcell \pwm_down|PWM|Add5~0 (
// Equation(s):
// \pwm_down|PWM|Add5~0_combout  = (\pwm_down|PWM|d_data2 [5] $ ((\pwm_down|PWM|Add5~56 )))
// \pwm_down|PWM|Add5~2  = CARRY(((!\pwm_down|PWM|Add5~56 ) # (!\pwm_down|PWM|d_data2 [5])))
// \pwm_down|PWM|Add5~2COUT1_78  = CARRY(((!\pwm_down|PWM|Add5~56 ) # (!\pwm_down|PWM|d_data2 [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add5~56 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~0_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add5~2 ),
	.cout1(\pwm_down|PWM|Add5~2COUT1_78 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add5~0 .cin_used = "true";
defparam \pwm_down|PWM|Add5~0 .lut_mask = "3c3f";
defparam \pwm_down|PWM|Add5~0 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add5~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~0 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N9
maxii_lcell \pwm_down|PWM|Add5~5 (
// Equation(s):
// \pwm_down|PWM|Add5~5_combout  = (\pwm_down|PWM|LessThan7~1_combout  & (((\pwm_down|PWM|Add5~0_combout  & !\pwm_down|PWM|d_data2 [9]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan7~1_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~0_combout ),
	.datad(\pwm_down|PWM|d_data2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~5 .lut_mask = "00a0";
defparam \pwm_down|PWM|Add5~5 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~5 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~5 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~5 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N0
maxii_lcell \pwm_down|PWM|d_data2[0] (
// Equation(s):
// \pwm_down|PWM|d_data2 [0] = DFFEAS(((!\pwm_down|PWM|d_data2 [0])), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add5~35_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )
// \pwm_down|PWM|d_data2[0]~11  = CARRY(((\pwm_down|PWM|d_data2 [0])))
// \pwm_down|PWM|d_data2[0]~11COUT1_31  = CARRY(((\pwm_down|PWM|d_data2 [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [0]),
	.datac(\pwm_down|PWM|Add5~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [0]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data2[0]~11 ),
	.cout1(\pwm_down|PWM|d_data2[0]~11COUT1_31 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[0] .lut_mask = "33cc";
defparam \pwm_down|PWM|d_data2[0] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data2[0] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[0] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[0] .sum_lutc_input = "datac";
defparam \pwm_down|PWM|d_data2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N1
maxii_lcell \pwm_down|PWM|d_data2[1] (
// Equation(s):
// \pwm_down|PWM|d_data2 [1] = DFFEAS((\pwm_down|PWM|d_data2 [1] $ ((!\pwm_down|PWM|d_data2[0]~11 ))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add5~41_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )
// \pwm_down|PWM|d_data2[1]~13  = CARRY(((!\pwm_down|PWM|d_data2 [1] & !\pwm_down|PWM|d_data2[0]~11 )))
// \pwm_down|PWM|d_data2[1]~13COUT1_33  = CARRY(((!\pwm_down|PWM|d_data2 [1] & !\pwm_down|PWM|d_data2[0]~11COUT1_31 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [1]),
	.datac(\pwm_down|PWM|Add5~41_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|d_data2[0]~11 ),
	.cin1(\pwm_down|PWM|d_data2[0]~11COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [1]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data2[1]~13 ),
	.cout1(\pwm_down|PWM|d_data2[1]~13COUT1_33 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[1] .cin0_used = "true";
defparam \pwm_down|PWM|d_data2[1] .cin1_used = "true";
defparam \pwm_down|PWM|d_data2[1] .lut_mask = "c303";
defparam \pwm_down|PWM|d_data2[1] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data2[1] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[1] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[1] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data2[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N2
maxii_lcell \pwm_down|PWM|d_data2[2] (
// Equation(s):
// \pwm_down|PWM|d_data2 [2] = DFFEAS((\pwm_down|PWM|d_data2 [2] $ ((\pwm_down|PWM|d_data2[1]~13 ))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add5~23_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )
// \pwm_down|PWM|d_data2[2]~7  = CARRY(((\pwm_down|PWM|d_data2 [2]) # (!\pwm_down|PWM|d_data2[1]~13 )))
// \pwm_down|PWM|d_data2[2]~7COUT1_35  = CARRY(((\pwm_down|PWM|d_data2 [2]) # (!\pwm_down|PWM|d_data2[1]~13COUT1_33 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [2]),
	.datac(\pwm_down|PWM|Add5~23_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|d_data2[1]~13 ),
	.cin1(\pwm_down|PWM|d_data2[1]~13COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [2]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data2[2]~7 ),
	.cout1(\pwm_down|PWM|d_data2[2]~7COUT1_35 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[2] .cin0_used = "true";
defparam \pwm_down|PWM|d_data2[2] .cin1_used = "true";
defparam \pwm_down|PWM|d_data2[2] .lut_mask = "3ccf";
defparam \pwm_down|PWM|d_data2[2] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data2[2] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[2] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[2] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N3
maxii_lcell \pwm_down|PWM|d_data2[3] (
// Equation(s):
// \pwm_down|PWM|d_data2 [3] = DFFEAS(\pwm_down|PWM|d_data2 [3] $ ((((!\pwm_down|PWM|d_data2[2]~7 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add5~53_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )
// \pwm_down|PWM|d_data2[3]~17  = CARRY((!\pwm_down|PWM|d_data2 [3] & ((!\pwm_down|PWM|d_data2[2]~7 ))))
// \pwm_down|PWM|d_data2[3]~17COUT1_37  = CARRY((!\pwm_down|PWM|d_data2 [3] & ((!\pwm_down|PWM|d_data2[2]~7COUT1_35 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data2 [3]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~53_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|d_data2[2]~7 ),
	.cin1(\pwm_down|PWM|d_data2[2]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [3]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data2[3]~17 ),
	.cout1(\pwm_down|PWM|d_data2[3]~17COUT1_37 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[3] .cin0_used = "true";
defparam \pwm_down|PWM|d_data2[3] .cin1_used = "true";
defparam \pwm_down|PWM|d_data2[3] .lut_mask = "a505";
defparam \pwm_down|PWM|d_data2[3] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data2[3] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[3] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[3] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N4
maxii_lcell \pwm_down|PWM|d_data2[4] (
// Equation(s):
// \pwm_down|PWM|d_data2 [4] = DFFEAS(\pwm_down|PWM|d_data2 [4] $ ((((\pwm_down|PWM|d_data2[3]~17 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add5~59_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )
// \pwm_down|PWM|d_data2[4]~19  = CARRY((\pwm_down|PWM|d_data2 [4]) # ((!\pwm_down|PWM|d_data2[3]~17COUT1_37 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data2 [4]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~59_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|d_data2[3]~17 ),
	.cin1(\pwm_down|PWM|d_data2[3]~17COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [4]),
	.cout(\pwm_down|PWM|d_data2[4]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[4] .cin0_used = "true";
defparam \pwm_down|PWM|d_data2[4] .cin1_used = "true";
defparam \pwm_down|PWM|d_data2[4] .lut_mask = "5aaf";
defparam \pwm_down|PWM|d_data2[4] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data2[4] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[4] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[4] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N5
maxii_lcell \pwm_down|PWM|d_data2[5] (
// Equation(s):
// \pwm_down|PWM|d_data2 [5] = DFFEAS(\pwm_down|PWM|d_data2 [5] $ ((((!\pwm_down|PWM|d_data2[4]~19 )))), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Add5~5_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )
// \pwm_down|PWM|d_data2[5]~1  = CARRY((!\pwm_down|PWM|d_data2 [5] & ((!\pwm_down|PWM|d_data2[4]~19 ))))
// \pwm_down|PWM|d_data2[5]~1COUT1_39  = CARRY((!\pwm_down|PWM|d_data2 [5] & ((!\pwm_down|PWM|d_data2[4]~19 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data2 [5]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data2[4]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [5]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data2[5]~1 ),
	.cout1(\pwm_down|PWM|d_data2[5]~1COUT1_39 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[5] .cin_used = "true";
defparam \pwm_down|PWM|d_data2[5] .lut_mask = "a505";
defparam \pwm_down|PWM|d_data2[5] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data2[5] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[5] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[5] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N6
maxii_lcell \pwm_down|PWM|Add5~6 (
// Equation(s):
// \pwm_down|PWM|Add5~6_combout  = \pwm_down|PWM|d_data2 [6] $ ((((!(!\pwm_down|PWM|Add5~56  & \pwm_down|PWM|Add5~2 ) # (\pwm_down|PWM|Add5~56  & \pwm_down|PWM|Add5~2COUT1_78 )))))
// \pwm_down|PWM|Add5~8  = CARRY((\pwm_down|PWM|d_data2 [6] & ((!\pwm_down|PWM|Add5~2 ))))
// \pwm_down|PWM|Add5~8COUT1_80  = CARRY((\pwm_down|PWM|d_data2 [6] & ((!\pwm_down|PWM|Add5~2COUT1_78 ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add5~56 ),
	.cin0(\pwm_down|PWM|Add5~2 ),
	.cin1(\pwm_down|PWM|Add5~2COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~6_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add5~8 ),
	.cout1(\pwm_down|PWM|Add5~8COUT1_80 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add5~6 .cin0_used = "true";
defparam \pwm_down|PWM|Add5~6 .cin1_used = "true";
defparam \pwm_down|PWM|Add5~6 .cin_used = "true";
defparam \pwm_down|PWM|Add5~6 .lut_mask = "a50a";
defparam \pwm_down|PWM|Add5~6 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add5~6 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~6 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~6 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add5~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N7
maxii_lcell \pwm_down|PWM|Add5~11 (
// Equation(s):
// \pwm_down|PWM|Add5~11_combout  = (\pwm_down|PWM|LessThan7~1_combout  & (((\pwm_down|PWM|Add5~6_combout  & !\pwm_down|PWM|d_data2 [9]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan7~1_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~6_combout ),
	.datad(\pwm_down|PWM|d_data2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~11 .lut_mask = "00a0";
defparam \pwm_down|PWM|Add5~11 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~11 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~11 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~11 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N6
maxii_lcell \pwm_down|PWM|d_data2[6] (
// Equation(s):
// \pwm_down|PWM|d_data2 [6] = DFFEAS(\pwm_down|PWM|d_data2 [6] $ (((((!\pwm_down|PWM|d_data2[4]~19  & \pwm_down|PWM|d_data2[5]~1 ) # (\pwm_down|PWM|d_data2[4]~19  & \pwm_down|PWM|d_data2[5]~1COUT1_39 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|PWM|Add5~11_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )
// \pwm_down|PWM|d_data2[6]~3  = CARRY((\pwm_down|PWM|d_data2 [6]) # ((!\pwm_down|PWM|d_data2[5]~1 )))
// \pwm_down|PWM|d_data2[6]~3COUT1_41  = CARRY((\pwm_down|PWM|d_data2 [6]) # ((!\pwm_down|PWM|d_data2[5]~1COUT1_39 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data2 [6]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~11_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data2[4]~19 ),
	.cin0(\pwm_down|PWM|d_data2[5]~1 ),
	.cin1(\pwm_down|PWM|d_data2[5]~1COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [6]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data2[6]~3 ),
	.cout1(\pwm_down|PWM|d_data2[6]~3COUT1_41 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[6] .cin0_used = "true";
defparam \pwm_down|PWM|d_data2[6] .cin1_used = "true";
defparam \pwm_down|PWM|d_data2[6] .cin_used = "true";
defparam \pwm_down|PWM|d_data2[6] .lut_mask = "5aaf";
defparam \pwm_down|PWM|d_data2[6] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data2[6] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[6] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[6] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxii_lcell \pwm_down|PWM|Add5~12 (
// Equation(s):
// \pwm_down|PWM|Add5~12_combout  = \pwm_down|PWM|d_data2 [7] $ (((((!\pwm_down|PWM|Add5~56  & \pwm_down|PWM|Add5~8 ) # (\pwm_down|PWM|Add5~56  & \pwm_down|PWM|Add5~8COUT1_80 )))))
// \pwm_down|PWM|Add5~14  = CARRY(((!\pwm_down|PWM|Add5~8 )) # (!\pwm_down|PWM|d_data2 [7]))
// \pwm_down|PWM|Add5~14COUT1_82  = CARRY(((!\pwm_down|PWM|Add5~8COUT1_80 )) # (!\pwm_down|PWM|d_data2 [7]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add5~56 ),
	.cin0(\pwm_down|PWM|Add5~8 ),
	.cin1(\pwm_down|PWM|Add5~8COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~12_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add5~14 ),
	.cout1(\pwm_down|PWM|Add5~14COUT1_82 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add5~12 .cin0_used = "true";
defparam \pwm_down|PWM|Add5~12 .cin1_used = "true";
defparam \pwm_down|PWM|Add5~12 .cin_used = "true";
defparam \pwm_down|PWM|Add5~12 .lut_mask = "5a5f";
defparam \pwm_down|PWM|Add5~12 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add5~12 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~12 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add5~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
maxii_lcell \pwm_down|PWM|Add5~17 (
// Equation(s):
// \pwm_down|PWM|Add5~17_combout  = (\pwm_down|PWM|Add5~12_combout  & (((\pwm_down|PWM|LessThan7~1_combout  & !\pwm_down|PWM|d_data2 [9]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|Add5~12_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|LessThan7~1_combout ),
	.datad(\pwm_down|PWM|d_data2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~17 .lut_mask = "00a0";
defparam \pwm_down|PWM|Add5~17 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~17 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~17 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~17 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
maxii_lcell \pwm_down|PWM|d_data2[7] (
// Equation(s):
// \pwm_down|PWM|d_data2 [7] = DFFEAS((\pwm_down|PWM|d_data2 [7] $ ((!(!\pwm_down|PWM|d_data2[4]~19  & \pwm_down|PWM|d_data2[6]~3 ) # (\pwm_down|PWM|d_data2[4]~19  & \pwm_down|PWM|d_data2[6]~3COUT1_41 )))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|PWM|Add5~17_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )
// \pwm_down|PWM|d_data2[7]~5  = CARRY(((!\pwm_down|PWM|d_data2 [7] & !\pwm_down|PWM|d_data2[6]~3 )))
// \pwm_down|PWM|d_data2[7]~5COUT1_43  = CARRY(((!\pwm_down|PWM|d_data2 [7] & !\pwm_down|PWM|d_data2[6]~3COUT1_41 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [7]),
	.datac(\pwm_down|PWM|Add5~17_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data2[4]~19 ),
	.cin0(\pwm_down|PWM|d_data2[6]~3 ),
	.cin1(\pwm_down|PWM|d_data2[6]~3COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [7]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data2[7]~5 ),
	.cout1(\pwm_down|PWM|d_data2[7]~5COUT1_43 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[7] .cin0_used = "true";
defparam \pwm_down|PWM|d_data2[7] .cin1_used = "true";
defparam \pwm_down|PWM|d_data2[7] .cin_used = "true";
defparam \pwm_down|PWM|d_data2[7] .lut_mask = "c303";
defparam \pwm_down|PWM|d_data2[7] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data2[7] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[7] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[7] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data2[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N9
maxii_lcell \pwm_down|PWM|LessThan7~0 (
// Equation(s):
// \pwm_down|PWM|LessThan7~0_combout  = (!\pwm_down|PWM|d_data2 [5] & (((!\pwm_down|PWM|d_data2 [7] & !\pwm_down|PWM|d_data2 [6]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [5]),
	.datab(vcc),
	.datac(\pwm_down|PWM|d_data2 [7]),
	.datad(\pwm_down|PWM|d_data2 [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan7~0 .lut_mask = "0005";
defparam \pwm_down|PWM|LessThan7~0 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan7~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan7~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan7~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
maxii_lcell \pwm_down|PWM|Equal6~1 (
// Equation(s):
// \pwm_down|PWM|Equal6~1_combout  = (!\pwm_down|PWM|d_data2 [0] & (!\pwm_down|PWM|d_data2 [1] & (\pwm_down|PWM|Equal6~0_combout  & \pwm_down|PWM|LessThan7~0_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [0]),
	.datab(\pwm_down|PWM|d_data2 [1]),
	.datac(\pwm_down|PWM|Equal6~0_combout ),
	.datad(\pwm_down|PWM|LessThan7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal6~1 .lut_mask = "1000";
defparam \pwm_down|PWM|Equal6~1 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal6~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal6~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal6~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
maxii_lcell \pwm_down|PWM|Equal7~0 (
// Equation(s):
// \pwm_down|PWM|Equal7~0_combout  = (!\pwm_down|PWM|d_data2 [4] & (!\pwm_down|PWM|d_data2 [8] & (!\pwm_down|PWM|d_data2 [3] & \pwm_down|PWM|Equal6~1_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [4]),
	.datab(\pwm_down|PWM|d_data2 [8]),
	.datac(\pwm_down|PWM|d_data2 [3]),
	.datad(\pwm_down|PWM|Equal6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal7~0 .lut_mask = "0100";
defparam \pwm_down|PWM|Equal7~0 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal7~0 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal7~0 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal7~0 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
maxii_lcell \pwm_down|PWM|d_data2[9]~20 (
// Equation(s):
// \pwm_down|PWM|d_data2[9]~20_combout  = (((!\pwm_down|PWM|PA2~regout  & \pwm_down|PWM|Equal7~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|PA2~regout ),
	.datad(\pwm_down|PWM|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|d_data2[9]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[9]~20 .lut_mask = "0f00";
defparam \pwm_down|PWM|d_data2[9]~20 .operation_mode = "normal";
defparam \pwm_down|PWM|d_data2[9]~20 .output_mode = "comb_only";
defparam \pwm_down|PWM|d_data2[9]~20 .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[9]~20 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|d_data2[9]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \pwm_down|PWM|Add5~36 (
// Equation(s):
// \pwm_down|PWM|Add5~36_combout  = \pwm_down|PWM|d_data2 [1] $ ((((\pwm_down|PWM|Add5~32 ))))
// \pwm_down|PWM|Add5~38  = CARRY(((!\pwm_down|PWM|Add5~32 )) # (!\pwm_down|PWM|d_data2 [1]))
// \pwm_down|PWM|Add5~38COUT1_72  = CARRY(((!\pwm_down|PWM|Add5~32COUT1_70 )) # (!\pwm_down|PWM|d_data2 [1]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add5~32 ),
	.cin1(\pwm_down|PWM|Add5~32COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~36_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add5~38 ),
	.cout1(\pwm_down|PWM|Add5~38COUT1_72 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add5~36 .cin0_used = "true";
defparam \pwm_down|PWM|Add5~36 .cin1_used = "true";
defparam \pwm_down|PWM|Add5~36 .lut_mask = "5a5f";
defparam \pwm_down|PWM|Add5~36 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add5~36 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~36 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~36 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add5~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N0
maxii_lcell \pwm_down|PWM|Add5~41 (
// Equation(s):
// \pwm_down|PWM|Add5~41_combout  = ((!\pwm_down|PWM|d_data2 [9] & (\pwm_down|PWM|Add5~36_combout  & \pwm_down|PWM|LessThan7~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [9]),
	.datac(\pwm_down|PWM|Add5~36_combout ),
	.datad(\pwm_down|PWM|LessThan7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~41 .lut_mask = "3000";
defparam \pwm_down|PWM|Add5~41 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~41 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~41 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~41 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \pwm_down|PWM|Add5~18 (
// Equation(s):
// \pwm_down|PWM|Add5~18_combout  = (\pwm_down|PWM|d_data2 [2] $ ((!\pwm_down|PWM|Add5~38 )))
// \pwm_down|PWM|Add5~20  = CARRY(((\pwm_down|PWM|d_data2 [2] & !\pwm_down|PWM|Add5~38 )))
// \pwm_down|PWM|Add5~20COUT1_74  = CARRY(((\pwm_down|PWM|d_data2 [2] & !\pwm_down|PWM|Add5~38COUT1_72 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add5~38 ),
	.cin1(\pwm_down|PWM|Add5~38COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~18_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add5~20 ),
	.cout1(\pwm_down|PWM|Add5~20COUT1_74 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add5~18 .cin0_used = "true";
defparam \pwm_down|PWM|Add5~18 .cin1_used = "true";
defparam \pwm_down|PWM|Add5~18 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add5~18 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add5~18 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~18 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~18 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add5~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N1
maxii_lcell \pwm_down|PWM|Add5~23 (
// Equation(s):
// \pwm_down|PWM|Add5~23_combout  = ((!\pwm_down|PWM|d_data2 [9] & (\pwm_down|PWM|Add5~18_combout  & \pwm_down|PWM|LessThan7~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [9]),
	.datac(\pwm_down|PWM|Add5~18_combout ),
	.datad(\pwm_down|PWM|LessThan7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~23 .lut_mask = "3000";
defparam \pwm_down|PWM|Add5~23 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~23 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~23 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~23 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxii_lcell \pwm_down|PWM|Add5~48 (
// Equation(s):
// \pwm_down|PWM|Add5~48_combout  = \pwm_down|PWM|d_data2 [3] $ ((((\pwm_down|PWM|Add5~20 ))))
// \pwm_down|PWM|Add5~50  = CARRY(((!\pwm_down|PWM|Add5~20 )) # (!\pwm_down|PWM|d_data2 [3]))
// \pwm_down|PWM|Add5~50COUT1_76  = CARRY(((!\pwm_down|PWM|Add5~20COUT1_74 )) # (!\pwm_down|PWM|d_data2 [3]))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add5~20 ),
	.cin1(\pwm_down|PWM|Add5~20COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~48_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add5~50 ),
	.cout1(\pwm_down|PWM|Add5~50COUT1_76 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add5~48 .cin0_used = "true";
defparam \pwm_down|PWM|Add5~48 .cin1_used = "true";
defparam \pwm_down|PWM|Add5~48 .lut_mask = "5a5f";
defparam \pwm_down|PWM|Add5~48 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add5~48 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~48 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~48 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add5~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
maxii_lcell \pwm_down|PWM|Add5~53 (
// Equation(s):
// \pwm_down|PWM|Add5~53_combout  = ((\pwm_down|PWM|Add5~48_combout ) # ((\pwm_down|PWM|d_data2 [9]))) # (!\pwm_down|PWM|LessThan7~1_combout )

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan7~1_combout ),
	.datab(\pwm_down|PWM|Add5~48_combout ),
	.datac(vcc),
	.datad(\pwm_down|PWM|d_data2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~53 .lut_mask = "ffdd";
defparam \pwm_down|PWM|Add5~53 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~53 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~53 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~53 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxii_lcell \pwm_down|PWM|Add5~54 (
// Equation(s):
// \pwm_down|PWM|Add5~54_combout  = (\pwm_down|PWM|d_data2 [4] $ ((!\pwm_down|PWM|Add5~50 )))
// \pwm_down|PWM|Add5~56  = CARRY(((\pwm_down|PWM|d_data2 [4] & !\pwm_down|PWM|Add5~50COUT1_76 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\pwm_down|PWM|Add5~50 ),
	.cin1(\pwm_down|PWM|Add5~50COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~54_combout ),
	.regout(),
	.cout(\pwm_down|PWM|Add5~56 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~54 .cin0_used = "true";
defparam \pwm_down|PWM|Add5~54 .cin1_used = "true";
defparam \pwm_down|PWM|Add5~54 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add5~54 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add5~54 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~54 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~54 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add5~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxii_lcell \pwm_down|PWM|Add5~42 (
// Equation(s):
// \pwm_down|PWM|Add5~42_combout  = (\pwm_down|PWM|d_data2 [8] $ ((!(!\pwm_down|PWM|Add5~56  & \pwm_down|PWM|Add5~14 ) # (\pwm_down|PWM|Add5~56  & \pwm_down|PWM|Add5~14COUT1_82 ))))
// \pwm_down|PWM|Add5~44  = CARRY(((\pwm_down|PWM|d_data2 [8] & !\pwm_down|PWM|Add5~14 )))
// \pwm_down|PWM|Add5~44COUT1_84  = CARRY(((\pwm_down|PWM|d_data2 [8] & !\pwm_down|PWM|Add5~14COUT1_82 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add5~56 ),
	.cin0(\pwm_down|PWM|Add5~14 ),
	.cin1(\pwm_down|PWM|Add5~14COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~42_combout ),
	.regout(),
	.cout(),
	.cout0(\pwm_down|PWM|Add5~44 ),
	.cout1(\pwm_down|PWM|Add5~44COUT1_84 ));
// synopsys translate_off
defparam \pwm_down|PWM|Add5~42 .cin0_used = "true";
defparam \pwm_down|PWM|Add5~42 .cin1_used = "true";
defparam \pwm_down|PWM|Add5~42 .cin_used = "true";
defparam \pwm_down|PWM|Add5~42 .lut_mask = "c30c";
defparam \pwm_down|PWM|Add5~42 .operation_mode = "arithmetic";
defparam \pwm_down|PWM|Add5~42 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~42 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~42 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add5~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxii_lcell \pwm_down|PWM|Add5~24 (
// Equation(s):
// \pwm_down|PWM|Add5~24_combout  = (\pwm_down|PWM|d_data2 [9] $ (((!\pwm_down|PWM|Add5~56  & \pwm_down|PWM|Add5~44 ) # (\pwm_down|PWM|Add5~56  & \pwm_down|PWM|Add5~44COUT1_84 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\pwm_down|PWM|Add5~56 ),
	.cin0(\pwm_down|PWM|Add5~44 ),
	.cin1(\pwm_down|PWM|Add5~44COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~24 .cin0_used = "true";
defparam \pwm_down|PWM|Add5~24 .cin1_used = "true";
defparam \pwm_down|PWM|Add5~24 .cin_used = "true";
defparam \pwm_down|PWM|Add5~24 .lut_mask = "3c3c";
defparam \pwm_down|PWM|Add5~24 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~24 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~24 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~24 .sum_lutc_input = "cin";
defparam \pwm_down|PWM|Add5~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N3
maxii_lcell \pwm_down|PWM|Add5~29 (
// Equation(s):
// \pwm_down|PWM|Add5~29_combout  = ((!\pwm_down|PWM|d_data2 [9] & (\pwm_down|PWM|Add5~24_combout  & \pwm_down|PWM|LessThan7~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_down|PWM|d_data2 [9]),
	.datac(\pwm_down|PWM|Add5~24_combout ),
	.datad(\pwm_down|PWM|LessThan7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~29 .lut_mask = "3000";
defparam \pwm_down|PWM|Add5~29 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~29 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~29 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~29 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
maxii_lcell \pwm_down|PWM|d_data2[8] (
// Equation(s):
// \pwm_down|PWM|d_data2 [8] = DFFEAS(\pwm_down|PWM|d_data2 [8] $ (((((!\pwm_down|PWM|d_data2[4]~19  & \pwm_down|PWM|d_data2[7]~5 ) # (\pwm_down|PWM|d_data2[4]~19  & \pwm_down|PWM|d_data2[7]~5COUT1_43 ))))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|PWM|Add5~47_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )
// \pwm_down|PWM|d_data2[8]~15  = CARRY((\pwm_down|PWM|d_data2 [8]) # ((!\pwm_down|PWM|d_data2[7]~5 )))
// \pwm_down|PWM|d_data2[8]~15COUT1_45  = CARRY((\pwm_down|PWM|d_data2 [8]) # ((!\pwm_down|PWM|d_data2[7]~5COUT1_43 )))

	.clk(\clk~combout ),
	.dataa(\pwm_down|PWM|d_data2 [8]),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~47_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data2[4]~19 ),
	.cin0(\pwm_down|PWM|d_data2[7]~5 ),
	.cin1(\pwm_down|PWM|d_data2[7]~5COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [8]),
	.cout(),
	.cout0(\pwm_down|PWM|d_data2[8]~15 ),
	.cout1(\pwm_down|PWM|d_data2[8]~15COUT1_45 ));
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[8] .cin0_used = "true";
defparam \pwm_down|PWM|d_data2[8] .cin1_used = "true";
defparam \pwm_down|PWM|d_data2[8] .cin_used = "true";
defparam \pwm_down|PWM|d_data2[8] .lut_mask = "5aaf";
defparam \pwm_down|PWM|d_data2[8] .operation_mode = "arithmetic";
defparam \pwm_down|PWM|d_data2[8] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[8] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[8] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data2[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y9_N9
maxii_lcell \pwm_down|PWM|d_data2[9] (
// Equation(s):
// \pwm_down|PWM|d_data2 [9] = DFFEAS((((!\pwm_down|PWM|d_data2[4]~19  & \pwm_down|PWM|d_data2[8]~15 ) # (\pwm_down|PWM|d_data2[4]~19  & \pwm_down|PWM|d_data2[8]~15COUT1_45 ) $ (!\pwm_down|PWM|d_data2 [9]))), GLOBAL(\clk~combout ), VCC, , , 
// \pwm_down|PWM|Add5~29_combout , , \pwm_down|PWM|d_data2[9]~20_combout , \pwm_down|PWM|PA2~regout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~29_combout ),
	.datad(\pwm_down|PWM|d_data2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|PWM|d_data2[9]~20_combout ),
	.sload(\pwm_down|PWM|PA2~regout ),
	.ena(vcc),
	.cin(\pwm_down|PWM|d_data2[4]~19 ),
	.cin0(\pwm_down|PWM|d_data2[8]~15 ),
	.cin1(\pwm_down|PWM|d_data2[8]~15COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|d_data2 [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|d_data2[9] .cin0_used = "true";
defparam \pwm_down|PWM|d_data2[9] .cin1_used = "true";
defparam \pwm_down|PWM|d_data2[9] .cin_used = "true";
defparam \pwm_down|PWM|d_data2[9] .lut_mask = "f00f";
defparam \pwm_down|PWM|d_data2[9] .operation_mode = "normal";
defparam \pwm_down|PWM|d_data2[9] .output_mode = "reg_only";
defparam \pwm_down|PWM|d_data2[9] .register_cascade_mode = "off";
defparam \pwm_down|PWM|d_data2[9] .sum_lutc_input = "cin";
defparam \pwm_down|PWM|d_data2[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y8_N8
maxii_lcell \pwm_down|PWM|Add5~47 (
// Equation(s):
// \pwm_down|PWM|Add5~47_combout  = ((\pwm_down|PWM|d_data2 [9]) # ((\pwm_down|PWM|Add5~42_combout ))) # (!\pwm_down|PWM|LessThan7~1_combout )

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan7~1_combout ),
	.datab(\pwm_down|PWM|d_data2 [9]),
	.datac(\pwm_down|PWM|Add5~42_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~47 .lut_mask = "fdfd";
defparam \pwm_down|PWM|Add5~47 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~47 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~47 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~47 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N6
maxii_lcell \pwm_down|PWM|LessThan7~1 (
// Equation(s):
// \pwm_down|PWM|LessThan7~1_combout  = ((\pwm_down|PWM|LessThan7~0_combout  & ((!\pwm_down|PWM|d_data2 [3]) # (!\pwm_down|PWM|d_data2 [4])))) # (!\pwm_down|PWM|d_data2 [8])

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [4]),
	.datab(\pwm_down|PWM|d_data2 [8]),
	.datac(\pwm_down|PWM|d_data2 [3]),
	.datad(\pwm_down|PWM|LessThan7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|LessThan7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|LessThan7~1 .lut_mask = "7f33";
defparam \pwm_down|PWM|LessThan7~1 .operation_mode = "normal";
defparam \pwm_down|PWM|LessThan7~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|LessThan7~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|LessThan7~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|LessThan7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N2
maxii_lcell \pwm_down|PWM|Add5~59 (
// Equation(s):
// \pwm_down|PWM|Add5~59_combout  = (((\pwm_down|PWM|Add5~54_combout ) # (\pwm_down|PWM|d_data2 [9]))) # (!\pwm_down|PWM|LessThan7~1_combout )

	.clk(gnd),
	.dataa(\pwm_down|PWM|LessThan7~1_combout ),
	.datab(vcc),
	.datac(\pwm_down|PWM|Add5~54_combout ),
	.datad(\pwm_down|PWM|d_data2 [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Add5~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Add5~59 .lut_mask = "fff5";
defparam \pwm_down|PWM|Add5~59 .operation_mode = "normal";
defparam \pwm_down|PWM|Add5~59 .output_mode = "comb_only";
defparam \pwm_down|PWM|Add5~59 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Add5~59 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Add5~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
maxii_lcell \pwm_down|PWM|Equal6~2 (
// Equation(s):
// \pwm_down|PWM|Equal6~2_combout  = (\pwm_down|PWM|d_data2 [4] & (\pwm_down|PWM|d_data2 [8] & (\pwm_down|PWM|d_data2 [3] & \pwm_down|PWM|Equal6~1_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|d_data2 [4]),
	.datab(\pwm_down|PWM|d_data2 [8]),
	.datac(\pwm_down|PWM|d_data2 [3]),
	.datad(\pwm_down|PWM|Equal6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|Equal6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|Equal6~2 .lut_mask = "8000";
defparam \pwm_down|PWM|Equal6~2 .operation_mode = "normal";
defparam \pwm_down|PWM|Equal6~2 .output_mode = "comb_only";
defparam \pwm_down|PWM|Equal6~2 .register_cascade_mode = "off";
defparam \pwm_down|PWM|Equal6~2 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|Equal6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N6
maxii_lcell \pwm_down|PWM|always7~4 (
// Equation(s):
// \pwm_down|PWM|always7~4_combout  = (\pwm_down|PWM|check_data [9] & (\pwm_down|PWM|always7~0_combout  & ((\pwm_down|PWM|check_data [8]) # (!\pwm_down|PWM|always6~8_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [8]),
	.datab(\pwm_down|PWM|always6~8_combout ),
	.datac(\pwm_down|PWM|check_data [9]),
	.datad(\pwm_down|PWM|always7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~4 .lut_mask = "b000";
defparam \pwm_down|PWM|always7~4 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~4 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~4 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~4 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N3
maxii_lcell \pwm_down|PWM|always7~1 (
// Equation(s):
// \pwm_down|PWM|always7~1_combout  = (((!\pwm_down|PWM|check_data [7] & !\pwm_down|PWM|check_data [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|PWM|check_data [7]),
	.datad(\pwm_down|PWM|check_data [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~1 .lut_mask = "000f";
defparam \pwm_down|PWM|always7~1 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~1 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~1 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~1 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N2
maxii_lcell \pwm_down|PWM|always7~2 (
// Equation(s):
// \pwm_down|PWM|always7~2_combout  = (\pwm_down|PWM|always7~1_combout  & (((!\pwm_down|PWM|LessThan8~0_combout ) # (!\pwm_down|PWM|check_data [4])) # (!\pwm_down|PWM|check_data [5])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [5]),
	.datab(\pwm_down|PWM|check_data [4]),
	.datac(\pwm_down|PWM|LessThan8~0_combout ),
	.datad(\pwm_down|PWM|always7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~2 .lut_mask = "7f00";
defparam \pwm_down|PWM|always7~2 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~2 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~2 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~2 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
maxii_lcell \pwm_down|PWM|always7~3 (
// Equation(s):
// \pwm_down|PWM|always7~3_combout  = (!\pwm_down|PWM|check_data [10] & (!\pwm_down|PWM|check_data [11] & ((\pwm_down|PWM|always7~2_combout ) # (!\pwm_down|PWM|always6~17_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [10]),
	.datab(\pwm_down|PWM|check_data [11]),
	.datac(\pwm_down|PWM|always7~2_combout ),
	.datad(\pwm_down|PWM|always6~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~3 .lut_mask = "1011";
defparam \pwm_down|PWM|always7~3 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~3 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~3 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~3 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N9
maxii_lcell \pwm_down|PWM|always7~5 (
// Equation(s):
// \pwm_down|PWM|always7~5_combout  = (\pwm_down|PWM|check_data [12] & (((\pwm_down|PWM|always7~3_combout )) # (!\pwm_down|PWM|check_data [13]))) # (!\pwm_down|PWM|check_data [12] & ((\pwm_down|PWM|check_data [13]) # ((\pwm_down|PWM|always7~4_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [12]),
	.datab(\pwm_down|PWM|check_data [13]),
	.datac(\pwm_down|PWM|always7~4_combout ),
	.datad(\pwm_down|PWM|always7~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~5 .lut_mask = "fe76";
defparam \pwm_down|PWM|always7~5 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~5 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~5 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~5 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxii_lcell \pwm_down|PWM|always7~6 (
// Equation(s):
// \pwm_down|PWM|always7~6_combout  = (\pwm_down|PWM|check_data [14] & (\col4~combout  & (\pwm_down|PWM|always7~5_combout  & !\pwm_down|PWM|check_data [15])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [14]),
	.datab(\col4~combout ),
	.datac(\pwm_down|PWM|always7~5_combout ),
	.datad(\pwm_down|PWM|check_data [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~6 .lut_mask = "0080";
defparam \pwm_down|PWM|always7~6 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~6 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~6 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~6 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxii_lcell \pwm_down|PWM|K_3 (
// Equation(s):
// \pwm_down|PWM|K_3~regout  = DFFEAS((\pwm_down|down_deal|check~regout  & (((\pwm_down|PWM|always7~6_combout )))) # (!\pwm_down|down_deal|check~regout  & (\pwm_down|PWM|K_1~0_combout )), GLOBAL(\clk~combout ), VCC, , , \pwm_down|PWM|Equal6~2_combout , , , 
// \pwm_down|PWM|always6~12_combout )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|check~regout ),
	.datab(\pwm_down|PWM|K_1~0_combout ),
	.datac(\pwm_down|PWM|Equal6~2_combout ),
	.datad(\pwm_down|PWM|always7~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|always6~12_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|K_3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|K_3 .lut_mask = "ee44";
defparam \pwm_down|PWM|K_3 .operation_mode = "normal";
defparam \pwm_down|PWM|K_3 .output_mode = "reg_only";
defparam \pwm_down|PWM|K_3 .register_cascade_mode = "off";
defparam \pwm_down|PWM|K_3 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|K_3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N4
maxii_lcell \pwm_down|PWM|always7~8 (
// Equation(s):
// \pwm_down|PWM|always7~8_combout  = (\pwm_down|PWM|check_data [12] & ((\pwm_down|PWM|always7~7_combout  $ (\pwm_up|sign_deal|Equal4~0_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [12]),
	.datab(vcc),
	.datac(\pwm_down|PWM|always7~7_combout ),
	.datad(\pwm_up|sign_deal|Equal4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~8 .lut_mask = "0aa0";
defparam \pwm_down|PWM|always7~8 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~8 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~8 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~8 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N4
maxii_lcell \pwm_down|PWM|always7~9 (
// Equation(s):
// \pwm_down|PWM|always7~9_combout  = (\pwm_down|PWM|check_data [8] & (((\pwm_down|PWM|check_data [5] & \pwm_down|PWM|check_data [4])) # (!\pwm_down|PWM|always7~1_combout )))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [5]),
	.datab(\pwm_down|PWM|check_data [8]),
	.datac(\pwm_down|PWM|check_data [4]),
	.datad(\pwm_down|PWM|always7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~9 .lut_mask = "80cc";
defparam \pwm_down|PWM|always7~9 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~9 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~9 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~9 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N7
maxii_lcell \pwm_down|PWM|always7~10 (
// Equation(s):
// \pwm_down|PWM|always7~10_combout  = (\pwm_down|PWM|check_data[6]~32_combout  & (((!\pwm_down|PWM|check_data [5] & \pwm_down|PWM|always6~14_combout )) # (!\pwm_down|PWM|check_data [6])))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [5]),
	.datab(\pwm_down|PWM|always6~14_combout ),
	.datac(\pwm_down|PWM|check_data[6]~32_combout ),
	.datad(\pwm_down|PWM|check_data [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~10 .lut_mask = "40f0";
defparam \pwm_down|PWM|always7~10 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~10 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~10 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~10 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N8
maxii_lcell \pwm_down|PWM|always7~11 (
// Equation(s):
// \pwm_down|PWM|always7~11_combout  = (\pwm_up|sign_deal|Equal4~0_combout  & (((\pwm_down|PWM|check_data [9] & !\pwm_down|PWM|always7~10_combout )))) # (!\pwm_up|sign_deal|Equal4~0_combout  & ((\pwm_down|PWM|always7~9_combout ) # ((\pwm_down|PWM|check_data 
// [9]))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|always7~9_combout ),
	.datab(\pwm_up|sign_deal|Equal4~0_combout ),
	.datac(\pwm_down|PWM|check_data [9]),
	.datad(\pwm_down|PWM|always7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~11 .lut_mask = "32f2";
defparam \pwm_down|PWM|always7~11 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~11 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~11 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~11 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxii_lcell \pwm_down|PWM|always7~12 (
// Equation(s):
// \pwm_down|PWM|always7~12_combout  = (\pwm_down|PWM|check_data [10] & ((\pwm_down|PWM|check_data [11]) # ((!\pwm_up|sign_deal|Equal4~0_combout  & \pwm_down|PWM|always7~11_combout )))) # (!\pwm_down|PWM|check_data [10] & (\pwm_down|PWM|check_data [11] & 
// ((\pwm_down|PWM|always7~11_combout ) # (!\pwm_up|sign_deal|Equal4~0_combout ))))

	.clk(gnd),
	.dataa(\pwm_down|PWM|check_data [10]),
	.datab(\pwm_up|sign_deal|Equal4~0_combout ),
	.datac(\pwm_down|PWM|check_data [11]),
	.datad(\pwm_down|PWM|always7~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~12 .lut_mask = "f2b0";
defparam \pwm_down|PWM|always7~12 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~12 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~12 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~12 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxii_lcell \pwm_down|PWM|always7~13 (
// Equation(s):
// \pwm_down|PWM|always7~13_combout  = (\col3~combout  & (\pwm_up|sign_deal|Equal4~0_combout  $ (((\pwm_down|PWM|always7~8_combout  & \pwm_down|PWM|always7~12_combout )))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|Equal4~0_combout ),
	.datab(\col3~combout ),
	.datac(\pwm_down|PWM|always7~8_combout ),
	.datad(\pwm_down|PWM|always7~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|PWM|always7~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|always7~13 .lut_mask = "4888";
defparam \pwm_down|PWM|always7~13 .operation_mode = "normal";
defparam \pwm_down|PWM|always7~13 .output_mode = "comb_only";
defparam \pwm_down|PWM|always7~13 .register_cascade_mode = "off";
defparam \pwm_down|PWM|always7~13 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|always7~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxii_lcell \pwm_down|PWM|K_4 (
// Equation(s):
// \pwm_down|PWM|K_4~regout  = DFFEAS((\pwm_down|down_deal|check~regout  & (((\pwm_down|PWM|always7~13_combout )))) # (!\pwm_down|down_deal|check~regout  & (\pwm_down|PWM|K_2~1_combout )), GLOBAL(\clk~combout ), VCC, , \pwm_down|PWM|K_4~0_combout , 
// \pwm_down|PWM|Equal7~0_combout , , , \pwm_down|PWM|always6~12_combout )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|check~regout ),
	.datab(\pwm_down|PWM|K_2~1_combout ),
	.datac(\pwm_down|PWM|Equal7~0_combout ),
	.datad(\pwm_down|PWM|always7~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_down|PWM|always6~12_combout ),
	.ena(\pwm_down|PWM|K_4~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|PWM|K_4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|PWM|K_4 .lut_mask = "ee44";
defparam \pwm_down|PWM|K_4 .operation_mode = "normal";
defparam \pwm_down|PWM|K_4 .output_mode = "reg_only";
defparam \pwm_down|PWM|K_4 .register_cascade_mode = "off";
defparam \pwm_down|PWM|K_4 .sum_lutc_input = "datac";
defparam \pwm_down|PWM|K_4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \pwm_up|up_sign|Equal2~0 (
// Equation(s):
// \pwm_up|up_sign|Equal2~0_combout  = (!tri_200us[6] & (tri_200us[4] & (tri_200us[3] & tri_200us[5])))

	.clk(gnd),
	.dataa(tri_200us[6]),
	.datab(tri_200us[4]),
	.datac(tri_200us[3]),
	.datad(tri_200us[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|up_sign|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|Equal2~0 .lut_mask = "4000";
defparam \pwm_up|up_sign|Equal2~0 .operation_mode = "normal";
defparam \pwm_up|up_sign|Equal2~0 .output_mode = "comb_only";
defparam \pwm_up|up_sign|Equal2~0 .register_cascade_mode = "off";
defparam \pwm_up|up_sign|Equal2~0 .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxii_lcell \pwm_up|up_sign|Equal0~0 (
// Equation(s):
// \pwm_up|up_sign|Equal0~0_combout  = (\ad|always0~7_combout  & (tri_200us[7] & (\LessThan5~2_combout  & \ad|always0~4_combout )))

	.clk(gnd),
	.dataa(\ad|always0~7_combout ),
	.datab(tri_200us[7]),
	.datac(\LessThan5~2_combout ),
	.datad(\ad|always0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|up_sign|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|Equal0~0 .lut_mask = "8000";
defparam \pwm_up|up_sign|Equal0~0 .operation_mode = "normal";
defparam \pwm_up|up_sign|Equal0~0 .output_mode = "comb_only";
defparam \pwm_up|up_sign|Equal0~0 .register_cascade_mode = "off";
defparam \pwm_up|up_sign|Equal0~0 .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \pwm_up|up_sign|Equal2~1 (
// Equation(s):
// \pwm_up|up_sign|Equal2~1_combout  = (!tri_200us[10] & (tri_200us[11] & (\pwm_up|up_sign|Equal2~0_combout  & \pwm_up|up_sign|Equal0~0_combout )))

	.clk(gnd),
	.dataa(tri_200us[10]),
	.datab(tri_200us[11]),
	.datac(\pwm_up|up_sign|Equal2~0_combout ),
	.datad(\pwm_up|up_sign|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|up_sign|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|Equal2~1 .lut_mask = "4000";
defparam \pwm_up|up_sign|Equal2~1 .operation_mode = "normal";
defparam \pwm_up|up_sign|Equal2~1 .output_mode = "comb_only";
defparam \pwm_up|up_sign|Equal2~1 .register_cascade_mode = "off";
defparam \pwm_up|up_sign|Equal2~1 .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \pwm_up|up_sign|fre_en_delay (
// Equation(s):
// \pwm_up|up_sign|fre_en_delay~regout  = DFFEAS((((\pwm_up|up_sign|fre_en_delay~regout ) # (\pwm_up|up_sign|Equal2~1_combout ))), GLOBAL(\clk~combout ), VCC, , , , , !\pwm_up|send|clk1x_en~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|up_sign|fre_en_delay~regout ),
	.datad(\pwm_up|up_sign|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\pwm_up|send|clk1x_en~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|up_sign|fre_en_delay~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|fre_en_delay .lut_mask = "fff0";
defparam \pwm_up|up_sign|fre_en_delay .operation_mode = "normal";
defparam \pwm_up|up_sign|fre_en_delay .output_mode = "reg_only";
defparam \pwm_up|up_sign|fre_en_delay .register_cascade_mode = "off";
defparam \pwm_up|up_sign|fre_en_delay .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|fre_en_delay .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \pwm_up|up_sign|fre_en (
// Equation(s):
// \pwm_up|up_sign|fre_en~regout  = DFFEAS((\pwm_up|send|clk1x_en~regout  & (\pwm_up|up_sign|fre_en~regout  & ((\pwm_up|up_sign|Equal2~1_combout )))) # (!\pwm_up|send|clk1x_en~regout  & (((\pwm_up|up_sign|fre_en_delay~regout ) # 
// (\pwm_up|up_sign|Equal2~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|clk1x_en~regout ),
	.datab(\pwm_up|up_sign|fre_en~regout ),
	.datac(\pwm_up|up_sign|fre_en_delay~regout ),
	.datad(\pwm_up|up_sign|Equal2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|up_sign|fre_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|fre_en .lut_mask = "dd50";
defparam \pwm_up|up_sign|fre_en .operation_mode = "normal";
defparam \pwm_up|up_sign|fre_en .output_mode = "reg_only";
defparam \pwm_up|up_sign|fre_en .register_cascade_mode = "off";
defparam \pwm_up|up_sign|fre_en .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|fre_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \pwm_up|up_sign|Equal1~0 (
// Equation(s):
// \pwm_up|up_sign|Equal1~0_combout  = (!tri_200us[3] & (!tri_200us[5] & (tri_200us[4] & tri_200us[10])))

	.clk(gnd),
	.dataa(tri_200us[3]),
	.datab(tri_200us[5]),
	.datac(tri_200us[4]),
	.datad(tri_200us[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|up_sign|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|Equal1~0 .lut_mask = "1000";
defparam \pwm_up|up_sign|Equal1~0 .operation_mode = "normal";
defparam \pwm_up|up_sign|Equal1~0 .output_mode = "comb_only";
defparam \pwm_up|up_sign|Equal1~0 .register_cascade_mode = "off";
defparam \pwm_up|up_sign|Equal1~0 .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \pwm_up|up_sign|Equal1~1 (
// Equation(s):
// \pwm_up|up_sign|Equal1~1_combout  = (\pwm_up|up_sign|Equal1~0_combout  & (!tri_200us[11] & (tri_200us[6] & \pwm_up|up_sign|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\pwm_up|up_sign|Equal1~0_combout ),
	.datab(tri_200us[11]),
	.datac(tri_200us[6]),
	.datad(\pwm_up|up_sign|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|up_sign|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|Equal1~1 .lut_mask = "2000";
defparam \pwm_up|up_sign|Equal1~1 .operation_mode = "normal";
defparam \pwm_up|up_sign|Equal1~1 .output_mode = "comb_only";
defparam \pwm_up|up_sign|Equal1~1 .register_cascade_mode = "off";
defparam \pwm_up|up_sign|Equal1~1 .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \pwm_up|up_sign|state_en_delay (
// Equation(s):
// \pwm_up|up_sign|state_en_delay~regout  = DFFEAS((((\pwm_up|up_sign|state_en_delay~regout ) # (\pwm_up|up_sign|Equal1~1_combout ))), GLOBAL(\clk~combout ), VCC, , , , , !\pwm_up|send|clk1x_en~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|up_sign|state_en_delay~regout ),
	.datad(\pwm_up|up_sign|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\pwm_up|send|clk1x_en~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|up_sign|state_en_delay~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|state_en_delay .lut_mask = "fff0";
defparam \pwm_up|up_sign|state_en_delay .operation_mode = "normal";
defparam \pwm_up|up_sign|state_en_delay .output_mode = "reg_only";
defparam \pwm_up|up_sign|state_en_delay .register_cascade_mode = "off";
defparam \pwm_up|up_sign|state_en_delay .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|state_en_delay .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \pwm_up|up_sign|state_en (
// Equation(s):
// \pwm_up|up_sign|state_en~regout  = DFFEAS((\pwm_up|send|clk1x_en~regout  & (\pwm_up|up_sign|state_en~regout  & ((\pwm_up|up_sign|Equal1~1_combout )))) # (!\pwm_up|send|clk1x_en~regout  & (((\pwm_up|up_sign|state_en_delay~regout ) # 
// (\pwm_up|up_sign|Equal1~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|state_en~regout ),
	.datab(\pwm_up|send|clk1x_en~regout ),
	.datac(\pwm_up|up_sign|state_en_delay~regout ),
	.datad(\pwm_up|up_sign|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|up_sign|state_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|state_en .lut_mask = "bb30";
defparam \pwm_up|up_sign|state_en .operation_mode = "normal";
defparam \pwm_up|up_sign|state_en .output_mode = "reg_only";
defparam \pwm_up|up_sign|state_en .register_cascade_mode = "off";
defparam \pwm_up|up_sign|state_en .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|state_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \pwm_up|up_sign|Equal0~1 (
// Equation(s):
// \pwm_up|up_sign|Equal0~1_combout  = (tri_200us[3] & (tri_200us[5] & (!tri_200us[4] & !tri_200us[10])))

	.clk(gnd),
	.dataa(tri_200us[3]),
	.datab(tri_200us[5]),
	.datac(tri_200us[4]),
	.datad(tri_200us[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|up_sign|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|Equal0~1 .lut_mask = "0008";
defparam \pwm_up|up_sign|Equal0~1 .operation_mode = "normal";
defparam \pwm_up|up_sign|Equal0~1 .output_mode = "comb_only";
defparam \pwm_up|up_sign|Equal0~1 .register_cascade_mode = "off";
defparam \pwm_up|up_sign|Equal0~1 .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \pwm_up|up_sign|Equal0~2 (
// Equation(s):
// \pwm_up|up_sign|Equal0~2_combout  = (\pwm_up|up_sign|Equal0~1_combout  & (!tri_200us[11] & (tri_200us[6] & \pwm_up|up_sign|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\pwm_up|up_sign|Equal0~1_combout ),
	.datab(tri_200us[11]),
	.datac(tri_200us[6]),
	.datad(\pwm_up|up_sign|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|up_sign|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|Equal0~2 .lut_mask = "2000";
defparam \pwm_up|up_sign|Equal0~2 .operation_mode = "normal";
defparam \pwm_up|up_sign|Equal0~2 .output_mode = "comb_only";
defparam \pwm_up|up_sign|Equal0~2 .register_cascade_mode = "off";
defparam \pwm_up|up_sign|Equal0~2 .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N5
maxii_lcell \pwm_up|up_sign|volt_en_delay (
// Equation(s):
// \pwm_up|up_sign|volt_en_delay~regout  = DFFEAS((((\pwm_up|up_sign|volt_en_delay~regout ) # (\pwm_up|up_sign|Equal0~2_combout ))), GLOBAL(\clk~combout ), VCC, , , , , !\pwm_up|send|clk1x_en~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|up_sign|volt_en_delay~regout ),
	.datad(\pwm_up|up_sign|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\pwm_up|send|clk1x_en~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|up_sign|volt_en_delay~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|volt_en_delay .lut_mask = "fff0";
defparam \pwm_up|up_sign|volt_en_delay .operation_mode = "normal";
defparam \pwm_up|up_sign|volt_en_delay .output_mode = "reg_only";
defparam \pwm_up|up_sign|volt_en_delay .register_cascade_mode = "off";
defparam \pwm_up|up_sign|volt_en_delay .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|volt_en_delay .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y3_N8
maxii_lcell \pwm_up|up_sign|volt_en (
// Equation(s):
// \pwm_up|up_sign|volt_en~regout  = DFFEAS((\pwm_up|send|clk1x_en~regout  & (\pwm_up|up_sign|volt_en~regout  & ((\pwm_up|up_sign|Equal0~2_combout )))) # (!\pwm_up|send|clk1x_en~regout  & (((\pwm_up|up_sign|volt_en_delay~regout ) # 
// (\pwm_up|up_sign|Equal0~2_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|clk1x_en~regout ),
	.datab(\pwm_up|up_sign|volt_en~regout ),
	.datac(\pwm_up|up_sign|volt_en_delay~regout ),
	.datad(\pwm_up|up_sign|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|up_sign|volt_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|volt_en .lut_mask = "dd50";
defparam \pwm_up|up_sign|volt_en .operation_mode = "normal";
defparam \pwm_up|up_sign|volt_en .output_mode = "reg_only";
defparam \pwm_up|up_sign|volt_en .register_cascade_mode = "off";
defparam \pwm_up|up_sign|volt_en .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|volt_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \pwm_up|up_sign|fault_delay2 (
// Equation(s):
// \pwm_up|up_sign|fault_delay2~regout  = DFFEAS((((\pwm_up|up_sign|fault_delay1~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_up|up_sign|fault_delay1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|up_sign|fault_delay2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|fault_delay2 .lut_mask = "ff00";
defparam \pwm_up|up_sign|fault_delay2 .operation_mode = "normal";
defparam \pwm_up|up_sign|fault_delay2 .output_mode = "reg_only";
defparam \pwm_up|up_sign|fault_delay2 .register_cascade_mode = "off";
defparam \pwm_up|up_sign|fault_delay2 .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|fault_delay2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \pwm_up|up_sign|fault_en (
// Equation(s):
// \pwm_up|up_sign|fault_en~regout  = DFFEAS((((!\pwm_up|up_sign|fault_delay2~regout  & \pwm_up|up_sign|fault_delay1~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|up_sign|fault_delay2~regout ),
	.datad(\pwm_up|up_sign|fault_delay1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|up_sign|fault_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|up_sign|fault_en .lut_mask = "0f00";
defparam \pwm_up|up_sign|fault_en .operation_mode = "normal";
defparam \pwm_up|up_sign|fault_en .output_mode = "reg_only";
defparam \pwm_up|up_sign|fault_en .register_cascade_mode = "off";
defparam \pwm_up|up_sign|fault_en .sum_lutc_input = "datac";
defparam \pwm_up|up_sign|fault_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \pwm_up|send|rsr[18]~0 (
// Equation(s):
// \pwm_up|send|rsr[18]~0_combout  = ((!\pwm_up|up_sign|volt_en~regout  & (!\pwm_up|up_sign|fre_en~regout  & !\pwm_up|up_sign|state_en~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|up_sign|volt_en~regout ),
	.datac(\pwm_up|up_sign|fre_en~regout ),
	.datad(\pwm_up|up_sign|state_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr[18]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[18]~0 .lut_mask = "0003";
defparam \pwm_up|send|rsr[18]~0 .operation_mode = "normal";
defparam \pwm_up|send|rsr[18]~0 .output_mode = "comb_only";
defparam \pwm_up|send|rsr[18]~0 .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[18]~0 .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[18]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \pwm_up|send|cs.10 (
// Equation(s):
// \pwm_up|send|cs.10~regout  = DFFEAS((!\pwm_up|up_sign|fault_en~regout  & (((!\pwm_up|send|always1~5_combout  & \pwm_up|send|cs.10~regout )) # (!\pwm_up|send|rsr[18]~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|always1~5_combout ),
	.datab(\pwm_up|send|cs.10~regout ),
	.datac(\pwm_up|up_sign|fault_en~regout ),
	.datad(\pwm_up|send|rsr[18]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|cs.10~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|cs.10 .lut_mask = "040f";
defparam \pwm_up|send|cs.10 .operation_mode = "normal";
defparam \pwm_up|send|cs.10 .output_mode = "reg_only";
defparam \pwm_up|send|cs.10 .register_cascade_mode = "off";
defparam \pwm_up|send|cs.10 .sum_lutc_input = "datac";
defparam \pwm_up|send|cs.10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \pwm_up|send|clk_div[0] (
// Equation(s):
// \pwm_up|send|clk_div [0] = DFFEAS(((\pwm_up|send|clk1x_en~regout  & ((!\pwm_up|send|clk_div [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|clk1x_en~regout ),
	.datac(vcc),
	.datad(\pwm_up|send|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|clk_div [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|clk_div[0] .lut_mask = "00cc";
defparam \pwm_up|send|clk_div[0] .operation_mode = "normal";
defparam \pwm_up|send|clk_div[0] .output_mode = "reg_only";
defparam \pwm_up|send|clk_div[0] .register_cascade_mode = "off";
defparam \pwm_up|send|clk_div[0] .sum_lutc_input = "datac";
defparam \pwm_up|send|clk_div[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \pwm_up|send|clk_div[1] (
// Equation(s):
// \pwm_up|send|clk_div [1] = DFFEAS(\pwm_up|send|clk_div [1] $ ((((\pwm_up|send|clk_div [0])))), GLOBAL(\clk~combout ), VCC, , , , , !\pwm_up|send|clk1x_en~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|clk_div [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_up|send|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\pwm_up|send|clk1x_en~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|clk_div [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|clk_div[1] .lut_mask = "55aa";
defparam \pwm_up|send|clk_div[1] .operation_mode = "normal";
defparam \pwm_up|send|clk_div[1] .output_mode = "reg_only";
defparam \pwm_up|send|clk_div[1] .register_cascade_mode = "off";
defparam \pwm_up|send|clk_div[1] .sum_lutc_input = "datac";
defparam \pwm_up|send|clk_div[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \pwm_up|send|clk_div[2] (
// Equation(s):
// \pwm_up|send|clk_div [2] = DFFEAS(\pwm_up|send|clk_div [2] $ (((\pwm_up|send|clk_div [1] & ((\pwm_up|send|clk_div [0]))))), GLOBAL(\clk~combout ), VCC, , , , , !\pwm_up|send|clk1x_en~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|clk_div [2]),
	.datab(\pwm_up|send|clk_div [1]),
	.datac(vcc),
	.datad(\pwm_up|send|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\pwm_up|send|clk1x_en~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|clk_div [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|clk_div[2] .lut_mask = "66aa";
defparam \pwm_up|send|clk_div[2] .operation_mode = "normal";
defparam \pwm_up|send|clk_div[2] .output_mode = "reg_only";
defparam \pwm_up|send|clk_div[2] .register_cascade_mode = "off";
defparam \pwm_up|send|clk_div[2] .sum_lutc_input = "datac";
defparam \pwm_up|send|clk_div[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \pwm_up|send|no_bits_sent[0] (
// Equation(s):
// \pwm_up|send|no_bits_sent [0] = DFFEAS(\pwm_up|send|no_bits_sent [0] $ (((\pwm_up|send|clk_div [0] & (\pwm_up|send|clk_div [2] & \pwm_up|send|clk_div [1])))), GLOBAL(\clk~combout ), GLOBAL(\pwm_up|send|clk1x_en~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|clk_div [0]),
	.datab(\pwm_up|send|clk_div [2]),
	.datac(\pwm_up|send|clk_div [1]),
	.datad(\pwm_up|send|no_bits_sent [0]),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|no_bits_sent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|no_bits_sent[0] .lut_mask = "7f80";
defparam \pwm_up|send|no_bits_sent[0] .operation_mode = "normal";
defparam \pwm_up|send|no_bits_sent[0] .output_mode = "reg_only";
defparam \pwm_up|send|no_bits_sent[0] .register_cascade_mode = "off";
defparam \pwm_up|send|no_bits_sent[0] .sum_lutc_input = "datac";
defparam \pwm_up|send|no_bits_sent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \pwm_up|send|Equal7~0 (
// Equation(s):
// \pwm_up|send|Equal7~0_combout  = (\pwm_up|send|clk_div [1] & (\pwm_up|send|clk_div [0] & ((\pwm_up|send|clk_div [2]))))

	.clk(gnd),
	.dataa(\pwm_up|send|clk_div [1]),
	.datab(\pwm_up|send|clk_div [0]),
	.datac(vcc),
	.datad(\pwm_up|send|clk_div [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|Equal7~0 .lut_mask = "8800";
defparam \pwm_up|send|Equal7~0 .operation_mode = "normal";
defparam \pwm_up|send|Equal7~0 .output_mode = "comb_only";
defparam \pwm_up|send|Equal7~0 .register_cascade_mode = "off";
defparam \pwm_up|send|Equal7~0 .sum_lutc_input = "datac";
defparam \pwm_up|send|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxii_lcell \pwm_up|send|no_bits_sent[1] (
// Equation(s):
// \pwm_up|send|no_bits_sent [1] = DFFEAS(\pwm_up|send|no_bits_sent [0] $ ((\pwm_up|send|no_bits_sent [1])), GLOBAL(\clk~combout ), GLOBAL(\pwm_up|send|clk1x_en~regout ), , \pwm_up|send|Equal7~0_combout , , , , )
// \pwm_up|send|no_bits_sent[1]~3  = CARRY((\pwm_up|send|no_bits_sent [0] & (\pwm_up|send|no_bits_sent [1])))
// \pwm_up|send|no_bits_sent[1]~3COUT1_22  = CARRY((\pwm_up|send|no_bits_sent [0] & (\pwm_up|send|no_bits_sent [1])))

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|no_bits_sent [0]),
	.datab(\pwm_up|send|no_bits_sent [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|Equal7~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|no_bits_sent [1]),
	.cout(),
	.cout0(\pwm_up|send|no_bits_sent[1]~3 ),
	.cout1(\pwm_up|send|no_bits_sent[1]~3COUT1_22 ));
// synopsys translate_off
defparam \pwm_up|send|no_bits_sent[1] .lut_mask = "6688";
defparam \pwm_up|send|no_bits_sent[1] .operation_mode = "arithmetic";
defparam \pwm_up|send|no_bits_sent[1] .output_mode = "reg_only";
defparam \pwm_up|send|no_bits_sent[1] .register_cascade_mode = "off";
defparam \pwm_up|send|no_bits_sent[1] .sum_lutc_input = "datac";
defparam \pwm_up|send|no_bits_sent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxii_lcell \pwm_up|send|no_bits_sent[2] (
// Equation(s):
// \pwm_up|send|no_bits_sent [2] = DFFEAS((\pwm_up|send|no_bits_sent [2] $ ((\pwm_up|send|no_bits_sent[1]~3 ))), GLOBAL(\clk~combout ), GLOBAL(\pwm_up|send|clk1x_en~regout ), , \pwm_up|send|Equal7~0_combout , , , , )
// \pwm_up|send|no_bits_sent[2]~7  = CARRY(((!\pwm_up|send|no_bits_sent[1]~3 ) # (!\pwm_up|send|no_bits_sent [2])))
// \pwm_up|send|no_bits_sent[2]~7COUT1_24  = CARRY(((!\pwm_up|send|no_bits_sent[1]~3COUT1_22 ) # (!\pwm_up|send|no_bits_sent [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|no_bits_sent [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|Equal7~0_combout ),
	.cin(gnd),
	.cin0(\pwm_up|send|no_bits_sent[1]~3 ),
	.cin1(\pwm_up|send|no_bits_sent[1]~3COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|no_bits_sent [2]),
	.cout(),
	.cout0(\pwm_up|send|no_bits_sent[2]~7 ),
	.cout1(\pwm_up|send|no_bits_sent[2]~7COUT1_24 ));
// synopsys translate_off
defparam \pwm_up|send|no_bits_sent[2] .cin0_used = "true";
defparam \pwm_up|send|no_bits_sent[2] .cin1_used = "true";
defparam \pwm_up|send|no_bits_sent[2] .lut_mask = "3c3f";
defparam \pwm_up|send|no_bits_sent[2] .operation_mode = "arithmetic";
defparam \pwm_up|send|no_bits_sent[2] .output_mode = "reg_only";
defparam \pwm_up|send|no_bits_sent[2] .register_cascade_mode = "off";
defparam \pwm_up|send|no_bits_sent[2] .sum_lutc_input = "cin";
defparam \pwm_up|send|no_bits_sent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxii_lcell \pwm_up|send|no_bits_sent[3] (
// Equation(s):
// \pwm_up|send|no_bits_sent [3] = DFFEAS(\pwm_up|send|no_bits_sent [3] $ ((((!\pwm_up|send|no_bits_sent[2]~7 )))), GLOBAL(\clk~combout ), GLOBAL(\pwm_up|send|clk1x_en~regout ), , \pwm_up|send|Equal7~0_combout , , , , )
// \pwm_up|send|no_bits_sent[3]~1  = CARRY((\pwm_up|send|no_bits_sent [3] & ((!\pwm_up|send|no_bits_sent[2]~7 ))))
// \pwm_up|send|no_bits_sent[3]~1COUT1_26  = CARRY((\pwm_up|send|no_bits_sent [3] & ((!\pwm_up|send|no_bits_sent[2]~7COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|no_bits_sent [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|Equal7~0_combout ),
	.cin(gnd),
	.cin0(\pwm_up|send|no_bits_sent[2]~7 ),
	.cin1(\pwm_up|send|no_bits_sent[2]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|no_bits_sent [3]),
	.cout(),
	.cout0(\pwm_up|send|no_bits_sent[3]~1 ),
	.cout1(\pwm_up|send|no_bits_sent[3]~1COUT1_26 ));
// synopsys translate_off
defparam \pwm_up|send|no_bits_sent[3] .cin0_used = "true";
defparam \pwm_up|send|no_bits_sent[3] .cin1_used = "true";
defparam \pwm_up|send|no_bits_sent[3] .lut_mask = "a50a";
defparam \pwm_up|send|no_bits_sent[3] .operation_mode = "arithmetic";
defparam \pwm_up|send|no_bits_sent[3] .output_mode = "reg_only";
defparam \pwm_up|send|no_bits_sent[3] .register_cascade_mode = "off";
defparam \pwm_up|send|no_bits_sent[3] .sum_lutc_input = "cin";
defparam \pwm_up|send|no_bits_sent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxii_lcell \pwm_up|send|no_bits_sent[4] (
// Equation(s):
// \pwm_up|send|no_bits_sent [4] = DFFEAS(\pwm_up|send|no_bits_sent [4] $ ((((\pwm_up|send|no_bits_sent[3]~1 )))), GLOBAL(\clk~combout ), GLOBAL(\pwm_up|send|clk1x_en~regout ), , \pwm_up|send|Equal7~0_combout , , , , )
// \pwm_up|send|no_bits_sent[4]~13  = CARRY(((!\pwm_up|send|no_bits_sent[3]~1COUT1_26 )) # (!\pwm_up|send|no_bits_sent [4]))

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|no_bits_sent [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|Equal7~0_combout ),
	.cin(gnd),
	.cin0(\pwm_up|send|no_bits_sent[3]~1 ),
	.cin1(\pwm_up|send|no_bits_sent[3]~1COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|no_bits_sent [4]),
	.cout(\pwm_up|send|no_bits_sent[4]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|no_bits_sent[4] .cin0_used = "true";
defparam \pwm_up|send|no_bits_sent[4] .cin1_used = "true";
defparam \pwm_up|send|no_bits_sent[4] .lut_mask = "5a5f";
defparam \pwm_up|send|no_bits_sent[4] .operation_mode = "arithmetic";
defparam \pwm_up|send|no_bits_sent[4] .output_mode = "reg_only";
defparam \pwm_up|send|no_bits_sent[4] .register_cascade_mode = "off";
defparam \pwm_up|send|no_bits_sent[4] .sum_lutc_input = "cin";
defparam \pwm_up|send|no_bits_sent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxii_lcell \pwm_up|send|no_bits_sent[5] (
// Equation(s):
// \pwm_up|send|no_bits_sent [5] = DFFEAS(\pwm_up|send|no_bits_sent [5] $ ((((!\pwm_up|send|no_bits_sent[4]~13 )))), GLOBAL(\clk~combout ), GLOBAL(\pwm_up|send|clk1x_en~regout ), , \pwm_up|send|Equal7~0_combout , , , , )
// \pwm_up|send|no_bits_sent[5]~5  = CARRY((\pwm_up|send|no_bits_sent [5] & ((!\pwm_up|send|no_bits_sent[4]~13 ))))
// \pwm_up|send|no_bits_sent[5]~5COUT1_28  = CARRY((\pwm_up|send|no_bits_sent [5] & ((!\pwm_up|send|no_bits_sent[4]~13 ))))

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|no_bits_sent [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|Equal7~0_combout ),
	.cin(\pwm_up|send|no_bits_sent[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|no_bits_sent [5]),
	.cout(),
	.cout0(\pwm_up|send|no_bits_sent[5]~5 ),
	.cout1(\pwm_up|send|no_bits_sent[5]~5COUT1_28 ));
// synopsys translate_off
defparam \pwm_up|send|no_bits_sent[5] .cin_used = "true";
defparam \pwm_up|send|no_bits_sent[5] .lut_mask = "a50a";
defparam \pwm_up|send|no_bits_sent[5] .operation_mode = "arithmetic";
defparam \pwm_up|send|no_bits_sent[5] .output_mode = "reg_only";
defparam \pwm_up|send|no_bits_sent[5] .register_cascade_mode = "off";
defparam \pwm_up|send|no_bits_sent[5] .sum_lutc_input = "cin";
defparam \pwm_up|send|no_bits_sent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxii_lcell \pwm_up|send|no_bits_sent[6] (
// Equation(s):
// \pwm_up|send|no_bits_sent [6] = DFFEAS((\pwm_up|send|no_bits_sent [6] $ (((!\pwm_up|send|no_bits_sent[4]~13  & \pwm_up|send|no_bits_sent[5]~5 ) # (\pwm_up|send|no_bits_sent[4]~13  & \pwm_up|send|no_bits_sent[5]~5COUT1_28 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\pwm_up|send|clk1x_en~regout ), , \pwm_up|send|Equal7~0_combout , , , , )
// \pwm_up|send|no_bits_sent[6]~11  = CARRY(((!\pwm_up|send|no_bits_sent[5]~5 ) # (!\pwm_up|send|no_bits_sent [6])))
// \pwm_up|send|no_bits_sent[6]~11COUT1_30  = CARRY(((!\pwm_up|send|no_bits_sent[5]~5COUT1_28 ) # (!\pwm_up|send|no_bits_sent [6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|no_bits_sent [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|Equal7~0_combout ),
	.cin(\pwm_up|send|no_bits_sent[4]~13 ),
	.cin0(\pwm_up|send|no_bits_sent[5]~5 ),
	.cin1(\pwm_up|send|no_bits_sent[5]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|no_bits_sent [6]),
	.cout(),
	.cout0(\pwm_up|send|no_bits_sent[6]~11 ),
	.cout1(\pwm_up|send|no_bits_sent[6]~11COUT1_30 ));
// synopsys translate_off
defparam \pwm_up|send|no_bits_sent[6] .cin0_used = "true";
defparam \pwm_up|send|no_bits_sent[6] .cin1_used = "true";
defparam \pwm_up|send|no_bits_sent[6] .cin_used = "true";
defparam \pwm_up|send|no_bits_sent[6] .lut_mask = "3c3f";
defparam \pwm_up|send|no_bits_sent[6] .operation_mode = "arithmetic";
defparam \pwm_up|send|no_bits_sent[6] .output_mode = "reg_only";
defparam \pwm_up|send|no_bits_sent[6] .register_cascade_mode = "off";
defparam \pwm_up|send|no_bits_sent[6] .sum_lutc_input = "cin";
defparam \pwm_up|send|no_bits_sent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxii_lcell \pwm_up|send|always1~3 (
// Equation(s):
// \pwm_up|send|always1~3_combout  = (!\pwm_up|send|no_bits_sent [0] & (\pwm_up|send|no_bits_sent [4] & (!\pwm_up|send|no_bits_sent [6] & !\pwm_up|send|no_bits_sent [3])))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [0]),
	.datab(\pwm_up|send|no_bits_sent [4]),
	.datac(\pwm_up|send|no_bits_sent [6]),
	.datad(\pwm_up|send|no_bits_sent [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always1~3 .lut_mask = "0004";
defparam \pwm_up|send|always1~3 .operation_mode = "normal";
defparam \pwm_up|send|always1~3 .output_mode = "comb_only";
defparam \pwm_up|send|always1~3 .register_cascade_mode = "off";
defparam \pwm_up|send|always1~3 .sum_lutc_input = "datac";
defparam \pwm_up|send|always1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \pwm_up|send|cs.01 (
// Equation(s):
// \pwm_up|send|cs.01~regout  = DFFEAS((!\pwm_up|up_sign|fault_en~regout  & ((\pwm_up|send|always1~5_combout ) # ((\pwm_up|send|cs.01~regout ) # (!\pwm_up|send|rsr[18]~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|always1~5_combout ),
	.datab(\pwm_up|send|cs.01~regout ),
	.datac(\pwm_up|up_sign|fault_en~regout ),
	.datad(\pwm_up|send|rsr[18]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|cs.01~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|cs.01 .lut_mask = "0e0f";
defparam \pwm_up|send|cs.01 .operation_mode = "normal";
defparam \pwm_up|send|cs.01 .output_mode = "reg_only";
defparam \pwm_up|send|cs.01 .register_cascade_mode = "off";
defparam \pwm_up|send|cs.01 .sum_lutc_input = "datac";
defparam \pwm_up|send|cs.01 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \pwm_up|send|always1~2 (
// Equation(s):
// \pwm_up|send|always1~2_combout  = ((!\pwm_up|send|no_bits_sent [5] & ((\pwm_up|send|no_bits_sent [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|send|no_bits_sent [5]),
	.datac(vcc),
	.datad(\pwm_up|send|no_bits_sent [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always1~2 .lut_mask = "3300";
defparam \pwm_up|send|always1~2 .operation_mode = "normal";
defparam \pwm_up|send|always1~2 .output_mode = "comb_only";
defparam \pwm_up|send|always1~2 .register_cascade_mode = "off";
defparam \pwm_up|send|always1~2 .sum_lutc_input = "datac";
defparam \pwm_up|send|always1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \pwm_up|send|always1~4 (
// Equation(s):
// \pwm_up|send|always1~4_combout  = (\pwm_up|send|no_bits_sent [7] & (!\pwm_up|send|cs.01~regout  & (\pwm_up|send|no_bits_sent [2] & \pwm_up|send|always1~2_combout )))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [7]),
	.datab(\pwm_up|send|cs.01~regout ),
	.datac(\pwm_up|send|no_bits_sent [2]),
	.datad(\pwm_up|send|always1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always1~4 .lut_mask = "2000";
defparam \pwm_up|send|always1~4 .operation_mode = "normal";
defparam \pwm_up|send|always1~4 .output_mode = "comb_only";
defparam \pwm_up|send|always1~4 .register_cascade_mode = "off";
defparam \pwm_up|send|always1~4 .sum_lutc_input = "datac";
defparam \pwm_up|send|always1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \pwm_up|send|Equal0~1 (
// Equation(s):
// \pwm_up|send|Equal0~1_combout  = (((\pwm_up|send|no_bits_sent [0] & \pwm_up|send|no_bits_sent [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|send|no_bits_sent [0]),
	.datad(\pwm_up|send|no_bits_sent [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|Equal0~1 .lut_mask = "f000";
defparam \pwm_up|send|Equal0~1 .operation_mode = "normal";
defparam \pwm_up|send|Equal0~1 .output_mode = "comb_only";
defparam \pwm_up|send|Equal0~1 .register_cascade_mode = "off";
defparam \pwm_up|send|Equal0~1 .sum_lutc_input = "datac";
defparam \pwm_up|send|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \pwm_up|send|always2~1 (
// Equation(s):
// \pwm_up|send|always2~1_combout  = (((!\pwm_up|send|no_bits_sent [2] & \pwm_up|send|no_bits_sent [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|send|no_bits_sent [2]),
	.datad(\pwm_up|send|no_bits_sent [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always2~1 .lut_mask = "0f00";
defparam \pwm_up|send|always2~1 .operation_mode = "normal";
defparam \pwm_up|send|always2~1 .output_mode = "comb_only";
defparam \pwm_up|send|always2~1 .register_cascade_mode = "off";
defparam \pwm_up|send|always2~1 .sum_lutc_input = "datac";
defparam \pwm_up|send|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxii_lcell \pwm_up|send|Equal0~0 (
// Equation(s):
// \pwm_up|send|Equal0~0_combout  = ((!\pwm_up|send|no_bits_sent [7] & (!\pwm_up|send|no_bits_sent [5] & \pwm_up|send|no_bits_sent [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|send|no_bits_sent [7]),
	.datac(\pwm_up|send|no_bits_sent [5]),
	.datad(\pwm_up|send|no_bits_sent [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|Equal0~0 .lut_mask = "0300";
defparam \pwm_up|send|Equal0~0 .operation_mode = "normal";
defparam \pwm_up|send|Equal0~0 .output_mode = "comb_only";
defparam \pwm_up|send|Equal0~0 .register_cascade_mode = "off";
defparam \pwm_up|send|Equal0~0 .sum_lutc_input = "datac";
defparam \pwm_up|send|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \pwm_up|send|Equal0~2 (
// Equation(s):
// \pwm_up|send|Equal0~2_combout  = (!\pwm_up|send|no_bits_sent [4] & (\pwm_up|send|Equal0~1_combout  & (\pwm_up|send|always2~1_combout  & \pwm_up|send|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [4]),
	.datab(\pwm_up|send|Equal0~1_combout ),
	.datac(\pwm_up|send|always2~1_combout ),
	.datad(\pwm_up|send|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|Equal0~2 .lut_mask = "4000";
defparam \pwm_up|send|Equal0~2 .operation_mode = "normal";
defparam \pwm_up|send|Equal0~2 .output_mode = "comb_only";
defparam \pwm_up|send|Equal0~2 .register_cascade_mode = "off";
defparam \pwm_up|send|Equal0~2 .sum_lutc_input = "datac";
defparam \pwm_up|send|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \pwm_up|send|always1~5 (
// Equation(s):
// \pwm_up|send|always1~5_combout  = (\pwm_up|send|cs.10~regout  & ((\pwm_up|send|Equal0~2_combout ) # ((\pwm_up|send|always1~3_combout  & \pwm_up|send|always1~4_combout )))) # (!\pwm_up|send|cs.10~regout  & (\pwm_up|send|always1~3_combout  & 
// (\pwm_up|send|always1~4_combout )))

	.clk(gnd),
	.dataa(\pwm_up|send|cs.10~regout ),
	.datab(\pwm_up|send|always1~3_combout ),
	.datac(\pwm_up|send|always1~4_combout ),
	.datad(\pwm_up|send|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always1~5 .lut_mask = "eac0";
defparam \pwm_up|send|always1~5 .operation_mode = "normal";
defparam \pwm_up|send|always1~5 .output_mode = "comb_only";
defparam \pwm_up|send|always1~5 .register_cascade_mode = "off";
defparam \pwm_up|send|always1~5 .sum_lutc_input = "datac";
defparam \pwm_up|send|always1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y3_N4
maxii_lcell \pwm_up|send|clk1x_en~0 (
// Equation(s):
// \pwm_up|send|clk1x_en~0_combout  = (\pwm_up|up_sign|volt_en~regout ) # (((\pwm_up|send|clk1x_en~regout  & !\pwm_up|send|always1~5_combout )))

	.clk(gnd),
	.dataa(\pwm_up|up_sign|volt_en~regout ),
	.datab(vcc),
	.datac(\pwm_up|send|clk1x_en~regout ),
	.datad(\pwm_up|send|always1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|clk1x_en~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|clk1x_en~0 .lut_mask = "aafa";
defparam \pwm_up|send|clk1x_en~0 .operation_mode = "normal";
defparam \pwm_up|send|clk1x_en~0 .output_mode = "comb_only";
defparam \pwm_up|send|clk1x_en~0 .register_cascade_mode = "off";
defparam \pwm_up|send|clk1x_en~0 .sum_lutc_input = "datac";
defparam \pwm_up|send|clk1x_en~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \pwm_up|send|clk1x_en (
// Equation(s):
// \pwm_up|send|clk1x_en~regout  = DFFEAS((\pwm_up|up_sign|fre_en~regout ) # ((\pwm_up|up_sign|state_en~regout ) # ((\pwm_up|send|clk1x_en~0_combout ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(vcc),
	.datad(\pwm_up|send|clk1x_en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|clk1x_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|clk1x_en .lut_mask = "ffee";
defparam \pwm_up|send|clk1x_en .operation_mode = "normal";
defparam \pwm_up|send|clk1x_en .output_mode = "reg_only";
defparam \pwm_up|send|clk1x_en .register_cascade_mode = "off";
defparam \pwm_up|send|clk1x_en .sum_lutc_input = "datac";
defparam \pwm_up|send|clk1x_en .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxii_lcell \pwm_up|send|no_bits_sent[7] (
// Equation(s):
// \pwm_up|send|no_bits_sent [7] = DFFEAS((\pwm_up|send|no_bits_sent [7] $ ((!(!\pwm_up|send|no_bits_sent[4]~13  & \pwm_up|send|no_bits_sent[6]~11 ) # (\pwm_up|send|no_bits_sent[4]~13  & \pwm_up|send|no_bits_sent[6]~11COUT1_30 )))), GLOBAL(\clk~combout ), 
// GLOBAL(\pwm_up|send|clk1x_en~regout ), , \pwm_up|send|Equal7~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|no_bits_sent [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|Equal7~0_combout ),
	.cin(\pwm_up|send|no_bits_sent[4]~13 ),
	.cin0(\pwm_up|send|no_bits_sent[6]~11 ),
	.cin1(\pwm_up|send|no_bits_sent[6]~11COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|no_bits_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|no_bits_sent[7] .cin0_used = "true";
defparam \pwm_up|send|no_bits_sent[7] .cin1_used = "true";
defparam \pwm_up|send|no_bits_sent[7] .cin_used = "true";
defparam \pwm_up|send|no_bits_sent[7] .lut_mask = "c3c3";
defparam \pwm_up|send|no_bits_sent[7] .operation_mode = "normal";
defparam \pwm_up|send|no_bits_sent[7] .output_mode = "reg_only";
defparam \pwm_up|send|no_bits_sent[7] .register_cascade_mode = "off";
defparam \pwm_up|send|no_bits_sent[7] .sum_lutc_input = "cin";
defparam \pwm_up|send|no_bits_sent[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \pwm_up|send|Equal8~0 (
// Equation(s):
// \pwm_up|send|Equal8~0_combout  = (\pwm_up|send|clk_div [1] & (\pwm_up|send|clk_div [0] & ((!\pwm_up|send|clk_div [2]))))

	.clk(gnd),
	.dataa(\pwm_up|send|clk_div [1]),
	.datab(\pwm_up|send|clk_div [0]),
	.datac(vcc),
	.datad(\pwm_up|send|clk_div [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|Equal8~0 .lut_mask = "0088";
defparam \pwm_up|send|Equal8~0 .operation_mode = "normal";
defparam \pwm_up|send|Equal8~0 .output_mode = "comb_only";
defparam \pwm_up|send|Equal8~0 .register_cascade_mode = "off";
defparam \pwm_up|send|Equal8~0 .sum_lutc_input = "datac";
defparam \pwm_up|send|Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \pwm_up|send|always2~2 (
// Equation(s):
// \pwm_up|send|always2~2_combout  = (!\pwm_up|send|no_bits_sent [1] & ((\pwm_up|send|no_bits_sent [5] & (\pwm_up|send|no_bits_sent [2] & \pwm_up|send|no_bits_sent [6])) # (!\pwm_up|send|no_bits_sent [5] & (!\pwm_up|send|no_bits_sent [2] & 
// !\pwm_up|send|no_bits_sent [6]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [1]),
	.datab(\pwm_up|send|no_bits_sent [5]),
	.datac(\pwm_up|send|no_bits_sent [2]),
	.datad(\pwm_up|send|no_bits_sent [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always2~2 .lut_mask = "4001";
defparam \pwm_up|send|always2~2 .operation_mode = "normal";
defparam \pwm_up|send|always2~2 .output_mode = "comb_only";
defparam \pwm_up|send|always2~2 .register_cascade_mode = "off";
defparam \pwm_up|send|always2~2 .sum_lutc_input = "datac";
defparam \pwm_up|send|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \pwm_up|send|always2~3 (
// Equation(s):
// \pwm_up|send|always2~3_combout  = (\pwm_up|send|always2~2_combout  & ((\pwm_up|send|no_bits_sent [3] & (\pwm_up|send|no_bits_sent [4] & \pwm_up|send|no_bits_sent [0])) # (!\pwm_up|send|no_bits_sent [3] & (!\pwm_up|send|no_bits_sent [4] & 
// !\pwm_up|send|no_bits_sent [0]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [3]),
	.datab(\pwm_up|send|no_bits_sent [4]),
	.datac(\pwm_up|send|no_bits_sent [0]),
	.datad(\pwm_up|send|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always2~3 .lut_mask = "8100";
defparam \pwm_up|send|always2~3 .operation_mode = "normal";
defparam \pwm_up|send|always2~3 .output_mode = "comb_only";
defparam \pwm_up|send|always2~3 .register_cascade_mode = "off";
defparam \pwm_up|send|always2~3 .sum_lutc_input = "datac";
defparam \pwm_up|send|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \pwm_up|send|always2~4 (
// Equation(s):
// \pwm_up|send|always2~4_combout  = (\pwm_up|send|always2~3_combout ) # ((\pwm_up|send|no_bits_sent [5] & (\pwm_up|send|always2~1_combout  & \pwm_up|send|always1~3_combout )))

	.clk(gnd),
	.dataa(\pwm_up|send|always2~3_combout ),
	.datab(\pwm_up|send|no_bits_sent [5]),
	.datac(\pwm_up|send|always2~1_combout ),
	.datad(\pwm_up|send|always1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always2~4 .lut_mask = "eaaa";
defparam \pwm_up|send|always2~4 .operation_mode = "normal";
defparam \pwm_up|send|always2~4 .output_mode = "comb_only";
defparam \pwm_up|send|always2~4 .register_cascade_mode = "off";
defparam \pwm_up|send|always2~4 .sum_lutc_input = "datac";
defparam \pwm_up|send|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \pwm_up|send|en (
// Equation(s):
// \pwm_up|send|en~regout  = DFFEAS((\pwm_up|send|Equal8~0_combout  & ((\pwm_up|send|Equal0~2_combout ) # ((!\pwm_up|send|no_bits_sent [7] & \pwm_up|send|always2~4_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|no_bits_sent [7]),
	.datab(\pwm_up|send|Equal8~0_combout ),
	.datac(\pwm_up|send|always2~4_combout ),
	.datad(\pwm_up|send|Equal0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|en .lut_mask = "cc40";
defparam \pwm_up|send|en .operation_mode = "normal";
defparam \pwm_up|send|en .output_mode = "reg_only";
defparam \pwm_up|send|en .register_cascade_mode = "off";
defparam \pwm_up|send|en .sum_lutc_input = "datac";
defparam \pwm_up|send|en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \pwm_up|send|rsr[18]~1 (
// Equation(s):
// \pwm_up|send|rsr[18]~1_combout  = (\pwm_up|up_sign|fre_en~regout ) # ((\pwm_up|up_sign|state_en~regout ) # ((\pwm_up|up_sign|fault_en~regout ) # (\pwm_up|up_sign|volt_en~regout )))

	.clk(gnd),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(\pwm_up|up_sign|fault_en~regout ),
	.datad(\pwm_up|up_sign|volt_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr[18]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[18]~1 .lut_mask = "fffe";
defparam \pwm_up|send|rsr[18]~1 .operation_mode = "normal";
defparam \pwm_up|send|rsr[18]~1 .output_mode = "comb_only";
defparam \pwm_up|send|rsr[18]~1 .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[18]~1 .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[18]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \pwm_up|send|rsr[18] (
// Equation(s):
// \pwm_up|send|rsr [18] = DFFEAS((!\pwm_up|up_sign|fre_en~regout  & (((\pwm_up|up_sign|state_en~regout )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_up|up_sign|state_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[18] .lut_mask = "5500";
defparam \pwm_up|send|rsr[18] .operation_mode = "normal";
defparam \pwm_up|send|rsr[18] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[18] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[18] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \pwm_up|send|rsr[16] (
// Equation(s):
// \pwm_up|send|rsr [16] = DFFEAS((!\pwm_up|up_sign|fre_en~regout  & (((!\pwm_up|up_sign|state_en~regout )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_up|up_sign|state_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[16] .lut_mask = "0055";
defparam \pwm_up|send|rsr[16] .operation_mode = "normal";
defparam \pwm_up|send|rsr[16] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[16] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[16] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[16] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_in~combout ),
	.padio(ad_in));
// synopsys translate_off
defparam \ad_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \ad|rsr[15]~1 (
// Equation(s):
// \ad|rsr[15]~1_combout  = (!\ad|clk_div [5] & (\ad|clk_div [4] & (\ad|rsr[15]~0_combout  & !\ad|ad_count [4])))

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|clk_div [4]),
	.datac(\ad|rsr[15]~0_combout ),
	.datad(\ad|ad_count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|rsr[15]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15]~1 .lut_mask = "0040";
defparam \ad|rsr[15]~1 .operation_mode = "normal";
defparam \ad|rsr[15]~1 .output_mode = "comb_only";
defparam \ad|rsr[15]~1 .register_cascade_mode = "off";
defparam \ad|rsr[15]~1 .sum_lutc_input = "datac";
defparam \ad|rsr[15]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \ad|rsr[0] (
// Equation(s):
// \ad|rsr [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad_in~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_in~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[0] .lut_mask = "0000";
defparam \ad|rsr[0] .operation_mode = "normal";
defparam \ad|rsr[0] .output_mode = "reg_only";
defparam \ad|rsr[0] .register_cascade_mode = "off";
defparam \ad|rsr[0] .sum_lutc_input = "datac";
defparam \ad|rsr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \ad|rsr[1] (
// Equation(s):
// \ad|rsr [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[1] .lut_mask = "0000";
defparam \ad|rsr[1] .operation_mode = "normal";
defparam \ad|rsr[1] .output_mode = "reg_only";
defparam \ad|rsr[1] .register_cascade_mode = "off";
defparam \ad|rsr[1] .sum_lutc_input = "datac";
defparam \ad|rsr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \ad|rsr[2] (
// Equation(s):
// \ad|rsr [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[2] .lut_mask = "0000";
defparam \ad|rsr[2] .operation_mode = "normal";
defparam \ad|rsr[2] .output_mode = "reg_only";
defparam \ad|rsr[2] .register_cascade_mode = "off";
defparam \ad|rsr[2] .sum_lutc_input = "datac";
defparam \ad|rsr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \ad|rsr[3] (
// Equation(s):
// \ad|rsr [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[3] .lut_mask = "0000";
defparam \ad|rsr[3] .operation_mode = "normal";
defparam \ad|rsr[3] .output_mode = "reg_only";
defparam \ad|rsr[3] .register_cascade_mode = "off";
defparam \ad|rsr[3] .sum_lutc_input = "datac";
defparam \ad|rsr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \ad|rsr[4] (
// Equation(s):
// \ad|rsr [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[4] .lut_mask = "0000";
defparam \ad|rsr[4] .operation_mode = "normal";
defparam \ad|rsr[4] .output_mode = "reg_only";
defparam \ad|rsr[4] .register_cascade_mode = "off";
defparam \ad|rsr[4] .sum_lutc_input = "datac";
defparam \ad|rsr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \ad|rsr[5] (
// Equation(s):
// \ad|rsr [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[5] .lut_mask = "0000";
defparam \ad|rsr[5] .operation_mode = "normal";
defparam \ad|rsr[5] .output_mode = "reg_only";
defparam \ad|rsr[5] .register_cascade_mode = "off";
defparam \ad|rsr[5] .sum_lutc_input = "datac";
defparam \ad|rsr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \ad|rsr[6] (
// Equation(s):
// \ad|rsr [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[6] .lut_mask = "0000";
defparam \ad|rsr[6] .operation_mode = "normal";
defparam \ad|rsr[6] .output_mode = "reg_only";
defparam \ad|rsr[6] .register_cascade_mode = "off";
defparam \ad|rsr[6] .sum_lutc_input = "datac";
defparam \ad|rsr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \ad|rsr[7] (
// Equation(s):
// \ad|rsr [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[7] .lut_mask = "0000";
defparam \ad|rsr[7] .operation_mode = "normal";
defparam \ad|rsr[7] .output_mode = "reg_only";
defparam \ad|rsr[7] .register_cascade_mode = "off";
defparam \ad|rsr[7] .sum_lutc_input = "datac";
defparam \ad|rsr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \ad|rsr[8] (
// Equation(s):
// \ad|rsr [8] = DFFEAS((((\ad|rsr [7]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[8] .lut_mask = "ff00";
defparam \ad|rsr[8] .operation_mode = "normal";
defparam \ad|rsr[8] .output_mode = "reg_only";
defparam \ad|rsr[8] .register_cascade_mode = "off";
defparam \ad|rsr[8] .sum_lutc_input = "datac";
defparam \ad|rsr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \ad|rsr[9] (
// Equation(s):
// \ad|rsr [9] = DFFEAS((((\ad|rsr [8]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[9] .lut_mask = "ff00";
defparam \ad|rsr[9] .operation_mode = "normal";
defparam \ad|rsr[9] .output_mode = "reg_only";
defparam \ad|rsr[9] .register_cascade_mode = "off";
defparam \ad|rsr[9] .sum_lutc_input = "datac";
defparam \ad|rsr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \ad|rsr[10] (
// Equation(s):
// \ad|rsr [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[10] .lut_mask = "0000";
defparam \ad|rsr[10] .operation_mode = "normal";
defparam \ad|rsr[10] .output_mode = "reg_only";
defparam \ad|rsr[10] .register_cascade_mode = "off";
defparam \ad|rsr[10] .sum_lutc_input = "datac";
defparam \ad|rsr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \ad|rsr[11] (
// Equation(s):
// \ad|rsr [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[11] .lut_mask = "0000";
defparam \ad|rsr[11] .operation_mode = "normal";
defparam \ad|rsr[11] .output_mode = "reg_only";
defparam \ad|rsr[11] .register_cascade_mode = "off";
defparam \ad|rsr[11] .sum_lutc_input = "datac";
defparam \ad|rsr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \ad|rsr[12] (
// Equation(s):
// \ad|rsr [12] = DFFEAS((((\ad|rsr [11]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[12] .lut_mask = "ff00";
defparam \ad|rsr[12] .operation_mode = "normal";
defparam \ad|rsr[12] .output_mode = "reg_only";
defparam \ad|rsr[12] .register_cascade_mode = "off";
defparam \ad|rsr[12] .sum_lutc_input = "datac";
defparam \ad|rsr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \ad|rsr[13] (
// Equation(s):
// \ad|rsr [13] = DFFEAS((((\ad|rsr [12]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[13] .lut_mask = "ff00";
defparam \ad|rsr[13] .operation_mode = "normal";
defparam \ad|rsr[13] .output_mode = "reg_only";
defparam \ad|rsr[13] .register_cascade_mode = "off";
defparam \ad|rsr[13] .sum_lutc_input = "datac";
defparam \ad|rsr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \ad|rsr[14] (
// Equation(s):
// \ad|rsr [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[14] .lut_mask = "0000";
defparam \ad|rsr[14] .operation_mode = "normal";
defparam \ad|rsr[14] .output_mode = "reg_only";
defparam \ad|rsr[14] .register_cascade_mode = "off";
defparam \ad|rsr[14] .sum_lutc_input = "datac";
defparam \ad|rsr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \ad|rsr[15] (
// Equation(s):
// \ad|rsr [15] = DFFEAS((((\ad|rsr [14]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15] .lut_mask = "ff00";
defparam \ad|rsr[15] .operation_mode = "normal";
defparam \ad|rsr[15] .output_mode = "reg_only";
defparam \ad|rsr[15] .register_cascade_mode = "off";
defparam \ad|rsr[15] .sum_lutc_input = "datac";
defparam \ad|rsr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \ad|volt[15] (
// Equation(s):
// \pwm_up|send|rsr~3  = ((!\pwm_up|up_sign|state_en~regout  & (B1_volt[15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(\ad|rsr [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~3 ),
	.regout(\ad|volt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[15] .lut_mask = "3030";
defparam \ad|volt[15] .operation_mode = "normal";
defparam \ad|volt[15] .output_mode = "comb_only";
defparam \ad|volt[15] .register_cascade_mode = "off";
defparam \ad|volt[15] .sum_lutc_input = "qfbk";
defparam \ad|volt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \pwm_up|send|rsr[15] (
// Equation(s):
// \pwm_up|send|rsr [15] = DFFEAS((\pwm_up|up_sign|fre_en~regout  & (((!\pwm_down|down_deal|fre_data [15])))) # (!\pwm_up|up_sign|fre_en~regout  & (\pwm_up|send|rsr~3 )), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_up|send|rsr~3 ),
	.datac(vcc),
	.datad(\pwm_down|down_deal|fre_data [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[15] .lut_mask = "44ee";
defparam \pwm_up|send|rsr[15] .operation_mode = "normal";
defparam \pwm_up|send|rsr[15] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[15] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[15] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \ad|volt[12] (
// Equation(s):
// \ad|volt [12] = DFFEAS((((\ad|rsr [12]))), GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[12] .lut_mask = "ff00";
defparam \ad|volt[12] .operation_mode = "normal";
defparam \ad|volt[12] .output_mode = "reg_only";
defparam \ad|volt[12] .register_cascade_mode = "off";
defparam \ad|volt[12] .sum_lutc_input = "datac";
defparam \ad|volt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \pwm_down|down_deal|fre_data[12]~_wirecell (
// Equation(s):
// \pwm_down|down_deal|fre_data[12]~_wirecell_combout  = (((!\pwm_down|down_deal|fre_data [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|down_deal|fre_data [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|fre_data[12]~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[12]~_wirecell .lut_mask = "00ff";
defparam \pwm_down|down_deal|fre_data[12]~_wirecell .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[12]~_wirecell .output_mode = "comb_only";
defparam \pwm_down|down_deal|fre_data[12]~_wirecell .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[12]~_wirecell .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[12]~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \pwm_up|send|rsr[12] (
// Equation(s):
// \pwm_up|send|rsr [12] = DFFEAS((\pwm_up|up_sign|state_en~regout  & (((\pwm_down|down_deal|check~regout )))) # (!\pwm_up|up_sign|state_en~regout  & (\ad|volt [12])), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , 
// \pwm_down|down_deal|fre_data[12]~_wirecell_combout , , \pwm_up|up_sign|fault_en~regout , \pwm_up|up_sign|fre_en~regout )

	.clk(\clk~combout ),
	.dataa(\ad|volt [12]),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(\pwm_down|down_deal|fre_data[12]~_wirecell_combout ),
	.datad(\pwm_down|down_deal|check~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_up|up_sign|fault_en~regout ),
	.sload(\pwm_up|up_sign|fre_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[12] .lut_mask = "ee22";
defparam \pwm_up|send|rsr[12] .operation_mode = "normal";
defparam \pwm_up|send|rsr[12] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[12] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[12] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \pwm_up|sign_deal|uv_f|Equal0~0 (
// Equation(s):
// \pwm_up|sign_deal|uv_f|Equal0~0_combout  = (!\pwm_up|sign_deal|uv_f|count [1] & (!\pwm_up|sign_deal|uv_f|count [2] & (!\pwm_up|sign_deal|uv_f|count [3] & !\pwm_up|sign_deal|uv_f|count [0])))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|uv_f|count [1]),
	.datab(\pwm_up|sign_deal|uv_f|count [2]),
	.datac(\pwm_up|sign_deal|uv_f|count [3]),
	.datad(\pwm_up|sign_deal|uv_f|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|uv_f|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|Equal0~0 .lut_mask = "0001";
defparam \pwm_up|sign_deal|uv_f|Equal0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|Equal0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|uv_f|Equal0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|Equal0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \uv~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\uv~combout ),
	.padio(uv));
// synopsys translate_off
defparam \uv~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxii_lcell \pwm_up|sign_deal|uv_f|count[0] (
// Equation(s):
// \pwm_up|sign_deal|uv_f|count [0] = DFFEAS((!\pwm_up|sign_deal|uv_f|count [0] & ((\uv~combout  & ((!\pwm_up|sign_deal|uv_f|count [3]))) # (!\uv~combout  & (!\pwm_up|sign_deal|uv_f|Equal0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|uv_f|count [0]),
	.datab(\pwm_up|sign_deal|uv_f|Equal0~0_combout ),
	.datac(\pwm_up|sign_deal|uv_f|count [3]),
	.datad(\uv~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|uv_f|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|count[0] .lut_mask = "0511";
defparam \pwm_up|sign_deal|uv_f|count[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|count[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|uv_f|count[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|count[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \pwm_up|sign_deal|uv_f|count~1 (
// Equation(s):
// \pwm_up|sign_deal|uv_f|count~1_combout  = (\pwm_up|sign_deal|uv_f|count [1] & (!\pwm_up|sign_deal|uv_f|count [2])) # (!\pwm_up|sign_deal|uv_f|count [1] & ((\pwm_up|sign_deal|uv_f|count [2] & ((!\pwm_up|sign_deal|uv_f|count [0]))) # 
// (!\pwm_up|sign_deal|uv_f|count [2] & ((\pwm_up|sign_deal|uv_f|count [0]) # (!\pwm_up|sign_deal|uv_f|count [3])))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|uv_f|count [1]),
	.datab(\pwm_up|sign_deal|uv_f|count [2]),
	.datac(\pwm_up|sign_deal|uv_f|count [3]),
	.datad(\pwm_up|sign_deal|uv_f|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|uv_f|count~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|count~1 .lut_mask = "3367";
defparam \pwm_up|sign_deal|uv_f|count~1 .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|count~1 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|uv_f|count~1 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|count~1 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|count~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \pwm_up|sign_deal|uv_f|Add0~1 (
// Equation(s):
// \pwm_up|sign_deal|uv_f|Add0~1_combout  = (\pwm_up|sign_deal|uv_f|count [2] $ (((\pwm_up|sign_deal|uv_f|count [1] & \pwm_up|sign_deal|uv_f|count [0]))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|uv_f|count [1]),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|uv_f|count [2]),
	.datad(\pwm_up|sign_deal|uv_f|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|uv_f|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|Add0~1 .lut_mask = "5af0";
defparam \pwm_up|sign_deal|uv_f|Add0~1 .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|Add0~1 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|uv_f|Add0~1 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|Add0~1 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxii_lcell \pwm_up|sign_deal|uv_f|count[2] (
// Equation(s):
// \pwm_up|sign_deal|uv_f|count [2] = DFFEAS((\uv~combout  & (!\pwm_up|sign_deal|uv_f|count [3] & ((\pwm_up|sign_deal|uv_f|Add0~1_combout )))) # (!\uv~combout  & (((!\pwm_up|sign_deal|uv_f|count~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|uv_f|count [3]),
	.datab(\pwm_up|sign_deal|uv_f|count~1_combout ),
	.datac(\pwm_up|sign_deal|uv_f|Add0~1_combout ),
	.datad(\uv~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|uv_f|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|count[2] .lut_mask = "5033";
defparam \pwm_up|sign_deal|uv_f|count[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|count[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|uv_f|count[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|count[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxii_lcell \pwm_up|sign_deal|uv_f|count~2 (
// Equation(s):
// \pwm_up|sign_deal|uv_f|count~2_combout  = (\pwm_up|sign_deal|uv_f|count [1] & (((!\pwm_up|sign_deal|uv_f|count [0])))) # (!\pwm_up|sign_deal|uv_f|count [1] & ((\pwm_up|sign_deal|uv_f|count [0]) # ((!\pwm_up|sign_deal|uv_f|count [2] & 
// !\pwm_up|sign_deal|uv_f|count [3]))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|uv_f|count [1]),
	.datab(\pwm_up|sign_deal|uv_f|count [2]),
	.datac(\pwm_up|sign_deal|uv_f|count [3]),
	.datad(\pwm_up|sign_deal|uv_f|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|uv_f|count~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|count~2 .lut_mask = "55ab";
defparam \pwm_up|sign_deal|uv_f|count~2 .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|count~2 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|uv_f|count~2 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|count~2 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|count~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \pwm_up|sign_deal|uv_f|Add1~0 (
// Equation(s):
// \pwm_up|sign_deal|uv_f|Add1~0_combout  = ((\pwm_up|sign_deal|uv_f|count [1] $ (\pwm_up|sign_deal|uv_f|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|uv_f|count [1]),
	.datad(\pwm_up|sign_deal|uv_f|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|uv_f|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|Add1~0 .lut_mask = "0ff0";
defparam \pwm_up|sign_deal|uv_f|Add1~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|Add1~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|uv_f|Add1~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|Add1~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \pwm_up|sign_deal|uv_f|count[1] (
// Equation(s):
// \pwm_up|sign_deal|uv_f|count [1] = DFFEAS((\uv~combout  & (!\pwm_up|sign_deal|uv_f|count [3] & ((\pwm_up|sign_deal|uv_f|Add1~0_combout )))) # (!\uv~combout  & (((!\pwm_up|sign_deal|uv_f|count~2_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|uv_f|count [3]),
	.datab(\pwm_up|sign_deal|uv_f|count~2_combout ),
	.datac(\pwm_up|sign_deal|uv_f|Add1~0_combout ),
	.datad(\uv~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|uv_f|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|count[1] .lut_mask = "5033";
defparam \pwm_up|sign_deal|uv_f|count[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|count[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|uv_f|count[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|count[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \pwm_up|sign_deal|uv_f|count~0 (
// Equation(s):
// \pwm_up|sign_deal|uv_f|count~0_combout  = ((!\pwm_up|sign_deal|uv_f|count [1] & (!\pwm_up|sign_deal|uv_f|count [2] & !\pwm_up|sign_deal|uv_f|count [0]))) # (!\pwm_up|sign_deal|uv_f|count [3])

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|uv_f|count [1]),
	.datab(\pwm_up|sign_deal|uv_f|count [2]),
	.datac(\pwm_up|sign_deal|uv_f|count [3]),
	.datad(\pwm_up|sign_deal|uv_f|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|uv_f|count~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|count~0 .lut_mask = "0f1f";
defparam \pwm_up|sign_deal|uv_f|count~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|count~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|uv_f|count~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|count~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|count~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \pwm_up|sign_deal|uv_f|Add0~0 (
// Equation(s):
// \pwm_up|sign_deal|uv_f|Add0~0_combout  = \pwm_up|sign_deal|uv_f|count [3] $ (((\pwm_up|sign_deal|uv_f|count [1] & (\pwm_up|sign_deal|uv_f|count [2] & \pwm_up|sign_deal|uv_f|count [0]))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|uv_f|count [1]),
	.datab(\pwm_up|sign_deal|uv_f|count [2]),
	.datac(\pwm_up|sign_deal|uv_f|count [3]),
	.datad(\pwm_up|sign_deal|uv_f|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|uv_f|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|Add0~0 .lut_mask = "78f0";
defparam \pwm_up|sign_deal|uv_f|Add0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|Add0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|uv_f|Add0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|Add0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \pwm_up|sign_deal|uv_f|count[3] (
// Equation(s):
// \pwm_up|sign_deal|uv_f|count [3] = DFFEAS((\uv~combout  & ((\pwm_up|sign_deal|uv_f|count [3]) # ((\pwm_up|sign_deal|uv_f|Add0~0_combout )))) # (!\uv~combout  & (((!\pwm_up|sign_deal|uv_f|count~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|uv_f|count [3]),
	.datab(\pwm_up|sign_deal|uv_f|count~0_combout ),
	.datac(\pwm_up|sign_deal|uv_f|Add0~0_combout ),
	.datad(\uv~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|uv_f|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|count[3] .lut_mask = "fa33";
defparam \pwm_up|sign_deal|uv_f|count[3] .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|count[3] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|uv_f|count[3] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|count[3] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \pwm_up|sign_deal|uv_f|out (
// Equation(s):
// \pwm_up|sign_deal|uv_f|out~regout  = DFFEAS((\pwm_up|sign_deal|uv_f|out~regout  & (((\uv~combout ) # (!\pwm_up|sign_deal|uv_f|Equal0~0_combout )))) # (!\pwm_up|sign_deal|uv_f|out~regout  & (\pwm_up|sign_deal|uv_f|count [3] & ((\uv~combout )))), 
// GLOBAL(\clk~combout ), VCC, , , , , \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|uv_f|out~regout ),
	.datab(\pwm_up|sign_deal|uv_f|count [3]),
	.datac(\pwm_up|sign_deal|uv_f|Equal0~0_combout ),
	.datad(\uv~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|uv_f|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|uv_f|out .lut_mask = "ee0a";
defparam \pwm_up|sign_deal|uv_f|out .operation_mode = "normal";
defparam \pwm_up|sign_deal|uv_f|out .output_mode = "reg_only";
defparam \pwm_up|sign_deal|uv_f|out .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|uv_f|out .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|uv_f|out .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \ad|volt[10] (
// Equation(s):
// \pwm_up|send|rsr~6  = ((\pwm_up|up_sign|state_en~regout  & (\pwm_up|sign_deal|uv_f|out~regout )) # (!\pwm_up|up_sign|state_en~regout  & ((B1_volt[10]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|uv_f|out~regout ),
	.datac(\ad|rsr [10]),
	.datad(\pwm_up|up_sign|state_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~6 ),
	.regout(\ad|volt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[10] .lut_mask = "ccf0";
defparam \ad|volt[10] .operation_mode = "normal";
defparam \ad|volt[10] .output_mode = "comb_only";
defparam \ad|volt[10] .register_cascade_mode = "off";
defparam \ad|volt[10] .sum_lutc_input = "qfbk";
defparam \ad|volt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \pwm_up|send|rsr[10] (
// Equation(s):
// \pwm_up|send|rsr [10] = DFFEAS((\pwm_up|up_sign|fre_en~regout  & (!\pwm_down|down_deal|fre_data [10])) # (!\pwm_up|up_sign|fre_en~regout  & (((\pwm_up|send|rsr~6 )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_down|down_deal|fre_data [10]),
	.datac(vcc),
	.datad(\pwm_up|send|rsr~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[10] .lut_mask = "7722";
defparam \pwm_up|send|rsr[10] .operation_mode = "normal";
defparam \pwm_up|send|rsr[10] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[10] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[10] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \ad|volt[9] (
// Equation(s):
// \ad|volt [9] = DFFEAS((((\ad|rsr [9]))), GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[9] .lut_mask = "ff00";
defparam \ad|volt[9] .operation_mode = "normal";
defparam \ad|volt[9] .output_mode = "reg_only";
defparam \ad|volt[9] .register_cascade_mode = "off";
defparam \ad|volt[9] .sum_lutc_input = "datac";
defparam \ad|volt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \pwm_up|send|rsr[9] (
// Equation(s):
// \pwm_up|send|rsr [9] = DFFEAS((\pwm_up|up_sign|state_en~regout  & (((\pwm_up|sign_deal|TEM_f|out~regout )))) # (!\pwm_up|up_sign|state_en~regout  & (\ad|volt [9])), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , 
// \pwm_down|down_deal|fre_data [9], , \pwm_up|up_sign|fault_en~regout , \pwm_up|up_sign|fre_en~regout )

	.clk(\clk~combout ),
	.dataa(\ad|volt [9]),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(\pwm_down|down_deal|fre_data [9]),
	.datad(\pwm_up|sign_deal|TEM_f|out~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_up|up_sign|fault_en~regout ),
	.sload(\pwm_up|up_sign|fre_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[9] .lut_mask = "ee22";
defparam \pwm_up|send|rsr[9] .operation_mode = "normal";
defparam \pwm_up|send|rsr[9] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[9] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[9] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \ad|volt[7] (
// Equation(s):
// \pwm_up|send|rsr~8  = (\pwm_up|up_sign|state_en~regout  & (((\pwm_up|sign_deal|state [7])))) # (!\pwm_up|up_sign|state_en~regout  & (((B1_volt[7]))))

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|state_en~regout ),
	.datab(vcc),
	.datac(\ad|rsr [7]),
	.datad(\pwm_up|sign_deal|state [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~8 ),
	.regout(\ad|volt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[7] .lut_mask = "fa50";
defparam \ad|volt[7] .operation_mode = "normal";
defparam \ad|volt[7] .output_mode = "comb_only";
defparam \ad|volt[7] .register_cascade_mode = "off";
defparam \ad|volt[7] .sum_lutc_input = "qfbk";
defparam \ad|volt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \pwm_up|send|rsr[7] (
// Equation(s):
// \pwm_up|send|rsr [7] = DFFEAS((\pwm_up|up_sign|fre_en~regout  & (((\pwm_down|down_deal|fre_data [7])))) # (!\pwm_up|up_sign|fre_en~regout  & (\pwm_up|send|rsr~8 )), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_up|send|rsr~8 ),
	.datac(vcc),
	.datad(\pwm_down|down_deal|fre_data [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[7] .lut_mask = "ee44";
defparam \pwm_up|send|rsr[7] .operation_mode = "normal";
defparam \pwm_up|send|rsr[7] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[7] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[7] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \ad|volt[5] (
// Equation(s):
// \pwm_up|send|rsr~10  = ((\pwm_up|up_sign|state_en~regout  & (\pwm_up|sign_deal|state [5])) # (!\pwm_up|up_sign|state_en~regout  & ((B1_volt[5]))))

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|state [5]),
	.datab(vcc),
	.datac(\ad|rsr [5]),
	.datad(\pwm_up|up_sign|state_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~10 ),
	.regout(\ad|volt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[5] .lut_mask = "aaf0";
defparam \ad|volt[5] .operation_mode = "normal";
defparam \ad|volt[5] .output_mode = "comb_only";
defparam \ad|volt[5] .register_cascade_mode = "off";
defparam \ad|volt[5] .sum_lutc_input = "qfbk";
defparam \ad|volt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \pwm_up|send|rsr[5] (
// Equation(s):
// \pwm_up|send|rsr [5] = DFFEAS((\pwm_up|up_sign|fre_en~regout  & (\pwm_down|down_deal|fre_data [5])) # (!\pwm_up|up_sign|fre_en~regout  & (((\pwm_up|send|rsr~10 )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_down|down_deal|fre_data [5]),
	.datac(vcc),
	.datad(\pwm_up|send|rsr~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[5] .lut_mask = "dd88";
defparam \pwm_up|send|rsr[5] .operation_mode = "normal";
defparam \pwm_up|send|rsr[5] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[5] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[5] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \ad|volt[4] (
// Equation(s):
// \ad|volt [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[4] .lut_mask = "0000";
defparam \ad|volt[4] .operation_mode = "normal";
defparam \ad|volt[4] .output_mode = "reg_only";
defparam \ad|volt[4] .register_cascade_mode = "off";
defparam \ad|volt[4] .sum_lutc_input = "datac";
defparam \ad|volt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \pwm_up|send|rsr[4] (
// Equation(s):
// \pwm_up|send|rsr [4] = DFFEAS(((\pwm_up|up_sign|state_en~regout  & (\pwm_up|sign_deal|state [4])) # (!\pwm_up|up_sign|state_en~regout  & ((\ad|volt [4])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , \pwm_down|down_deal|fre_data [4], , 
// \pwm_up|up_sign|fault_en~regout , \pwm_up|up_sign|fre_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|state [4]),
	.datab(\ad|volt [4]),
	.datac(\pwm_down|down_deal|fre_data [4]),
	.datad(\pwm_up|up_sign|state_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_up|up_sign|fault_en~regout ),
	.sload(\pwm_up|up_sign|fre_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[4] .lut_mask = "aacc";
defparam \pwm_up|send|rsr[4] .operation_mode = "normal";
defparam \pwm_up|send|rsr[4] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[4] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[4] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \ad|volt[3] (
// Equation(s):
// \ad|volt [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[3] .lut_mask = "0000";
defparam \ad|volt[3] .operation_mode = "normal";
defparam \ad|volt[3] .output_mode = "reg_only";
defparam \ad|volt[3] .register_cascade_mode = "off";
defparam \ad|volt[3] .sum_lutc_input = "datac";
defparam \ad|volt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \pwm_up|send|rsr[3] (
// Equation(s):
// \pwm_up|send|rsr [3] = DFFEAS(((\pwm_up|up_sign|state_en~regout  & (\pwm_down|down_deal|start~regout )) # (!\pwm_up|up_sign|state_en~regout  & ((\ad|volt [3])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , \pwm_down|down_deal|fre_data 
// [3], , \pwm_up|up_sign|fault_en~regout , \pwm_up|up_sign|fre_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|start~regout ),
	.datab(\ad|volt [3]),
	.datac(\pwm_down|down_deal|fre_data [3]),
	.datad(\pwm_up|up_sign|state_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_up|up_sign|fault_en~regout ),
	.sload(\pwm_up|up_sign|fre_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[3] .lut_mask = "aacc";
defparam \pwm_up|send|rsr[3] .operation_mode = "normal";
defparam \pwm_up|send|rsr[3] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[3] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[3] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \ad|volt[2] (
// Equation(s):
// \pwm_up|send|rsr~11  = ((\pwm_up|up_sign|state_en~regout  & ((\pwm_down|down_deal|Lockn~regout ))) # (!\pwm_up|up_sign|state_en~regout  & (B1_volt[2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(\ad|rsr [2]),
	.datad(\pwm_down|down_deal|Lockn~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~11 ),
	.regout(\ad|volt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[2] .lut_mask = "fc30";
defparam \ad|volt[2] .operation_mode = "normal";
defparam \ad|volt[2] .output_mode = "comb_only";
defparam \ad|volt[2] .register_cascade_mode = "off";
defparam \ad|volt[2] .sum_lutc_input = "qfbk";
defparam \ad|volt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \pwm_up|send|rsr[2] (
// Equation(s):
// \pwm_up|send|rsr [2] = DFFEAS(((\pwm_up|up_sign|fre_en~regout  & ((\pwm_down|down_deal|fre_data [2]))) # (!\pwm_up|up_sign|fre_en~regout  & (\pwm_up|send|rsr~11 ))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|rsr~11 ),
	.datab(\pwm_down|down_deal|fre_data [2]),
	.datac(vcc),
	.datad(\pwm_up|up_sign|fre_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[2] .lut_mask = "ccaa";
defparam \pwm_up|send|rsr[2] .operation_mode = "normal";
defparam \pwm_up|send|rsr[2] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[2] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[2] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \ad|volt[0] (
// Equation(s):
// \pwm_up|send|rsr~12  = ((\pwm_up|up_sign|state_en~regout  & ((\pwm_up|sign_deal|state [0]))) # (!\pwm_up|up_sign|state_en~regout  & (B1_volt[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(\ad|rsr [0]),
	.datad(\pwm_up|sign_deal|state [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~12 ),
	.regout(\ad|volt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[0] .lut_mask = "fc30";
defparam \ad|volt[0] .operation_mode = "normal";
defparam \ad|volt[0] .output_mode = "comb_only";
defparam \ad|volt[0] .register_cascade_mode = "off";
defparam \ad|volt[0] .sum_lutc_input = "qfbk";
defparam \ad|volt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \pwm_up|send|rsr[0] (
// Equation(s):
// \pwm_up|send|rsr [0] = DFFEAS(((\pwm_up|up_sign|fre_en~regout  & ((\pwm_down|down_deal|fre_data [0]))) # (!\pwm_up|up_sign|fre_en~regout  & (\pwm_up|send|rsr~12 ))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|rsr~12 ),
	.datab(\pwm_down|down_deal|fre_data [0]),
	.datac(vcc),
	.datad(\pwm_up|up_sign|fre_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[0] .lut_mask = "ccaa";
defparam \pwm_up|send|rsr[0] .operation_mode = "normal";
defparam \pwm_up|send|rsr[0] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[0] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[0] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \pwm_up|send|tsr[0] (
// Equation(s):
// \pwm_up|send|tsr [0] = DFFEAS((\pwm_up|send|en~regout  & ((\pwm_up|send|clk1x_en~regout  & ((\pwm_up|send|rsr [0]))) # (!\pwm_up|send|clk1x_en~regout  & (\pwm_up|send|tsr [0])))) # (!\pwm_up|send|en~regout  & (\pwm_up|send|tsr [0])), GLOBAL(\clk~combout 
// ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|en~regout ),
	.datab(\pwm_up|send|tsr [0]),
	.datac(\pwm_up|send|rsr [0]),
	.datad(\pwm_up|send|clk1x_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[0] .lut_mask = "e4cc";
defparam \pwm_up|send|tsr[0] .operation_mode = "normal";
defparam \pwm_up|send|tsr[0] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[0] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[0] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \ad|volt[1] (
// Equation(s):
// \ad|volt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[1] .lut_mask = "0000";
defparam \ad|volt[1] .operation_mode = "normal";
defparam \ad|volt[1] .output_mode = "reg_only";
defparam \ad|volt[1] .register_cascade_mode = "off";
defparam \ad|volt[1] .sum_lutc_input = "datac";
defparam \ad|volt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \pwm_up|send|rsr[1] (
// Equation(s):
// \pwm_up|send|rsr [1] = DFFEAS(((\ad|volt [1] & ((!\pwm_up|up_sign|state_en~regout )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , \pwm_down|down_deal|fre_data [1], , \pwm_up|up_sign|fault_en~regout , \pwm_up|up_sign|fre_en~regout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|volt [1]),
	.datac(\pwm_down|down_deal|fre_data [1]),
	.datad(\pwm_up|up_sign|state_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_up|up_sign|fault_en~regout ),
	.sload(\pwm_up|up_sign|fre_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[1] .lut_mask = "00cc";
defparam \pwm_up|send|rsr[1] .operation_mode = "normal";
defparam \pwm_up|send|rsr[1] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[1] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[1] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxii_lcell \pwm_up|send|always4~4 (
// Equation(s):
// \pwm_up|send|always4~4_combout  = (((!\pwm_up|send|no_bits_sent [1] & !\pwm_up|send|no_bits_sent [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|send|no_bits_sent [1]),
	.datad(\pwm_up|send|no_bits_sent [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~4 .lut_mask = "000f";
defparam \pwm_up|send|always4~4 .operation_mode = "normal";
defparam \pwm_up|send|always4~4 .output_mode = "comb_only";
defparam \pwm_up|send|always4~4 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~4 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxii_lcell \pwm_up|send|always4~5 (
// Equation(s):
// \pwm_up|send|always4~5_combout  = (!\pwm_up|send|no_bits_sent [5] & ((\pwm_up|send|no_bits_sent [2] & (\pwm_up|send|always4~4_combout )) # (!\pwm_up|send|no_bits_sent [2] & ((\pwm_up|send|always1~3_combout )))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [5]),
	.datab(\pwm_up|send|always4~4_combout ),
	.datac(\pwm_up|send|no_bits_sent [2]),
	.datad(\pwm_up|send|always1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~5 .lut_mask = "4540";
defparam \pwm_up|send|always4~5 .operation_mode = "normal";
defparam \pwm_up|send|always4~5 .output_mode = "comb_only";
defparam \pwm_up|send|always4~5 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~5 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxii_lcell \pwm_up|send|always4~9 (
// Equation(s):
// \pwm_up|send|always4~9_combout  = (\pwm_up|send|no_bits_sent [5] & (!\pwm_up|send|no_bits_sent [4] & (\pwm_up|send|no_bits_sent [3] & !\pwm_up|send|no_bits_sent [2])))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [5]),
	.datab(\pwm_up|send|no_bits_sent [4]),
	.datac(\pwm_up|send|no_bits_sent [3]),
	.datad(\pwm_up|send|no_bits_sent [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~9 .lut_mask = "0020";
defparam \pwm_up|send|always4~9 .operation_mode = "normal";
defparam \pwm_up|send|always4~9 .output_mode = "comb_only";
defparam \pwm_up|send|always4~9 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~9 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxii_lcell \pwm_up|send|always2~0 (
// Equation(s):
// \pwm_up|send|always2~0_combout  = (((\pwm_up|send|no_bits_sent [6] & \pwm_up|send|no_bits_sent [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|send|no_bits_sent [6]),
	.datad(\pwm_up|send|no_bits_sent [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always2~0 .lut_mask = "f000";
defparam \pwm_up|send|always2~0 .operation_mode = "normal";
defparam \pwm_up|send|always2~0 .output_mode = "comb_only";
defparam \pwm_up|send|always2~0 .register_cascade_mode = "off";
defparam \pwm_up|send|always2~0 .sum_lutc_input = "datac";
defparam \pwm_up|send|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxii_lcell \pwm_up|send|always4~7 (
// Equation(s):
// \pwm_up|send|always4~7_combout  = (((!\pwm_up|send|no_bits_sent [1] & !\pwm_up|send|no_bits_sent [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|send|no_bits_sent [1]),
	.datad(\pwm_up|send|no_bits_sent [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~7 .lut_mask = "000f";
defparam \pwm_up|send|always4~7 .operation_mode = "normal";
defparam \pwm_up|send|always4~7 .output_mode = "comb_only";
defparam \pwm_up|send|always4~7 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~7 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxii_lcell \pwm_up|send|always4~8 (
// Equation(s):
// \pwm_up|send|always4~8_combout  = (\pwm_up|send|no_bits_sent [4] & (\pwm_up|send|no_bits_sent [6] & ((\pwm_up|send|always4~7_combout ) # (!\pwm_up|send|no_bits_sent [3]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [4]),
	.datab(\pwm_up|send|no_bits_sent [6]),
	.datac(\pwm_up|send|no_bits_sent [3]),
	.datad(\pwm_up|send|always4~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~8 .lut_mask = "8808";
defparam \pwm_up|send|always4~8 .operation_mode = "normal";
defparam \pwm_up|send|always4~8 .output_mode = "comb_only";
defparam \pwm_up|send|always4~8 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~8 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxii_lcell \pwm_up|send|always4~10 (
// Equation(s):
// \pwm_up|send|always4~10_combout  = (\pwm_up|send|always4~9_combout ) # ((\pwm_up|send|always4~8_combout ) # ((\pwm_up|send|no_bits_sent [1] & \pwm_up|send|always2~0_combout )))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [1]),
	.datab(\pwm_up|send|always4~9_combout ),
	.datac(\pwm_up|send|always2~0_combout ),
	.datad(\pwm_up|send|always4~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~10 .lut_mask = "ffec";
defparam \pwm_up|send|always4~10 .operation_mode = "normal";
defparam \pwm_up|send|always4~10 .output_mode = "comb_only";
defparam \pwm_up|send|always4~10 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~10 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxii_lcell \pwm_up|send|always4~6 (
// Equation(s):
// \pwm_up|send|always4~6_combout  = (\pwm_up|send|no_bits_sent [4] & (((!\pwm_up|send|Equal0~0_combout )))) # (!\pwm_up|send|no_bits_sent [4] & ((\pwm_up|send|no_bits_sent [3] & (\pwm_up|send|Equal0~0_combout )) # (!\pwm_up|send|no_bits_sent [3] & 
// (!\pwm_up|send|Equal0~0_combout  & \pwm_up|send|always4~4_combout ))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [4]),
	.datab(\pwm_up|send|no_bits_sent [3]),
	.datac(\pwm_up|send|Equal0~0_combout ),
	.datad(\pwm_up|send|always4~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~6 .lut_mask = "4b4a";
defparam \pwm_up|send|always4~6 .operation_mode = "normal";
defparam \pwm_up|send|always4~6 .output_mode = "comb_only";
defparam \pwm_up|send|always4~6 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~6 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxii_lcell \pwm_up|send|always4~23 (
// Equation(s):
// \pwm_up|send|always4~23_combout  = (!\pwm_up|send|no_bits_sent [5] & (!\pwm_up|send|always4~6_combout  & ((!\pwm_up|send|no_bits_sent [6]) # (!\pwm_up|send|no_bits_sent [7]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [5]),
	.datab(\pwm_up|send|no_bits_sent [7]),
	.datac(\pwm_up|send|no_bits_sent [6]),
	.datad(\pwm_up|send|always4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~23 .lut_mask = "0015";
defparam \pwm_up|send|always4~23 .operation_mode = "normal";
defparam \pwm_up|send|always4~23 .output_mode = "comb_only";
defparam \pwm_up|send|always4~23 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~23 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxii_lcell \pwm_up|send|always4~11 (
// Equation(s):
// \pwm_up|send|always4~11_combout  = (\pwm_up|send|always4~5_combout ) # ((\pwm_up|send|always4~23_combout ) # ((!\pwm_up|send|no_bits_sent [7] & \pwm_up|send|always4~10_combout )))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [7]),
	.datab(\pwm_up|send|always4~5_combout ),
	.datac(\pwm_up|send|always4~10_combout ),
	.datad(\pwm_up|send|always4~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~11 .lut_mask = "ffdc";
defparam \pwm_up|send|always4~11 .operation_mode = "normal";
defparam \pwm_up|send|always4~11 .output_mode = "comb_only";
defparam \pwm_up|send|always4~11 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~11 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \pwm_up|send|always4~12 (
// Equation(s):
// \pwm_up|send|always4~12_combout  = (\pwm_up|send|no_bits_sent [2] & (((!\pwm_up|send|no_bits_sent [6] & \pwm_up|send|no_bits_sent [5])) # (!\pwm_up|send|no_bits_sent [4]))) # (!\pwm_up|send|no_bits_sent [2] & (!\pwm_up|send|no_bits_sent [6] & 
// (\pwm_up|send|no_bits_sent [5])))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [2]),
	.datab(\pwm_up|send|no_bits_sent [6]),
	.datac(\pwm_up|send|no_bits_sent [5]),
	.datad(\pwm_up|send|no_bits_sent [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~12 .lut_mask = "30ba";
defparam \pwm_up|send|always4~12 .operation_mode = "normal";
defparam \pwm_up|send|always4~12 .output_mode = "comb_only";
defparam \pwm_up|send|always4~12 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~12 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \pwm_up|send|always4~24 (
// Equation(s):
// \pwm_up|send|always4~24_combout  = (!\pwm_up|send|no_bits_sent [1] & (\pwm_up|send|no_bits_sent [3] & (!\pwm_up|send|no_bits_sent [7] & \pwm_up|send|always4~12_combout )))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [1]),
	.datab(\pwm_up|send|no_bits_sent [3]),
	.datac(\pwm_up|send|no_bits_sent [7]),
	.datad(\pwm_up|send|always4~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~24 .lut_mask = "0400";
defparam \pwm_up|send|always4~24 .operation_mode = "normal";
defparam \pwm_up|send|always4~24 .output_mode = "comb_only";
defparam \pwm_up|send|always4~24 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~24 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \pwm_up|send|always4~13 (
// Equation(s):
// \pwm_up|send|always4~13_combout  = (!\pwm_up|send|no_bits_sent [7] & (((\pwm_up|send|no_bits_sent [5] & !\pwm_up|send|no_bits_sent [4]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [7]),
	.datab(vcc),
	.datac(\pwm_up|send|no_bits_sent [5]),
	.datad(\pwm_up|send|no_bits_sent [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~13 .lut_mask = "0050";
defparam \pwm_up|send|always4~13 .operation_mode = "normal";
defparam \pwm_up|send|always4~13 .output_mode = "comb_only";
defparam \pwm_up|send|always4~13 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~13 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \pwm_up|send|always4~14 (
// Equation(s):
// \pwm_up|send|always4~14_combout  = (!\pwm_up|send|no_bits_sent [0] & (\pwm_up|send|always4~13_combout  & ((\pwm_up|send|always4~7_combout ) # (!\pwm_up|send|no_bits_sent [6]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [6]),
	.datab(\pwm_up|send|no_bits_sent [0]),
	.datac(\pwm_up|send|always4~7_combout ),
	.datad(\pwm_up|send|always4~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~14 .lut_mask = "3100";
defparam \pwm_up|send|always4~14 .operation_mode = "normal";
defparam \pwm_up|send|always4~14 .output_mode = "comb_only";
defparam \pwm_up|send|always4~14 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~14 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \pwm_up|send|always4~17 (
// Equation(s):
// \pwm_up|send|always4~17_combout  = (\pwm_up|send|no_bits_sent [6] & (\pwm_up|send|no_bits_sent [0] & ((!\pwm_up|send|no_bits_sent [1])))) # (!\pwm_up|send|no_bits_sent [6] & ((\pwm_up|send|no_bits_sent [5]) # ((\pwm_up|send|no_bits_sent [0] & 
// !\pwm_up|send|no_bits_sent [1]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [6]),
	.datab(\pwm_up|send|no_bits_sent [0]),
	.datac(\pwm_up|send|no_bits_sent [5]),
	.datad(\pwm_up|send|no_bits_sent [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~17 .lut_mask = "50dc";
defparam \pwm_up|send|always4~17 .operation_mode = "normal";
defparam \pwm_up|send|always4~17 .output_mode = "comb_only";
defparam \pwm_up|send|always4~17 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~17 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \pwm_up|send|always4~19 (
// Equation(s):
// \pwm_up|send|always4~19_combout  = ((!\pwm_up|send|no_bits_sent [6] & (!\pwm_up|send|no_bits_sent [7] & \pwm_up|send|no_bits_sent [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|send|no_bits_sent [6]),
	.datac(\pwm_up|send|no_bits_sent [7]),
	.datad(\pwm_up|send|no_bits_sent [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~19 .lut_mask = "0300";
defparam \pwm_up|send|always4~19 .operation_mode = "normal";
defparam \pwm_up|send|always4~19 .output_mode = "comb_only";
defparam \pwm_up|send|always4~19 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~19 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \pwm_up|send|always4~20 (
// Equation(s):
// \pwm_up|send|always4~20_combout  = (!\pwm_up|send|no_bits_sent [7] & (((\pwm_up|send|no_bits_sent [2] & !\pwm_up|send|no_bits_sent [3]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [7]),
	.datab(vcc),
	.datac(\pwm_up|send|no_bits_sent [2]),
	.datad(\pwm_up|send|no_bits_sent [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~20 .lut_mask = "0050";
defparam \pwm_up|send|always4~20 .operation_mode = "normal";
defparam \pwm_up|send|always4~20 .output_mode = "comb_only";
defparam \pwm_up|send|always4~20 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~20 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \pwm_up|send|always4~18 (
// Equation(s):
// \pwm_up|send|always4~18_combout  = (\pwm_up|send|no_bits_sent [0] & (((\pwm_up|send|no_bits_sent [3] & \pwm_up|send|no_bits_sent [4])) # (!\pwm_up|send|no_bits_sent [2]))) # (!\pwm_up|send|no_bits_sent [0] & (\pwm_up|send|no_bits_sent [3] & 
// ((\pwm_up|send|no_bits_sent [4]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [0]),
	.datab(\pwm_up|send|no_bits_sent [3]),
	.datac(\pwm_up|send|no_bits_sent [2]),
	.datad(\pwm_up|send|no_bits_sent [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~18 .lut_mask = "ce0a";
defparam \pwm_up|send|always4~18 .operation_mode = "normal";
defparam \pwm_up|send|always4~18 .output_mode = "comb_only";
defparam \pwm_up|send|always4~18 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~18 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \pwm_up|send|always4~21 (
// Equation(s):
// \pwm_up|send|always4~21_combout  = (\pwm_up|send|always4~17_combout  & ((\pwm_up|send|always4~20_combout ) # ((\pwm_up|send|always4~19_combout  & \pwm_up|send|always4~18_combout )))) # (!\pwm_up|send|always4~17_combout  & (\pwm_up|send|always4~19_combout  
// & ((\pwm_up|send|always4~18_combout ))))

	.clk(gnd),
	.dataa(\pwm_up|send|always4~17_combout ),
	.datab(\pwm_up|send|always4~19_combout ),
	.datac(\pwm_up|send|always4~20_combout ),
	.datad(\pwm_up|send|always4~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~21 .lut_mask = "eca0";
defparam \pwm_up|send|always4~21 .operation_mode = "normal";
defparam \pwm_up|send|always4~21 .output_mode = "comb_only";
defparam \pwm_up|send|always4~21 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~21 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxii_lcell \pwm_up|send|always4~15 (
// Equation(s):
// \pwm_up|send|always4~15_combout  = (\pwm_up|send|no_bits_sent [4] & (((!\pwm_up|send|no_bits_sent [5] & \pwm_up|send|always4~7_combout )))) # (!\pwm_up|send|no_bits_sent [4] & (((!\pwm_up|send|no_bits_sent [5] & \pwm_up|send|always4~7_combout )) # 
// (!\pwm_up|send|no_bits_sent [7])))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [4]),
	.datab(\pwm_up|send|no_bits_sent [7]),
	.datac(\pwm_up|send|no_bits_sent [5]),
	.datad(\pwm_up|send|always4~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~15 .lut_mask = "1f11";
defparam \pwm_up|send|always4~15 .operation_mode = "normal";
defparam \pwm_up|send|always4~15 .output_mode = "comb_only";
defparam \pwm_up|send|always4~15 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~15 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \pwm_up|send|always4~16 (
// Equation(s):
// \pwm_up|send|always4~16_combout  = (!\pwm_up|send|no_bits_sent [6] & (!\pwm_up|send|no_bits_sent [3] & (\pwm_up|send|always4~15_combout  & \pwm_up|send|no_bits_sent [0])))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [6]),
	.datab(\pwm_up|send|no_bits_sent [3]),
	.datac(\pwm_up|send|always4~15_combout ),
	.datad(\pwm_up|send|no_bits_sent [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~16 .lut_mask = "1000";
defparam \pwm_up|send|always4~16 .operation_mode = "normal";
defparam \pwm_up|send|always4~16 .output_mode = "comb_only";
defparam \pwm_up|send|always4~16 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~16 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \pwm_up|send|always4~22 (
// Equation(s):
// \pwm_up|send|always4~22_combout  = (\pwm_up|send|always4~24_combout ) # ((\pwm_up|send|always4~14_combout ) # ((\pwm_up|send|always4~21_combout ) # (\pwm_up|send|always4~16_combout )))

	.clk(gnd),
	.dataa(\pwm_up|send|always4~24_combout ),
	.datab(\pwm_up|send|always4~14_combout ),
	.datac(\pwm_up|send|always4~21_combout ),
	.datad(\pwm_up|send|always4~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|always4~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|always4~22 .lut_mask = "fffe";
defparam \pwm_up|send|always4~22 .operation_mode = "normal";
defparam \pwm_up|send|always4~22 .output_mode = "comb_only";
defparam \pwm_up|send|always4~22 .register_cascade_mode = "off";
defparam \pwm_up|send|always4~22 .sum_lutc_input = "datac";
defparam \pwm_up|send|always4~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \pwm_up|send|parity~0 (
// Equation(s):
// \pwm_up|send|parity~0_combout  = ((\pwm_up|send|Equal8~0_combout  & ((\pwm_up|send|always4~11_combout ) # (\pwm_up|send|always4~22_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|send|Equal8~0_combout ),
	.datac(\pwm_up|send|always4~11_combout ),
	.datad(\pwm_up|send|always4~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|parity~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|parity~0 .lut_mask = "ccc0";
defparam \pwm_up|send|parity~0 .operation_mode = "normal";
defparam \pwm_up|send|parity~0 .output_mode = "comb_only";
defparam \pwm_up|send|parity~0 .register_cascade_mode = "off";
defparam \pwm_up|send|parity~0 .sum_lutc_input = "datac";
defparam \pwm_up|send|parity~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \pwm_up|send|tsr[20]~1 (
// Equation(s):
// \pwm_up|send|tsr[20]~1_combout  = ((\pwm_up|send|clk1x_en~regout  & ((\pwm_up|send|en~regout ) # (\pwm_up|send|parity~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|send|en~regout ),
	.datac(\pwm_up|send|clk1x_en~regout ),
	.datad(\pwm_up|send|parity~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|tsr[20]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[20]~1 .lut_mask = "f0c0";
defparam \pwm_up|send|tsr[20]~1 .operation_mode = "normal";
defparam \pwm_up|send|tsr[20]~1 .output_mode = "comb_only";
defparam \pwm_up|send|tsr[20]~1 .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[20]~1 .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[20]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \pwm_up|send|tsr[1] (
// Equation(s):
// \pwm_up|send|tsr [1] = DFFEAS(((\pwm_up|send|en~regout  & ((\pwm_up|send|rsr [1]))) # (!\pwm_up|send|en~regout  & (\pwm_up|send|tsr [0]))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|tsr [0]),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|rsr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[1] .lut_mask = "fc0c";
defparam \pwm_up|send|tsr[1] .operation_mode = "normal";
defparam \pwm_up|send|tsr[1] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[1] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[1] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \pwm_up|send|tsr[2] (
// Equation(s):
// \pwm_up|send|tsr [2] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [2])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [1])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|rsr [2]),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|tsr [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[2] .lut_mask = "afa0";
defparam \pwm_up|send|tsr[2] .operation_mode = "normal";
defparam \pwm_up|send|tsr[2] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[2] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[2] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \pwm_up|send|tsr[3] (
// Equation(s):
// \pwm_up|send|tsr [3] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [3])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [2])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|rsr [3]),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|tsr [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[3] .lut_mask = "afa0";
defparam \pwm_up|send|tsr[3] .operation_mode = "normal";
defparam \pwm_up|send|tsr[3] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[3] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[3] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \pwm_up|send|tsr[4] (
// Equation(s):
// \pwm_up|send|tsr [4] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [4])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [3])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|en~regout ),
	.datac(\pwm_up|send|rsr [4]),
	.datad(\pwm_up|send|tsr [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[4] .lut_mask = "f3c0";
defparam \pwm_up|send|tsr[4] .operation_mode = "normal";
defparam \pwm_up|send|tsr[4] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[4] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[4] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \pwm_up|send|tsr[5] (
// Equation(s):
// \pwm_up|send|tsr [5] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [5])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [4])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|en~regout ),
	.datac(\pwm_up|send|rsr [5]),
	.datad(\pwm_up|send|tsr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[5] .lut_mask = "f3c0";
defparam \pwm_up|send|tsr[5] .operation_mode = "normal";
defparam \pwm_up|send|tsr[5] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[5] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[5] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \ad|volt[6] (
// Equation(s):
// \pwm_up|send|rsr~9  = (\pwm_up|up_sign|state_en~regout  & (((\pwm_up|sign_deal|state [6])))) # (!\pwm_up|up_sign|state_en~regout  & (((B1_volt[6]))))

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|state_en~regout ),
	.datab(vcc),
	.datac(\ad|rsr [6]),
	.datad(\pwm_up|sign_deal|state [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~9 ),
	.regout(\ad|volt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[6] .lut_mask = "fa50";
defparam \ad|volt[6] .operation_mode = "normal";
defparam \ad|volt[6] .output_mode = "comb_only";
defparam \ad|volt[6] .register_cascade_mode = "off";
defparam \ad|volt[6] .sum_lutc_input = "qfbk";
defparam \ad|volt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \pwm_up|send|rsr[6] (
// Equation(s):
// \pwm_up|send|rsr [6] = DFFEAS((\pwm_up|up_sign|fre_en~regout  & (!\pwm_down|down_deal|fre_data [6])) # (!\pwm_up|up_sign|fre_en~regout  & (((\pwm_up|send|rsr~9 )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_down|down_deal|fre_data [6]),
	.datac(vcc),
	.datad(\pwm_up|send|rsr~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[6] .lut_mask = "7722";
defparam \pwm_up|send|rsr[6] .operation_mode = "normal";
defparam \pwm_up|send|rsr[6] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[6] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[6] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \pwm_up|send|tsr[6] (
// Equation(s):
// \pwm_up|send|tsr [6] = DFFEAS(((\pwm_up|send|en~regout  & ((\pwm_up|send|rsr [6]))) # (!\pwm_up|send|en~regout  & (\pwm_up|send|tsr [5]))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|tsr [5]),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|rsr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[6] .lut_mask = "fa0a";
defparam \pwm_up|send|tsr[6] .operation_mode = "normal";
defparam \pwm_up|send|tsr[6] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[6] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[6] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \pwm_up|send|tsr[7] (
// Equation(s):
// \pwm_up|send|tsr [7] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [7])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [6])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|en~regout ),
	.datac(\pwm_up|send|rsr [7]),
	.datad(\pwm_up|send|tsr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[7] .lut_mask = "f3c0";
defparam \pwm_up|send|tsr[7] .operation_mode = "normal";
defparam \pwm_up|send|tsr[7] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[7] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[7] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
maxii_lcell \pwm_up|sign_deal|db_f|count~2 (
// Equation(s):
// \pwm_up|sign_deal|db_f|count~2_combout  = (\pwm_up|sign_deal|db_f|count [0] & (((!\pwm_up|sign_deal|db_f|count [1])))) # (!\pwm_up|sign_deal|db_f|count [0] & ((\pwm_up|sign_deal|db_f|count [1]) # ((!\pwm_up|sign_deal|db_f|count [3] & 
// !\pwm_up|sign_deal|db_f|count [2]))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|db_f|count [3]),
	.datab(\pwm_up|sign_deal|db_f|count [0]),
	.datac(\pwm_up|sign_deal|db_f|count [2]),
	.datad(\pwm_up|sign_deal|db_f|count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|db_f|count~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|count~2 .lut_mask = "33cd";
defparam \pwm_up|sign_deal|db_f|count~2 .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|count~2 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|db_f|count~2 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|count~2 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|count~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxii_lcell \pwm_up|sign_deal|db_f|Add1~0 (
// Equation(s):
// \pwm_up|sign_deal|db_f|Add1~0_combout  = ((\pwm_up|sign_deal|db_f|count [1] $ (\pwm_up|sign_deal|db_f|count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|sign_deal|db_f|count [1]),
	.datad(\pwm_up|sign_deal|db_f|count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|db_f|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|Add1~0 .lut_mask = "0ff0";
defparam \pwm_up|sign_deal|db_f|Add1~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|Add1~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|db_f|Add1~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|Add1~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \db~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\db~combout ),
	.padio(db));
// synopsys translate_off
defparam \db~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y6_N3
maxii_lcell \pwm_up|sign_deal|db_f|count[1] (
// Equation(s):
// \pwm_up|sign_deal|db_f|count [1] = DFFEAS((\db~combout  & (!\pwm_up|sign_deal|db_f|count [3] & ((\pwm_up|sign_deal|db_f|Add1~0_combout )))) # (!\db~combout  & (((!\pwm_up|sign_deal|db_f|count~2_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|db_f|count [3]),
	.datab(\pwm_up|sign_deal|db_f|count~2_combout ),
	.datac(\pwm_up|sign_deal|db_f|Add1~0_combout ),
	.datad(\db~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|db_f|count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|count[1] .lut_mask = "5033";
defparam \pwm_up|sign_deal|db_f|count[1] .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|count[1] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|db_f|count[1] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|count[1] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N7
maxii_lcell \pwm_up|sign_deal|db_f|count~1 (
// Equation(s):
// \pwm_up|sign_deal|db_f|count~1_combout  = (\pwm_up|sign_deal|db_f|count [0] & (((!\pwm_up|sign_deal|db_f|count [2])))) # (!\pwm_up|sign_deal|db_f|count [0] & ((\pwm_up|sign_deal|db_f|count [2] & ((!\pwm_up|sign_deal|db_f|count [1]))) # 
// (!\pwm_up|sign_deal|db_f|count [2] & ((\pwm_up|sign_deal|db_f|count [1]) # (!\pwm_up|sign_deal|db_f|count [3])))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|db_f|count [3]),
	.datab(\pwm_up|sign_deal|db_f|count [0]),
	.datac(\pwm_up|sign_deal|db_f|count [2]),
	.datad(\pwm_up|sign_deal|db_f|count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|db_f|count~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|count~1 .lut_mask = "0f3d";
defparam \pwm_up|sign_deal|db_f|count~1 .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|count~1 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|db_f|count~1 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|count~1 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|count~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxii_lcell \pwm_up|sign_deal|db_f|Add0~1 (
// Equation(s):
// \pwm_up|sign_deal|db_f|Add0~1_combout  = (\pwm_up|sign_deal|db_f|count [2] $ (((\pwm_up|sign_deal|db_f|count [0] & \pwm_up|sign_deal|db_f|count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|db_f|count [0]),
	.datac(\pwm_up|sign_deal|db_f|count [1]),
	.datad(\pwm_up|sign_deal|db_f|count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|db_f|Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|Add0~1 .lut_mask = "3fc0";
defparam \pwm_up|sign_deal|db_f|Add0~1 .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|Add0~1 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|db_f|Add0~1 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|Add0~1 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
maxii_lcell \pwm_up|sign_deal|db_f|count[2] (
// Equation(s):
// \pwm_up|sign_deal|db_f|count [2] = DFFEAS((\db~combout  & (!\pwm_up|sign_deal|db_f|count [3] & ((\pwm_up|sign_deal|db_f|Add0~1_combout )))) # (!\db~combout  & (((!\pwm_up|sign_deal|db_f|count~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|db_f|count [3]),
	.datab(\pwm_up|sign_deal|db_f|count~1_combout ),
	.datac(\pwm_up|sign_deal|db_f|Add0~1_combout ),
	.datad(\db~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|db_f|count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|count[2] .lut_mask = "5033";
defparam \pwm_up|sign_deal|db_f|count[2] .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|count[2] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|db_f|count[2] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|count[2] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxii_lcell \pwm_up|sign_deal|db_f|Equal0~0 (
// Equation(s):
// \pwm_up|sign_deal|db_f|Equal0~0_combout  = (!\pwm_up|sign_deal|db_f|count [3] & (!\pwm_up|sign_deal|db_f|count [0] & (!\pwm_up|sign_deal|db_f|count [2] & !\pwm_up|sign_deal|db_f|count [1])))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|db_f|count [3]),
	.datab(\pwm_up|sign_deal|db_f|count [0]),
	.datac(\pwm_up|sign_deal|db_f|count [2]),
	.datad(\pwm_up|sign_deal|db_f|count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|db_f|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|Equal0~0 .lut_mask = "0001";
defparam \pwm_up|sign_deal|db_f|Equal0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|Equal0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|db_f|Equal0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|Equal0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxii_lcell \pwm_up|sign_deal|db_f|count[0] (
// Equation(s):
// \pwm_up|sign_deal|db_f|count [0] = DFFEAS((!\pwm_up|sign_deal|db_f|count [0] & ((\db~combout  & (!\pwm_up|sign_deal|db_f|count [3])) # (!\db~combout  & ((!\pwm_up|sign_deal|db_f|Equal0~0_combout ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|db_f|count [3]),
	.datab(\pwm_up|sign_deal|db_f|count [0]),
	.datac(\pwm_up|sign_deal|db_f|Equal0~0_combout ),
	.datad(\db~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|db_f|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|count[0] .lut_mask = "1103";
defparam \pwm_up|sign_deal|db_f|count[0] .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|count[0] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|db_f|count[0] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|count[0] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N8
maxii_lcell \pwm_up|sign_deal|db_f|count~0 (
// Equation(s):
// \pwm_up|sign_deal|db_f|count~0_combout  = ((!\pwm_up|sign_deal|db_f|count [0] & (!\pwm_up|sign_deal|db_f|count [2] & !\pwm_up|sign_deal|db_f|count [1]))) # (!\pwm_up|sign_deal|db_f|count [3])

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|db_f|count [3]),
	.datab(\pwm_up|sign_deal|db_f|count [0]),
	.datac(\pwm_up|sign_deal|db_f|count [2]),
	.datad(\pwm_up|sign_deal|db_f|count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|db_f|count~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|count~0 .lut_mask = "5557";
defparam \pwm_up|sign_deal|db_f|count~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|count~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|db_f|count~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|count~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|count~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N0
maxii_lcell \pwm_up|sign_deal|db_f|Add0~0 (
// Equation(s):
// \pwm_up|sign_deal|db_f|Add0~0_combout  = \pwm_up|sign_deal|db_f|count [3] $ (((\pwm_up|sign_deal|db_f|count [0] & (\pwm_up|sign_deal|db_f|count [2] & \pwm_up|sign_deal|db_f|count [1]))))

	.clk(gnd),
	.dataa(\pwm_up|sign_deal|db_f|count [3]),
	.datab(\pwm_up|sign_deal|db_f|count [0]),
	.datac(\pwm_up|sign_deal|db_f|count [2]),
	.datad(\pwm_up|sign_deal|db_f|count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|db_f|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|Add0~0 .lut_mask = "6aaa";
defparam \pwm_up|sign_deal|db_f|Add0~0 .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|Add0~0 .output_mode = "comb_only";
defparam \pwm_up|sign_deal|db_f|Add0~0 .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|Add0~0 .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
maxii_lcell \pwm_up|sign_deal|db_f|count[3] (
// Equation(s):
// \pwm_up|sign_deal|db_f|count [3] = DFFEAS((\db~combout  & (((\pwm_up|sign_deal|db_f|Add0~0_combout ) # (\pwm_up|sign_deal|db_f|count [3])))) # (!\db~combout  & (!\pwm_up|sign_deal|db_f|count~0_combout )), GLOBAL(\clk~combout ), VCC, , , , , 
// \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|db_f|count~0_combout ),
	.datab(\pwm_up|sign_deal|db_f|Add0~0_combout ),
	.datac(\pwm_up|sign_deal|db_f|count [3]),
	.datad(\db~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|db_f|count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|count[3] .lut_mask = "fc55";
defparam \pwm_up|sign_deal|db_f|count[3] .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|count[3] .output_mode = "reg_only";
defparam \pwm_up|sign_deal|db_f|count[3] .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|count[3] .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxii_lcell \pwm_up|sign_deal|db_f|out (
// Equation(s):
// \pwm_up|sign_deal|db_f|out~regout  = DFFEAS((\pwm_up|sign_deal|db_f|out~regout  & (((\db~combout ) # (!\pwm_up|sign_deal|db_f|Equal0~0_combout )))) # (!\pwm_up|sign_deal|db_f|out~regout  & (\pwm_up|sign_deal|db_f|count [3] & ((\db~combout )))), 
// GLOBAL(\clk~combout ), VCC, , , , , \pwm_down|down_deal|rst~regout , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|db_f|count [3]),
	.datab(\pwm_up|sign_deal|db_f|out~regout ),
	.datac(\pwm_up|sign_deal|db_f|Equal0~0_combout ),
	.datad(\db~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_down|down_deal|rst~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|sign_deal|db_f|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|db_f|out .lut_mask = "ee0c";
defparam \pwm_up|sign_deal|db_f|out .operation_mode = "normal";
defparam \pwm_up|sign_deal|db_f|out .output_mode = "reg_only";
defparam \pwm_up|sign_deal|db_f|out .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|db_f|out .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|db_f|out .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \ad|volt[8] (
// Equation(s):
// \pwm_up|send|rsr~7  = ((\pwm_up|up_sign|state_en~regout  & (\pwm_up|sign_deal|db_f|out~regout )) # (!\pwm_up|up_sign|state_en~regout  & ((B1_volt[8]))))

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|db_f|out~regout ),
	.datab(vcc),
	.datac(\ad|rsr [8]),
	.datad(\pwm_up|up_sign|state_en~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~7 ),
	.regout(\ad|volt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[8] .lut_mask = "aaf0";
defparam \ad|volt[8] .operation_mode = "normal";
defparam \ad|volt[8] .output_mode = "comb_only";
defparam \ad|volt[8] .register_cascade_mode = "off";
defparam \ad|volt[8] .sum_lutc_input = "qfbk";
defparam \ad|volt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \pwm_up|send|rsr[8] (
// Equation(s):
// \pwm_up|send|rsr [8] = DFFEAS((\pwm_up|up_sign|fre_en~regout  & (\pwm_down|down_deal|fre_data [8])) # (!\pwm_up|up_sign|fre_en~regout  & (((\pwm_up|send|rsr~7 )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_down|down_deal|fre_data [8]),
	.datac(vcc),
	.datad(\pwm_up|send|rsr~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[8] .lut_mask = "dd88";
defparam \pwm_up|send|rsr[8] .operation_mode = "normal";
defparam \pwm_up|send|rsr[8] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[8] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[8] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \pwm_up|send|tsr[8] (
// Equation(s):
// \pwm_up|send|tsr [8] = DFFEAS(((\pwm_up|send|en~regout  & ((\pwm_up|send|rsr [8]))) # (!\pwm_up|send|en~regout  & (\pwm_up|send|tsr [7]))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|tsr [7]),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|rsr [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[8] .lut_mask = "fa0a";
defparam \pwm_up|send|tsr[8] .operation_mode = "normal";
defparam \pwm_up|send|tsr[8] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[8] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[8] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \pwm_up|send|tsr[9] (
// Equation(s):
// \pwm_up|send|tsr [9] = DFFEAS((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [9])) # (!\pwm_up|send|en~regout  & (((\pwm_up|send|tsr [8])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|rsr [9]),
	.datab(\pwm_up|send|tsr [8]),
	.datac(\pwm_up|send|en~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[9] .lut_mask = "acac";
defparam \pwm_up|send|tsr[9] .operation_mode = "normal";
defparam \pwm_up|send|tsr[9] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[9] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[9] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \pwm_up|send|tsr[10] (
// Equation(s):
// \pwm_up|send|tsr [10] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [10])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [9])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|rsr [10]),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|tsr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[10] .lut_mask = "cfc0";
defparam \pwm_up|send|tsr[10] .operation_mode = "normal";
defparam \pwm_up|send|tsr[10] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[10] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[10] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \pwm_down|down_deal|fre_data[11]~_wirecell (
// Equation(s):
// \pwm_down|down_deal|fre_data[11]~_wirecell_combout  = (((!\pwm_down|down_deal|fre_data [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_down|down_deal|fre_data [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|fre_data[11]~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|fre_data[11]~_wirecell .lut_mask = "00ff";
defparam \pwm_down|down_deal|fre_data[11]~_wirecell .operation_mode = "normal";
defparam \pwm_down|down_deal|fre_data[11]~_wirecell .output_mode = "comb_only";
defparam \pwm_down|down_deal|fre_data[11]~_wirecell .register_cascade_mode = "off";
defparam \pwm_down|down_deal|fre_data[11]~_wirecell .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|fre_data[11]~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \ad|volt[11] (
// Equation(s):
// \ad|volt [11] = DFFEAS((((\ad|rsr [11]))), GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[11] .lut_mask = "ff00";
defparam \ad|volt[11] .operation_mode = "normal";
defparam \ad|volt[11] .output_mode = "reg_only";
defparam \ad|volt[11] .register_cascade_mode = "off";
defparam \ad|volt[11] .sum_lutc_input = "datac";
defparam \ad|volt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \pwm_up|send|rsr[11] (
// Equation(s):
// \pwm_up|send|rsr [11] = DFFEAS((\pwm_up|up_sign|state_en~regout  & (\pwm_up|sign_deal|ov_f|out~regout )) # (!\pwm_up|up_sign|state_en~regout  & (((\ad|volt [11])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , 
// \pwm_down|down_deal|fre_data[11]~_wirecell_combout , , \pwm_up|up_sign|fault_en~regout , \pwm_up|up_sign|fre_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ov_f|out~regout ),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(\pwm_down|down_deal|fre_data[11]~_wirecell_combout ),
	.datad(\ad|volt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\pwm_up|up_sign|fault_en~regout ),
	.sload(\pwm_up|up_sign|fre_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[11] .lut_mask = "bb88";
defparam \pwm_up|send|rsr[11] .operation_mode = "normal";
defparam \pwm_up|send|rsr[11] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[11] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[11] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \pwm_up|send|tsr[11] (
// Equation(s):
// \pwm_up|send|tsr [11] = DFFEAS(((\pwm_up|send|en~regout  & ((\pwm_up|send|rsr [11]))) # (!\pwm_up|send|en~regout  & (\pwm_up|send|tsr [10]))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|tsr [10]),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|rsr [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[11] .lut_mask = "fc0c";
defparam \pwm_up|send|tsr[11] .operation_mode = "normal";
defparam \pwm_up|send|tsr[11] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[11] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[11] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \pwm_up|send|tsr[12] (
// Equation(s):
// \pwm_up|send|tsr [12] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [12])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [11])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|rsr [12]),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|tsr [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[12] .lut_mask = "cfc0";
defparam \pwm_up|send|tsr[12] .operation_mode = "normal";
defparam \pwm_up|send|tsr[12] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[12] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[12] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \ad|volt[13] (
// Equation(s):
// \pwm_up|send|rsr~5  = ((\pwm_up|up_sign|state_en~regout  & ((\pwm_down|down_deal|pass~regout ))) # (!\pwm_up|up_sign|state_en~regout  & (B1_volt[13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(\ad|rsr [13]),
	.datad(\pwm_down|down_deal|pass~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~5 ),
	.regout(\ad|volt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[13] .lut_mask = "fc30";
defparam \ad|volt[13] .operation_mode = "normal";
defparam \ad|volt[13] .output_mode = "comb_only";
defparam \ad|volt[13] .register_cascade_mode = "off";
defparam \ad|volt[13] .sum_lutc_input = "qfbk";
defparam \ad|volt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \pwm_up|send|rsr[13] (
// Equation(s):
// \pwm_up|send|rsr [13] = DFFEAS((\pwm_up|up_sign|fre_en~regout  & (\pwm_down|down_deal|fre_data [13])) # (!\pwm_up|up_sign|fre_en~regout  & (((\pwm_up|send|rsr~5 )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_down|down_deal|fre_data [13]),
	.datac(vcc),
	.datad(\pwm_up|send|rsr~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[13] .lut_mask = "dd88";
defparam \pwm_up|send|rsr[13] .operation_mode = "normal";
defparam \pwm_up|send|rsr[13] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[13] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[13] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \pwm_up|send|tsr[13] (
// Equation(s):
// \pwm_up|send|tsr [13] = DFFEAS(((\pwm_up|send|en~regout  & ((\pwm_up|send|rsr [13]))) # (!\pwm_up|send|en~regout  & (\pwm_up|send|tsr [12]))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|tsr [12]),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|rsr [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[13] .lut_mask = "fa0a";
defparam \pwm_up|send|tsr[13] .operation_mode = "normal";
defparam \pwm_up|send|tsr[13] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[13] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[13] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \ad|volt[14] (
// Equation(s):
// \pwm_up|send|rsr~4  = ((!\pwm_up|up_sign|state_en~regout  & (B1_volt[14])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|up_sign|state_en~regout ),
	.datac(\ad|rsr [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|rsr~4 ),
	.regout(\ad|volt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[14] .lut_mask = "3030";
defparam \ad|volt[14] .operation_mode = "normal";
defparam \ad|volt[14] .output_mode = "comb_only";
defparam \ad|volt[14] .register_cascade_mode = "off";
defparam \ad|volt[14] .sum_lutc_input = "qfbk";
defparam \ad|volt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \pwm_up|send|rsr[14] (
// Equation(s):
// \pwm_up|send|rsr [14] = DFFEAS((\pwm_up|up_sign|fre_en~regout  & (\pwm_down|down_deal|fre_data [14])) # (!\pwm_up|up_sign|fre_en~regout  & (((\pwm_up|send|rsr~4 )))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|rsr[18]~1_combout , VCC, , , 
// \pwm_up|up_sign|fault_en~regout )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_down|down_deal|fre_data [14]),
	.datac(vcc),
	.datad(\pwm_up|send|rsr~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pwm_up|up_sign|fault_en~regout ),
	.ena(\pwm_up|send|rsr[18]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[14] .lut_mask = "dd88";
defparam \pwm_up|send|rsr[14] .operation_mode = "normal";
defparam \pwm_up|send|rsr[14] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[14] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[14] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \pwm_up|send|tsr[14] (
// Equation(s):
// \pwm_up|send|tsr [14] = DFFEAS(((\pwm_up|send|en~regout  & ((\pwm_up|send|rsr [14]))) # (!\pwm_up|send|en~regout  & (\pwm_up|send|tsr [13]))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|tsr [13]),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|rsr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[14] .lut_mask = "fa0a";
defparam \pwm_up|send|tsr[14] .operation_mode = "normal";
defparam \pwm_up|send|tsr[14] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[14] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[14] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \pwm_up|send|tsr[15] (
// Equation(s):
// \pwm_up|send|tsr [15] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [15])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [14])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|rsr [15]),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|tsr [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[15] .lut_mask = "afa0";
defparam \pwm_up|send|tsr[15] .operation_mode = "normal";
defparam \pwm_up|send|tsr[15] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[15] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[15] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \pwm_up|send|tsr[16] (
// Equation(s):
// \pwm_up|send|tsr [16] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [16])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [15])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|send|rsr [16]),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|tsr [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[16] .lut_mask = "cfc0";
defparam \pwm_up|send|tsr[16] .operation_mode = "normal";
defparam \pwm_up|send|tsr[16] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[16] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[16] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \pwm_up|send|rsr[17] (
// Equation(s):
// \pwm_up|send|rsr [17] = DFFEAS((!\pwm_up|up_sign|fault_en~regout  & ((\pwm_up|up_sign|fre_en~regout ) # ((\pwm_up|send|rsr [17] & \pwm_up|send|rsr[18]~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|up_sign|fre_en~regout ),
	.datab(\pwm_up|send|rsr [17]),
	.datac(\pwm_up|up_sign|fault_en~regout ),
	.datad(\pwm_up|send|rsr[18]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|rsr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|rsr[17] .lut_mask = "0e0a";
defparam \pwm_up|send|rsr[17] .operation_mode = "normal";
defparam \pwm_up|send|rsr[17] .output_mode = "reg_only";
defparam \pwm_up|send|rsr[17] .register_cascade_mode = "off";
defparam \pwm_up|send|rsr[17] .sum_lutc_input = "datac";
defparam \pwm_up|send|rsr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \pwm_up|send|tsr[17] (
// Equation(s):
// \pwm_up|send|tsr [17] = DFFEAS((\pwm_up|send|en~regout  & (((\pwm_up|send|rsr [17])))) # (!\pwm_up|send|en~regout  & (\pwm_up|send|tsr [16])), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|tsr [16]),
	.datab(\pwm_up|send|rsr [17]),
	.datac(\pwm_up|send|en~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[17] .lut_mask = "caca";
defparam \pwm_up|send|tsr[17] .operation_mode = "normal";
defparam \pwm_up|send|tsr[17] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[17] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[17] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \pwm_up|send|tsr[18] (
// Equation(s):
// \pwm_up|send|tsr [18] = DFFEAS(((\pwm_up|send|en~regout  & (\pwm_up|send|rsr [18])) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|tsr [17])))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|rsr [18]),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|tsr [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[18] .lut_mask = "afa0";
defparam \pwm_up|send|tsr[18] .operation_mode = "normal";
defparam \pwm_up|send|tsr[18] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[18] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[18] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \pwm_up|send|tsr[19] (
// Equation(s):
// \pwm_up|send|tsr [19] = DFFEAS((((!\pwm_up|send|en~regout  & \pwm_up|send|tsr [18]))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|tsr [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[19] .lut_mask = "0f00";
defparam \pwm_up|send|tsr[19] .operation_mode = "normal";
defparam \pwm_up|send|tsr[19] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[19] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[19] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \pwm_up|send|tsr[20] (
// Equation(s):
// \pwm_up|send|tsr [20] = DFFEAS((((!\pwm_up|send|en~regout  & \pwm_up|send|tsr [19]))), GLOBAL(\clk~combout ), VCC, , \pwm_up|send|tsr[20]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_up|send|en~regout ),
	.datad(\pwm_up|send|tsr [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_up|send|tsr[20]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|tsr [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|tsr[20] .lut_mask = "0f00";
defparam \pwm_up|send|tsr[20] .operation_mode = "normal";
defparam \pwm_up|send|tsr[20] .output_mode = "reg_only";
defparam \pwm_up|send|tsr[20] .register_cascade_mode = "off";
defparam \pwm_up|send|tsr[20] .sum_lutc_input = "datac";
defparam \pwm_up|send|tsr[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \pwm_up|send|sent~6 (
// Equation(s):
// \pwm_up|send|sent~6_combout  = (\pwm_up|send|no_bits_sent [1] & (\pwm_up|send|no_bits_sent [7] $ (((\pwm_up|send|no_bits_sent [5]) # (!\pwm_up|send|no_bits_sent [0])))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [1]),
	.datab(\pwm_up|send|no_bits_sent [5]),
	.datac(\pwm_up|send|no_bits_sent [0]),
	.datad(\pwm_up|send|no_bits_sent [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~6 .lut_mask = "208a";
defparam \pwm_up|send|sent~6 .operation_mode = "normal";
defparam \pwm_up|send|sent~6 .output_mode = "comb_only";
defparam \pwm_up|send|sent~6 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~6 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \pwm_up|send|parity (
// Equation(s):
// \pwm_up|send|parity~regout  = DFFEAS((!\pwm_up|send|en~regout  & (\pwm_up|send|parity~regout  $ (((\pwm_up|send|tsr [20] & \pwm_up|send|parity~0_combout ))))), GLOBAL(\clk~combout ), GLOBAL(\pwm_up|send|clk1x_en~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|tsr [20]),
	.datab(\pwm_up|send|en~regout ),
	.datac(\pwm_up|send|parity~0_combout ),
	.datad(\pwm_up|send|parity~regout ),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|parity~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|parity .lut_mask = "1320";
defparam \pwm_up|send|parity .operation_mode = "normal";
defparam \pwm_up|send|parity .output_mode = "reg_only";
defparam \pwm_up|send|parity .register_cascade_mode = "off";
defparam \pwm_up|send|parity .sum_lutc_input = "datac";
defparam \pwm_up|send|parity .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \pwm_up|send|sent~12 (
// Equation(s):
// \pwm_up|send|sent~12_combout  = (\pwm_up|send|parity~regout  & ((\pwm_up|send|no_bits_sent [5]) # ((!\pwm_up|send|no_bits_sent [1]) # (!\pwm_up|send|no_bits_sent [3]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [5]),
	.datab(\pwm_up|send|no_bits_sent [3]),
	.datac(\pwm_up|send|no_bits_sent [1]),
	.datad(\pwm_up|send|parity~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~12 .lut_mask = "bf00";
defparam \pwm_up|send|sent~12 .operation_mode = "normal";
defparam \pwm_up|send|sent~12 .output_mode = "comb_only";
defparam \pwm_up|send|sent~12 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~12 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \pwm_up|send|sent~2 (
// Equation(s):
// \pwm_up|send|sent~2_combout  = (\pwm_up|send|no_bits_sent [7] & (((!\pwm_up|send|no_bits_sent [5])))) # (!\pwm_up|send|no_bits_sent [7] & (((\pwm_up|send|no_bits_sent [0]))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [7]),
	.datab(vcc),
	.datac(\pwm_up|send|no_bits_sent [0]),
	.datad(\pwm_up|send|no_bits_sent [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~2 .lut_mask = "50fa";
defparam \pwm_up|send|sent~2 .operation_mode = "normal";
defparam \pwm_up|send|sent~2 .output_mode = "comb_only";
defparam \pwm_up|send|sent~2 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~2 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \pwm_up|send|sent~3 (
// Equation(s):
// \pwm_up|send|sent~3_combout  = (\pwm_up|send|no_bits_sent [6] & (!\pwm_up|send|no_bits_sent [4] & (\pwm_up|send|no_bits_sent [3] $ (\pwm_up|send|no_bits_sent [5])))) # (!\pwm_up|send|no_bits_sent [6] & (!\pwm_up|send|no_bits_sent [3] & 
// (\pwm_up|send|no_bits_sent [4] & !\pwm_up|send|no_bits_sent [5])))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [3]),
	.datab(\pwm_up|send|no_bits_sent [6]),
	.datac(\pwm_up|send|no_bits_sent [4]),
	.datad(\pwm_up|send|no_bits_sent [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~3 .lut_mask = "0418";
defparam \pwm_up|send|sent~3 .operation_mode = "normal";
defparam \pwm_up|send|sent~3 .output_mode = "comb_only";
defparam \pwm_up|send|sent~3 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~3 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \pwm_up|send|sent~4 (
// Equation(s):
// \pwm_up|send|sent~4_combout  = (\pwm_up|send|no_bits_sent [3] & ((\pwm_up|send|no_bits_sent [4] & ((\pwm_up|send|no_bits_sent [6]) # (!\pwm_up|send|no_bits_sent [5]))) # (!\pwm_up|send|no_bits_sent [4] & ((!\pwm_up|send|no_bits_sent [6]))))) # 
// (!\pwm_up|send|no_bits_sent [3] & (\pwm_up|send|no_bits_sent [5] & (!\pwm_up|send|no_bits_sent [4] & \pwm_up|send|no_bits_sent [6])))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [3]),
	.datab(\pwm_up|send|no_bits_sent [5]),
	.datac(\pwm_up|send|no_bits_sent [4]),
	.datad(\pwm_up|send|no_bits_sent [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~4 .lut_mask = "a42a";
defparam \pwm_up|send|sent~4 .operation_mode = "normal";
defparam \pwm_up|send|sent~4 .output_mode = "comb_only";
defparam \pwm_up|send|sent~4 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~4 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \pwm_up|send|sent~7 (
// Equation(s):
// \pwm_up|send|sent~7_combout  = (!\pwm_up|send|no_bits_sent [2] & ((\pwm_up|send|sent~2_combout  & (\pwm_up|send|sent~3_combout  & \pwm_up|send|sent~4_combout )) # (!\pwm_up|send|sent~2_combout  & (\pwm_up|send|sent~3_combout  $ 
// (\pwm_up|send|sent~4_combout )))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [2]),
	.datab(\pwm_up|send|sent~2_combout ),
	.datac(\pwm_up|send|sent~3_combout ),
	.datad(\pwm_up|send|sent~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~7 .lut_mask = "4110";
defparam \pwm_up|send|sent~7 .operation_mode = "normal";
defparam \pwm_up|send|sent~7 .output_mode = "comb_only";
defparam \pwm_up|send|sent~7 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~7 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \pwm_up|send|sent~8 (
// Equation(s):
// \pwm_up|send|sent~8_combout  = ((\pwm_up|send|no_bits_sent [6] & (\pwm_up|send|sent~6_combout  $ (\pwm_up|send|sent~7_combout ))) # (!\pwm_up|send|no_bits_sent [6] & (\pwm_up|send|sent~6_combout  & \pwm_up|send|sent~7_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\pwm_up|send|no_bits_sent [6]),
	.datac(\pwm_up|send|sent~6_combout ),
	.datad(\pwm_up|send|sent~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~8 .lut_mask = "3cc0";
defparam \pwm_up|send|sent~8 .operation_mode = "normal";
defparam \pwm_up|send|sent~8 .output_mode = "comb_only";
defparam \pwm_up|send|sent~8 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~8 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \pwm_up|send|sent~5 (
// Equation(s):
// \pwm_up|send|sent~5_combout  = (\pwm_up|send|sent~3_combout  & (!\pwm_up|send|sent~4_combout  & (\pwm_up|send|no_bits_sent [2] $ (\pwm_up|send|sent~2_combout )))) # (!\pwm_up|send|sent~3_combout  & (\pwm_up|send|sent~4_combout  & 
// (\pwm_up|send|no_bits_sent [2] $ (!\pwm_up|send|sent~2_combout ))))

	.clk(gnd),
	.dataa(\pwm_up|send|no_bits_sent [2]),
	.datab(\pwm_up|send|sent~2_combout ),
	.datac(\pwm_up|send|sent~3_combout ),
	.datad(\pwm_up|send|sent~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~5 .lut_mask = "0960";
defparam \pwm_up|send|sent~5 .operation_mode = "normal";
defparam \pwm_up|send|sent~5 .output_mode = "comb_only";
defparam \pwm_up|send|sent~5 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~5 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxii_lcell \pwm_up|send|sent~9 (
// Equation(s):
// \pwm_up|send|sent~9_combout  = ((\pwm_up|send|sent~6_combout  & ((\pwm_up|send|sent~8_combout ) # (!\pwm_up|send|sent~5_combout ))) # (!\pwm_up|send|sent~6_combout  & ((\pwm_up|send|sent~5_combout ) # (!\pwm_up|send|sent~8_combout )))) # 
// (!\pwm_up|send|sent~12_combout )

	.clk(gnd),
	.dataa(\pwm_up|send|sent~6_combout ),
	.datab(\pwm_up|send|sent~12_combout ),
	.datac(\pwm_up|send|sent~8_combout ),
	.datad(\pwm_up|send|sent~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~9 .lut_mask = "f7bf";
defparam \pwm_up|send|sent~9 .operation_mode = "normal";
defparam \pwm_up|send|sent~9 .output_mode = "comb_only";
defparam \pwm_up|send|sent~9 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~9 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \pwm_up|send|sent~10 (
// Equation(s):
// \pwm_up|send|sent~10_combout  = (\pwm_up|send|always4~11_combout  & (\pwm_up|send|tsr [20])) # (!\pwm_up|send|always4~11_combout  & ((\pwm_up|send|always4~22_combout  & (\pwm_up|send|tsr [20])) # (!\pwm_up|send|always4~22_combout  & 
// ((\pwm_up|send|sent~9_combout )))))

	.clk(gnd),
	.dataa(\pwm_up|send|tsr [20]),
	.datab(\pwm_up|send|always4~11_combout ),
	.datac(\pwm_up|send|always4~22_combout ),
	.datad(\pwm_up|send|sent~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|send|sent~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent~10 .lut_mask = "aba8";
defparam \pwm_up|send|sent~10 .operation_mode = "normal";
defparam \pwm_up|send|sent~10 .output_mode = "comb_only";
defparam \pwm_up|send|sent~10 .register_cascade_mode = "off";
defparam \pwm_up|send|sent~10 .sum_lutc_input = "datac";
defparam \pwm_up|send|sent~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \pwm_up|send|sent (
// Equation(s):
// \pwm_up|send|sent~regout  = DFFEAS((\pwm_up|send|en~regout  & (\pwm_up|send|sent~regout )) # (!\pwm_up|send|en~regout  & ((\pwm_up|send|Equal8~0_combout  & ((!\pwm_up|send|sent~10_combout ))) # (!\pwm_up|send|Equal8~0_combout  & (\pwm_up|send|sent~regout 
// )))), GLOBAL(\clk~combout ), GLOBAL(\pwm_up|send|clk1x_en~regout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|send|sent~regout ),
	.datab(\pwm_up|send|en~regout ),
	.datac(\pwm_up|send|Equal8~0_combout ),
	.datad(\pwm_up|send|sent~10_combout ),
	.aclr(!\pwm_up|send|clk1x_en~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_up|send|sent~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|send|sent .lut_mask = "8aba";
defparam \pwm_up|send|sent .operation_mode = "normal";
defparam \pwm_up|send|sent .output_mode = "reg_only";
defparam \pwm_up|send|sent .register_cascade_mode = "off";
defparam \pwm_up|send|sent .sum_lutc_input = "datac";
defparam \pwm_up|send|sent .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxii_lcell \tri_count[13]~28 (
// Equation(s):
// \tri_count[13]~28_combout  = (\LessThan4~6_combout  & (((tri_200us[12] & !\LessThan5~3_combout )) # (!\ad|always0~9_combout )))

	.clk(gnd),
	.dataa(tri_200us[12]),
	.datab(\LessThan5~3_combout ),
	.datac(\ad|always0~9_combout ),
	.datad(\LessThan4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\tri_count[13]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_count[13]~28 .lut_mask = "2f00";
defparam \tri_count[13]~28 .operation_mode = "normal";
defparam \tri_count[13]~28 .output_mode = "comb_only";
defparam \tri_count[13]~28 .register_cascade_mode = "off";
defparam \tri_count[13]~28 .sum_lutc_input = "datac";
defparam \tri_count[13]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxii_lcell \tri_count[0] (
// Equation(s):
// tri_count[0] = DFFEAS((!tri_count[0]), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , \~GND~combout , , , \LessThan0~3_combout )
// \tri_count[0]~11  = CARRY((tri_count[0]))
// \tri_count[0]~11COUT1_41  = CARRY((tri_count[0]))

	.clk(\clk~combout ),
	.dataa(tri_count[0]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[0]),
	.cout(),
	.cout0(\tri_count[0]~11 ),
	.cout1(\tri_count[0]~11COUT1_41 ));
// synopsys translate_off
defparam \tri_count[0] .lut_mask = "55aa";
defparam \tri_count[0] .operation_mode = "arithmetic";
defparam \tri_count[0] .output_mode = "reg_only";
defparam \tri_count[0] .register_cascade_mode = "off";
defparam \tri_count[0] .sum_lutc_input = "datac";
defparam \tri_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxii_lcell \tri_count[1] (
// Equation(s):
// tri_count[1] = DFFEAS(tri_count[1] $ ((((\tri_count[0]~11 )))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , \~GND~combout , , , \LessThan0~3_combout )
// \tri_count[1]~13  = CARRY(((!\tri_count[0]~11COUT1_41 )) # (!tri_count[1]))

	.clk(\clk~combout ),
	.dataa(tri_count[1]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(gnd),
	.cin0(\tri_count[0]~11 ),
	.cin1(\tri_count[0]~11COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[1]),
	.cout(\tri_count[1]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_count[1] .cin0_used = "true";
defparam \tri_count[1] .cin1_used = "true";
defparam \tri_count[1] .lut_mask = "5a5f";
defparam \tri_count[1] .operation_mode = "arithmetic";
defparam \tri_count[1] .output_mode = "reg_only";
defparam \tri_count[1] .register_cascade_mode = "off";
defparam \tri_count[1] .sum_lutc_input = "cin";
defparam \tri_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxii_lcell \tri_count[2] (
// Equation(s):
// tri_count[2] = DFFEAS(tri_count[2] $ ((((!\tri_count[1]~13 )))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , \~GND~combout , , , \LessThan0~3_combout )
// \tri_count[2]~9  = CARRY((tri_count[2] & ((!\tri_count[1]~13 ))))
// \tri_count[2]~9COUT1_43  = CARRY((tri_count[2] & ((!\tri_count[1]~13 ))))

	.clk(\clk~combout ),
	.dataa(tri_count[2]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[1]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[2]),
	.cout(),
	.cout0(\tri_count[2]~9 ),
	.cout1(\tri_count[2]~9COUT1_43 ));
// synopsys translate_off
defparam \tri_count[2] .cin_used = "true";
defparam \tri_count[2] .lut_mask = "a50a";
defparam \tri_count[2] .operation_mode = "arithmetic";
defparam \tri_count[2] .output_mode = "reg_only";
defparam \tri_count[2] .register_cascade_mode = "off";
defparam \tri_count[2] .sum_lutc_input = "cin";
defparam \tri_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxii_lcell \tri_count[3] (
// Equation(s):
// tri_count[3] = DFFEAS(tri_count[3] $ (((((!\tri_count[1]~13  & \tri_count[2]~9 ) # (\tri_count[1]~13  & \tri_count[2]~9COUT1_43 ))))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , VCC, , , \LessThan0~3_combout )
// \tri_count[3]~7  = CARRY(((!\tri_count[2]~9 )) # (!tri_count[3]))
// \tri_count[3]~7COUT1_45  = CARRY(((!\tri_count[2]~9COUT1_43 )) # (!tri_count[3]))

	.clk(\clk~combout ),
	.dataa(tri_count[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[1]~13 ),
	.cin0(\tri_count[2]~9 ),
	.cin1(\tri_count[2]~9COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[3]),
	.cout(),
	.cout0(\tri_count[3]~7 ),
	.cout1(\tri_count[3]~7COUT1_45 ));
// synopsys translate_off
defparam \tri_count[3] .cin0_used = "true";
defparam \tri_count[3] .cin1_used = "true";
defparam \tri_count[3] .cin_used = "true";
defparam \tri_count[3] .lut_mask = "5a5f";
defparam \tri_count[3] .operation_mode = "arithmetic";
defparam \tri_count[3] .output_mode = "reg_only";
defparam \tri_count[3] .register_cascade_mode = "off";
defparam \tri_count[3] .sum_lutc_input = "cin";
defparam \tri_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxii_lcell \tri_count[4] (
// Equation(s):
// tri_count[4] = DFFEAS((tri_count[4] $ ((!(!\tri_count[1]~13  & \tri_count[3]~7 ) # (\tri_count[1]~13  & \tri_count[3]~7COUT1_45 )))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , VCC, , , \LessThan0~3_combout )
// \tri_count[4]~5  = CARRY(((tri_count[4] & !\tri_count[3]~7 )))
// \tri_count[4]~5COUT1_47  = CARRY(((tri_count[4] & !\tri_count[3]~7COUT1_45 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_count[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[1]~13 ),
	.cin0(\tri_count[3]~7 ),
	.cin1(\tri_count[3]~7COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[4]),
	.cout(),
	.cout0(\tri_count[4]~5 ),
	.cout1(\tri_count[4]~5COUT1_47 ));
// synopsys translate_off
defparam \tri_count[4] .cin0_used = "true";
defparam \tri_count[4] .cin1_used = "true";
defparam \tri_count[4] .cin_used = "true";
defparam \tri_count[4] .lut_mask = "c30c";
defparam \tri_count[4] .operation_mode = "arithmetic";
defparam \tri_count[4] .output_mode = "reg_only";
defparam \tri_count[4] .register_cascade_mode = "off";
defparam \tri_count[4] .sum_lutc_input = "cin";
defparam \tri_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxii_lcell \tri_count[5] (
// Equation(s):
// tri_count[5] = DFFEAS(tri_count[5] $ (((((!\tri_count[1]~13  & \tri_count[4]~5 ) # (\tri_count[1]~13  & \tri_count[4]~5COUT1_47 ))))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , \~GND~combout , , , \LessThan0~3_combout )
// \tri_count[5]~15  = CARRY(((!\tri_count[4]~5 )) # (!tri_count[5]))
// \tri_count[5]~15COUT1_49  = CARRY(((!\tri_count[4]~5COUT1_47 )) # (!tri_count[5]))

	.clk(\clk~combout ),
	.dataa(tri_count[5]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[1]~13 ),
	.cin0(\tri_count[4]~5 ),
	.cin1(\tri_count[4]~5COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[5]),
	.cout(),
	.cout0(\tri_count[5]~15 ),
	.cout1(\tri_count[5]~15COUT1_49 ));
// synopsys translate_off
defparam \tri_count[5] .cin0_used = "true";
defparam \tri_count[5] .cin1_used = "true";
defparam \tri_count[5] .cin_used = "true";
defparam \tri_count[5] .lut_mask = "5a5f";
defparam \tri_count[5] .operation_mode = "arithmetic";
defparam \tri_count[5] .output_mode = "reg_only";
defparam \tri_count[5] .register_cascade_mode = "off";
defparam \tri_count[5] .sum_lutc_input = "cin";
defparam \tri_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxii_lcell \tri_count[6] (
// Equation(s):
// tri_count[6] = DFFEAS((tri_count[6] $ ((!(!\tri_count[1]~13  & \tri_count[5]~15 ) # (\tri_count[1]~13  & \tri_count[5]~15COUT1_49 )))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , \~GND~combout , , , \LessThan0~3_combout )
// \tri_count[6]~17  = CARRY(((tri_count[6] & !\tri_count[5]~15COUT1_49 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_count[6]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[1]~13 ),
	.cin0(\tri_count[5]~15 ),
	.cin1(\tri_count[5]~15COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[6]),
	.cout(\tri_count[6]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_count[6] .cin0_used = "true";
defparam \tri_count[6] .cin1_used = "true";
defparam \tri_count[6] .cin_used = "true";
defparam \tri_count[6] .lut_mask = "c30c";
defparam \tri_count[6] .operation_mode = "arithmetic";
defparam \tri_count[6] .output_mode = "reg_only";
defparam \tri_count[6] .register_cascade_mode = "off";
defparam \tri_count[6] .sum_lutc_input = "cin";
defparam \tri_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxii_lcell \tri_count[7] (
// Equation(s):
// tri_count[7] = DFFEAS((tri_count[7] $ ((\tri_count[6]~17 ))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , VCC, , , \LessThan0~3_combout )
// \tri_count[7]~19  = CARRY(((!\tri_count[6]~17 ) # (!tri_count[7])))
// \tri_count[7]~19COUT1_51  = CARRY(((!\tri_count[6]~17 ) # (!tri_count[7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_count[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[6]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[7]),
	.cout(),
	.cout0(\tri_count[7]~19 ),
	.cout1(\tri_count[7]~19COUT1_51 ));
// synopsys translate_off
defparam \tri_count[7] .cin_used = "true";
defparam \tri_count[7] .lut_mask = "3c3f";
defparam \tri_count[7] .operation_mode = "arithmetic";
defparam \tri_count[7] .output_mode = "reg_only";
defparam \tri_count[7] .register_cascade_mode = "off";
defparam \tri_count[7] .sum_lutc_input = "cin";
defparam \tri_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N1
maxii_lcell \tri_count[8] (
// Equation(s):
// tri_count[8] = DFFEAS((tri_count[8] $ ((!(!\tri_count[6]~17  & \tri_count[7]~19 ) # (\tri_count[6]~17  & \tri_count[7]~19COUT1_51 )))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , \~GND~combout , , , \LessThan0~3_combout )
// \tri_count[8]~21  = CARRY(((tri_count[8] & !\tri_count[7]~19 )))
// \tri_count[8]~21COUT1_53  = CARRY(((tri_count[8] & !\tri_count[7]~19COUT1_51 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_count[8]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[6]~17 ),
	.cin0(\tri_count[7]~19 ),
	.cin1(\tri_count[7]~19COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[8]),
	.cout(),
	.cout0(\tri_count[8]~21 ),
	.cout1(\tri_count[8]~21COUT1_53 ));
// synopsys translate_off
defparam \tri_count[8] .cin0_used = "true";
defparam \tri_count[8] .cin1_used = "true";
defparam \tri_count[8] .cin_used = "true";
defparam \tri_count[8] .lut_mask = "c30c";
defparam \tri_count[8] .operation_mode = "arithmetic";
defparam \tri_count[8] .output_mode = "reg_only";
defparam \tri_count[8] .register_cascade_mode = "off";
defparam \tri_count[8] .sum_lutc_input = "cin";
defparam \tri_count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N2
maxii_lcell \tri_count[9] (
// Equation(s):
// tri_count[9] = DFFEAS((tri_count[9] $ (((!\tri_count[6]~17  & \tri_count[8]~21 ) # (\tri_count[6]~17  & \tri_count[8]~21COUT1_53 )))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , VCC, , , \LessThan0~3_combout )
// \tri_count[9]~23  = CARRY(((!\tri_count[8]~21 ) # (!tri_count[9])))
// \tri_count[9]~23COUT1_55  = CARRY(((!\tri_count[8]~21COUT1_53 ) # (!tri_count[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_count[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[6]~17 ),
	.cin0(\tri_count[8]~21 ),
	.cin1(\tri_count[8]~21COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[9]),
	.cout(),
	.cout0(\tri_count[9]~23 ),
	.cout1(\tri_count[9]~23COUT1_55 ));
// synopsys translate_off
defparam \tri_count[9] .cin0_used = "true";
defparam \tri_count[9] .cin1_used = "true";
defparam \tri_count[9] .cin_used = "true";
defparam \tri_count[9] .lut_mask = "3c3f";
defparam \tri_count[9] .operation_mode = "arithmetic";
defparam \tri_count[9] .output_mode = "reg_only";
defparam \tri_count[9] .register_cascade_mode = "off";
defparam \tri_count[9] .sum_lutc_input = "cin";
defparam \tri_count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N3
maxii_lcell \tri_count[10] (
// Equation(s):
// tri_count[10] = DFFEAS(tri_count[10] $ ((((!(!\tri_count[6]~17  & \tri_count[9]~23 ) # (\tri_count[6]~17  & \tri_count[9]~23COUT1_55 ))))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , \~GND~combout , , , \LessThan0~3_combout )
// \tri_count[10]~1  = CARRY((tri_count[10] & ((!\tri_count[9]~23 ))))
// \tri_count[10]~1COUT1_57  = CARRY((tri_count[10] & ((!\tri_count[9]~23COUT1_55 ))))

	.clk(\clk~combout ),
	.dataa(tri_count[10]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[6]~17 ),
	.cin0(\tri_count[9]~23 ),
	.cin1(\tri_count[9]~23COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[10]),
	.cout(),
	.cout0(\tri_count[10]~1 ),
	.cout1(\tri_count[10]~1COUT1_57 ));
// synopsys translate_off
defparam \tri_count[10] .cin0_used = "true";
defparam \tri_count[10] .cin1_used = "true";
defparam \tri_count[10] .cin_used = "true";
defparam \tri_count[10] .lut_mask = "a50a";
defparam \tri_count[10] .operation_mode = "arithmetic";
defparam \tri_count[10] .output_mode = "reg_only";
defparam \tri_count[10] .register_cascade_mode = "off";
defparam \tri_count[10] .sum_lutc_input = "cin";
defparam \tri_count[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxii_lcell \tri_count[11] (
// Equation(s):
// tri_count[11] = DFFEAS(tri_count[11] $ (((((!\tri_count[6]~17  & \tri_count[10]~1 ) # (\tri_count[6]~17  & \tri_count[10]~1COUT1_57 ))))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , VCC, , , \LessThan0~3_combout )
// \tri_count[11]~3  = CARRY(((!\tri_count[10]~1COUT1_57 )) # (!tri_count[11]))

	.clk(\clk~combout ),
	.dataa(tri_count[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[6]~17 ),
	.cin0(\tri_count[10]~1 ),
	.cin1(\tri_count[10]~1COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[11]),
	.cout(\tri_count[11]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_count[11] .cin0_used = "true";
defparam \tri_count[11] .cin1_used = "true";
defparam \tri_count[11] .cin_used = "true";
defparam \tri_count[11] .lut_mask = "5a5f";
defparam \tri_count[11] .operation_mode = "arithmetic";
defparam \tri_count[11] .output_mode = "reg_only";
defparam \tri_count[11] .register_cascade_mode = "off";
defparam \tri_count[11] .sum_lutc_input = "cin";
defparam \tri_count[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxii_lcell \tri_count[12] (
// Equation(s):
// tri_count[12] = DFFEAS(tri_count[12] $ ((((!\tri_count[11]~3 )))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , VCC, , , \LessThan0~3_combout )
// \tri_count[12]~25  = CARRY((tri_count[12] & ((!\tri_count[11]~3 ))))
// \tri_count[12]~25COUT1_59  = CARRY((tri_count[12] & ((!\tri_count[11]~3 ))))

	.clk(\clk~combout ),
	.dataa(tri_count[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[11]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[12]),
	.cout(),
	.cout0(\tri_count[12]~25 ),
	.cout1(\tri_count[12]~25COUT1_59 ));
// synopsys translate_off
defparam \tri_count[12] .cin_used = "true";
defparam \tri_count[12] .lut_mask = "a50a";
defparam \tri_count[12] .operation_mode = "arithmetic";
defparam \tri_count[12] .output_mode = "reg_only";
defparam \tri_count[12] .register_cascade_mode = "off";
defparam \tri_count[12] .sum_lutc_input = "cin";
defparam \tri_count[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N6
maxii_lcell \tri_count[13] (
// Equation(s):
// tri_count[13] = DFFEAS(tri_count[13] $ (((((!\tri_count[11]~3  & \tri_count[12]~25 ) # (\tri_count[11]~3  & \tri_count[12]~25COUT1_59 ))))), GLOBAL(\clk~combout ), VCC, , \tri_count[13]~28_combout , VCC, , , \LessThan0~3_combout )

	.clk(\clk~combout ),
	.dataa(tri_count[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(\tri_count[13]~28_combout ),
	.cin(\tri_count[11]~3 ),
	.cin0(\tri_count[12]~25 ),
	.cin1(\tri_count[12]~25COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_count[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_count[13] .cin0_used = "true";
defparam \tri_count[13] .cin1_used = "true";
defparam \tri_count[13] .cin_used = "true";
defparam \tri_count[13] .lut_mask = "5a5a";
defparam \tri_count[13] .operation_mode = "normal";
defparam \tri_count[13] .output_mode = "reg_only";
defparam \tri_count[13] .register_cascade_mode = "off";
defparam \tri_count[13] .sum_lutc_input = "cin";
defparam \tri_count[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxii_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ((!tri_count[6] & ((!tri_count[5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_count[6]),
	.datac(vcc),
	.datad(tri_count[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "0033";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxii_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ((\LessThan0~0_combout  & ((!tri_count[4]) # (!tri_count[3])))) # (!tri_count[7])

	.clk(gnd),
	.dataa(tri_count[3]),
	.datab(tri_count[4]),
	.datac(tri_count[7]),
	.datad(\LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "7f0f";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N8
maxii_lcell \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!tri_count[10] & (((\LessThan0~1_combout  & !tri_count[8])) # (!tri_count[9])))

	.clk(gnd),
	.dataa(\LessThan0~1_combout ),
	.datab(tri_count[8]),
	.datac(tri_count[10]),
	.datad(tri_count[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = "020f";
defparam \LessThan0~2 .operation_mode = "normal";
defparam \LessThan0~2 .output_mode = "comb_only";
defparam \LessThan0~2 .register_cascade_mode = "off";
defparam \LessThan0~2 .sum_lutc_input = "datac";
defparam \LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N9
maxii_lcell \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (tri_count[11] & (tri_count[13] & (tri_count[12] & !\LessThan0~2_combout )))

	.clk(gnd),
	.dataa(tri_count[11]),
	.datab(tri_count[13]),
	.datac(tri_count[12]),
	.datad(\LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = "0080";
defparam \LessThan0~3 .operation_mode = "normal";
defparam \LessThan0~3 .output_mode = "comb_only";
defparam \LessThan0~3 .register_cascade_mode = "off";
defparam \LessThan0~3 .sum_lutc_input = "datac";
defparam \LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxii_lcell \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ((!tri_count[2] & (!tri_count[0] & !tri_count[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_count[2]),
	.datac(tri_count[0]),
	.datad(tri_count[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = "0003";
defparam \LessThan2~0 .operation_mode = "normal";
defparam \LessThan2~0 .output_mode = "comb_only";
defparam \LessThan2~0 .register_cascade_mode = "off";
defparam \LessThan2~0 .sum_lutc_input = "datac";
defparam \LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxii_lcell \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ((tri_count[6]) # ((tri_count[7]) # (tri_count[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_count[6]),
	.datac(tri_count[7]),
	.datad(tri_count[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = "fffc";
defparam \LessThan3~0 .operation_mode = "normal";
defparam \LessThan3~0 .output_mode = "comb_only";
defparam \LessThan3~0 .register_cascade_mode = "off";
defparam \LessThan3~0 .sum_lutc_input = "datac";
defparam \LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxii_lcell \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (\LessThan3~0_combout ) # ((tri_count[4] & ((tri_count[3]) # (!\LessThan2~0_combout ))))

	.clk(gnd),
	.dataa(tri_count[4]),
	.datab(\LessThan2~0_combout ),
	.datac(tri_count[3]),
	.datad(\LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = "ffa2";
defparam \LessThan3~1 .operation_mode = "normal";
defparam \LessThan3~1 .output_mode = "comb_only";
defparam \LessThan3~1 .register_cascade_mode = "off";
defparam \LessThan3~1 .sum_lutc_input = "datac";
defparam \LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N7
maxii_lcell \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = ((tri_count[9] & (tri_count[10] & tri_count[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_count[9]),
	.datac(tri_count[10]),
	.datad(tri_count[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = "c000";
defparam \LessThan3~2 .operation_mode = "normal";
defparam \LessThan3~2 .output_mode = "comb_only";
defparam \LessThan3~2 .register_cascade_mode = "off";
defparam \LessThan3~2 .sum_lutc_input = "datac";
defparam \LessThan3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \LED1~7 (
// Equation(s):
// \LED1~7_combout  = (tri_count[11]) # ((tri_count[12]) # ((\LessThan3~1_combout  & \LessThan3~2_combout )))

	.clk(gnd),
	.dataa(tri_count[11]),
	.datab(tri_count[12]),
	.datac(\LessThan3~1_combout ),
	.datad(\LessThan3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1~7 .lut_mask = "feee";
defparam \LED1~7 .operation_mode = "normal";
defparam \LED1~7 .output_mode = "comb_only";
defparam \LED1~7 .register_cascade_mode = "off";
defparam \LED1~7 .sum_lutc_input = "datac";
defparam \LED1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \pwm_up|sign_deal|state[7]~_wirecell (
// Equation(s):
// \pwm_up|sign_deal|state[7]~_wirecell_combout  = (((!\pwm_up|sign_deal|state [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pwm_up|sign_deal|state [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_up|sign_deal|state[7]~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_up|sign_deal|state[7]~_wirecell .lut_mask = "00ff";
defparam \pwm_up|sign_deal|state[7]~_wirecell .operation_mode = "normal";
defparam \pwm_up|sign_deal|state[7]~_wirecell .output_mode = "comb_only";
defparam \pwm_up|sign_deal|state[7]~_wirecell .register_cascade_mode = "off";
defparam \pwm_up|sign_deal|state[7]~_wirecell .sum_lutc_input = "datac";
defparam \pwm_up|sign_deal|state[7]~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxii_lcell \LED1~4 (
// Equation(s):
// \LED1~4_combout  = (((!tri_count[8]) # (!tri_count[7])) # (!tri_count[6]))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_count[6]),
	.datac(tri_count[7]),
	.datad(tri_count[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1~4 .lut_mask = "3fff";
defparam \LED1~4 .operation_mode = "normal";
defparam \LED1~4 .output_mode = "comb_only";
defparam \LED1~4 .register_cascade_mode = "off";
defparam \LED1~4 .sum_lutc_input = "datac";
defparam \LED1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxii_lcell \LED1~2 (
// Equation(s):
// \LED1~2_combout  = (((!tri_count[0] & !tri_count[1])) # (!tri_count[2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_count[2]),
	.datac(tri_count[0]),
	.datad(tri_count[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1~2 .lut_mask = "333f";
defparam \LED1~2 .operation_mode = "normal";
defparam \LED1~2 .output_mode = "comb_only";
defparam \LED1~2 .register_cascade_mode = "off";
defparam \LED1~2 .sum_lutc_input = "datac";
defparam \LED1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxii_lcell \LED1~3 (
// Equation(s):
// \LED1~3_combout  = (!tri_count[4] & (!tri_count[5] & (!tri_count[3] & \LED1~2_combout )))

	.clk(gnd),
	.dataa(tri_count[4]),
	.datab(tri_count[5]),
	.datac(tri_count[3]),
	.datad(\LED1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1~3 .lut_mask = "0100";
defparam \LED1~3 .operation_mode = "normal";
defparam \LED1~3 .output_mode = "comb_only";
defparam \LED1~3 .register_cascade_mode = "off";
defparam \LED1~3 .sum_lutc_input = "datac";
defparam \LED1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxii_lcell \LED1~5 (
// Equation(s):
// \LED1~5_combout  = (!tri_count[10] & (!tri_count[9] & ((\LED1~4_combout ) # (\LED1~3_combout ))))

	.clk(gnd),
	.dataa(\LED1~4_combout ),
	.datab(tri_count[10]),
	.datac(tri_count[9]),
	.datad(\LED1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1~5 .lut_mask = "0302";
defparam \LED1~5 .operation_mode = "normal";
defparam \LED1~5 .output_mode = "comb_only";
defparam \LED1~5 .register_cascade_mode = "off";
defparam \LED1~5 .sum_lutc_input = "datac";
defparam \LED1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N3
maxii_lcell \LED1~0 (
// Equation(s):
// \LED1~0_combout  = ((tri_count[9] & (tri_count[7] & tri_count[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_count[9]),
	.datac(tri_count[7]),
	.datad(tri_count[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1~0 .lut_mask = "c000";
defparam \LED1~0 .operation_mode = "normal";
defparam \LED1~0 .output_mode = "comb_only";
defparam \LED1~0 .register_cascade_mode = "off";
defparam \LED1~0 .sum_lutc_input = "datac";
defparam \LED1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxii_lcell \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (tri_count[4]) # (((tri_count[3] & !\LessThan2~0_combout )) # (!\LessThan0~0_combout ))

	.clk(gnd),
	.dataa(tri_count[3]),
	.datab(tri_count[4]),
	.datac(\LessThan2~0_combout ),
	.datad(\LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = "ceff";
defparam \LessThan2~1 .operation_mode = "normal";
defparam \LessThan2~1 .output_mode = "comb_only";
defparam \LessThan2~1 .register_cascade_mode = "off";
defparam \LessThan2~1 .sum_lutc_input = "datac";
defparam \LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N1
maxii_lcell \LED1~1 (
// Equation(s):
// \LED1~1_combout  = (tri_count[10]) # ((tri_count[11]) # ((\LED1~0_combout  & \LessThan2~1_combout )))

	.clk(gnd),
	.dataa(\LED1~0_combout ),
	.datab(tri_count[10]),
	.datac(tri_count[11]),
	.datad(\LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1~1 .lut_mask = "fefc";
defparam \LED1~1 .operation_mode = "normal";
defparam \LED1~1 .output_mode = "comb_only";
defparam \LED1~1 .register_cascade_mode = "off";
defparam \LED1~1 .sum_lutc_input = "datac";
defparam \LED1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \LED1~6 (
// Equation(s):
// \LED1~6_combout  = (tri_count[12] & (((\LED1~1_combout )))) # (!tri_count[12] & (((\LED1~5_combout )) # (!tri_count[11])))

	.clk(gnd),
	.dataa(tri_count[11]),
	.datab(tri_count[12]),
	.datac(\LED1~5_combout ),
	.datad(\LED1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1~6 .lut_mask = "fd31";
defparam \LED1~6 .operation_mode = "normal";
defparam \LED1~6 .output_mode = "comb_only";
defparam \LED1~6 .register_cascade_mode = "off";
defparam \LED1~6 .sum_lutc_input = "datac";
defparam \LED1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \LED1~reg0 (
// Equation(s):
// \LED1~reg0COMBOUT  = (tri_count[13] & (\LED1~7_combout )) # (!tri_count[13] & (((!\LED1~6_combout ))))
// \LED1~reg0_regout  = DFFEAS(\LED1~reg0COMBOUT , GLOBAL(\clk~combout ), VCC, , , \pwm_up|sign_deal|state[7]~_wirecell_combout , , , \LessThan0~3_combout )

	.clk(\clk~combout ),
	.dataa(\LED1~7_combout ),
	.datab(tri_count[13]),
	.datac(\pwm_up|sign_deal|state[7]~_wirecell_combout ),
	.datad(\LED1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1~reg0COMBOUT ),
	.regout(\LED1~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED1~reg0 .lut_mask = "88bb";
defparam \LED1~reg0 .operation_mode = "normal";
defparam \LED1~reg0 .output_mode = "reg_and_comb";
defparam \LED1~reg0 .register_cascade_mode = "off";
defparam \LED1~reg0 .sum_lutc_input = "datac";
defparam \LED1~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \LED2~reg0 (
// Equation(s):
// \LED2~reg0_regout  = DFFEAS(((\LessThan0~3_combout  & (!\pwm_up|sign_deal|state [6])) # (!\LessThan0~3_combout  & ((\LED1~reg0COMBOUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|state [6]),
	.datac(\LessThan0~3_combout ),
	.datad(\LED1~reg0COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED2~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED2~reg0 .lut_mask = "3f30";
defparam \LED2~reg0 .operation_mode = "normal";
defparam \LED2~reg0 .output_mode = "reg_only";
defparam \LED2~reg0 .register_cascade_mode = "off";
defparam \LED2~reg0 .sum_lutc_input = "datac";
defparam \LED2~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \LED3~reg0 (
// Equation(s):
// \LED3~reg0_regout  = DFFEAS(((\LessThan0~3_combout  & (!\pwm_up|sign_deal|state [5])) # (!\LessThan0~3_combout  & ((\LED1~reg0COMBOUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|state [5]),
	.datab(vcc),
	.datac(\LessThan0~3_combout ),
	.datad(\LED1~reg0COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED3~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED3~reg0 .lut_mask = "5f50";
defparam \LED3~reg0 .operation_mode = "normal";
defparam \LED3~reg0 .output_mode = "reg_only";
defparam \LED3~reg0 .register_cascade_mode = "off";
defparam \LED3~reg0 .sum_lutc_input = "datac";
defparam \LED3~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \LED4~reg0 (
// Equation(s):
// \LED4~reg0_regout  = DFFEAS(((\LessThan0~3_combout  & (!\pwm_up|sign_deal|state [4])) # (!\LessThan0~3_combout  & ((\LED1~reg0COMBOUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|state [4]),
	.datac(\LessThan0~3_combout ),
	.datad(\LED1~reg0COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED4~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED4~reg0 .lut_mask = "3f30";
defparam \LED4~reg0 .operation_mode = "normal";
defparam \LED4~reg0 .output_mode = "reg_only";
defparam \LED4~reg0 .register_cascade_mode = "off";
defparam \LED4~reg0 .sum_lutc_input = "datac";
defparam \LED4~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \LED5~reg0 (
// Equation(s):
// \LED5~reg0_regout  = DFFEAS(((\LessThan0~3_combout  & (!\pwm_up|sign_deal|ov_f|out~regout )) # (!\LessThan0~3_combout  & ((\LED1~reg0COMBOUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_up|sign_deal|ov_f|out~regout ),
	.datab(vcc),
	.datac(\LessThan0~3_combout ),
	.datad(\LED1~reg0COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED5~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED5~reg0 .lut_mask = "5f50";
defparam \LED5~reg0 .operation_mode = "normal";
defparam \LED5~reg0 .output_mode = "reg_only";
defparam \LED5~reg0 .register_cascade_mode = "off";
defparam \LED5~reg0 .sum_lutc_input = "datac";
defparam \LED5~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \LED6~reg0 (
// Equation(s):
// \LED6~reg0_regout  = DFFEAS(((\LessThan0~3_combout  & (!\pwm_up|sign_deal|uv_f|out~regout )) # (!\LessThan0~3_combout  & ((\LED1~reg0COMBOUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|uv_f|out~regout ),
	.datac(\LessThan0~3_combout ),
	.datad(\LED1~reg0COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED6~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED6~reg0 .lut_mask = "3f30";
defparam \LED6~reg0 .operation_mode = "normal";
defparam \LED6~reg0 .output_mode = "reg_only";
defparam \LED6~reg0 .register_cascade_mode = "off";
defparam \LED6~reg0 .sum_lutc_input = "datac";
defparam \LED6~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \LED7~reg0 (
// Equation(s):
// \LED7~reg0_regout  = DFFEAS(((\LessThan0~3_combout  & (!\pwm_up|sign_deal|TEM_f|out~regout )) # (!\LessThan0~3_combout  & ((\LED1~reg0COMBOUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|TEM_f|out~regout ),
	.datac(\LessThan0~3_combout ),
	.datad(\LED1~reg0COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED7~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED7~reg0 .lut_mask = "3f30";
defparam \LED7~reg0 .operation_mode = "normal";
defparam \LED7~reg0 .output_mode = "reg_only";
defparam \LED7~reg0 .register_cascade_mode = "off";
defparam \LED7~reg0 .sum_lutc_input = "datac";
defparam \LED7~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \LED8~reg0 (
// Equation(s):
// \LED8~reg0_regout  = DFFEAS(((\LessThan0~3_combout  & (!\pwm_up|sign_deal|state [0])) # (!\LessThan0~3_combout  & ((\LED1~reg0COMBOUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_up|sign_deal|state [0]),
	.datac(\LessThan0~3_combout ),
	.datad(\LED1~reg0COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED8~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED8~reg0 .lut_mask = "3f30";
defparam \LED8~reg0 .operation_mode = "normal";
defparam \LED8~reg0 .output_mode = "reg_only";
defparam \LED8~reg0 .register_cascade_mode = "off";
defparam \LED8~reg0 .sum_lutc_input = "datac";
defparam \LED8~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \LED9~reg0 (
// Equation(s):
// \LED9~reg0_regout  = DFFEAS(((\LessThan0~3_combout  & (!\pwm_down|down_deal|start~regout )) # (!\LessThan0~3_combout  & ((\LED1~reg0COMBOUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|start~regout ),
	.datac(\LessThan0~3_combout ),
	.datad(\LED1~reg0COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED9~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED9~reg0 .lut_mask = "3f30";
defparam \LED9~reg0 .operation_mode = "normal";
defparam \LED9~reg0 .output_mode = "reg_only";
defparam \LED9~reg0 .register_cascade_mode = "off";
defparam \LED9~reg0 .sum_lutc_input = "datac";
defparam \LED9~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \pwm_down|down_deal|stop~1 (
// Equation(s):
// \pwm_down|down_deal|stop~1_combout  = (((!\pwm_down|down_deal|Equal10~2_combout  & !\pwm_down|down_deal|Equal13~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\pwm_down|down_deal|Equal10~2_combout ),
	.datad(\pwm_down|down_deal|Equal13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\pwm_down|down_deal|stop~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|stop~1 .lut_mask = "000f";
defparam \pwm_down|down_deal|stop~1 .operation_mode = "normal";
defparam \pwm_down|down_deal|stop~1 .output_mode = "comb_only";
defparam \pwm_down|down_deal|stop~1 .register_cascade_mode = "off";
defparam \pwm_down|down_deal|stop~1 .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|stop~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \pwm_down|down_deal|stop (
// Equation(s):
// \pwm_down|down_deal|stop~regout  = DFFEAS(((\pwm_down|down_deal|stop~regout  & (!\pwm_down|down_deal|Equal12~1_combout  & \pwm_down|down_deal|stop~1_combout ))) # (!\pwm_down|down_deal|stop~0_combout ), GLOBAL(\clk~combout ), VCC, , 
// \pwm_down|down_deal|start~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\pwm_down|down_deal|stop~regout ),
	.datab(\pwm_down|down_deal|Equal12~1_combout ),
	.datac(\pwm_down|down_deal|stop~1_combout ),
	.datad(\pwm_down|down_deal|stop~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pwm_down|down_deal|start~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pwm_down|down_deal|stop~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \pwm_down|down_deal|stop .lut_mask = "20ff";
defparam \pwm_down|down_deal|stop .operation_mode = "normal";
defparam \pwm_down|down_deal|stop .output_mode = "reg_only";
defparam \pwm_down|down_deal|stop .register_cascade_mode = "off";
defparam \pwm_down|down_deal|stop .sum_lutc_input = "datac";
defparam \pwm_down|down_deal|stop .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \LED10~reg0 (
// Equation(s):
// \LED10~reg0_regout  = DFFEAS(((\LessThan0~3_combout  & (!\pwm_down|down_deal|stop~regout )) # (!\LessThan0~3_combout  & ((\LED1~reg0COMBOUT )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\pwm_down|down_deal|stop~regout ),
	.datac(\LessThan0~3_combout ),
	.datad(\LED1~reg0COMBOUT ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED10~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED10~reg0 .lut_mask = "3f30";
defparam \LED10~reg0 .operation_mode = "normal";
defparam \LED10~reg0 .output_mode = "reg_only";
defparam \LED10~reg0 .register_cascade_mode = "off";
defparam \LED10~reg0 .sum_lutc_input = "datac";
defparam \LED10~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \adclk~I (
	.datain(!\ad|adclk~regout ),
	.oe(vcc),
	.combout(),
	.padio(adclk));
// synopsys translate_off
defparam \adclk~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cs_n~I (
	.datain(!\ad|cs_n~regout ),
	.oe(vcc),
	.combout(),
	.padio(cs_n));
// synopsys translate_off
defparam \cs_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_1~I (
	.datain(\pwm_down|PWM|K_1~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_1));
// synopsys translate_off
defparam \K_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_2~I (
	.datain(\pwm_down|PWM|K_2~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_2));
// synopsys translate_off
defparam \K_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_3~I (
	.datain(\pwm_down|PWM|K_3~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_3));
// synopsys translate_off
defparam \K_3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_4~I (
	.datain(\pwm_down|PWM|K_4~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_4));
// synopsys translate_off
defparam \K_4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_5~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(K_5));
// synopsys translate_off
defparam \K_5~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \sent~I (
	.datain(!\pwm_up|send|sent~regout ),
	.oe(vcc),
	.combout(),
	.padio(sent));
// synopsys translate_off
defparam \sent~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED1~I (
	.datain(\LED1~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED1));
// synopsys translate_off
defparam \LED1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED2~I (
	.datain(\LED2~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED2));
// synopsys translate_off
defparam \LED2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED3~I (
	.datain(\LED3~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED3));
// synopsys translate_off
defparam \LED3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED4~I (
	.datain(\LED4~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED4));
// synopsys translate_off
defparam \LED4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED5~I (
	.datain(\LED5~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED5));
// synopsys translate_off
defparam \LED5~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED6~I (
	.datain(\LED6~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED6));
// synopsys translate_off
defparam \LED6~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED7~I (
	.datain(\LED7~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED7));
// synopsys translate_off
defparam \LED7~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED8~I (
	.datain(\LED8~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED8));
// synopsys translate_off
defparam \LED8~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED9~I (
	.datain(\LED9~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED9));
// synopsys translate_off
defparam \LED9~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED10~I (
	.datain(\LED10~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED10));
// synopsys translate_off
defparam \LED10~I .operation_mode = "output";
// synopsys translate_on

endmodule
