###############################################################
#  Generated by:      Cadence Encounter 11.12-s119_1
#  OS:                Linux x86_64(Host ID khalid.fransg)
#  Generated on:      Sun Jun 22 20:07:37 2014
#  Design:            mini_mips_p
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix mini_mips_p_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][31]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.089
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.911
- Arrival Time                 10.624
= Slack Time                    3.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    3.287 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    3.287 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    3.287 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    3.287 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    4.563 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    4.730 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    4.957 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    5.059 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    5.094 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    5.225 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    5.357 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    5.599 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    5.779 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    6.656 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    7.139 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    7.177 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    7.264 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    7.362 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    7.468 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    7.575 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    7.684 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    7.794 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    7.905 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.018 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    8.126 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    8.234 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    8.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |    8.460 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    8.569 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    8.679 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |    8.788 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    8.893 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.001 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |    9.108 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |    9.215 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |    9.321 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |    9.429 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |    9.541 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |    9.652 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |    9.775 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |    9.890 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |    9.996 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   10.099 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   10.203 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   10.309 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   10.423 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   10.531 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   10.635 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   10.746 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   10.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   10.962 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   11.073 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   11.179 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   11.283 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   11.389 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   11.493 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   11.597 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   11.702 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   11.807 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   11.913 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.731 |   12.019 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.835 |   12.123 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   12.226 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   12.330 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   12.435 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.252 |   12.540 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   12.644 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   12.749 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.567 |   12.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1982 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.671 |   12.959 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1983 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.777 |   13.064 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1984 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.883 |   13.170 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1985 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.989 |   13.276 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1986 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |  10.096 |   13.384 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1987 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |  10.203 |   13.491 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1988 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |  10.309 |   13.597 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1994 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |  10.418 |   13.705 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3391 | B v -> Z v     | HS65_LHS_XOR3X2        | 0.113 |  10.531 |   13.818 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U362          | A v -> Z v     | HS65_LH_AO22X9         | 0.093 |  10.624 |   13.911 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D v            | HS65_LH_DFPRQX9        | 0.000 |  10.624 |   13.911 | 
     | I][31]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.287 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.287 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -3.287 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.287 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.287 | 
     | I][31]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][30]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][30]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                 10.526
= Slack Time                    3.388
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    3.388 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    3.388 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    3.388 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    3.388 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    4.663 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    4.830 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    5.058 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    5.160 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    5.195 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    5.325 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    5.458 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    5.699 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    5.879 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    6.756 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    7.240 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    7.277 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.977 |    7.364 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    7.463 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.181 |    7.568 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    7.676 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    7.785 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    7.894 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.006 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.118 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    8.226 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    8.335 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    8.450 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    8.560 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    8.670 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    8.780 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    8.888 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    8.993 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.101 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |    9.209 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |    9.315 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |    9.422 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |    9.529 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |    9.642 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |    9.753 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |    9.876 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |    9.991 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   10.096 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   10.200 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   10.303 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   10.410 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   10.523 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   10.631 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   10.735 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   10.847 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   10.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   11.063 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   11.173 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   11.280 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   11.384 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   11.489 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   11.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   11.698 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   11.803 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   11.908 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.014 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   12.119 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   12.223 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   12.327 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   12.431 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   12.536 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   12.640 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   12.745 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   12.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.567 |   12.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1982 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.671 |   13.059 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1983 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.777 |   13.165 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1984 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.883 |   13.271 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1985 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.989 |   13.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1986 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |  10.096 |   13.484 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1987 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |  10.204 |   13.591 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1988 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |  10.310 |   13.697 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1994 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.156 |  10.465 |   13.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U375          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.061 |  10.526 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |  10.526 |   13.914 | 
     | I][30]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.388 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.388 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -3.388 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.388 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.388 | 
     | I][30]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][29]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][29]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.913
- Arrival Time                 10.428
= Slack Time                    3.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    3.485 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    3.485 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    3.485 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    3.485 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    4.761 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    4.928 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    5.155 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    5.257 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    5.292 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    5.423 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    5.555 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    5.797 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    5.977 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    6.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    7.337 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    7.375 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    7.462 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    7.560 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    7.666 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    7.773 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    7.882 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    7.992 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.103 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.216 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    8.324 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    8.432 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    8.547 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |    8.658 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    8.767 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    8.877 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |    8.986 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    9.091 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.199 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |    9.306 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |    9.413 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |    9.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |    9.627 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |    9.739 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |    9.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |    9.973 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   10.088 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   10.194 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   10.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   10.401 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   10.507 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   10.621 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   10.729 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   10.833 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   10.944 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   11.052 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   11.160 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   11.271 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   11.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   11.481 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   11.587 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   11.691 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   11.795 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   11.900 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.005 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.111 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.731 |   12.217 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.835 |   12.321 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   12.424 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   12.528 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   12.633 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.252 |   12.738 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   12.842 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   12.947 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.567 |   13.052 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1982 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.671 |   13.157 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1983 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.777 |   13.262 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1984 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.883 |   13.368 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1985 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.989 |   13.474 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1986 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |  10.096 |   13.582 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1987 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |  10.203 |   13.689 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1988 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.160 |  10.363 |   13.848 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U374          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.065 |  10.428 |   13.913 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |  10.428 |   13.913 | 
     | I][29]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.485 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.485 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -3.485 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.485 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.485 | 
     | I][29]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][28]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][28]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                 10.314
= Slack Time                    3.600
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    3.600 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    3.600 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    3.600 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    3.600 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    4.876 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.042 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    5.270 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    5.372 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    5.407 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    5.538 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    5.670 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    5.912 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.492 |    6.092 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    6.969 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    7.452 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    7.490 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.977 |    7.577 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    7.675 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.181 |    7.781 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    7.888 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    7.997 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    8.106 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.218 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.331 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    8.439 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    8.547 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    8.662 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    8.773 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    8.882 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    8.992 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    9.101 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    9.206 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.314 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |    9.421 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |    9.528 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |    9.634 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |    9.742 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |    9.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |    9.965 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   10.088 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   10.203 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   10.309 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   10.412 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   10.516 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   10.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   10.735 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   10.844 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   10.948 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   11.059 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   11.167 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   11.275 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   11.386 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   11.492 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   11.596 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   11.702 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   11.806 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   11.910 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.015 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.120 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.226 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   12.332 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   12.436 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   12.539 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   12.643 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   12.748 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   12.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   12.957 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   13.062 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.567 |   13.167 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1982 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.671 |   13.271 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1983 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.777 |   13.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1984 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.883 |   13.483 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1985 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.989 |   13.589 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1986 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |  10.096 |   13.696 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1987 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.157 |  10.253 |   13.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U373          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.061 |  10.314 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |  10.314 |   13.914 | 
     | I][28]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.600 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.600 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -3.600 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.600 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.600 | 
     | I][28]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][27]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][27]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                 10.212
= Slack Time                    3.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    3.702 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    3.702 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    3.702 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    3.702 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    4.978 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.145 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    5.373 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    5.474 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    5.509 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    5.640 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    5.772 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    6.014 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    6.194 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    7.071 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    7.554 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    7.592 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    7.679 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    7.777 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    7.883 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    7.990 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    8.099 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    8.209 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.321 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.433 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    8.541 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    8.649 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    8.764 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    8.875 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    8.984 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    9.094 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    9.203 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    9.308 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.416 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |    9.523 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |    9.630 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |    9.736 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |    9.844 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |    9.956 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   10.067 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   10.191 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   10.306 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   10.411 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   10.514 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   10.618 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   10.724 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   10.838 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   10.946 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   11.050 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   11.161 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   11.269 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   11.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   11.488 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   11.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   11.698 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   11.804 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   11.908 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.012 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.117 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.222 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.329 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   12.434 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   12.538 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   12.641 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   12.745 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   12.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   12.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   13.059 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   13.165 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.567 |   13.269 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1982 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.671 |   13.374 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1983 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.777 |   13.479 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1984 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.883 |   13.585 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1985 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.989 |   13.691 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1986 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.160 |  10.149 |   13.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U380          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.063 |  10.212 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |  10.212 |   13.915 | 
     | I][27]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.702 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.702 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -3.702 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.702 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.702 | 
     | I][27]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][26]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][26]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                 10.105
= Slack Time                    3.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    3.809 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    3.809 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    3.809 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    3.809 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    5.085 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.251 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    5.479 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    5.581 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    5.616 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    5.747 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    5.879 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    6.121 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    6.301 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    7.178 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    7.661 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    7.699 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    7.786 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    7.884 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    7.990 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    8.097 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    8.206 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    8.315 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.427 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.540 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    8.648 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    8.756 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    8.871 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    8.982 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    9.091 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    9.201 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    9.310 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    9.415 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.523 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |    9.630 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |    9.737 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |    9.843 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |    9.951 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   10.063 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   10.174 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   10.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   10.412 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   10.518 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   10.621 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   10.725 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   10.831 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   10.944 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   11.053 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   11.157 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   11.268 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   11.376 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   11.484 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   11.595 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   11.701 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   11.805 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   11.911 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.015 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.119 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.224 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.329 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.435 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   12.541 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   12.645 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   12.748 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   12.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   12.957 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   13.062 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   13.166 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   13.271 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.567 |   13.376 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1982 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.671 |   13.480 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1983 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.777 |   13.586 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1984 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.883 |   13.692 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1985 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.159 |  10.042 |   13.851 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U379          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.063 |  10.105 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |  10.105 |   13.914 | 
     | I][26]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.809 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.809 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -3.809 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.809 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.809 | 
     | I][26]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][25]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][25]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                 10.002
= Slack Time                    3.912
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    3.913 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    3.913 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    3.913 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    3.913 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    5.188 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.355 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    5.583 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    5.685 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    5.719 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    5.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    5.982 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    6.224 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.492 |    6.404 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    7.281 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    7.764 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    7.802 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.977 |    7.889 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    7.988 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.181 |    8.093 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    8.200 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    8.310 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.507 |    8.419 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.531 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.643 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    8.751 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    8.859 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    8.974 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    9.085 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    9.194 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    9.305 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    9.413 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    9.518 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.626 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |    9.733 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |    9.840 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |    9.947 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   10.054 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   10.166 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   10.278 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   10.401 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   10.516 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   10.621 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   10.724 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   10.828 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   10.935 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.136 |   11.048 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   11.156 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   11.260 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   11.372 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   11.480 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   11.587 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   11.698 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   11.804 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   11.908 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.014 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.118 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.222 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.327 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.433 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.539 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   12.644 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   12.748 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   12.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   12.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   13.060 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   13.165 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   13.270 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   13.375 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.567 |   13.479 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1982 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.671 |   13.584 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1983 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   9.777 |   13.690 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1984 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.162 |   9.939 |   13.851 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U378          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.064 |  10.002 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |  10.002 |   13.915 | 
     | I][25]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -3.912 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -3.912 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -3.912 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -3.912 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -3.912 | 
     | I][25]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][24]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][24]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  9.897
= Slack Time                    4.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.017 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.017 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.017 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.017 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    5.293 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.459 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    5.687 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    5.789 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    5.824 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    5.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    6.087 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    6.328 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    6.508 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    7.386 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    7.869 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    7.907 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    7.993 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    8.092 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    8.197 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    8.305 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    8.414 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    8.523 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.635 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.748 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    8.856 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    8.964 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    9.079 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    9.189 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    9.299 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    9.409 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    9.517 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    9.623 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.731 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |    9.838 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |    9.945 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.051 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   10.159 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   10.271 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   10.382 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   10.505 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   10.620 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   10.725 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   10.829 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   10.933 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.039 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   11.152 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   11.261 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   11.365 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   11.476 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   11.584 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   11.692 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   11.803 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   11.909 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.013 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.119 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.223 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.327 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.432 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.537 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.643 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   12.749 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   12.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   12.956 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   13.060 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   13.165 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   13.270 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   13.374 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   13.479 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.567 |   13.584 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1982 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.671 |   13.688 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1983 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.162 |   9.833 |   13.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U377          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.065 |   9.897 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   9.897 |   13.914 | 
     | I][24]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.017 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.017 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.017 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.017 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.017 | 
     | I][24]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][23]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][23]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  9.788
= Slack Time                    4.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.127 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.127 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.127 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.127 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    5.402 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.569 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    5.797 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    5.899 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    5.933 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    6.064 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    6.196 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    6.438 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.492 |    6.618 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    7.495 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    7.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.016 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.977 |    8.103 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    8.201 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.181 |    8.307 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    8.414 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    8.524 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.507 |    8.633 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.745 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.857 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    8.965 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    9.073 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    9.188 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    9.299 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    9.408 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    9.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    9.627 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    9.732 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.840 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |    9.947 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.054 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.161 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   10.268 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   10.380 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   10.492 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   10.615 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   10.730 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   10.835 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   10.938 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.042 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.149 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.136 |   11.262 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   11.370 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   11.474 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   11.586 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   11.694 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   11.801 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   11.912 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.018 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.122 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.228 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.332 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.436 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.541 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.647 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.753 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   12.858 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   12.962 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   13.066 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   13.169 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   13.274 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   13.379 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   13.484 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   13.589 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.567 |   13.693 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1982 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.159 |   9.726 |   13.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U376          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.062 |   9.788 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   9.788 |   13.915 | 
     | I][23]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.126 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.126 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.126 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.126 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.126 | 
     | I][23]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][22]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][22]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  9.686
= Slack Time                    4.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.229 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.229 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.229 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.229 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    5.504 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.671 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    5.899 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.001 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.036 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    6.167 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    6.299 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    6.540 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    6.720 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    7.597 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    8.081 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.118 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    8.205 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    8.304 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    8.409 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    8.517 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    8.626 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    8.735 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.847 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    8.959 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    9.067 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    9.176 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    9.291 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    9.401 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    9.511 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    9.621 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    9.729 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    9.834 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |    9.942 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.050 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.156 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.263 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   10.370 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   10.483 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   10.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   10.717 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   10.832 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   10.937 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.041 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.145 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.251 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   11.364 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   11.472 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   11.577 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   11.688 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   11.796 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   11.904 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.014 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.121 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.225 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.330 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.435 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.539 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.644 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.749 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.855 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   13.064 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   13.168 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   13.272 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   13.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   13.481 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   13.586 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.462 |   13.691 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1981 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.160 |   9.623 |   13.851 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U393          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.063 |   9.686 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   9.686 |   13.915 | 
     | I][22]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.229 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.229 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.229 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.229 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.229 | 
     | I][22]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][21]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][21]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  9.574
= Slack Time                    4.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.340 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.340 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.340 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.340 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    5.616 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.782 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.010 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.112 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.147 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    6.278 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    6.410 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    6.651 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.492 |    6.831 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    7.709 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    8.192 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.230 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.977 |    8.316 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    8.415 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.181 |    8.520 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    8.628 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    8.737 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    8.846 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    8.958 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    9.070 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    9.178 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    9.287 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    9.402 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    9.512 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    9.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    9.732 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    9.840 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |    9.946 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.054 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.161 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.268 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.374 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   10.481 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   10.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   10.705 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   10.828 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   10.943 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   11.048 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.152 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.256 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.362 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   11.475 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   11.584 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   11.688 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   11.799 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   11.907 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.015 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.125 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.232 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.336 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.441 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.546 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.650 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.755 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.860 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   12.966 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   13.071 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   13.175 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   13.279 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   13.383 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   13.488 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   13.592 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.357 |   13.697 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1980 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.156 |   9.514 |   13.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U392          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.061 |   9.574 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   9.574 |   13.914 | 
     | I][21]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.340 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.340 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.340 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.340 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.340 | 
     | I][21]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][20]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][20]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  9.470
= Slack Time                    4.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.445 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.445 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.445 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.445 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    5.721 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.887 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.115 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.217 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.252 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    6.383 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    6.515 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    6.756 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    6.936 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    7.814 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    8.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.335 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    8.421 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    8.520 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    8.625 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    8.733 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    8.842 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    8.951 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    9.063 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    9.176 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    9.284 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    9.392 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    9.507 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    9.617 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    9.727 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    9.837 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |    9.945 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.051 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.159 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.266 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.373 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.479 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   10.587 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   10.699 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   10.810 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   10.933 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.048 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   11.153 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.257 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.361 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.467 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   11.580 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   11.689 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   11.793 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   11.904 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.012 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.120 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.231 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.337 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.441 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.547 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.651 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.755 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.860 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   12.965 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   13.071 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   13.177 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   13.281 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   13.384 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   13.488 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   13.593 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.253 |   13.698 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1979 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.157 |   9.409 |   13.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U391          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.060 |   9.470 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   9.470 |   13.915 | 
     | I][20]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.445 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.445 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.445 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.445 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.445 | 
     | I][20]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][19]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][19]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  9.367
= Slack Time                    4.547
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.547 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.547 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.547 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.547 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    5.823 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    5.989 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.217 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.319 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.354 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    6.485 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    6.617 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    6.859 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    7.039 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    7.916 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    8.399 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.437 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    8.524 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    8.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    8.727 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    8.835 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    8.944 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.053 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    9.165 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    9.278 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    9.386 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    9.494 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    9.609 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |    9.720 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    9.829 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |    9.939 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   10.048 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.153 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.261 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.368 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.475 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.581 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   10.689 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   10.801 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   10.912 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.035 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.150 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   11.256 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.463 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.569 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   11.682 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   11.791 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   11.895 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.006 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.114 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.222 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.333 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.439 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.543 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.649 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.753 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.857 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   12.962 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   13.067 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   13.173 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   13.279 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   13.383 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   13.486 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   13.590 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   9.148 |   13.695 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1978 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.158 |   9.306 |   13.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U390          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.062 |   9.367 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   9.367 |   13.914 | 
     | I][19]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.547 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.547 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.547 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.547 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.547 | 
     | I][19]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][18]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][18]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  9.259
= Slack Time                    4.655
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.655 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.655 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.655 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.655 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    5.931 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    6.097 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.325 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.427 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.462 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    6.593 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    6.725 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    6.967 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    7.147 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.024 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    8.507 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.545 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    8.632 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    8.730 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    8.835 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    8.943 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.052 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.161 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    9.273 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    9.386 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    9.494 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    9.602 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    9.717 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |    9.828 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |    9.937 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.047 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   10.156 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.261 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.369 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.476 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.583 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.689 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   10.797 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   10.909 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.020 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.143 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.258 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   11.364 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.467 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.571 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.677 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   11.790 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   11.899 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.003 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.114 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.222 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.330 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.441 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.547 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.651 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.757 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.861 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   12.965 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   13.070 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   13.175 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   13.281 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.731 |   13.387 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.835 |   13.491 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   13.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   9.043 |   13.698 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1977 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.156 |   9.199 |   13.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U389          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.060 |   9.259 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   9.259 |   13.915 | 
     | I][18]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.655 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.655 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.655 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.655 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.655 | 
     | I][18]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][17]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][17]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  9.157
= Slack Time                    4.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.757 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.757 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.757 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.757 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.033 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    6.200 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.427 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.529 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.564 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    6.695 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    6.827 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    7.069 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    7.249 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.126 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    8.609 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.647 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    8.734 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    8.832 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    8.938 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.045 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.154 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.264 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    9.375 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    9.488 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    9.596 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    9.704 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    9.819 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |    9.930 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.039 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.149 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   10.258 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.363 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.471 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.578 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.685 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.791 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   10.899 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.011 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.122 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.245 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.360 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   11.466 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.569 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.673 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.779 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   11.893 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.001 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.105 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.216 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.324 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.432 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.543 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.649 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.753 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.859 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   12.963 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   13.067 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   13.172 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   13.277 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   13.383 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.731 |   13.489 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.835 |   13.593 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.939 |   13.696 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1976 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.157 |   9.096 |   13.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U388          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.061 |   9.157 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   9.157 |   13.915 | 
     | I][17]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.757 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.757 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.757 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.757 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.757 | 
     | I][17]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][16]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][16]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  9.056
= Slack Time                    4.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.859 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.859 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.859 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.859 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.134 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    6.301 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.529 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.631 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.666 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    6.796 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    6.929 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    7.170 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    7.350 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.227 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    8.711 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.748 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    8.835 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    8.934 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    9.039 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.147 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.256 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.365 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    9.477 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    9.589 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    9.697 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    9.806 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |    9.921 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   10.031 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.141 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.251 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   10.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.464 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.572 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.680 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.786 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.893 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   11.000 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.113 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.224 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.347 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.462 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   11.567 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.671 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.775 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.881 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   11.994 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.102 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.206 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.318 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.426 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.534 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.644 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.751 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.855 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   12.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   13.065 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   13.169 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   13.274 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   13.379 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   13.485 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   13.590 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.836 |   13.694 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1975 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.158 |   8.993 |   13.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U387          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.062 |   9.056 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   9.056 |   13.914 | 
     | I][16]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.859 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.859 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.859 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.859 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.859 | 
     | I][16]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][15]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][15]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  8.954
= Slack Time                    4.960
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    4.960 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    4.960 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    4.960 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    4.960 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.236 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    6.402 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.630 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.732 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.767 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    6.898 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.030 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    7.271 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    7.451 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.329 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    8.812 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    8.936 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.035 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    9.140 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.248 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.357 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.466 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    9.578 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    9.690 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    9.798 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |    9.907 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.022 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   10.132 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.242 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.352 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   10.460 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.566 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.674 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.781 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.888 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   10.994 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   11.101 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.214 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.325 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.448 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.563 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   11.668 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.772 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.876 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   11.982 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   12.095 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.204 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.308 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.419 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.527 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.635 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.745 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   12.956 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   13.061 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   13.166 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   13.270 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   13.375 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   13.480 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   13.586 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.732 |   13.691 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1974 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.159 |   8.891 |   13.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U386          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.064 |   8.954 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.954 |   13.914 | 
     | I][15]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -4.960 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -4.960 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -4.960 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -4.960 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -4.960 | 
     | I][15]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][14]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][14]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  8.847
= Slack Time                    5.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.067 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.067 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.067 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.067 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.343 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    6.510 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.737 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.839 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.874 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.005 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.137 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    7.379 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    7.559 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.436 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    8.919 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    8.957 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    9.044 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.142 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    9.248 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.355 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.464 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.574 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    9.685 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    9.798 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |    9.906 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.014 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.129 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   10.240 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.459 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   10.568 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.673 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.781 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.888 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   10.995 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   11.101 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   11.209 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.321 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.432 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.555 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.670 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   11.776 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.879 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   11.983 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   12.089 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   12.203 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.311 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.415 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.526 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.634 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.742 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   12.959 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   13.063 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   13.169 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   13.273 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   13.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   13.482 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   13.587 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   8.626 |   13.693 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1973 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.159 |   8.785 |   13.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U403          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.062 |   8.847 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.847 |   13.915 | 
     | I][14]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.067 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.067 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.067 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.067 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.067 | 
     | I][14]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][13]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][13]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  8.745
= Slack Time                    5.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.170 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.170 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.170 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.170 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.446 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    6.612 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.840 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    6.942 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    6.977 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.108 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.240 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    7.481 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    7.661 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.539 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.022 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    9.060 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    9.146 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.245 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    9.350 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.458 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.567 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.676 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    9.788 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |    9.901 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.009 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.117 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.232 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   10.342 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.452 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.562 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   10.670 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.776 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.884 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   10.991 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   11.098 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   11.204 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   11.312 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.424 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.535 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.658 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.773 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   11.878 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   11.982 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   12.086 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   12.192 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   12.305 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.414 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.518 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.629 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.737 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.845 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   12.956 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   13.062 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   13.166 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   13.272 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   13.376 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   13.480 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   13.585 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.520 |   13.690 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1972 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.161 |   8.681 |   13.851 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U402          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.064 |   8.745 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.745 |   13.915 | 
     | I][13]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.170 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.170 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.170 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.170 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.170 | 
     | I][13]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][12]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][12]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  8.639
= Slack Time                    5.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.275 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.275 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.275 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.275 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.551 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    6.718 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    6.945 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.047 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    7.082 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.213 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.345 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    7.587 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.492 |    7.767 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.644 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.127 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    9.165 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.977 |    9.252 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.350 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.181 |    9.456 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.563 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.672 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.782 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |    9.893 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.006 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.114 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.222 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.337 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   10.448 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.557 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.667 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   10.776 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.881 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   10.989 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   11.096 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   11.203 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   11.309 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   11.417 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.529 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.640 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.763 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.878 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   11.984 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   12.087 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   12.191 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   12.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   12.411 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.623 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.734 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.842 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   12.950 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   13.061 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   13.167 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   13.271 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   13.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   13.481 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   13.585 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.415 |   13.690 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1971 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.160 |   8.575 |   13.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U401          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.064 |   8.639 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.639 |   13.914 | 
     | I][12]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.275 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.275 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.275 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.275 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.275 | 
     | I][12]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][11]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][11]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  8.532
= Slack Time                    5.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.382 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.382 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.382 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.382 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.658 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    6.825 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    7.052 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.154 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    7.189 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.320 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.452 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    7.694 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    7.874 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.751 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.234 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    9.272 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    9.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.457 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    9.563 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.670 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.779 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.889 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.001 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.113 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.221 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.329 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.444 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   10.555 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.664 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.774 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   10.883 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   10.988 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   11.096 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   11.203 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   11.310 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   11.416 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   11.524 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.636 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.747 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.871 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   11.986 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   12.091 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   12.194 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   12.298 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   12.404 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   12.518 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.626 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.730 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.841 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   12.949 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   13.057 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   13.168 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   13.274 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   13.378 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   13.484 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   13.588 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   8.310 |   13.692 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1970 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.159 |   8.469 |   13.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U400          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.063 |   8.532 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.532 |   13.915 | 
     | I][11]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.382 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.382 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.382 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.382 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.382 | 
     | I][11]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][10]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][10]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  8.429
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.485 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.485 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.485 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.485 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.760 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    6.927 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    7.155 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.257 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    7.291 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.422 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.554 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    7.796 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    7.976 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.336 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    9.374 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    9.461 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.560 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    9.665 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.772 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.882 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |    9.991 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.103 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.215 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.323 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.431 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.547 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   10.657 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.766 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.877 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   10.985 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   11.090 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   11.198 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   11.306 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   11.412 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   11.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   11.626 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.738 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   11.973 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   12.088 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   12.193 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   12.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   12.400 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   12.507 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   12.620 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.728 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.832 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   12.944 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   13.052 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   13.160 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   13.270 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   13.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   13.481 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   13.586 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.206 |   13.691 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1969 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.159 |   8.365 |   13.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U399          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.064 |   8.429 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.429 |   13.914 | 
     | I][10]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.484 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.484 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.484 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.484 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.484 | 
     | I][10]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][9]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][9]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  8.334
= Slack Time                    5.581
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.581 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.581 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.581 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.581 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.857 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.023 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    7.251 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.353 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    7.388 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.519 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.651 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    7.892 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    8.072 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    8.950 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.433 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    9.471 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    9.557 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.656 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    9.761 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.869 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |    9.978 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   10.087 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.199 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.312 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.420 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.528 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.643 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   10.753 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.863 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   10.973 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   11.082 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   11.187 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   11.295 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   11.402 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   11.509 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   11.615 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   11.723 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.835 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   11.946 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   12.069 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   12.184 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   12.290 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   12.393 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   12.497 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   12.603 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   12.716 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.825 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   12.929 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   13.040 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   13.148 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   13.256 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   13.367 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   13.473 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   13.577 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   8.102 |   13.683 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1968 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.165 |   8.267 |   13.848 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U398          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.067 |   8.334 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.334 |   13.915 | 
     | I][9]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.581 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.581 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.581 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.581 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.581 | 
     | I][9]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][8]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][8]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  8.230
= Slack Time                    5.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.684 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.684 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.684 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.684 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    6.959 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.126 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    7.354 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.456 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    7.491 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.754 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.312 |    7.995 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.492 |    8.175 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    9.052 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.536 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    9.573 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.977 |    9.660 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.759 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.181 |    9.864 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |    9.972 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   10.081 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   10.190 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.302 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.414 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.522 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.631 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.746 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   10.856 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   10.966 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   11.076 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   11.184 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   11.289 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   11.397 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   11.505 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   11.611 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   11.718 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   11.825 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   11.938 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   12.049 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   12.172 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   12.287 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   12.392 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   12.496 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   12.600 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   12.706 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   12.819 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   12.927 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   13.032 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   13.143 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   13.251 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   13.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   13.469 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   13.576 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.996 |   13.680 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1967 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.166 |   8.162 |   13.845 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U397          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.069 |   8.230 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.230 |   13.914 | 
     | I][8]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.684 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.684 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.684 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.684 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.684 | 
     | I][8]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][7]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][7]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  8.129
= Slack Time                    5.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.785 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.785 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.785 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.785 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    7.061 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.227 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    7.455 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.557 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    7.592 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.723 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.855 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    8.096 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    8.276 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    9.154 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.637 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    9.675 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    9.761 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.860 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |    9.965 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   10.073 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   10.182 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   10.291 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.403 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.516 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.624 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.732 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.847 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   10.958 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   11.067 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   11.177 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   11.286 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   11.391 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   11.499 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   11.606 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   11.713 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   11.819 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   11.927 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   12.039 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   12.150 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   12.273 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   12.388 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   12.494 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   12.597 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   12.701 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   12.807 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   12.920 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   13.029 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   13.133 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   13.244 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   13.352 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   13.460 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   13.571 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.892 |   13.677 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1966 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.168 |   8.060 |   13.845 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U396          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.069 |   8.129 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.129 |   13.914 | 
     | I][7]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.785 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.785 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.785 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.785 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.785 | 
     | I][7]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][6]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][6]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  8.023
= Slack Time                    5.891
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.892 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.892 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.892 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.892 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    7.167 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.334 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    7.562 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.664 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    7.698 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.829 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    7.961 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    8.203 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    8.383 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    9.260 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.743 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    9.781 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    9.868 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |    9.967 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   10.072 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   10.179 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   10.289 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   10.398 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.510 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.730 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.838 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   10.953 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   11.064 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   11.173 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   11.284 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   11.392 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   11.497 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   11.605 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   11.712 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   11.819 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   11.926 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   12.033 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   12.145 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   12.257 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   12.380 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   12.495 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   12.600 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   12.703 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   12.807 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   12.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   13.027 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   13.135 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   13.239 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   13.351 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   13.459 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   13.566 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.786 |   13.677 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1965 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.169 |   7.954 |   13.845 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U395          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.069 |   8.023 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   8.023 |   13.914 | 
     | I][6]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.891 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.891 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.891 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.891 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.891 | 
     | I][6]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][5]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][5]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  7.916
= Slack Time                    5.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    5.999 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    5.999 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    5.999 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    5.999 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    7.274 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.441 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    7.669 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.771 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    7.805 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    7.936 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    8.068 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    8.310 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    8.490 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    9.367 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |    9.888 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |    9.975 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   10.074 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   10.179 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   10.286 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   10.396 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   10.505 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.617 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.729 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.837 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   10.945 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   11.061 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   11.171 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   11.280 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   11.391 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   11.499 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   11.604 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   11.712 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   11.819 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   11.926 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   12.033 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   12.140 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   12.252 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   12.364 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   12.487 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   12.602 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   12.707 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   12.811 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   12.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   13.021 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   13.134 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   13.242 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   13.346 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   13.458 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   13.566 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.675 |   13.674 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1964 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.171 |   7.846 |   13.844 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U410          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.070 |   7.916 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   7.916 |   13.915 | 
     | I][5]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -5.998 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -5.998 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -5.998 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -5.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -5.998 | 
     | I][5]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][4]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][4]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  7.797
= Slack Time                    6.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    6.117 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    6.117 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    6.117 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    6.117 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    7.393 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.560 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    7.788 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.889 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    7.924 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    8.055 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    8.187 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    8.429 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    8.609 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    9.486 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |    9.969 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.007 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   10.094 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   10.192 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   10.298 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   10.405 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   10.514 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   10.624 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.736 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.848 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   10.956 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   11.064 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   11.179 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   11.290 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   11.399 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   11.510 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   11.618 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   11.723 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   11.831 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   11.938 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   12.045 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   12.151 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   12.259 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   12.371 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   12.483 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   12.606 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   12.721 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.709 |   12.826 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   12.929 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   13.033 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   13.140 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   13.253 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   13.361 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   13.465 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   13.577 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.567 |   13.685 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1963 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.163 |   7.730 |   13.847 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U409          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.067 |   7.797 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   7.797 |   13.914 | 
     | I][4]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -6.117 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -6.117 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -6.117 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -6.117 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -6.117 | 
     | I][4]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][3]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][3]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  7.692
= Slack Time                    6.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    6.222 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    6.222 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    6.222 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    6.222 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    7.498 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.664 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    7.892 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    7.994 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    8.029 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    8.160 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    8.292 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    8.533 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    8.713 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    9.590 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   10.074 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.111 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   10.198 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   10.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   10.402 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   10.510 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   10.619 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   10.728 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.840 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   10.952 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   11.060 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   11.169 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   11.284 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   11.394 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   11.504 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   11.614 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   11.722 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   11.827 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   11.935 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   12.043 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   12.149 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   12.256 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   12.363 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   12.476 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   12.587 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   12.710 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   12.825 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   12.930 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   13.034 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   13.138 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   13.244 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   13.357 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   13.465 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   13.570 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   7.459 |   13.681 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1962 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.167 |   7.626 |   13.848 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U416          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.066 |   7.692 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   7.692 |   13.914 | 
     | I][3]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -6.222 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -6.222 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -6.222 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -6.222 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -6.222 | 
     | I][3]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][2]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][2]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  7.577
= Slack Time                    6.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    6.337 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    6.337 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    6.337 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    6.337 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    7.613 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.780 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.007 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    8.109 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    8.144 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    8.275 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    8.407 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    8.649 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    8.829 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    9.706 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   10.189 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.227 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   10.314 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   10.412 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   10.518 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   10.625 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   10.734 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   10.844 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   10.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   11.068 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   11.176 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   11.284 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   11.399 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   11.510 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   11.619 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   11.729 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   11.838 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   11.943 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   12.051 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   12.158 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   12.265 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   12.371 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   12.479 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   12.591 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   12.702 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   12.825 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   12.940 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   13.046 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   13.149 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   13.253 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   13.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   13.473 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   13.581 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   7.348 |   13.685 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1961 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.163 |   7.511 |   13.848 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U415          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.066 |   7.577 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   7.577 |   13.914 | 
     | I][2]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -6.337 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -6.337 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -6.337 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -6.337 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -6.337 | 
     | I][2]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][1]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][1]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  7.477
= Slack Time                    6.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    6.438 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    6.438 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    6.438 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    6.438 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    7.713 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.880 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.108 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    8.210 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    8.245 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    8.375 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    8.508 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    8.749 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    8.929 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    9.806 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   10.290 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.327 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   10.414 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   10.513 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   10.618 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   10.726 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   10.835 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   10.944 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   11.056 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.730 |   11.168 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.838 |   11.276 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   11.385 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   11.500 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   11.610 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   11.720 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   11.830 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   11.938 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   12.043 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   12.151 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   12.259 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   12.365 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   12.472 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   12.579 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   12.692 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   12.803 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   12.926 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   13.041 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   13.146 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   13.250 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   13.353 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   13.460 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   13.573 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   7.244 |   13.681 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1995 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.165 |   7.409 |   13.846 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U414          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.068 |   7.477 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   7.477 |   13.914 | 
     | I][1]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -6.438 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -6.438 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -6.438 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -6.438 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -6.438 | 
     | I][1]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[HI][0]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[HI][0]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                            (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  7.370
= Slack Time                    6.544
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    6.544 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    6.544 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    6.544 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    6.544 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    7.820 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    7.987 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.214 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    8.316 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    8.351 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    8.482 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    8.614 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    8.856 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    9.036 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |    9.913 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   10.396 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.434 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   10.521 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   10.619 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   10.725 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   10.832 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   10.941 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   11.051 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   11.162 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.730 |   11.275 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.838 |   11.383 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   11.491 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   11.606 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   11.717 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   11.826 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   11.936 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   12.045 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   12.150 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   12.258 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   12.365 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   12.472 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   12.578 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   12.686 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   12.798 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   12.909 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   13.032 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   13.148 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   13.253 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   13.356 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   13.460 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   13.566 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> CO v   | HS65_LH_FA1X4          | 0.113 |   7.135 |   13.680 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2426 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.168 |   7.303 |   13.847 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U411          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.067 |   7.370 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | D ^            | HS65_LH_DFPRQX9        | 0.000 |   7.370 |   13.914 | 
     | I][0]                                              |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -6.544 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -6.544 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -6.544 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -6.544 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[H | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -6.544 | 
     | I][0]                                              |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][31]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][31]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  7.243
= Slack Time                    6.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    6.671 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    6.671 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    6.671 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    6.671 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    7.947 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    8.113 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.341 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    8.443 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    8.478 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    8.609 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    8.741 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    8.982 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    9.162 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   10.040 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   10.523 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.561 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   10.647 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   10.746 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   10.851 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   10.959 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   11.068 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   11.177 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   11.289 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.730 |   11.402 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.838 |   11.510 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   11.618 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   11.733 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   11.844 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   11.953 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   12.063 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   12.172 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   12.277 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   12.385 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   12.492 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   12.599 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   12.705 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   12.813 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   12.925 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   13.036 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   13.159 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   13.274 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   13.380 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   13.483 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   13.587 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   7.022 |   13.693 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1991 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.159 |   7.181 |   13.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U413          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.062 |   7.243 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   7.243 |   13.915 | 
     | O][31]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -6.671 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -6.671 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -6.671 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -6.671 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -6.671 | 
     | O][31]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][30]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][30]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  7.136
= Slack Time                    6.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    6.779 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    6.779 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    6.779 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    6.779 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    8.054 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    8.221 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.449 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    8.551 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    8.586 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    8.716 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    8.849 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    9.090 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    9.270 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   10.147 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   10.631 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.668 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   10.755 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   10.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   10.959 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   11.067 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   11.176 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   11.285 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   11.397 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   11.509 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   11.617 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   11.726 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   11.841 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   11.951 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   12.061 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   12.171 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   12.279 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   12.384 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   12.492 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   12.600 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   12.706 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   12.813 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   12.920 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   13.033 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   13.144 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   13.267 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   13.382 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   13.487 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   13.591 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.916 |   13.695 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2111 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.158 |   7.074 |   13.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U412          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.062 |   7.136 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   7.136 |   13.915 | 
     | O][30]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -6.779 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -6.779 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -6.779 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -6.779 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -6.779 | 
     | O][30]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][29]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][29]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  7.040
= Slack Time                    6.875
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    6.875 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    6.875 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    6.875 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    6.875 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    8.150 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    8.317 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.545 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    8.647 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    8.682 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    8.812 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    8.945 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    9.186 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    9.366 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   10.243 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   10.727 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.764 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   10.851 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   10.950 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   11.055 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   11.163 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   11.272 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   11.381 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   11.493 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   11.605 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   11.713 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   11.822 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   11.937 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.173 |   12.047 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   12.157 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   12.267 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.501 |   12.375 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   12.480 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   12.588 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   12.696 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   12.802 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   12.909 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   13.016 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   13.129 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   13.240 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   13.363 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   13.478 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   13.583 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> CO v   | HS65_LH_FA1X4          | 0.104 |   6.812 |   13.687 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2108 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.162 |   6.974 |   13.848 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U440          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.066 |   7.040 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   7.040 |   13.914 | 
     | O][29]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -6.875 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -6.875 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -6.875 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -6.875 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -6.875 | 
     | O][29]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][28]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][28]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  6.929
= Slack Time                    6.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    6.986 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    6.986 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    6.986 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    6.986 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    8.262 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    8.428 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.656 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    8.758 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    8.793 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    8.924 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    9.056 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    9.297 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    9.477 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   10.355 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   10.838 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.876 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   10.962 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   11.061 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   11.166 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   11.274 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   11.383 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   11.492 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   11.604 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   11.716 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   11.824 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   11.933 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   12.048 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   12.158 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   12.268 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   12.378 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   12.486 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   12.592 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   12.700 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   12.807 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   12.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   13.020 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   13.127 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   13.240 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   13.351 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   13.474 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   13.589 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   6.708 |   13.694 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2850 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.158 |   6.867 |   13.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U439          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.062 |   6.929 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   6.929 |   13.915 | 
     | O][28]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -6.986 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -6.986 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -6.986 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -6.986 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -6.986 | 
     | O][28]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][27]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][27]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  6.821
= Slack Time                    7.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.094 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.094 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.094 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.094 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    8.369 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    8.536 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.764 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    8.866 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    8.901 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.031 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    9.164 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    9.405 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    9.585 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   10.462 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   10.946 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   10.983 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   11.070 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   11.169 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   11.274 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   11.382 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   11.491 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   11.600 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   11.712 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   11.824 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   11.932 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   12.041 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   12.156 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   12.266 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   12.376 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   12.486 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   12.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   12.699 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   12.807 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   12.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   13.021 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   13.128 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   13.235 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   13.348 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   13.459 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   13.582 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   6.603 |   13.697 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2832 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.157 |   6.760 |   13.854 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U438          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.060 |   6.821 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   6.821 |   13.915 | 
     | O][27]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.094 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.094 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.094 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.094 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.094 | 
     | O][27]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][26]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][26]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  6.718
= Slack Time                    7.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.196 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.196 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.196 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.196 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    8.472 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    8.639 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.866 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    8.968 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.003 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.134 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    9.266 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    9.508 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    9.688 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   10.565 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   11.048 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   11.086 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   11.173 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   11.271 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   11.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   11.484 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   11.593 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   11.703 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   11.815 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   11.927 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   12.035 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   12.143 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   12.258 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   12.369 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   12.478 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   12.588 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   12.697 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   12.802 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   12.910 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   13.017 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   13.124 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   13.230 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.142 |   13.338 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   13.450 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   13.561 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> CO v   | HS65_LH_FA1X4          | 0.123 |   6.488 |   13.685 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2625 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.168 |   6.656 |   13.852 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U437          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.062 |   6.718 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   6.718 |   13.915 | 
     | O][26]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.196 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.196 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.196 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.196 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.196 | 
     | O][26]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][25]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][25]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  6.607
= Slack Time                    7.307
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.307 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.307 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.307 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.307 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    8.583 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    8.749 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    8.977 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    9.079 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.114 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.245 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    9.377 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    9.619 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    9.799 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   10.676 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   11.159 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   11.197 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   11.284 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   11.382 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   11.488 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   11.595 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   11.704 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   11.813 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   11.925 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.730 |   12.038 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.838 |   12.146 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   12.254 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   12.369 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   12.480 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   12.589 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   12.699 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   12.808 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   12.913 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   13.021 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   13.128 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   13.235 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   13.341 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   13.449 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   13.561 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   6.365 |   13.672 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2622 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.171 |   6.537 |   13.844 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U436          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.071 |   6.607 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   6.607 |   13.915 | 
     | O][25]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.307 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.307 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.307 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.307 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.307 | 
     | O][25]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][24]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][24]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  6.502
= Slack Time                    7.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.412 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.412 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.412 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.412 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    8.687 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    8.854 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    9.082 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    9.184 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.219 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    9.482 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    9.723 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |    9.903 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   10.780 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   11.264 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   11.301 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   11.388 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   11.487 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   11.592 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   11.700 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   11.809 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   11.918 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   12.030 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   12.142 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   12.250 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   12.359 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   12.474 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   12.584 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   12.694 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   12.804 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   12.912 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   13.017 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   13.125 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   13.233 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   13.339 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   13.446 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   13.553 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   6.254 |   13.666 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2619 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.175 |   6.429 |   13.841 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U435          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.073 |   6.502 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   6.502 |   13.914 | 
     | O][24]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.412 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.412 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.412 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.412 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.412 | 
     | O][24]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][23]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][23]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  6.367
= Slack Time                    7.547
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.547 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.547 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.547 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.547 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    8.822 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    8.989 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    9.217 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    9.319 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.354 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.484 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    9.617 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    9.858 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |   10.038 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   10.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   11.399 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   11.436 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   11.523 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   11.622 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   11.727 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   11.835 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   11.944 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   12.053 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   12.165 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   12.277 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   12.385 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   12.494 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   12.609 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   12.719 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   12.829 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   12.939 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   13.047 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   13.152 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   13.260 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   13.368 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   13.474 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   13.581 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   6.141 |   13.688 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2796 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.162 |   6.303 |   13.850 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U434          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.064 |   6.367 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   6.367 |   13.914 | 
     | O][23]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.547 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.547 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.547 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.547 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.547 | 
     | O][23]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][22]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][22]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  6.267
= Slack Time                    7.647
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.647 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.647 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.647 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.647 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    8.923 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    9.090 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    9.318 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    9.419 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.454 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.585 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    9.717 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |    9.959 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |   10.139 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   11.016 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   11.499 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   11.537 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   11.624 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   11.722 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   11.828 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   11.935 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   12.044 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   12.154 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   12.266 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   12.378 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   12.486 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   12.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   12.709 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   12.820 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   12.929 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   13.039 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   13.148 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   13.253 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   13.361 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   13.468 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   13.575 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> CO v   | HS65_LH_FA1X4          | 0.106 |   6.034 |   13.681 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2784 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.165 |   6.199 |   13.846 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U433          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.068 |   6.267 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   6.267 |   13.914 | 
     | O][22]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.647 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.647 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.647 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.647 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.647 | 
     | O][22]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][21]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][21]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  6.172
= Slack Time                    7.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.742 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.742 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.742 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.742 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    9.018 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    9.184 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    9.412 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    9.514 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.549 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.680 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    9.812 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |   10.053 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |   10.233 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   11.111 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   11.594 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   11.632 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   11.718 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   11.817 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   11.922 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   12.030 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   12.139 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   12.248 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   12.360 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.731 |   12.473 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.839 |   12.581 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   12.689 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   12.804 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   12.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   13.024 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   13.134 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   13.242 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   13.348 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   13.456 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   13.563 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.928 |   13.670 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2772 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.172 |   6.100 |   13.842 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U479          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.072 |   6.172 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   6.172 |   13.914 | 
     | O][21]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.742 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.742 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.742 | 
     | clk_i__L2_I16                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.742 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.742 | 
     | O][21]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][20]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][20]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  6.053
= Slack Time                    7.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.861 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.861 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.861 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.861 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    9.137 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    9.303 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    9.531 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    9.633 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.668 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.799 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |    9.931 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |   10.172 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |   10.352 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   11.230 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   11.713 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   11.751 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   11.837 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   11.936 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   12.041 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   12.149 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   12.258 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   12.367 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   12.479 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.730 |   12.592 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.838 |   12.700 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   12.808 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   12.923 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   13.033 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   13.143 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   13.253 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   13.361 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   13.467 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   13.575 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> CO v   | HS65_LH_FA1X4          | 0.107 |   5.821 |   13.682 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2634 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.165 |   5.986 |   13.847 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U478          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.067 |   6.053 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   6.053 |   13.914 | 
     | O][20]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.861 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.861 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.861 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.861 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.861 | 
     | O][20]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_
RES][31]/CP 
Endpoint:   mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_RES][31]/D (v) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[1]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  6.015
= Slack Time                    7.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.899 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.899 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.899 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.899 | 
     | dmem_inst                                          | CK ^ -> Q[1] v | ST_SPHDL_4096x32m8_L   | 1.275 |   1.275 |    9.174 | 
     | mini_mips_inst/U39                                 | C v -> Z v     | HS65_LH_AO22X9         | 0.157 |   1.432 |    9.331 | 
     | mini_mips_inst/U38                                 | B v -> Z v     | HS65_LH_AO222X4        | 0.278 |   1.710 |    9.609 | 
     | mini_mips_inst/exe_top_inst/U32                    | C v -> Z v     | HS65_LH_AO22X9         | 0.117 |   1.827 |    9.726 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U361          | A v -> Z ^     | HS65_LH_IVX9           | 0.059 |   1.886 |    9.785 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U11           | A ^ -> Z v     | HS65_LH_IVX9           | 0.240 |   2.126 |   10.025 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_1     | B0 v -> CO v   | HS65_LH_FA1X4          | 0.259 |   2.385 |   10.284 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_2     | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   2.496 |   10.395 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_3     | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   2.610 |   10.509 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_4     | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   2.722 |   10.621 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_5     | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   2.832 |   10.731 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_6     | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   2.943 |   10.842 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_7     | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.053 |   10.952 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_8     | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   3.165 |   11.064 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_9     | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.275 |   11.174 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_10    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.384 |   11.283 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_11    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   3.494 |   11.393 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_12    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   3.602 |   11.501 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_13    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.712 |   11.611 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_14    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   3.824 |   11.723 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_15    | CI v -> CO v   | HS65_LH_FA1X4          | 0.138 |   3.961 |   11.860 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_16    | CI v -> CO v   | HS65_LH_FA1X4          | 0.122 |   4.084 |   11.983 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_17    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   4.194 |   12.093 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_18    | CI v -> CO v   | HS65_LH_FA1X4          | 0.116 |   4.310 |   12.209 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_19    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.422 |   12.321 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_20    | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.531 |   12.430 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_21    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.640 |   12.539 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_22    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.749 |   12.648 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_23    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.859 |   12.758 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_24    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.970 |   12.869 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_25    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.080 |   12.980 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_26    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.189 |   13.088 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_27    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.299 |   13.198 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_28    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.409 |   13.308 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_29    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   5.521 |   13.420 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_30    | CI v -> CO v   | HS65_LH_FA1X4          | 0.103 |   5.624 |   13.523 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_31    | C v -> Z v     | HS65_LHS_XOR3X2        | 0.110 |   5.733 |   13.633 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U420          | A v -> Z ^     | HS65_LH_AOI22X6        | 0.119 |   5.853 |   13.752 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U444          | A ^ -> Z v     | HS65_LH_NAND3X5        | 0.076 |   5.929 |   13.828 | 
     | mini_mips_inst/exe_mem_inst/U21                    | C v -> Z v     | HS65_LH_AO22X9         | 0.086 |   6.015 |   13.914 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_RES] | D v            | HS65_LH_DFPRQX9        | 0.000 |   6.015 |   13.914 | 
     | [31]                                               |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.899 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.899 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.899 | 
     | clk_i__L2_I20                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.899 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_RES] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.899 | 
     | [31]                                               |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][19]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][19]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.915
- Arrival Time                  5.959
= Slack Time                    7.955
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    7.955 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    7.955 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    7.955 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    7.955 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    9.231 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    9.397 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    9.625 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    9.727 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.762 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.893 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |   10.025 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |   10.266 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |   10.446 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   11.324 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   11.807 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   11.845 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   11.931 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   12.030 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   12.135 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   12.243 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   12.352 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   12.461 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   12.573 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.730 |   12.685 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.838 |   12.793 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   12.902 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   13.017 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   13.127 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   13.237 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   13.347 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   13.455 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.606 |   13.561 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.714 |   13.669 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2631 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.174 |   5.887 |   13.842 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U477          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.072 |   5.959 |   13.915 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   5.959 |   13.915 | 
     | O][19]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -7.955 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -7.955 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -7.955 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -7.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -7.955 | 
     | O][19]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_
RES][30]/CP 
Endpoint:   mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_RES][30]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[1]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.078
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.922
- Arrival Time                  5.910
= Slack Time                    8.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    8.012 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    8.012 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    8.012 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    8.012 | 
     | dmem_inst                                          | CK ^ -> Q[1] v | ST_SPHDL_4096x32m8_L   | 1.275 |   1.275 |    9.287 | 
     | mini_mips_inst/U39                                 | C v -> Z v     | HS65_LH_AO22X9         | 0.157 |   1.432 |    9.444 | 
     | mini_mips_inst/U38                                 | B v -> Z v     | HS65_LH_AO222X4        | 0.278 |   1.710 |    9.723 | 
     | mini_mips_inst/exe_top_inst/U32                    | C v -> Z v     | HS65_LH_AO22X9         | 0.117 |   1.827 |    9.840 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U361          | A v -> Z ^     | HS65_LH_IVX9           | 0.059 |   1.886 |    9.898 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U11           | A ^ -> Z v     | HS65_LH_IVX9           | 0.240 |   2.126 |   10.139 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_1     | B0 v -> CO v   | HS65_LH_FA1X4          | 0.259 |   2.385 |   10.397 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_2     | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   2.496 |   10.508 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_3     | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   2.610 |   10.623 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_4     | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   2.722 |   10.735 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_5     | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   2.832 |   10.845 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_6     | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   2.943 |   10.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_7     | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.053 |   11.066 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_8     | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   3.165 |   11.177 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_9     | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.275 |   11.287 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_10    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.384 |   11.397 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_11    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   3.494 |   11.506 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_12    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   3.602 |   11.615 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_13    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.712 |   11.724 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_14    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   3.824 |   11.836 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_15    | CI v -> CO v   | HS65_LH_FA1X4          | 0.138 |   3.961 |   11.974 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_16    | CI v -> CO v   | HS65_LH_FA1X4          | 0.122 |   4.083 |   12.096 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_17    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   4.194 |   12.206 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_18    | CI v -> CO v   | HS65_LH_FA1X4          | 0.116 |   4.310 |   12.322 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_19    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.422 |   12.435 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_20    | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.531 |   12.543 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_21    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.640 |   12.652 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_22    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.749 |   12.762 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_23    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.859 |   12.871 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_24    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.970 |   12.983 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_25    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.080 |   13.093 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_26    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.189 |   13.202 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_27    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.299 |   13.312 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_28    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.409 |   13.421 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_29    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   5.521 |   13.533 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_30    | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.162 |   5.683 |   13.695 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U423          | A ^ -> Z v     | HS65_LH_AOI22X6        | 0.052 |   5.735 |   13.747 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U453          | A v -> Z ^     | HS65_LH_NAND3X5        | 0.098 |   5.833 |   13.846 | 
     | mini_mips_inst/exe_mem_inst/U24                    | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.077 |   5.910 |   13.922 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_RES] | D ^            | HS65_LH_DFPRQX9        | 0.000 |   5.910 |   13.922 | 
     | [30]                                               |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -8.012 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -8.012 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -8.012 | 
     | clk_i__L2_I20                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -8.012 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_RES] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -8.012 | 
     | [30]                                               |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][18]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][18]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  5.853
= Slack Time                    8.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    8.061 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    8.061 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    8.061 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    8.061 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    9.336 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    9.503 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    9.731 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    9.833 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.868 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |    9.998 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |   10.131 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |   10.372 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |   10.552 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.368 |   11.429 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   11.913 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.889 |   11.950 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   12.037 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   12.136 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   12.241 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   12.349 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   12.458 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   12.567 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   12.679 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.730 |   12.791 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.838 |   12.899 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   13.008 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   13.123 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   13.233 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   13.343 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   13.453 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   13.561 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   5.605 |   13.666 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2628 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.174 |   5.779 |   13.840 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U476          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.074 |   5.853 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   5.853 |   13.914 | 
     | O][18]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -8.061 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -8.061 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -8.061 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -8.061 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -8.061 | 
     | O][18]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_
RES][29]/CP 
Endpoint:   mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_RES][29]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[1]                                           (v) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.078
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.922
- Arrival Time                  5.791
= Slack Time                    8.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    8.131 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    8.131 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    8.131 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    8.131 | 
     | dmem_inst                                          | CK ^ -> Q[1] v | ST_SPHDL_4096x32m8_L   | 1.275 |   1.275 |    9.406 | 
     | mini_mips_inst/U39                                 | C v -> Z v     | HS65_LH_AO22X9         | 0.157 |   1.432 |    9.563 | 
     | mini_mips_inst/U38                                 | B v -> Z v     | HS65_LH_AO222X4        | 0.278 |   1.710 |    9.842 | 
     | mini_mips_inst/exe_top_inst/U32                    | C v -> Z v     | HS65_LH_AO22X9         | 0.117 |   1.827 |    9.959 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U361          | A v -> Z ^     | HS65_LH_IVX9           | 0.059 |   1.886 |   10.017 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U11           | A ^ -> Z v     | HS65_LH_IVX9           | 0.240 |   2.126 |   10.257 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_1     | B0 v -> CO v   | HS65_LH_FA1X4          | 0.259 |   2.385 |   10.516 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_2     | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   2.496 |   10.627 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_3     | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   2.610 |   10.742 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_4     | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   2.722 |   10.853 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_5     | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   2.832 |   10.963 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_6     | CI v -> CO v   | HS65_LH_FA1X4          | 0.111 |   2.943 |   11.074 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_7     | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.053 |   11.185 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_8     | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   3.165 |   11.296 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_9     | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.275 |   11.406 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_10    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.384 |   11.516 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_11    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   3.494 |   11.625 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_12    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   3.602 |   11.733 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_13    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   3.712 |   11.843 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_14    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   3.824 |   11.955 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_15    | CI v -> CO v   | HS65_LH_FA1X4          | 0.138 |   3.961 |   12.092 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_16    | CI v -> CO v   | HS65_LH_FA1X4          | 0.122 |   4.083 |   12.215 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_17    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   4.194 |   12.325 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_18    | CI v -> CO v   | HS65_LH_FA1X4          | 0.116 |   4.310 |   12.441 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_19    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.422 |   12.553 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_20    | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.531 |   12.662 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_21    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.640 |   12.771 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_22    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.749 |   12.880 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_23    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.859 |   12.990 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_24    | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.970 |   13.101 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_25    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.080 |   13.212 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_26    | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.189 |   13.320 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_27    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.299 |   13.430 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_28    | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.409 |   13.540 | 
     | mini_mips_inst/exe_top_inst/alu_inst/r321/U1_29    | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.163 |   5.572 |   13.703 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U422          | A ^ -> Z v     | HS65_LH_AOI22X6        | 0.050 |   5.622 |   13.753 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U450          | A v -> Z ^     | HS65_LH_NAND3X5        | 0.093 |   5.715 |   13.846 | 
     | mini_mips_inst/exe_mem_inst/U23                    | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.076 |   5.791 |   13.922 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_RES] | D ^            | HS65_LH_DFPRQX9        | 0.000 |   5.791 |   13.922 | 
     | [29]                                               |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -8.131 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -8.131 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -8.131 | 
     | clk_i__L2_I20                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -8.131 | 
     | mini_mips_inst/exe_mem_inst/exe_mem_c_reg[ALU_RES] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -8.131 | 
     | [29]                                               |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_
reg[LO][17]/CP 
Endpoint:   mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[LO][17]/D (^) 
checked with  leading edge of 'myclk'
Beginpoint: dmem_inst/Q[2]                                             (^) 
triggered by  leading edge of 'myclk'
Path Groups: {reg2reg}
Analysis View: WC
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                  15.000
- Uncertainty                   1.000
= Required Time                13.914
- Arrival Time                  5.736
= Slack Time                    8.178
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |          Cell          | Delay | Arrival | Required | 
     |                                                    |                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^          |                        |       |   0.000 |    8.178 | 
     | clk_pad_in                                         | IO ^ -> ZI ^   | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    8.178 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^     | HS65_LH_BFX106         | 0.000 |   0.000 |    8.178 | 
     | clk_i__L2_I1                                       | A ^ -> Z ^     | HS65_LH_BFX71          | 0.000 |   0.000 |    8.178 | 
     | dmem_inst                                          | CK ^ -> Q[2] ^ | ST_SPHDL_4096x32m8_L   | 1.276 |   1.276 |    9.454 | 
     | mini_mips_inst/U51                                 | C ^ -> Z ^     | HS65_LH_AO22X9         | 0.167 |   1.442 |    9.620 | 
     | mini_mips_inst/U66                                 | B ^ -> Z ^     | HS65_LH_AO222X4        | 0.228 |   1.670 |    9.848 | 
     | mini_mips_inst/exe_top_inst/U34                    | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.102 |   1.772 |    9.950 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U364          | A ^ -> Z v     | HS65_LH_IVX9           | 0.035 |   1.807 |    9.985 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U154          | A v -> Z ^     | HS65_LH_IVX9           | 0.131 |   1.938 |   10.116 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2871 | A ^ -> Z v     | HS65_LH_IVX9           | 0.132 |   2.070 |   10.248 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2872 | A v -> Z ^     | HS65_LH_IVX9           | 0.241 |   2.311 |   10.489 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U3323 | A ^ -> Z ^     | HS65_LHS_XOR2X6        | 0.180 |   2.491 |   10.669 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U1959 | A ^ -> Z ^     | HS65_LH_NOR3AX2        | 0.877 |   3.369 |   11.546 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2073 | D1 ^ -> Z ^    | HS65_LH_MX41X7         | 0.483 |   3.852 |   12.030 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2072 | B ^ -> Z v     | HS65_LHS_XOR2X6        | 0.038 |   3.890 |   12.067 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2071 | A0 v -> CO v   | HS65_LH_HA1X4          | 0.087 |   3.976 |   12.154 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2102 | CI v -> CO v   | HS65_LH_FA1X4          | 0.099 |   4.075 |   12.253 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2105 | CI v -> CO v   | HS65_LH_FA1X4          | 0.105 |   4.180 |   12.358 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2643 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.288 |   12.466 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2646 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.397 |   12.575 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2649 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   4.506 |   12.684 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2652 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.618 |   12.796 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2658 | CI v -> CO v   | HS65_LH_FA1X4          | 0.112 |   4.730 |   12.908 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2661 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.838 |   13.016 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2667 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   4.947 |   13.125 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2676 | CI v -> CO v   | HS65_LH_FA1X4          | 0.115 |   5.062 |   13.240 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2688 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.172 |   13.350 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2700 | CI v -> CO v   | HS65_LH_FA1X4          | 0.109 |   5.282 |   13.460 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2715 | CI v -> CO v   | HS65_LH_FA1X4          | 0.110 |   5.392 |   13.570 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2853 | CI v -> CO v   | HS65_LH_FA1X4          | 0.108 |   5.500 |   13.678 | 
     | mini_mips_inst/exe_top_inst/alu_inst/mult_71/U2733 | CI v -> S0 ^   | HS65_LH_FA1X4          | 0.167 |   5.667 |   13.845 | 
     | mini_mips_inst/exe_top_inst/alu_inst/U475          | A ^ -> Z ^     | HS65_LH_AO22X9         | 0.069 |   5.736 |   13.914 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | D ^            | HS65_LH_DFPRQX9        | 0.000 |   5.736 |   13.914 | 
     | O][17]                                             |                |                        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |   -8.178 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |   -8.178 | 
     | clk_i__L1_I2                                       | A ^ -> Z ^   | HS65_LH_BFX106         | 0.000 |   0.000 |   -8.178 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX71          | 0.000 |   0.000 |   -8.178 | 
     | mini_mips_inst/exe_top_inst/alu_inst/HI_LO_c_reg[L | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |   -8.178 | 
     | O][17]                                             |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

