{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 16 21:21:26 2011 " "Info: Processing started: Sat Jul 16 21:21:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pce_top -c pce_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pce_top -c pce_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register huc6280:CPU\|cpu65xx:CPU\|opcInfo\[31\] register huc6280:CPU\|cpu65xx:CPU\|A\[3\] 2.959 ns " "Info: Slack time is 2.959 ns for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"huc6280:CPU\|cpu65xx:CPU\|opcInfo\[31\]\" and destination register \"huc6280:CPU\|cpu65xx:CPU\|A\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "49.08 MHz 20.373 ns " "Info: Fmax is 49.08 MHz (period= 20.373 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "23.090 ns + Largest register register " "Info: + Largest register to register requirement is 23.090 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "23.332 ns + " "Info: + Setup relationship between source and destination is 23.332 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.909 ns " "Info: + Latch edge is 20.909 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 23.332 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 23.332 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 23.332 ns -2.423 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 23.332 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 6306 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 6306; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.602 ns) 2.488 ns huc6280:CPU\|cpu65xx:CPU\|A\[3\] 3 REG LCFF_X37_Y7_N29 6 " "Info: 3: + IC(0.968 ns) + CELL(0.602 ns) = 2.488 ns; Loc. = LCFF_X37_Y7_N29; Fanout = 6; REG Node = 'huc6280:CPU\|cpu65xx:CPU\|A\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|A[3] } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 1693 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.20 % ) " "Info: Total cell delay = 0.602 ns ( 24.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.886 ns ( 75.80 % ) " "Info: Total interconnect delay = 1.886 ns ( 75.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|A[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|A[3] {} } { 0.000ns 0.918ns 0.968ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.491 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 6306 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 6306; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 2.491 ns huc6280:CPU\|cpu65xx:CPU\|opcInfo\[31\] 3 REG LCFF_X39_Y6_N11 9 " "Info: 3: + IC(0.971 ns) + CELL(0.602 ns) = 2.491 ns; Loc. = LCFF_X39_Y6_N11; Fanout = 9; REG Node = 'huc6280:CPU\|cpu65xx:CPU\|opcInfo\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|opcInfo[31] } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 1182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.17 % ) " "Info: Total cell delay = 0.602 ns ( 24.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 75.83 % ) " "Info: Total interconnect delay = 1.889 ns ( 75.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|opcInfo[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|opcInfo[31] {} } { 0.000ns 0.918ns 0.971ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|A[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|A[3] {} } { 0.000ns 0.918ns 0.968ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|opcInfo[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|opcInfo[31] {} } { 0.000ns 0.918ns 0.971ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 1182 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 1693 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|A[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|A[3] {} } { 0.000ns 0.918ns 0.968ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|opcInfo[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|opcInfo[31] {} } { 0.000ns 0.918ns 0.971ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.131 ns - Longest register register " "Info: - Longest register to register delay is 20.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns huc6280:CPU\|cpu65xx:CPU\|opcInfo\[31\] 1 REG LCFF_X39_Y6_N11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y6_N11; Fanout = 9; REG Node = 'huc6280:CPU\|cpu65xx:CPU\|opcInfo\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { huc6280:CPU|cpu65xx:CPU|opcInfo[31] } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 1182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.544 ns) 1.478 ns huc6280:CPU\|cpu65xx:CPU\|\\processAluInput:temp\[0\]~4 2 COMB LCCOMB_X35_Y6_N26 2 " "Info: 2: + IC(0.934 ns) + CELL(0.544 ns) = 1.478 ns; Loc. = LCCOMB_X35_Y6_N26; Fanout = 2; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|\\processAluInput:temp\[0\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { huc6280:CPU|cpu65xx:CPU|opcInfo[31] huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.512 ns) 2.918 ns huc6280:CPU\|cpu65xx:CPU\|\\processAluInput:temp\[0\]~7 3 COMB LCCOMB_X35_Y7_N30 2 " "Info: 3: + IC(0.928 ns) + CELL(0.512 ns) = 2.918 ns; Loc. = LCCOMB_X35_Y7_N30; Fanout = 2; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|\\processAluInput:temp\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~4 huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.545 ns) 3.967 ns huc6280:CPU\|cpu65xx:CPU\|Add1~2 4 COMB LCCOMB_X35_Y7_N4 1 " "Info: 4: + IC(0.504 ns) + CELL(0.545 ns) = 3.967 ns; Loc. = LCCOMB_X35_Y7_N4; Fanout = 1; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Add1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~7 huc6280:CPU|cpu65xx:CPU|Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.545 ns) 5.693 ns huc6280:CPU\|cpu65xx:CPU\|Mux24~2 5 COMB LCCOMB_X34_Y11_N14 1 " "Info: 5: + IC(1.181 ns) + CELL(0.545 ns) = 5.693 ns; Loc. = LCCOMB_X34_Y11_N14; Fanout = 1; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Mux24~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { huc6280:CPU|cpu65xx:CPU|Add1~2 huc6280:CPU|cpu65xx:CPU|Mux24~2 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 879 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 6.513 ns huc6280:CPU\|cpu65xx:CPU\|Mux24~3 6 COMB LCCOMB_X34_Y11_N2 2 " "Info: 6: + IC(0.299 ns) + CELL(0.521 ns) = 6.513 ns; Loc. = LCCOMB_X34_Y11_N2; Fanout = 2; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Mux24~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { huc6280:CPU|cpu65xx:CPU|Mux24~2 huc6280:CPU|cpu65xx:CPU|Mux24~3 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 879 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.521 ns) 7.343 ns huc6280:CPU\|cpu65xx:CPU\|Mux24~4 7 COMB LCCOMB_X34_Y11_N28 10 " "Info: 7: + IC(0.309 ns) + CELL(0.521 ns) = 7.343 ns; Loc. = LCCOMB_X34_Y11_N28; Fanout = 10; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Mux24~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { huc6280:CPU|cpu65xx:CPU|Mux24~3 huc6280:CPU|cpu65xx:CPU|Mux24~4 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 879 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.517 ns) 9.042 ns huc6280:CPU\|cpu65xx:CPU\|Add8~1 8 COMB LCCOMB_X35_Y9_N2 2 " "Info: 8: + IC(1.182 ns) + CELL(0.517 ns) = 9.042 ns; Loc. = LCCOMB_X35_Y9_N2; Fanout = 2; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Add8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { huc6280:CPU|cpu65xx:CPU|Mux24~4 huc6280:CPU|cpu65xx:CPU|Add8~1 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 976 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.500 ns huc6280:CPU\|cpu65xx:CPU\|Add8~2 9 COMB LCCOMB_X35_Y9_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.500 ns; Loc. = LCCOMB_X35_Y9_N4; Fanout = 1; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Add8~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { huc6280:CPU|cpu65xx:CPU|Add8~1 huc6280:CPU|cpu65xx:CPU|Add8~2 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 976 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.178 ns) 10.811 ns huc6280:CPU\|cpu65xx:CPU\|Mux40~2 10 COMB LCCOMB_X33_Y8_N2 1 " "Info: 10: + IC(1.133 ns) + CELL(0.178 ns) = 10.811 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Mux40~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { huc6280:CPU|cpu65xx:CPU|Add8~2 huc6280:CPU|cpu65xx:CPU|Mux40~2 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 968 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.521 ns) 11.621 ns huc6280:CPU\|cpu65xx:CPU\|Mux40~3 11 COMB LCCOMB_X33_Y8_N4 2 " "Info: 11: + IC(0.289 ns) + CELL(0.521 ns) = 11.621 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Mux40~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { huc6280:CPU|cpu65xx:CPU|Mux40~2 huc6280:CPU|cpu65xx:CPU|Mux40~3 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 968 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.521 ns) 12.444 ns huc6280:CPU\|cpu65xx:CPU\|Mux40~8 12 COMB LCCOMB_X33_Y8_N14 1 " "Info: 12: + IC(0.302 ns) + CELL(0.521 ns) = 12.444 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Mux40~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { huc6280:CPU|cpu65xx:CPU|Mux40~3 huc6280:CPU|cpu65xx:CPU|Mux40~8 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 968 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 13.068 ns huc6280:CPU\|cpu65xx:CPU\|Mux40~9 13 COMB LCCOMB_X33_Y8_N8 3 " "Info: 13: + IC(0.302 ns) + CELL(0.322 ns) = 13.068 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 3; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Mux40~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { huc6280:CPU|cpu65xx:CPU|Mux40~8 huc6280:CPU|cpu65xx:CPU|Mux40~9 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 968 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.322 ns) 14.235 ns huc6280:CPU\|cpu65xx:CPU\|Mux48~1 14 COMB LCCOMB_X37_Y8_N2 1 " "Info: 14: + IC(0.845 ns) + CELL(0.322 ns) = 14.235 ns; Loc. = LCCOMB_X37_Y8_N2; Fanout = 1; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Mux48~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { huc6280:CPU|cpu65xx:CPU|Mux40~9 huc6280:CPU|cpu65xx:CPU|Mux48~1 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 1016 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.491 ns) 15.032 ns huc6280:CPU\|cpu65xx:CPU\|Mux48~2 15 COMB LCCOMB_X37_Y8_N28 6 " "Info: 15: + IC(0.306 ns) + CELL(0.491 ns) = 15.032 ns; Loc. = LCCOMB_X37_Y8_N28; Fanout = 6; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Mux48~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { huc6280:CPU|cpu65xx:CPU|Mux48~1 huc6280:CPU|cpu65xx:CPU|Mux48~2 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 1016 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.620 ns) 16.229 ns huc6280:CPU\|cpu65xx:CPU\|Add15~4 16 COMB LCCOMB_X37_Y8_N14 1 " "Info: 16: + IC(0.577 ns) + CELL(0.620 ns) = 16.229 ns; Loc. = LCCOMB_X37_Y8_N14; Fanout = 1; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Add15~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { huc6280:CPU|cpu65xx:CPU|Mux48~2 huc6280:CPU|cpu65xx:CPU|Add15~4 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 16.687 ns huc6280:CPU\|cpu65xx:CPU\|Add15~5 17 COMB LCCOMB_X37_Y8_N16 4 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 16.687 ns; Loc. = LCCOMB_X37_Y8_N16; Fanout = 4; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|Add15~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { huc6280:CPU|cpu65xx:CPU|Add15~4 huc6280:CPU|cpu65xx:CPU|Add15~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.319 ns) 18.244 ns huc6280:CPU\|cpu65xx:CPU\|X\[3\]~2 18 COMB LCCOMB_X38_Y11_N16 11 " "Info: 18: + IC(1.238 ns) + CELL(0.319 ns) = 18.244 ns; Loc. = LCCOMB_X38_Y11_N16; Fanout = 11; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|X\[3\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { huc6280:CPU|cpu65xx:CPU|Add15~5 huc6280:CPU|cpu65xx:CPU|X[3]~2 } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 1711 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.413 ns) 20.131 ns huc6280:CPU\|cpu65xx:CPU\|A\[3\] 19 REG LCFF_X37_Y7_N29 6 " "Info: 19: + IC(1.474 ns) + CELL(0.413 ns) = 20.131 ns; Loc. = LCFF_X37_Y7_N29; Fanout = 6; REG Node = 'huc6280:CPU\|cpu65xx:CPU\|A\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { huc6280:CPU|cpu65xx:CPU|X[3]~2 huc6280:CPU|cpu65xx:CPU|A[3] } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 1693 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.328 ns ( 41.37 % ) " "Info: Total cell delay = 8.328 ns ( 41.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.803 ns ( 58.63 % ) " "Info: Total interconnect delay = 11.803 ns ( 58.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.131 ns" { huc6280:CPU|cpu65xx:CPU|opcInfo[31] huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~4 huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~7 huc6280:CPU|cpu65xx:CPU|Add1~2 huc6280:CPU|cpu65xx:CPU|Mux24~2 huc6280:CPU|cpu65xx:CPU|Mux24~3 huc6280:CPU|cpu65xx:CPU|Mux24~4 huc6280:CPU|cpu65xx:CPU|Add8~1 huc6280:CPU|cpu65xx:CPU|Add8~2 huc6280:CPU|cpu65xx:CPU|Mux40~2 huc6280:CPU|cpu65xx:CPU|Mux40~3 huc6280:CPU|cpu65xx:CPU|Mux40~8 huc6280:CPU|cpu65xx:CPU|Mux40~9 huc6280:CPU|cpu65xx:CPU|Mux48~1 huc6280:CPU|cpu65xx:CPU|Mux48~2 huc6280:CPU|cpu65xx:CPU|Add15~4 huc6280:CPU|cpu65xx:CPU|Add15~5 huc6280:CPU|cpu65xx:CPU|X[3]~2 huc6280:CPU|cpu65xx:CPU|A[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.131 ns" { huc6280:CPU|cpu65xx:CPU|opcInfo[31] {} huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~4 {} huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~7 {} huc6280:CPU|cpu65xx:CPU|Add1~2 {} huc6280:CPU|cpu65xx:CPU|Mux24~2 {} huc6280:CPU|cpu65xx:CPU|Mux24~3 {} huc6280:CPU|cpu65xx:CPU|Mux24~4 {} huc6280:CPU|cpu65xx:CPU|Add8~1 {} huc6280:CPU|cpu65xx:CPU|Add8~2 {} huc6280:CPU|cpu65xx:CPU|Mux40~2 {} huc6280:CPU|cpu65xx:CPU|Mux40~3 {} huc6280:CPU|cpu65xx:CPU|Mux40~8 {} huc6280:CPU|cpu65xx:CPU|Mux40~9 {} huc6280:CPU|cpu65xx:CPU|Mux48~1 {} huc6280:CPU|cpu65xx:CPU|Mux48~2 {} huc6280:CPU|cpu65xx:CPU|Add15~4 {} huc6280:CPU|cpu65xx:CPU|Add15~5 {} huc6280:CPU|cpu65xx:CPU|X[3]~2 {} huc6280:CPU|cpu65xx:CPU|A[3] {} } { 0.000ns 0.934ns 0.928ns 0.504ns 1.181ns 0.299ns 0.309ns 1.182ns 0.000ns 1.133ns 0.289ns 0.302ns 0.302ns 0.845ns 0.306ns 0.577ns 0.000ns 1.238ns 1.474ns } { 0.000ns 0.544ns 0.512ns 0.545ns 0.545ns 0.521ns 0.521ns 0.517ns 0.458ns 0.178ns 0.521ns 0.521ns 0.322ns 0.322ns 0.491ns 0.620ns 0.458ns 0.319ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|A[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|A[3] {} } { 0.000ns 0.918ns 0.968ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|opcInfo[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|opcInfo[31] {} } { 0.000ns 0.918ns 0.971ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.131 ns" { huc6280:CPU|cpu65xx:CPU|opcInfo[31] huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~4 huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~7 huc6280:CPU|cpu65xx:CPU|Add1~2 huc6280:CPU|cpu65xx:CPU|Mux24~2 huc6280:CPU|cpu65xx:CPU|Mux24~3 huc6280:CPU|cpu65xx:CPU|Mux24~4 huc6280:CPU|cpu65xx:CPU|Add8~1 huc6280:CPU|cpu65xx:CPU|Add8~2 huc6280:CPU|cpu65xx:CPU|Mux40~2 huc6280:CPU|cpu65xx:CPU|Mux40~3 huc6280:CPU|cpu65xx:CPU|Mux40~8 huc6280:CPU|cpu65xx:CPU|Mux40~9 huc6280:CPU|cpu65xx:CPU|Mux48~1 huc6280:CPU|cpu65xx:CPU|Mux48~2 huc6280:CPU|cpu65xx:CPU|Add15~4 huc6280:CPU|cpu65xx:CPU|Add15~5 huc6280:CPU|cpu65xx:CPU|X[3]~2 huc6280:CPU|cpu65xx:CPU|A[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.131 ns" { huc6280:CPU|cpu65xx:CPU|opcInfo[31] {} huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~4 {} huc6280:CPU|cpu65xx:CPU|\processAluInput:temp[0]~7 {} huc6280:CPU|cpu65xx:CPU|Add1~2 {} huc6280:CPU|cpu65xx:CPU|Mux24~2 {} huc6280:CPU|cpu65xx:CPU|Mux24~3 {} huc6280:CPU|cpu65xx:CPU|Mux24~4 {} huc6280:CPU|cpu65xx:CPU|Add8~1 {} huc6280:CPU|cpu65xx:CPU|Add8~2 {} huc6280:CPU|cpu65xx:CPU|Mux40~2 {} huc6280:CPU|cpu65xx:CPU|Mux40~3 {} huc6280:CPU|cpu65xx:CPU|Mux40~8 {} huc6280:CPU|cpu65xx:CPU|Mux40~9 {} huc6280:CPU|cpu65xx:CPU|Mux48~1 {} huc6280:CPU|cpu65xx:CPU|Mux48~2 {} huc6280:CPU|cpu65xx:CPU|Add15~4 {} huc6280:CPU|cpu65xx:CPU|Add15~5 {} huc6280:CPU|cpu65xx:CPU|X[3]~2 {} huc6280:CPU|cpu65xx:CPU|A[3] {} } { 0.000ns 0.934ns 0.928ns 0.504ns 1.181ns 0.299ns 0.309ns 1.182ns 0.000ns 1.133ns 0.289ns 0.302ns 0.302ns 0.845ns 0.306ns 0.577ns 0.000ns 1.238ns 1.474ns } { 0.000ns 0.544ns 0.512ns 0.545ns 0.545ns 0.521ns 0.521ns 0.517ns 0.458ns 0.178ns 0.521ns 0.521ns 0.322ns 0.322ns 0.491ns 0.620ns 0.458ns 0.319ns 0.413ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_24\[0\] " "Info: No valid register-to-register data paths exist for clock \"CLOCK_24\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\] register huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\]\" and destination register \"huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\] 1 REG LCFF_X31_Y3_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y3_N5; Fanout = 2; REG Node = 'huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "../src/g00_audio_interface.vhd" "" { Text "C:/_data/FPGA/PCE/src/g00_audio_interface.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\]~0 2 COMB LCCOMB_X31_Y3_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X31_Y3_N4; Fanout = 1; COMB Node = 'huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2]~0 } "NODE_NAME" } } { "../src/g00_audio_interface.vhd" "" { Text "C:/_data/FPGA/PCE/src/g00_audio_interface.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\] 3 REG LCFF_X31_Y3_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X31_Y3_N5; Fanout = 2; REG Node = 'huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2]~0 huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "../src/g00_audio_interface.vhd" "" { Text "C:/_data/FPGA/PCE/src/g00_audio_interface.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2]~0 huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] {} huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2]~0 {} huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.423 ns " "Info: + Latch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 23.332 ns -2.423 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 23.332 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.423 ns " "Info: - Launch edge is -2.423 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 23.332 ns -2.423 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 23.332 ns with  offset of -2.423 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.508 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 6306 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 6306; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.508 ns huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\] 3 REG LCFF_X31_Y3_N5 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.508 ns; Loc. = LCFF_X31_Y3_N5; Fanout = 2; REG Node = 'huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "../src/g00_audio_interface.vhd" "" { Text "C:/_data/FPGA/PCE/src/g00_audio_interface.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.00 % ) " "Info: Total cell delay = 0.602 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.906 ns ( 76.00 % ) " "Info: Total interconnect delay = 1.906 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.508 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 6306 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 6306; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.508 ns huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\] 3 REG LCFF_X31_Y3_N5 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.508 ns; Loc. = LCFF_X31_Y3_N5; Fanout = 2; REG Node = 'huc6280:CPU\|g00_audio_interface:DAC\|SCI_WORD2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "../src/g00_audio_interface.vhd" "" { Text "C:/_data/FPGA/PCE/src/g00_audio_interface.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.00 % ) " "Info: Total cell delay = 0.602 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.906 ns ( 76.00 % ) " "Info: Total interconnect delay = 1.906 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../src/g00_audio_interface.vhd" "" { Text "C:/_data/FPGA/PCE/src/g00_audio_interface.vhd" 121 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../src/g00_audio_interface.vhd" "" { Text "C:/_data/FPGA/PCE/src/g00_audio_interface.vhd" 121 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2]~0 huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] {} huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2]~0 {} huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|g00_audio_interface:DAC|SCI_WORD2[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "huc6270:VDC\|SP_RAM_DO\[0\] SRAM_DQ\[0\] CLOCK_24\[0\] 8.192 ns register " "Info: tsu for register \"huc6270:VDC\|SP_RAM_DO\[0\]\" (data pin = \"SRAM_DQ\[0\]\", clock pin = \"CLOCK_24\[0\]\") is 8.192 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.314 ns + Longest pin register " "Info: + Longest pin to register delay is 8.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[0\] 1 PIN PIN_AA6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA6; Fanout = 1; PIN Node = 'SRAM_DQ\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns SRAM_DQ\[0\]~0 2 COMB IOC_X7_Y0_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = IOC_X7_Y0_N0; Fanout = 5; COMB Node = 'SRAM_DQ\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { SRAM_DQ[0] SRAM_DQ[0]~0 } "NODE_NAME" } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.038 ns) + CELL(0.413 ns) 8.314 ns huc6270:VDC\|SP_RAM_DO\[0\] 3 REG LCFF_X21_Y15_N25 19 " "Info: 3: + IC(7.038 ns) + CELL(0.413 ns) = 8.314 ns; Loc. = LCFF_X21_Y15_N25; Fanout = 19; REG Node = 'huc6270:VDC\|SP_RAM_DO\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.451 ns" { SRAM_DQ[0]~0 huc6270:VDC|SP_RAM_DO[0] } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1629 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 15.35 % ) " "Info: Total cell delay = 1.276 ns ( 15.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.038 ns ( 84.65 % ) " "Info: Total interconnect delay = 7.038 ns ( 84.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.314 ns" { SRAM_DQ[0] SRAM_DQ[0]~0 huc6270:VDC|SP_RAM_DO[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.314 ns" { SRAM_DQ[0] {} SRAM_DQ[0]~0 {} huc6270:VDC|SP_RAM_DO[0] {} } { 0.000ns 0.000ns 7.038ns } { 0.000ns 0.863ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1629 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_24\[0\] pll:pll\|altpll:altpll_component\|_clk0 -2.423 ns - " "Info: - Offset between input clock \"CLOCK_24\[0\]\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.423 ns" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.507 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 6306 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 6306; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.507 ns huc6270:VDC\|SP_RAM_DO\[0\] 3 REG LCFF_X21_Y15_N25 19 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.507 ns; Loc. = LCFF_X21_Y15_N25; Fanout = 19; REG Node = 'huc6270:VDC\|SP_RAM_DO\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|SP_RAM_DO[0] } "NODE_NAME" } } { "../src/huc6270.vhd" "" { Text "C:/_data/FPGA/PCE/src/huc6270.vhd" 1629 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.01 % ) " "Info: Total cell delay = 0.602 ns ( 24.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.905 ns ( 75.99 % ) " "Info: Total interconnect delay = 1.905 ns ( 75.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|SP_RAM_DO[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|SP_RAM_DO[0] {} } { 0.000ns 0.918ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.314 ns" { SRAM_DQ[0] SRAM_DQ[0]~0 huc6270:VDC|SP_RAM_DO[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.314 ns" { SRAM_DQ[0] {} SRAM_DQ[0]~0 {} huc6270:VDC|SP_RAM_DO[0] {} } { 0.000ns 0.000ns 7.038ns } { 0.000ns 0.863ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6270:VDC|SP_RAM_DO[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6270:VDC|SP_RAM_DO[0] {} } { 0.000ns 0.918ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_24\[0\] HEX3\[6\] huc6280:CPU\|cpu65xx:CPU\|myAddr\[14\] 16.877 ns register " "Info: tco from clock \"CLOCK_24\[0\]\" to destination pin \"HEX3\[6\]\" through register \"huc6280:CPU\|cpu65xx:CPU\|myAddr\[14\]\" is 16.877 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_24\[0\] pll:pll\|altpll:altpll_component\|_clk0 -2.423 ns + " "Info: + Offset between input clock \"CLOCK_24\[0\]\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.423 ns" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.511 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 6306 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 6306; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.511 ns huc6280:CPU\|cpu65xx:CPU\|myAddr\[14\] 3 REG LCFF_X42_Y11_N25 31 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X42_Y11_N25; Fanout = 31; REG Node = 'huc6280:CPU\|cpu65xx:CPU\|myAddr\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|myAddr[14] } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 2404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|myAddr[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|myAddr[14] {} } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 2404 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.512 ns + Longest register pin " "Info: + Longest register to pin delay is 16.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns huc6280:CPU\|cpu65xx:CPU\|myAddr\[14\] 1 REG LCFF_X42_Y11_N25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y11_N25; Fanout = 31; REG Node = 'huc6280:CPU\|cpu65xx:CPU\|myAddr\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { huc6280:CPU|cpu65xx:CPU|myAddr[14] } "NODE_NAME" } } { "../src/cpu65xx_fast.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_fast.vhd" 2404 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.545 ns) 1.926 ns huc6280:CPU\|cpu65xx:CPU\|addr\[13\]~10 2 COMB LCCOMB_X38_Y12_N16 1 " "Info: 2: + IC(1.381 ns) + CELL(0.545 ns) = 1.926 ns; Loc. = LCCOMB_X38_Y12_N16; Fanout = 1; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|addr\[13\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { huc6280:CPU|cpu65xx:CPU|myAddr[14] huc6280:CPU|cpu65xx:CPU|addr[13]~10 } "NODE_NAME" } } { "../src/cpu65xx_e.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_e.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.545 ns) 3.032 ns huc6280:CPU\|cpu65xx:CPU\|addr\[13\]~11 3 COMB LCCOMB_X38_Y11_N20 1 " "Info: 3: + IC(0.561 ns) + CELL(0.545 ns) = 3.032 ns; Loc. = LCCOMB_X38_Y11_N20; Fanout = 1; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|addr\[13\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { huc6280:CPU|cpu65xx:CPU|addr[13]~10 huc6280:CPU|cpu65xx:CPU|addr[13]~11 } "NODE_NAME" } } { "../src/cpu65xx_e.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_e.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.544 ns) 3.896 ns huc6280:CPU\|cpu65xx:CPU\|addr\[13\]~14 4 COMB LCCOMB_X38_Y11_N2 3 " "Info: 4: + IC(0.320 ns) + CELL(0.544 ns) = 3.896 ns; Loc. = LCCOMB_X38_Y11_N2; Fanout = 3; COMB Node = 'huc6280:CPU\|cpu65xx:CPU\|addr\[13\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { huc6280:CPU|cpu65xx:CPU|addr[13]~11 huc6280:CPU|cpu65xx:CPU|addr[13]~14 } "NODE_NAME" } } { "../src/cpu65xx_e.vhd" "" { Text "C:/_data/FPGA/PCE/src/cpu65xx_e.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.517 ns) 6.607 ns Add1~9 5 COMB LCCOMB_X34_Y4_N8 2 " "Info: 5: + IC(2.194 ns) + CELL(0.517 ns) = 6.607 ns; Loc. = LCCOMB_X34_Y4_N8; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { huc6280:CPU|cpu65xx:CPU|addr[13]~14 Add1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.687 ns Add1~11 6 COMB LCCOMB_X34_Y4_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 6.687 ns; Loc. = LCCOMB_X34_Y4_N10; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.145 ns Add1~12 7 COMB LCCOMB_X34_Y4_N12 8 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 7.145 ns; Loc. = LCCOMB_X34_Y4_N12; Fanout = 8; COMB Node = 'Add1~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~11 Add1~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.780 ns) + CELL(0.521 ns) 12.446 ns hex:hexd3\|SEG\[6\]~6 8 COMB LCCOMB_X1_Y20_N12 1 " "Info: 8: + IC(4.780 ns) + CELL(0.521 ns) = 12.446 ns; Loc. = LCCOMB_X1_Y20_N12; Fanout = 1; COMB Node = 'hex:hexd3\|SEG\[6\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { Add1~12 hex:hexd3|SEG[6]~6 } "NODE_NAME" } } { "../src/hex.vhd" "" { Text "C:/_data/FPGA/PCE/src/hex.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(2.840 ns) 16.512 ns HEX3\[6\] 9 PIN PIN_D4 0 " "Info: 9: + IC(1.226 ns) + CELL(2.840 ns) = 16.512 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'HEX3\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { hex:hexd3|SEG[6]~6 HEX3[6] } "NODE_NAME" } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.050 ns ( 36.64 % ) " "Info: Total cell delay = 6.050 ns ( 36.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.462 ns ( 63.36 % ) " "Info: Total interconnect delay = 10.462 ns ( 63.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.512 ns" { huc6280:CPU|cpu65xx:CPU|myAddr[14] huc6280:CPU|cpu65xx:CPU|addr[13]~10 huc6280:CPU|cpu65xx:CPU|addr[13]~11 huc6280:CPU|cpu65xx:CPU|addr[13]~14 Add1~9 Add1~11 Add1~12 hex:hexd3|SEG[6]~6 HEX3[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.512 ns" { huc6280:CPU|cpu65xx:CPU|myAddr[14] {} huc6280:CPU|cpu65xx:CPU|addr[13]~10 {} huc6280:CPU|cpu65xx:CPU|addr[13]~11 {} huc6280:CPU|cpu65xx:CPU|addr[13]~14 {} Add1~9 {} Add1~11 {} Add1~12 {} hex:hexd3|SEG[6]~6 {} HEX3[6] {} } { 0.000ns 1.381ns 0.561ns 0.320ns 2.194ns 0.000ns 0.000ns 4.780ns 1.226ns } { 0.000ns 0.545ns 0.545ns 0.544ns 0.517ns 0.080ns 0.458ns 0.521ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl huc6280:CPU|cpu65xx:CPU|myAddr[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} huc6280:CPU|cpu65xx:CPU|myAddr[14] {} } { 0.000ns 0.918ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.512 ns" { huc6280:CPU|cpu65xx:CPU|myAddr[14] huc6280:CPU|cpu65xx:CPU|addr[13]~10 huc6280:CPU|cpu65xx:CPU|addr[13]~11 huc6280:CPU|cpu65xx:CPU|addr[13]~14 Add1~9 Add1~11 Add1~12 hex:hexd3|SEG[6]~6 HEX3[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.512 ns" { huc6280:CPU|cpu65xx:CPU|myAddr[14] {} huc6280:CPU|cpu65xx:CPU|addr[13]~10 {} huc6280:CPU|cpu65xx:CPU|addr[13]~11 {} huc6280:CPU|cpu65xx:CPU|addr[13]~14 {} Add1~9 {} Add1~11 {} Add1~12 {} hex:hexd3|SEG[6]~6 {} HEX3[6] {} } { 0.000ns 1.381ns 0.561ns 0.320ns 2.194ns 0.000ns 0.000ns 4.780ns 1.226ns } { 0.000ns 0.545ns 0.545ns 0.544ns 0.517ns 0.080ns 0.458ns 0.521ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX3\[6\] 13.754 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX3\[6\]\" is 13.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 2; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.495 ns) 3.529 ns Add1~1 2 COMB LCCOMB_X34_Y4_N0 2 " "Info: 2: + IC(2.008 ns) + CELL(0.495 ns) = 3.529 ns; Loc. = LCCOMB_X34_Y4_N0; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { SW[1] Add1~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.609 ns Add1~3 3 COMB LCCOMB_X34_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 3.609 ns; Loc. = LCCOMB_X34_Y4_N2; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.689 ns Add1~5 4 COMB LCCOMB_X34_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.689 ns; Loc. = LCCOMB_X34_Y4_N4; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.769 ns Add1~7 5 COMB LCCOMB_X34_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.769 ns; Loc. = LCCOMB_X34_Y4_N6; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.849 ns Add1~9 6 COMB LCCOMB_X34_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.849 ns; Loc. = LCCOMB_X34_Y4_N8; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.929 ns Add1~11 7 COMB LCCOMB_X34_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.929 ns; Loc. = LCCOMB_X34_Y4_N10; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.387 ns Add1~12 8 COMB LCCOMB_X34_Y4_N12 8 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 4.387 ns; Loc. = LCCOMB_X34_Y4_N12; Fanout = 8; COMB Node = 'Add1~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~11 Add1~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.780 ns) + CELL(0.521 ns) 9.688 ns hex:hexd3\|SEG\[6\]~6 9 COMB LCCOMB_X1_Y20_N12 1 " "Info: 9: + IC(4.780 ns) + CELL(0.521 ns) = 9.688 ns; Loc. = LCCOMB_X1_Y20_N12; Fanout = 1; COMB Node = 'hex:hexd3\|SEG\[6\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { Add1~12 hex:hexd3|SEG[6]~6 } "NODE_NAME" } } { "../src/hex.vhd" "" { Text "C:/_data/FPGA/PCE/src/hex.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(2.840 ns) 13.754 ns HEX3\[6\] 10 PIN PIN_D4 0 " "Info: 10: + IC(1.226 ns) + CELL(2.840 ns) = 13.754 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'HEX3\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { hex:hexd3|SEG[6]~6 HEX3[6] } "NODE_NAME" } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.740 ns ( 41.73 % ) " "Info: Total cell delay = 5.740 ns ( 41.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.014 ns ( 58.27 % ) " "Info: Total interconnect delay = 8.014 ns ( 58.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.754 ns" { SW[1] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~12 hex:hexd3|SEG[6]~6 HEX3[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.754 ns" { SW[1] {} SW[1]~combout {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~12 {} hex:hexd3|SEG[6]~6 {} HEX3[6] {} } { 0.000ns 0.000ns 2.008ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.780ns 1.226ns } { 0.000ns 1.026ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ROM_DO\[7\] SW\[3\] CLOCK_24\[0\] -2.605 ns register " "Info: th for register \"ROM_DO\[7\]\" (data pin = \"SW\[3\]\", clock pin = \"CLOCK_24\[0\]\") is -2.605 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_24\[0\] pll:pll\|altpll:altpll_component\|_clk0 -2.423 ns + " "Info: + Offset between input clock \"CLOCK_24\[0\]\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.423 ns" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.513 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 6306 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 6306; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.513 ns ROM_DO\[7\] 3 REG LCFF_X35_Y2_N7 1 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.513 ns; Loc. = LCFF_X35_Y2_N7; Fanout = 1; REG Node = 'ROM_DO\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl ROM_DO[7] } "NODE_NAME" } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.911 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl ROM_DO[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} ROM_DO[7] {} } { 0.000ns 0.918ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 380 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.981 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 PIN PIN_V12 8 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 8; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.491 ns) 2.885 ns ROM_DO~5 2 COMB LCCOMB_X35_Y2_N6 1 " "Info: 2: + IC(1.388 ns) + CELL(0.491 ns) = 2.885 ns; Loc. = LCCOMB_X35_Y2_N6; Fanout = 1; COMB Node = 'ROM_DO~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { SW[3] ROM_DO~5 } "NODE_NAME" } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.981 ns ROM_DO\[7\] 3 REG LCFF_X35_Y2_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.981 ns; Loc. = LCFF_X35_Y2_N7; Fanout = 1; REG Node = 'ROM_DO\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ROM_DO~5 ROM_DO[7] } "NODE_NAME" } } { "../src/pce_top.vhd" "" { Text "C:/_data/FPGA/PCE/src/pce_top.vhd" 380 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.593 ns ( 53.44 % ) " "Info: Total cell delay = 1.593 ns ( 53.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 46.56 % ) " "Info: Total interconnect delay = 1.388 ns ( 46.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { SW[3] ROM_DO~5 ROM_DO[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { SW[3] {} SW[3]~combout {} ROM_DO~5 {} ROM_DO[7] {} } { 0.000ns 0.000ns 1.388ns 0.000ns } { 0.000ns 1.006ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl ROM_DO[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} ROM_DO[7] {} } { 0.000ns 0.918ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { SW[3] ROM_DO~5 ROM_DO[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { SW[3] {} SW[3]~combout {} ROM_DO~5 {} ROM_DO[7] {} } { 0.000ns 0.000ns 1.388ns 0.000ns } { 0.000ns 1.006ns 0.491ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 16 21:21:30 2011 " "Info: Processing ended: Sat Jul 16 21:21:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
