$date
	Mon May 02 16:08:20 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exercicio1 $end
$var reg 1 ! clk $end
$upscope $end
$scope module Exercicio1 $end
$var reg 1 " reset $end
$upscope $end
$scope module Exercicio1 $end
$var reg 1 # x $end
$upscope $end
$scope module Exercicio1 $end
$var wire 1 $ m $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#5
0!
#10
1!
1"
#15
0!
#20
1!
1#
#25
0!
#30
1!
0#
#35
0!
#40
1!
#45
0!
#50
1!
1#
#55
0!
#60
1!
0#
#65
0!
#70
0$
1!
1#
#75
0!
#80
1!
#85
0!
#90
1!
#95
0!
#100
1!
#105
0!
#110
1!
0#
#115
0!
#120
0$
1!
1#
#125
0!
#130
1!
#135
0!
#140
1!
#145
0!
#150
1!
0#
#155
0!
#160
0$
1!
1#
#165
0!
#170
1!
0#
#175
0!
#180
1!
#185
0!
#190
1!
#195
0!
