<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1164' type='llvm::SDValue llvm::SelectionDAG::getMemIntrinsicNode(unsigned int Opcode, const llvm::SDLoc &amp; dl, llvm::SDVTList VTList, ArrayRef&lt;llvm::SDValue&gt; Ops, llvm::EVT MemVT, llvm::MachinePointerInfo PtrInfo, llvm::Align Alignment, MachineMemOperand::Flags Flags = MachineMemOperand::MOLoad | MachineMemOperand::MOStore, uint64_t Size = 0, const llvm::AAMDNodes &amp; AAInfo = llvm::AAMDNodes())'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1178' u='c' c='_ZN4llvm12SelectionDAG19getMemIntrinsicNodeEjRKNS_5SDLocENS_8SDVTListENS_8ArrayRefINS_7SDValueEEENS_3EVTENS_18MachinePointerInfoENS_10MaybeAlignENS_17923389'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1160'>/// Creates a MemIntrinsicNode that may produce a
  /// result and takes a list of operands. Opcode may be INTRINSIC_VOID,
  /// INTRINSIC_W_CHAIN, or a target-specific opcode with a value not
  /// less than FIRST_TARGET_MEMORY_OPCODE.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='6847' ll='6861' type='llvm::SDValue llvm::SelectionDAG::getMemIntrinsicNode(unsigned int Opcode, const llvm::SDLoc &amp; dl, llvm::SDVTList VTList, ArrayRef&lt;llvm::SDValue&gt; Ops, llvm::EVT MemVT, llvm::MachinePointerInfo PtrInfo, llvm::Align Alignment, MachineMemOperand::Flags Flags = MachineMemOperand::MOLoad | MachineMemOperand::MOStore, uint64_t Size = 0, const llvm::AAMDNodes &amp; AAInfo = llvm::AAMDNodes())'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1812' u='c' c='_ZNK4llvm19NVPTXTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2714' u='c' c='_ZNK4llvm19NVPTXTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='8621' u='c' c='_ZL24EltsFromConsecutiveLoadsN4llvm3EVTENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='8860' u='c' c='_ZL27lowerBuildVectorAsBroadcastPN4llvm17BuildVectorSDNodeERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='8877' u='c' c='_ZL27lowerBuildVectorAsBroadcastPN4llvm17BuildVectorSDNodeERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='8951' u='c' c='_ZL27lowerBuildVectorAsBroadcastPN4llvm17BuildVectorSDNodeERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19987' u='c' c='_ZNK4llvm17X86TargetLowering9BuildFILDENS_3EVTES1_RKNS_5SDLocENS_7SDValueES5_NS_18MachinePointerInfoENS_5AlignERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20252' u='c' c='_ZL21lowerUINT_TO_FP_vXi32N4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20461' u='c' c='_ZNK4llvm17X86TargetLowering15LowerUINT_TO_FPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='26886' u='c' c='_ZNK4llvm17X86TargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34719' u='c' c='_ZL18narrowLoadToVZLoadPN4llvm10LoadSDNodeENS_3MVTES2_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37094' u='c' c='_ZL20combineTargetShuffleN4llvm7SDValueERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37139' u='c' c='_ZL20combineTargetShuffleN4llvm7SDValueERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37177' u='c' c='_ZL20combineTargetShuffleN4llvm7SDValueERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
