{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A775527475",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (XIV, 422 p)",
            "creator": "Meyer-Baese, Uwe",
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "online resource"
            ],
            "identifier": [
                "(firstid)GBV:775527475",
                "(ppn)775527475",
                "(doi)10.1007/978-3-662-04613-5",
                "(isbn13)9783662046135"
            ],
            "publisher": "Springer Berlin Heidelberg",
            "subject": [
                "Engineering",
                "(classificationName=linseach:mapping)elt",
                "(classificationName=loc)TK5102.9",
                "Speech processing systems.",
                "Logic design",
                "Signal processing.",
                "Image processing.",
                "(classificationName=ddc)621.382",
                "(classificationName=loc)TA1637-1638",
                "Microelectronics.",
                "(classificationName=loc)TK7882.S65",
                "Electronics",
                "(classificationName=linseach:mapping)phy"
            ],
            "title": "Digital Signal Processing with Field Programmable Gate Arrays",
            "abstract": "Field-Programmable Gate Arrays (FPGAs) are on the verge of revolutionizing digital signal processing. Novel FPGA families are replacing ASICs and PDSPs for front end digital signal processing algorithms more and more. The efficient implementation of these algorithms is the main goal of this book. It starts with an overview of today's FPGA technology, devices, and tools for designing state-of-the-art DSP systems. A case study in the first chapter is the basis for more than 30 design examples. The following chapters deal with computer arithmetic concepts, theory and the implementation of FIR and IIR filters, multirate digital signal processing systems, DFT and FFT algorithms, and advanced algorithms with high future potential. Each chapter contains exercises. The VERILOG source code and a glossary are given in the appendices. The accompanying CD-ROM contains the examples in VHDL and Verilog code as well as the newest Altera \"Baseline\" software. \"5 Stars: this book is well written and covers many of the aspects of DSP with FPGAs. I run a business that specializes exclusively in high performance DSP designs using FPGAs. This book pretty much covers it all, in fact it closely parallels the material we present in our DSP for FPGAs seminar. I very highly recommend this book.\" Ray Andraka of Andraka Consultants, N. Kingstown, RI",
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-ENG"
            ],
            "issued": "2001",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "isLike": "doi:10.1007/978-3-662-04613-5",
            "P60163": "Berlin, Heidelberg"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "description": "http://purl.org/dc/elements/1.1/description",
        "contributor": "http://purl.org/dc/terms/contributor",
        "issued": "http://purl.org/dc/terms/issued",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "title": "http://purl.org/dc/elements/1.1/title",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "abstract": "http://purl.org/dc/terms/abstract",
        "license": "http://purl.org/dc/terms/license",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}