OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -533168.38

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -2917.91

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -2917.91

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23320_/CLK ^
  60.41
_23320_/CLK ^
  28.01      0.00      32.40


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23328_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.51                           rst_ni (net)
                  1.37    0.43  100.43 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.71   11.01  111.45 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.73                           _00545_ (net)
                 22.77    0.65  112.10 v _23328_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.10   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23328_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.61   48.61   library removal time
                                 48.61   data required time
-----------------------------------------------------------------------------
                                 48.61   data required time
                               -112.10   data arrival time
-----------------------------------------------------------------------------
                                 63.48   slack (MET)


Startpoint: _22816_ (negative level-sensitive latch clocked by clk)
Endpoint: _14862_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22816_/CLK (DLLx1_ASAP7_75t_R)
                 10.60   25.56  525.56 ^ _22816_/Q (DLLx1_ASAP7_75t_R)
     1    0.53                           cg_we_global.en_latch (net)
                 10.60    0.00  525.56 ^ _14862_/B (AND2x2_ASAP7_75t_R)
                                525.56   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14862_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.56   data arrival time
-----------------------------------------------------------------------------
                                 25.56   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22816_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
    18   16.33                           we_a_i (net)
                  6.80    2.15  102.15 v _14855_/B (OR2x2_ASAP7_75t_R)
                  8.18   21.17  123.32 v _14855_/Y (OR2x2_ASAP7_75t_R)
     1    0.58                           _00000_ (net)
                  8.18    0.00  123.32 v _22816_/D (DLLx1_ASAP7_75t_R)
                                123.32   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22816_/CLK (DLLx1_ASAP7_75t_R)
                          0.27    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                               -123.32   data arrival time
-----------------------------------------------------------------------------
                                123.05   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23326_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.51                           rst_ni (net)
                  1.37    0.43  100.43 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.71   11.01  111.45 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.73                           _00545_ (net)
                 23.04    1.53  112.97 v _23326_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.97   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23326_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.57 1031.56   library recovery time
                               1031.56   data required time
-----------------------------------------------------------------------------
                               1031.56   data required time
                               -112.97   data arrival time
-----------------------------------------------------------------------------
                                918.59   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14852_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                         67.47  567.47   time given to startpoint
                 34.80    0.00  567.47 ^ _22806_/D (DLLx1_ASAP7_75t_R)
                233.57  123.18  690.65 ^ _22806_/Q (DLLx1_ASAP7_75t_R)
    33   24.81                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                233.98    5.68  696.32 ^ _14852_/B (AND3x1_ASAP7_75t_R)
                                696.32   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14852_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -696.32   data arrival time
-----------------------------------------------------------------------------
                                303.68   slack (MET)


Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
    11   17.65                           raddr_a_i[1] (net)
                 17.26    5.45  105.45 ^ _07258_/A (AND3x1_ASAP7_75t_R)
               4803.12 1873.31 1978.76 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  505.42                           _07140_ (net)
               4803.24   14.70 1993.45 ^ _07314_/C (AND3x1_ASAP7_75t_R)
               2392.08 1208.92 3202.38 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  251.19                           _07196_ (net)
               2436.89  184.81 3387.18 ^ _12651_/A2 (AO22x1_ASAP7_75t_R)
                 64.66  240.93 3628.11 ^ _12651_/Y (AO22x1_ASAP7_75t_R)
     1    0.63                           _05859_ (net)
                 64.66    0.01 3628.12 ^ _12654_/B (OR4x1_ASAP7_75t_R)
                 12.95   27.50 3655.62 ^ _12654_/Y (OR4x1_ASAP7_75t_R)
     1    0.95                           _05862_ (net)
                 12.95    0.06 3655.67 ^ _12655_/D (OR4x1_ASAP7_75t_R)
                 10.17   17.13 3672.81 ^ _12655_/Y (OR4x1_ASAP7_75t_R)
     1    0.63                           _05863_ (net)
                 10.17    0.01 3672.82 ^ _12666_/A1 (OA21x2_ASAP7_75t_R)
                 15.80   22.37 3695.19 ^ _12666_/Y (OA21x2_ASAP7_75t_R)
     1    1.36                           _05874_ (net)
                 15.81    0.14 3695.34 ^ _12667_/B (AO21x1_ASAP7_75t_R)
                 50.09   33.28 3728.61 ^ _12667_/Y (AO21x1_ASAP7_75t_R)
     1    4.83                           _05875_ (net)
                 50.38    2.15 3730.77 ^ _12668_/C (AO221x1_ASAP7_75t_R)
                 47.26   45.02 3775.78 ^ _12668_/Y (AO221x1_ASAP7_75t_R)
     1    4.30                           _05876_ (net)
                 47.45    1.69 3777.48 ^ _12910_/A (OR4x1_ASAP7_75t_R)
                 46.28   38.43 3815.90 ^ _12910_/Y (OR4x1_ASAP7_75t_R)
     1    4.64                           rdata_a_o[2] (net)
                 46.55    2.01 3817.91 ^ rdata_a_o[2] (out)
                               3817.91   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3817.91   data arrival time
-----------------------------------------------------------------------------
                               -2917.91   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23326_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.51                           rst_ni (net)
                  1.37    0.43  100.43 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.71   11.01  111.45 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.73                           _00545_ (net)
                 23.04    1.53  112.97 v _23326_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.97   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23326_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.57 1031.56   library recovery time
                               1031.56   data required time
-----------------------------------------------------------------------------
                               1031.56   data required time
                               -112.97   data arrival time
-----------------------------------------------------------------------------
                                918.59   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14852_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                         67.47  567.47   time given to startpoint
                 34.80    0.00  567.47 ^ _22806_/D (DLLx1_ASAP7_75t_R)
                233.57  123.18  690.65 ^ _22806_/Q (DLLx1_ASAP7_75t_R)
    33   24.81                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                233.98    5.68  696.32 ^ _14852_/B (AND3x1_ASAP7_75t_R)
                                696.32   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14852_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -696.32   data arrival time
-----------------------------------------------------------------------------
                                303.68   slack (MET)


Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
    11   17.65                           raddr_a_i[1] (net)
                 17.26    5.45  105.45 ^ _07258_/A (AND3x1_ASAP7_75t_R)
               4803.12 1873.31 1978.76 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  505.42                           _07140_ (net)
               4803.24   14.70 1993.45 ^ _07314_/C (AND3x1_ASAP7_75t_R)
               2392.08 1208.92 3202.38 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  251.19                           _07196_ (net)
               2436.89  184.81 3387.18 ^ _12651_/A2 (AO22x1_ASAP7_75t_R)
                 64.66  240.93 3628.11 ^ _12651_/Y (AO22x1_ASAP7_75t_R)
     1    0.63                           _05859_ (net)
                 64.66    0.01 3628.12 ^ _12654_/B (OR4x1_ASAP7_75t_R)
                 12.95   27.50 3655.62 ^ _12654_/Y (OR4x1_ASAP7_75t_R)
     1    0.95                           _05862_ (net)
                 12.95    0.06 3655.67 ^ _12655_/D (OR4x1_ASAP7_75t_R)
                 10.17   17.13 3672.81 ^ _12655_/Y (OR4x1_ASAP7_75t_R)
     1    0.63                           _05863_ (net)
                 10.17    0.01 3672.82 ^ _12666_/A1 (OA21x2_ASAP7_75t_R)
                 15.80   22.37 3695.19 ^ _12666_/Y (OA21x2_ASAP7_75t_R)
     1    1.36                           _05874_ (net)
                 15.81    0.14 3695.34 ^ _12667_/B (AO21x1_ASAP7_75t_R)
                 50.09   33.28 3728.61 ^ _12667_/Y (AO21x1_ASAP7_75t_R)
     1    4.83                           _05875_ (net)
                 50.38    2.15 3730.77 ^ _12668_/C (AO221x1_ASAP7_75t_R)
                 47.26   45.02 3775.78 ^ _12668_/Y (AO221x1_ASAP7_75t_R)
     1    4.30                           _05876_ (net)
                 47.45    1.69 3777.48 ^ _12910_/A (OR4x1_ASAP7_75t_R)
                 46.28   38.43 3815.90 ^ _12910_/Y (OR4x1_ASAP7_75t_R)
     1    4.64                           rdata_a_o[2] (net)
                 46.55    2.01 3817.91 ^ rdata_a_o[2] (out)
                               3817.91   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3817.91   data arrival time
-----------------------------------------------------------------------------
                               -2917.91   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.06e-03   1.17e-04   1.25e-06   5.18e-03  61.1%
Combinational          7.61e-04   2.53e-03   7.26e-07   3.30e-03  38.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.82e-03   2.65e-03   1.98e-06   8.48e-03 100.0%
                          68.7%      31.3%       0.0%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 2719 u^2 30% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
16425

==========================================================================
pin_count
--------------------------------------------------------------------------
59478

Perform port buffering...
[INFO RSZ-0027] Inserted 37 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 192um.
[INFO RSZ-0034] Found 50 slew violations.
[INFO RSZ-0036] Found 26 capacitance violations.
[INFO RSZ-0038] Inserted 376 buffers in 50 nets.
[INFO RSZ-0039] Resized 440 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 16 tie TIELOx1_ASAP7_75t_R instances.
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -0.15

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23320_/CLK ^
  60.41
_23320_/CLK ^
  28.01      0.00      32.40


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23328_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.92                           rst_ni (net)
                  0.09    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 20.79   19.53  119.56 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    5.46                           net10 (net)
                 20.83    0.55  120.11 ^ _14941_/A (CKINVDCx8_ASAP7_75t_R)
                 19.07   14.61  134.72 v _14941_/Y (CKINVDCx8_ASAP7_75t_R)
    16   14.73                           _00545_ (net)
                 19.13    0.65  135.37 v _23328_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                135.37   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23328_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         49.06   49.06   library removal time
                                 49.06   data required time
-----------------------------------------------------------------------------
                                 49.06   data required time
                               -135.37   data arrival time
-----------------------------------------------------------------------------
                                 86.32   slack (MET)


Startpoint: _22816_ (negative level-sensitive latch clocked by clk)
Endpoint: _14862_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22816_/CLK (DLLx1_ASAP7_75t_R)
                 10.60   25.56  525.56 ^ _22816_/Q (DLLx1_ASAP7_75t_R)
     1    0.53                           cg_we_global.en_latch (net)
                 10.60    0.00  525.56 ^ _14862_/B (AND2x2_ASAP7_75t_R)
                                525.56   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14862_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.56   data arrival time
-----------------------------------------------------------------------------
                                 25.56   slack (MET)


Startpoint: _23333_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _23333_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 81.18   86.93   86.93 ^ _23333_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    7.59                           _00531_ (net)
                 81.18    0.17   87.10 ^ _14944_/A (INVx13_ASAP7_75t_R)
                 26.45   20.63  107.74 v _14944_/Y (INVx13_ASAP7_75t_R)
    16   14.40                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                 26.48    0.59  108.32 v _14987_/A2 (AO21x1_ASAP7_75t_R)
                  8.39   24.56  132.89 v _14987_/Y (AO21x1_ASAP7_75t_R)
     1    0.63                           _00559_ (net)
                  8.39    0.01  132.89 v _23333_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                132.89   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.46    5.46   library hold time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                               -132.89   data arrival time
-----------------------------------------------------------------------------
                                127.43   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23326_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.92                           rst_ni (net)
                  0.09    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 20.79   19.53  119.56 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    5.46                           net10 (net)
                 20.83    0.55  120.11 ^ _14941_/A (CKINVDCx8_ASAP7_75t_R)
                 19.07   14.61  134.72 v _14941_/Y (CKINVDCx8_ASAP7_75t_R)
    16   14.73                           _00545_ (net)
                 19.48    1.53  136.25 v _23326_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                136.25   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23326_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.46 1030.46   library recovery time
                               1030.46   data required time
-----------------------------------------------------------------------------
                               1030.46   data required time
                               -136.25   data arrival time
-----------------------------------------------------------------------------
                                894.21   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14852_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22806_/CLK (DLLx3_ASAP7_75t_R)
                 68.88   77.54  577.54 v _22806_/Q (DLLx3_ASAP7_75t_R)
    33   24.43                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 70.34    5.51  583.05 v _14852_/B (AND3x1_ASAP7_75t_R)
                                583.05   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14852_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -583.05   data arrival time
-----------------------------------------------------------------------------
                                416.95   slack (MET)


Startpoint: _23334_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _18268_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23334_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                118.91  105.46  105.46 ^ _23334_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   11.98                           _00530_ (net)
                118.91    0.07  105.53 ^ _14943_/A (CKINVDCx20_ASAP7_75t_R)
                 58.60   25.12  130.65 v _14943_/Y (CKINVDCx20_ASAP7_75t_R)
    53   44.42                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[14] (net)
                 58.64    1.20  131.85 v max_length139/A (BUFx24_ASAP7_75t_R)
                 16.16   43.11  174.95 v max_length139/Y (BUFx24_ASAP7_75t_R)
    74   59.68                           net139 (net)
                110.45   32.46  207.42 v load_slew138/A (BUFx24_ASAP7_75t_R)
                 26.05   56.64  264.06 v load_slew138/Y (BUFx24_ASAP7_75t_R)
    80   58.44                           net138 (net)
                122.00   37.06  301.11 v load_slew137/A (BUFx24_ASAP7_75t_R)
                 33.50   59.41  360.52 v load_slew137/Y (BUFx24_ASAP7_75t_R)
    72   51.02                           net137 (net)
                 92.92   27.85  388.37 v _18268_/D (DHLx1_ASAP7_75t_R)
                                388.37   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _18268_/CLK (DHLx1_ASAP7_75t_R)
                        388.37  388.37   time borrowed from endpoint
                                388.37   data required time
-----------------------------------------------------------------------------
                                388.37   data required time
                               -388.37   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -37.08
--------------------------------------------
max time borrow                       462.92
actual time borrow                    388.37
--------------------------------------------



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23326_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.92                           rst_ni (net)
                  0.09    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 20.79   19.53  119.56 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    5.46                           net10 (net)
                 20.83    0.55  120.11 ^ _14941_/A (CKINVDCx8_ASAP7_75t_R)
                 19.07   14.61  134.72 v _14941_/Y (CKINVDCx8_ASAP7_75t_R)
    16   14.73                           _00545_ (net)
                 19.48    1.53  136.25 v _23326_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                136.25   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23326_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.46 1030.46   library recovery time
                               1030.46   data required time
-----------------------------------------------------------------------------
                               1030.46   data required time
                               -136.25   data arrival time
-----------------------------------------------------------------------------
                                894.21   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14852_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22806_/CLK (DLLx3_ASAP7_75t_R)
                 68.88   77.54  577.54 v _22806_/Q (DLLx3_ASAP7_75t_R)
    33   24.43                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                 70.34    5.51  583.05 v _14852_/B (AND3x1_ASAP7_75t_R)
                                583.05   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14852_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -583.05   data arrival time
-----------------------------------------------------------------------------
                                416.95   slack (MET)


Startpoint: _23334_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _18268_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23334_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                118.91  105.46  105.46 ^ _23334_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   11.98                           _00530_ (net)
                118.91    0.07  105.53 ^ _14943_/A (CKINVDCx20_ASAP7_75t_R)
                 58.60   25.12  130.65 v _14943_/Y (CKINVDCx20_ASAP7_75t_R)
    53   44.42                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[14] (net)
                 58.64    1.20  131.85 v max_length139/A (BUFx24_ASAP7_75t_R)
                 16.16   43.11  174.95 v max_length139/Y (BUFx24_ASAP7_75t_R)
    74   59.68                           net139 (net)
                110.45   32.46  207.42 v load_slew138/A (BUFx24_ASAP7_75t_R)
                 26.05   56.64  264.06 v load_slew138/Y (BUFx24_ASAP7_75t_R)
    80   58.44                           net138 (net)
                122.00   37.06  301.11 v load_slew137/A (BUFx24_ASAP7_75t_R)
                 33.50   59.41  360.52 v load_slew137/Y (BUFx24_ASAP7_75t_R)
    72   51.02                           net137 (net)
                 92.92   27.85  388.37 v _18268_/D (DHLx1_ASAP7_75t_R)
                                388.37   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _18268_/CLK (DHLx1_ASAP7_75t_R)
                        388.37  388.37   time borrowed from endpoint
                                388.37   data required time
-----------------------------------------------------------------------------
                                388.37   data required time
                               -388.37   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -37.08
--------------------------------------------
max time borrow                       462.92
actual time borrow                    388.37
--------------------------------------------



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
103.86212921142578

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3246

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
34.056549072265625

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7391

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
388.3724

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.96e-03   1.21e-04   1.25e-06   5.09e-03  59.4%
Combinational          8.55e-04   2.62e-03   1.25e-06   3.47e-03  40.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.82e-03   2.74e-03   2.50e-06   8.56e-03 100.0%
                          68.0%      32.0%       0.0%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 2879 u^2 31% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
16869

==========================================================================
pin_count
--------------------------------------------------------------------------
60351

Elapsed time: 0:26.71[h:]min:sec. CPU time: user 26.60 sys 0.10 (100%). Peak memory: 296884KB.
