Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar 11 15:37:46 2023
| Host         : DESKTOP-6NLBORO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_core_timing_summary_routed.rpt -pb fpga_core_timing_summary_routed.pb -rpx fpga_core_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_core
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.986    -9960.265                   1685                 2164        0.053        0.000                      0                 2164        4.500        0.000                       0                  1087  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -23.986    -9960.265                   1685                 2164        0.053        0.000                      0                 2164        4.500        0.000                       0                  1087  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1685  Failing Endpoints,  Worst Slack      -23.986ns,  Total Violation    -9960.265ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.986ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[1000]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.056ns  (logic 30.635ns (89.955%)  route 3.421ns (10.045%))
  Logic Levels:           251  (CARRY4=251)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.795 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.795    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.909 r  uart_inst/uart_rx_inst/out_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.909    uart_inst/uart_rx_inst/out_reg[992]_i_1_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.023 r  uart_inst/uart_rx_inst/out_reg[996]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.023    uart_inst/uart_rx_inst/out_reg[996]_i_1_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.246 r  uart_inst/uart_rx_inst/out_reg[1000]_i_1/O[0]
                         net (fo=1, routed)           0.000    39.246    uart_inst/uart_rx_inst/out_reg[1000]_i_1_n_7
    SLICE_X3Y149         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1000]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.681    15.052    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1000]/C
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X3Y149         FDRE (Setup_fdre_C_D)        0.062    15.259    uart_inst/uart_rx_inst/out_reg[1000]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -39.246    
  -------------------------------------------------------------------
                         slack                                -23.986    

Slack (VIOLATED) :        -23.983ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[997]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.053ns  (logic 30.632ns (89.954%)  route 3.421ns (10.046%))
  Logic Levels:           250  (CARRY4=250)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.795 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.795    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.909 r  uart_inst/uart_rx_inst/out_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.909    uart_inst/uart_rx_inst/out_reg[992]_i_1_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.243 r  uart_inst/uart_rx_inst/out_reg[996]_i_1/O[1]
                         net (fo=1, routed)           0.000    39.243    uart_inst/uart_rx_inst/out_reg[996]_i_1_n_6
    SLICE_X3Y148         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[997]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.681    15.052    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y148         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[997]/C
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X3Y148         FDRE (Setup_fdre_C_D)        0.062    15.259    uart_inst/uart_rx_inst/out_reg[997]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -39.243    
  -------------------------------------------------------------------
                         slack                                -23.983    

Slack (VIOLATED) :        -23.962ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[999]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.032ns  (logic 30.611ns (89.948%)  route 3.421ns (10.052%))
  Logic Levels:           250  (CARRY4=250)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.795 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.795    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.909 r  uart_inst/uart_rx_inst/out_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.909    uart_inst/uart_rx_inst/out_reg[992]_i_1_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.222 r  uart_inst/uart_rx_inst/out_reg[996]_i_1/O[3]
                         net (fo=1, routed)           0.000    39.222    uart_inst/uart_rx_inst/out_reg[996]_i_1_n_4
    SLICE_X3Y148         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[999]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.681    15.052    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y148         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[999]/C
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X3Y148         FDRE (Setup_fdre_C_D)        0.062    15.259    uart_inst/uart_rx_inst/out_reg[999]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -39.222    
  -------------------------------------------------------------------
                         slack                                -23.962    

Slack (VIOLATED) :        -23.888ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[998]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.958ns  (logic 30.537ns (89.926%)  route 3.421ns (10.074%))
  Logic Levels:           250  (CARRY4=250)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.795 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.795    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.909 r  uart_inst/uart_rx_inst/out_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.909    uart_inst/uart_rx_inst/out_reg[992]_i_1_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.148 r  uart_inst/uart_rx_inst/out_reg[996]_i_1/O[2]
                         net (fo=1, routed)           0.000    39.148    uart_inst/uart_rx_inst/out_reg[996]_i_1_n_5
    SLICE_X3Y148         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[998]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.681    15.052    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y148         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[998]/C
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X3Y148         FDRE (Setup_fdre_C_D)        0.062    15.259    uart_inst/uart_rx_inst/out_reg[998]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -39.148    
  -------------------------------------------------------------------
                         slack                                -23.888    

Slack (VIOLATED) :        -23.872ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[996]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.942ns  (logic 30.521ns (89.921%)  route 3.421ns (10.079%))
  Logic Levels:           250  (CARRY4=250)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.795 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.795    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.909 r  uart_inst/uart_rx_inst/out_reg[992]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.909    uart_inst/uart_rx_inst/out_reg[992]_i_1_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.132 r  uart_inst/uart_rx_inst/out_reg[996]_i_1/O[0]
                         net (fo=1, routed)           0.000    39.132    uart_inst/uart_rx_inst/out_reg[996]_i_1_n_7
    SLICE_X3Y148         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[996]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.681    15.052    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y148         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[996]/C
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X3Y148         FDRE (Setup_fdre_C_D)        0.062    15.259    uart_inst/uart_rx_inst/out_reg[996]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -39.132    
  -------------------------------------------------------------------
                         slack                                -23.872    

Slack (VIOLATED) :        -23.869ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[993]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.939ns  (logic 30.518ns (89.921%)  route 3.421ns (10.079%))
  Logic Levels:           249  (CARRY4=249)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.795 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.795    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.129 r  uart_inst/uart_rx_inst/out_reg[992]_i_1/O[1]
                         net (fo=1, routed)           0.000    39.129    uart_inst/uart_rx_inst/out_reg[992]_i_1_n_6
    SLICE_X3Y147         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[993]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.681    15.052    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[993]/C
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X3Y147         FDRE (Setup_fdre_C_D)        0.062    15.259    uart_inst/uart_rx_inst/out_reg[993]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -39.129    
  -------------------------------------------------------------------
                         slack                                -23.869    

Slack (VIOLATED) :        -23.848ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[995]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.918ns  (logic 30.497ns (89.914%)  route 3.421ns (10.086%))
  Logic Levels:           249  (CARRY4=249)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.795 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.795    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.108 r  uart_inst/uart_rx_inst/out_reg[992]_i_1/O[3]
                         net (fo=1, routed)           0.000    39.108    uart_inst/uart_rx_inst/out_reg[992]_i_1_n_4
    SLICE_X3Y147         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[995]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.681    15.052    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[995]/C
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X3Y147         FDRE (Setup_fdre_C_D)        0.062    15.259    uart_inst/uart_rx_inst/out_reg[995]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -39.108    
  -------------------------------------------------------------------
                         slack                                -23.848    

Slack (VIOLATED) :        -23.774ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[994]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.844ns  (logic 30.423ns (89.892%)  route 3.421ns (10.108%))
  Logic Levels:           249  (CARRY4=249)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.795 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.795    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.034 r  uart_inst/uart_rx_inst/out_reg[992]_i_1/O[2]
                         net (fo=1, routed)           0.000    39.034    uart_inst/uart_rx_inst/out_reg[992]_i_1_n_5
    SLICE_X3Y147         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[994]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.681    15.052    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[994]/C
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X3Y147         FDRE (Setup_fdre_C_D)        0.062    15.259    uart_inst/uart_rx_inst/out_reg[994]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -39.034    
  -------------------------------------------------------------------
                         slack                                -23.774    

Slack (VIOLATED) :        -23.758ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[992]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.828ns  (logic 30.407ns (89.888%)  route 3.421ns (10.113%))
  Logic Levels:           249  (CARRY4=249)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.795 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.795    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.018 r  uart_inst/uart_rx_inst/out_reg[992]_i_1/O[0]
                         net (fo=1, routed)           0.000    39.018    uart_inst/uart_rx_inst/out_reg[992]_i_1_n_7
    SLICE_X3Y147         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.681    15.052    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[992]/C
                         clock pessimism              0.180    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X3Y147         FDRE (Setup_fdre_C_D)        0.062    15.259    uart_inst/uart_rx_inst/out_reg[992]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -39.018    
  -------------------------------------------------------------------
                         slack                                -23.758    

Slack (VIOLATED) :        -23.756ns  (required time - arrival time)
  Source:                 uart_inst/uart_rx_inst/out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[989]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.825ns  (logic 30.404ns (89.887%)  route 3.421ns (10.113%))
  Logic Levels:           248  (CARRY4=248)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.638     5.190    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_inst/uart_rx_inst/out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  uart_inst/uart_rx_inst/out_reg[1]_replica/Q
                         net (fo=1, routed)           0.311     5.956    uart_inst/uart_rx_inst/out_reg[1]_repN
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.613 r  uart_inst/uart_rx_inst/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.613    uart_inst/uart_rx_inst/out_reg[0]_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.730 r  uart_inst/uart_rx_inst/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.730    uart_inst/uart_rx_inst/out_reg[4]_i_1_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.847 r  uart_inst/uart_rx_inst/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    uart_inst/uart_rx_inst/out_reg[8]_i_1_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  uart_inst/uart_rx_inst/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    uart_inst/uart_rx_inst/out_reg[12]_i_1_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  uart_inst/uart_rx_inst/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    uart_inst/uart_rx_inst/out_reg[16]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  uart_inst/uart_rx_inst/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.198    uart_inst/uart_rx_inst/out_reg[20]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  uart_inst/uart_rx_inst/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    uart_inst/uart_rx_inst/out_reg[24]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  uart_inst/uart_rx_inst/out_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    uart_inst/uart_rx_inst/out_reg[28]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  uart_inst/uart_rx_inst/out_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    uart_inst/uart_rx_inst/out_reg[32]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  uart_inst/uart_rx_inst/out_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    uart_inst/uart_rx_inst/out_reg[36]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.783 r  uart_inst/uart_rx_inst/out_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    uart_inst/uart_rx_inst/out_reg[40]_i_1_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.900 r  uart_inst/uart_rx_inst/out_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    uart_inst/uart_rx_inst/out_reg[44]_i_1_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.017 r  uart_inst/uart_rx_inst/out_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.017    uart_inst/uart_rx_inst/out_reg[48]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.134 r  uart_inst/uart_rx_inst/out_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    uart_inst/uart_rx_inst/out_reg[52]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.251 r  uart_inst/uart_rx_inst/out_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.251    uart_inst/uart_rx_inst/out_reg[56]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.368 r  uart_inst/uart_rx_inst/out_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    uart_inst/uart_rx_inst/out_reg[60]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.485 r  uart_inst/uart_rx_inst/out_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    uart_inst/uart_rx_inst/out_reg[64]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.602 r  uart_inst/uart_rx_inst/out_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.602    uart_inst/uart_rx_inst/out_reg[68]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.719 r  uart_inst/uart_rx_inst/out_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    uart_inst/uart_rx_inst/out_reg[72]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.836 r  uart_inst/uart_rx_inst/out_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.836    uart_inst/uart_rx_inst/out_reg[76]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.953 r  uart_inst/uart_rx_inst/out_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.953    uart_inst/uart_rx_inst/out_reg[80]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.070 r  uart_inst/uart_rx_inst/out_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.070    uart_inst/uart_rx_inst/out_reg[84]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.187 r  uart_inst/uart_rx_inst/out_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    uart_inst/uart_rx_inst/out_reg[88]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.304 r  uart_inst/uart_rx_inst/out_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.304    uart_inst/uart_rx_inst/out_reg[92]_i_1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.421 r  uart_inst/uart_rx_inst/out_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.430    uart_inst/uart_rx_inst/out_reg[96]_i_1_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.547 r  uart_inst/uart_rx_inst/out_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.547    uart_inst/uart_rx_inst/out_reg[100]_i_1_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.664 r  uart_inst/uart_rx_inst/out_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    uart_inst/uart_rx_inst/out_reg[104]_i_1_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.781 r  uart_inst/uart_rx_inst/out_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.781    uart_inst/uart_rx_inst/out_reg[108]_i_1_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.898 r  uart_inst/uart_rx_inst/out_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    uart_inst/uart_rx_inst/out_reg[112]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  uart_inst/uart_rx_inst/out_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.015    uart_inst/uart_rx_inst/out_reg[116]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  uart_inst/uart_rx_inst/out_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    uart_inst/uart_rx_inst/out_reg[120]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  uart_inst/uart_rx_inst/out_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    uart_inst/uart_rx_inst/out_reg[124]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  uart_inst/uart_rx_inst/out_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.366    uart_inst/uart_rx_inst/out_reg[128]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.483 r  uart_inst/uart_rx_inst/out_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    uart_inst/uart_rx_inst/out_reg[132]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.600 r  uart_inst/uart_rx_inst/out_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.600    uart_inst/uart_rx_inst/out_reg[136]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.717 r  uart_inst/uart_rx_inst/out_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.717    uart_inst/uart_rx_inst/out_reg[140]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.834 r  uart_inst/uart_rx_inst/out_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.834    uart_inst/uart_rx_inst/out_reg[144]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.951 r  uart_inst/uart_rx_inst/out_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.951    uart_inst/uart_rx_inst/out_reg[148]_i_1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  uart_inst/uart_rx_inst/out_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.068    uart_inst/uart_rx_inst/out_reg[152]_i_1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  uart_inst/uart_rx_inst/out_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.185    uart_inst/uart_rx_inst/out_reg[156]_i_1_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.302 r  uart_inst/uart_rx_inst/out_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.302    uart_inst/uart_rx_inst/out_reg[160]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.419 r  uart_inst/uart_rx_inst/out_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.419    uart_inst/uart_rx_inst/out_reg[164]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.536 r  uart_inst/uart_rx_inst/out_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.536    uart_inst/uart_rx_inst/out_reg[168]_i_1_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.653 r  uart_inst/uart_rx_inst/out_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.653    uart_inst/uart_rx_inst/out_reg[172]_i_1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  uart_inst/uart_rx_inst/out_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.770    uart_inst/uart_rx_inst/out_reg[176]_i_1_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  uart_inst/uart_rx_inst/out_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.887    uart_inst/uart_rx_inst/out_reg[180]_i_1_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.004 r  uart_inst/uart_rx_inst/out_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.004    uart_inst/uart_rx_inst/out_reg[184]_i_1_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.121 r  uart_inst/uart_rx_inst/out_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    uart_inst/uart_rx_inst/out_reg[188]_i_1_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.238 r  uart_inst/uart_rx_inst/out_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.238    uart_inst/uart_rx_inst/out_reg[192]_i_1_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.355 r  uart_inst/uart_rx_inst/out_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.356    uart_inst/uart_rx_inst/out_reg[196]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.473 r  uart_inst/uart_rx_inst/out_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.473    uart_inst/uart_rx_inst/out_reg[200]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.590 r  uart_inst/uart_rx_inst/out_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.590    uart_inst/uart_rx_inst/out_reg[204]_i_1_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.707 r  uart_inst/uart_rx_inst/out_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.707    uart_inst/uart_rx_inst/out_reg[208]_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.824 r  uart_inst/uart_rx_inst/out_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.824    uart_inst/uart_rx_inst/out_reg[212]_i_1_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.941 r  uart_inst/uart_rx_inst/out_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.941    uart_inst/uart_rx_inst/out_reg[216]_i_1_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.058 r  uart_inst/uart_rx_inst/out_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.058    uart_inst/uart_rx_inst/out_reg[220]_i_1_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.175 r  uart_inst/uart_rx_inst/out_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.175    uart_inst/uart_rx_inst/out_reg[224]_i_1_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.292 r  uart_inst/uart_rx_inst/out_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.292    uart_inst/uart_rx_inst/out_reg[228]_i_1_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.409 r  uart_inst/uart_rx_inst/out_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.409    uart_inst/uart_rx_inst/out_reg[232]_i_1_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.526 r  uart_inst/uart_rx_inst/out_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.526    uart_inst/uart_rx_inst/out_reg[236]_i_1_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.643 r  uart_inst/uart_rx_inst/out_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.643    uart_inst/uart_rx_inst/out_reg[240]_i_1_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.760 r  uart_inst/uart_rx_inst/out_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.760    uart_inst/uart_rx_inst/out_reg[244]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.877 r  uart_inst/uart_rx_inst/out_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.877    uart_inst/uart_rx_inst/out_reg[248]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.994 r  uart_inst/uart_rx_inst/out_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.994    uart_inst/uart_rx_inst/out_reg[252]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.111 r  uart_inst/uart_rx_inst/out_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.111    uart_inst/uart_rx_inst/out_reg[256]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.228 r  uart_inst/uart_rx_inst/out_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.228    uart_inst/uart_rx_inst/out_reg[260]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.345 r  uart_inst/uart_rx_inst/out_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.345    uart_inst/uart_rx_inst/out_reg[264]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.462 r  uart_inst/uart_rx_inst/out_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.462    uart_inst/uart_rx_inst/out_reg[268]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.579 r  uart_inst/uart_rx_inst/out_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.579    uart_inst/uart_rx_inst/out_reg[272]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.696 r  uart_inst/uart_rx_inst/out_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.696    uart_inst/uart_rx_inst/out_reg[276]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.813 r  uart_inst/uart_rx_inst/out_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    uart_inst/uart_rx_inst/out_reg[280]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.930 r  uart_inst/uart_rx_inst/out_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    uart_inst/uart_rx_inst/out_reg[284]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.047 r  uart_inst/uart_rx_inst/out_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.047    uart_inst/uart_rx_inst/out_reg[288]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.164 r  uart_inst/uart_rx_inst/out_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.164    uart_inst/uart_rx_inst/out_reg[292]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.281 r  uart_inst/uart_rx_inst/out_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.290    uart_inst/uart_rx_inst/out_reg[296]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.407 r  uart_inst/uart_rx_inst/out_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.407    uart_inst/uart_rx_inst/out_reg[300]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.524 r  uart_inst/uart_rx_inst/out_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.524    uart_inst/uart_rx_inst/out_reg[304]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.641 r  uart_inst/uart_rx_inst/out_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    uart_inst/uart_rx_inst/out_reg[308]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.758 r  uart_inst/uart_rx_inst/out_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.758    uart_inst/uart_rx_inst/out_reg[312]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.875 r  uart_inst/uart_rx_inst/out_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.875    uart_inst/uart_rx_inst/out_reg[316]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.992 r  uart_inst/uart_rx_inst/out_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    uart_inst/uart_rx_inst/out_reg[320]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.109 r  uart_inst/uart_rx_inst/out_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.109    uart_inst/uart_rx_inst/out_reg[324]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.226 r  uart_inst/uart_rx_inst/out_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.226    uart_inst/uart_rx_inst/out_reg[328]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.343 r  uart_inst/uart_rx_inst/out_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.343    uart_inst/uart_rx_inst/out_reg[332]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.460 r  uart_inst/uart_rx_inst/out_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.460    uart_inst/uart_rx_inst/out_reg[336]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.577 r  uart_inst/uart_rx_inst/out_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.577    uart_inst/uart_rx_inst/out_reg[340]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.694 r  uart_inst/uart_rx_inst/out_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.694    uart_inst/uart_rx_inst/out_reg[344]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.811 r  uart_inst/uart_rx_inst/out_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.811    uart_inst/uart_rx_inst/out_reg[348]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.928 r  uart_inst/uart_rx_inst/out_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    uart_inst/uart_rx_inst/out_reg[352]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.045 r  uart_inst/uart_rx_inst/out_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.045    uart_inst/uart_rx_inst/out_reg[356]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.162 r  uart_inst/uart_rx_inst/out_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.162    uart_inst/uart_rx_inst/out_reg[360]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.279 r  uart_inst/uart_rx_inst/out_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.279    uart_inst/uart_rx_inst/out_reg[364]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.396 r  uart_inst/uart_rx_inst/out_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.396    uart_inst/uart_rx_inst/out_reg[368]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.513 r  uart_inst/uart_rx_inst/out_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.513    uart_inst/uart_rx_inst/out_reg[372]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.630 r  uart_inst/uart_rx_inst/out_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.630    uart_inst/uart_rx_inst/out_reg[376]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.747 r  uart_inst/uart_rx_inst/out_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.747    uart_inst/uart_rx_inst/out_reg[380]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.864 r  uart_inst/uart_rx_inst/out_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.864    uart_inst/uart_rx_inst/out_reg[384]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.981 r  uart_inst/uart_rx_inst/out_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.981    uart_inst/uart_rx_inst/out_reg[388]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.098 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.215 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.216    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.333    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.450    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  uart_inst/uart_rx_inst/out_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.567    uart_inst/uart_rx_inst/out_reg[408]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  uart_inst/uart_rx_inst/out_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.684    uart_inst/uart_rx_inst/out_reg[412]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  uart_inst/uart_rx_inst/out_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.801    uart_inst/uart_rx_inst/out_reg[416]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  uart_inst/uart_rx_inst/out_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.918    uart_inst/uart_rx_inst/out_reg[420]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  uart_inst/uart_rx_inst/out_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    uart_inst/uart_rx_inst/out_reg[424]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.152 r  uart_inst/uart_rx_inst/out_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.152    uart_inst/uart_rx_inst/out_reg[428]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.269 r  uart_inst/uart_rx_inst/out_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.269    uart_inst/uart_rx_inst/out_reg[432]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.386 r  uart_inst/uart_rx_inst/out_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.386    uart_inst/uart_rx_inst/out_reg[436]_i_1_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  uart_inst/uart_rx_inst/out_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.503    uart_inst/uart_rx_inst/out_reg[440]_i_1_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  uart_inst/uart_rx_inst/out_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.620    uart_inst/uart_rx_inst/out_reg[444]_i_1_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  uart_inst/uart_rx_inst/out_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.737    uart_inst/uart_rx_inst/out_reg[448]_i_1_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  uart_inst/uart_rx_inst/out_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.854    uart_inst/uart_rx_inst/out_reg[452]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  uart_inst/uart_rx_inst/out_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.971    uart_inst/uart_rx_inst/out_reg[456]_i_1_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.088 r  uart_inst/uart_rx_inst/out_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.088    uart_inst/uart_rx_inst/out_reg[460]_i_1_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.205 r  uart_inst/uart_rx_inst/out_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.205    uart_inst/uart_rx_inst/out_reg[464]_i_1_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.322 r  uart_inst/uart_rx_inst/out_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.322    uart_inst/uart_rx_inst/out_reg[468]_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.439 r  uart_inst/uart_rx_inst/out_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.439    uart_inst/uart_rx_inst/out_reg[472]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.556 r  uart_inst/uart_rx_inst/out_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.556    uart_inst/uart_rx_inst/out_reg[476]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.673 r  uart_inst/uart_rx_inst/out_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.673    uart_inst/uart_rx_inst/out_reg[480]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.790 r  uart_inst/uart_rx_inst/out_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.790    uart_inst/uart_rx_inst/out_reg[484]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.907 r  uart_inst/uart_rx_inst/out_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.907    uart_inst/uart_rx_inst/out_reg[488]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.024 r  uart_inst/uart_rx_inst/out_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.024    uart_inst/uart_rx_inst/out_reg[492]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.141 r  uart_inst/uart_rx_inst/out_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.009    21.150    uart_inst/uart_rx_inst/out_reg[496]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.267 r  uart_inst/uart_rx_inst/out_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.267    uart_inst/uart_rx_inst/out_reg[500]_i_1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.384 r  uart_inst/uart_rx_inst/out_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.384    uart_inst/uart_rx_inst/out_reg[504]_i_1_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.501 r  uart_inst/uart_rx_inst/out_reg[508]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.501    uart_inst/uart_rx_inst/out_reg[508]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.618 r  uart_inst/uart_rx_inst/out_reg[512]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.618    uart_inst/uart_rx_inst/out_reg[512]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.735 r  uart_inst/uart_rx_inst/out_reg[516]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.735    uart_inst/uart_rx_inst/out_reg[516]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.852 r  uart_inst/uart_rx_inst/out_reg[520]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.852    uart_inst/uart_rx_inst/out_reg[520]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.969 r  uart_inst/uart_rx_inst/out_reg[524]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.969    uart_inst/uart_rx_inst/out_reg[524]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.086 r  uart_inst/uart_rx_inst/out_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.086    uart_inst/uart_rx_inst/out_reg[528]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.203 r  uart_inst/uart_rx_inst/out_reg[532]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.203    uart_inst/uart_rx_inst/out_reg[532]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.320 r  uart_inst/uart_rx_inst/out_reg[536]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.320    uart_inst/uart_rx_inst/out_reg[536]_i_1_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.437 r  uart_inst/uart_rx_inst/out_reg[540]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.437    uart_inst/uart_rx_inst/out_reg[540]_i_1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.554 r  uart_inst/uart_rx_inst/out_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.554    uart_inst/uart_rx_inst/out_reg[544]_i_1_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.671 r  uart_inst/uart_rx_inst/out_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.671    uart_inst/uart_rx_inst/out_reg[548]_i_1_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.788 r  uart_inst/uart_rx_inst/out_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.788    uart_inst/uart_rx_inst/out_reg[552]_i_1_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.905 r  uart_inst/uart_rx_inst/out_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.905    uart_inst/uart_rx_inst/out_reg[556]_i_1_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.022 r  uart_inst/uart_rx_inst/out_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.022    uart_inst/uart_rx_inst/out_reg[560]_i_1_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.139 r  uart_inst/uart_rx_inst/out_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    uart_inst/uart_rx_inst/out_reg[564]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.256 r  uart_inst/uart_rx_inst/out_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.256    uart_inst/uart_rx_inst/out_reg[568]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.373 r  uart_inst/uart_rx_inst/out_reg[572]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.373    uart_inst/uart_rx_inst/out_reg[572]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.490 r  uart_inst/uart_rx_inst/out_reg[576]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.490    uart_inst/uart_rx_inst/out_reg[576]_i_1_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.607 r  uart_inst/uart_rx_inst/out_reg[580]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.607    uart_inst/uart_rx_inst/out_reg[580]_i_1_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.724 r  uart_inst/uart_rx_inst/out_reg[584]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.724    uart_inst/uart_rx_inst/out_reg[584]_i_1_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.841 r  uart_inst/uart_rx_inst/out_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.841    uart_inst/uart_rx_inst/out_reg[588]_i_1_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.958 r  uart_inst/uart_rx_inst/out_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.958    uart_inst/uart_rx_inst/out_reg[592]_i_1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.075 r  uart_inst/uart_rx_inst/out_reg[596]_i_1/CO[3]
                         net (fo=1, routed)           3.062    27.137    uart_inst/uart_rx_inst/out_reg[596]_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.717 r  uart_inst/uart_rx_inst/out_reg[600]_i_1/CO[3]
                         net (fo=1, routed)           0.001    27.718    uart_inst/uart_rx_inst/out_reg[600]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.832 r  uart_inst/uart_rx_inst/out_reg[604]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.832    uart_inst/uart_rx_inst/out_reg[604]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.946 r  uart_inst/uart_rx_inst/out_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.946    uart_inst/uart_rx_inst/out_reg[608]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  uart_inst/uart_rx_inst/out_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.060    uart_inst/uart_rx_inst/out_reg[612]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  uart_inst/uart_rx_inst/out_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.174    uart_inst/uart_rx_inst/out_reg[616]_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  uart_inst/uart_rx_inst/out_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.288    uart_inst/uart_rx_inst/out_reg[620]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.402 r  uart_inst/uart_rx_inst/out_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.402    uart_inst/uart_rx_inst/out_reg[624]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.516 r  uart_inst/uart_rx_inst/out_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.516    uart_inst/uart_rx_inst/out_reg[628]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.630 r  uart_inst/uart_rx_inst/out_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.630    uart_inst/uart_rx_inst/out_reg[632]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.744 r  uart_inst/uart_rx_inst/out_reg[636]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.744    uart_inst/uart_rx_inst/out_reg[636]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.858 r  uart_inst/uart_rx_inst/out_reg[640]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.858    uart_inst/uart_rx_inst/out_reg[640]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.972 r  uart_inst/uart_rx_inst/out_reg[644]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.972    uart_inst/uart_rx_inst/out_reg[644]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.086 r  uart_inst/uart_rx_inst/out_reg[648]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.086    uart_inst/uart_rx_inst/out_reg[648]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.200 r  uart_inst/uart_rx_inst/out_reg[652]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.200    uart_inst/uart_rx_inst/out_reg[652]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.314 r  uart_inst/uart_rx_inst/out_reg[656]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.314    uart_inst/uart_rx_inst/out_reg[656]_i_1_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.428 r  uart_inst/uart_rx_inst/out_reg[660]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.428    uart_inst/uart_rx_inst/out_reg[660]_i_1_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.542 r  uart_inst/uart_rx_inst/out_reg[664]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.542    uart_inst/uart_rx_inst/out_reg[664]_i_1_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.656 r  uart_inst/uart_rx_inst/out_reg[668]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.656    uart_inst/uart_rx_inst/out_reg[668]_i_1_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.770 r  uart_inst/uart_rx_inst/out_reg[672]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.770    uart_inst/uart_rx_inst/out_reg[672]_i_1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.884 r  uart_inst/uart_rx_inst/out_reg[676]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.884    uart_inst/uart_rx_inst/out_reg[676]_i_1_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.998 r  uart_inst/uart_rx_inst/out_reg[680]_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.998    uart_inst/uart_rx_inst/out_reg[680]_i_1_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  uart_inst/uart_rx_inst/out_reg[684]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.112    uart_inst/uart_rx_inst/out_reg[684]_i_1_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.226 r  uart_inst/uart_rx_inst/out_reg[688]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.226    uart_inst/uart_rx_inst/out_reg[688]_i_1_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.340 r  uart_inst/uart_rx_inst/out_reg[692]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.340    uart_inst/uart_rx_inst/out_reg[692]_i_1_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.454 r  uart_inst/uart_rx_inst/out_reg[696]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.454    uart_inst/uart_rx_inst/out_reg[696]_i_1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  uart_inst/uart_rx_inst/out_reg[700]_i_1/CO[3]
                         net (fo=1, routed)           0.009    30.577    uart_inst/uart_rx_inst/out_reg[700]_i_1_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.691 r  uart_inst/uart_rx_inst/out_reg[704]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.691    uart_inst/uart_rx_inst/out_reg[704]_i_1_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.805 r  uart_inst/uart_rx_inst/out_reg[708]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.805    uart_inst/uart_rx_inst/out_reg[708]_i_1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.919 r  uart_inst/uart_rx_inst/out_reg[712]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.919    uart_inst/uart_rx_inst/out_reg[712]_i_1_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.033 r  uart_inst/uart_rx_inst/out_reg[716]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.033    uart_inst/uart_rx_inst/out_reg[716]_i_1_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.147 r  uart_inst/uart_rx_inst/out_reg[720]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.147    uart_inst/uart_rx_inst/out_reg[720]_i_1_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.261 r  uart_inst/uart_rx_inst/out_reg[724]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.261    uart_inst/uart_rx_inst/out_reg[724]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.375 r  uart_inst/uart_rx_inst/out_reg[728]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.375    uart_inst/uart_rx_inst/out_reg[728]_i_1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.489 r  uart_inst/uart_rx_inst/out_reg[732]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.489    uart_inst/uart_rx_inst/out_reg[732]_i_1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.603 r  uart_inst/uart_rx_inst/out_reg[736]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.603    uart_inst/uart_rx_inst/out_reg[736]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  uart_inst/uart_rx_inst/out_reg[740]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.717    uart_inst/uart_rx_inst/out_reg[740]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.831 r  uart_inst/uart_rx_inst/out_reg[744]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.831    uart_inst/uart_rx_inst/out_reg[744]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.945 r  uart_inst/uart_rx_inst/out_reg[748]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.945    uart_inst/uart_rx_inst/out_reg[748]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.059 r  uart_inst/uart_rx_inst/out_reg[752]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.059    uart_inst/uart_rx_inst/out_reg[752]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.173 r  uart_inst/uart_rx_inst/out_reg[756]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.173    uart_inst/uart_rx_inst/out_reg[756]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.287 r  uart_inst/uart_rx_inst/out_reg[760]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.287    uart_inst/uart_rx_inst/out_reg[760]_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.401 r  uart_inst/uart_rx_inst/out_reg[764]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.401    uart_inst/uart_rx_inst/out_reg[764]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.515 r  uart_inst/uart_rx_inst/out_reg[768]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    uart_inst/uart_rx_inst/out_reg[768]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  uart_inst/uart_rx_inst/out_reg[772]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    uart_inst/uart_rx_inst/out_reg[772]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  uart_inst/uart_rx_inst/out_reg[776]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    uart_inst/uart_rx_inst/out_reg[776]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.857 r  uart_inst/uart_rx_inst/out_reg[780]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.857    uart_inst/uart_rx_inst/out_reg[780]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.971 r  uart_inst/uart_rx_inst/out_reg[784]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.971    uart_inst/uart_rx_inst/out_reg[784]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.085 r  uart_inst/uart_rx_inst/out_reg[788]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.085    uart_inst/uart_rx_inst/out_reg[788]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.199 r  uart_inst/uart_rx_inst/out_reg[792]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.199    uart_inst/uart_rx_inst/out_reg[792]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.313 r  uart_inst/uart_rx_inst/out_reg[796]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.313    uart_inst/uart_rx_inst/out_reg[796]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.427 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001    33.428    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.542    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.656    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  uart_inst/uart_rx_inst/out_reg[812]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.770    uart_inst/uart_rx_inst/out_reg[812]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.884 r  uart_inst/uart_rx_inst/out_reg[816]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.884    uart_inst/uart_rx_inst/out_reg[816]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.998 r  uart_inst/uart_rx_inst/out_reg[820]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.998    uart_inst/uart_rx_inst/out_reg[820]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.112 r  uart_inst/uart_rx_inst/out_reg[824]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.112    uart_inst/uart_rx_inst/out_reg[824]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.226 r  uart_inst/uart_rx_inst/out_reg[828]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.226    uart_inst/uart_rx_inst/out_reg[828]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.340 r  uart_inst/uart_rx_inst/out_reg[832]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.340    uart_inst/uart_rx_inst/out_reg[832]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.454 r  uart_inst/uart_rx_inst/out_reg[836]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.454    uart_inst/uart_rx_inst/out_reg[836]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.568 r  uart_inst/uart_rx_inst/out_reg[840]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.568    uart_inst/uart_rx_inst/out_reg[840]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.682 r  uart_inst/uart_rx_inst/out_reg[844]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.682    uart_inst/uart_rx_inst/out_reg[844]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  uart_inst/uart_rx_inst/out_reg[848]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.796    uart_inst/uart_rx_inst/out_reg[848]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.910 r  uart_inst/uart_rx_inst/out_reg[852]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.910    uart_inst/uart_rx_inst/out_reg[852]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.024 r  uart_inst/uart_rx_inst/out_reg[856]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.024    uart_inst/uart_rx_inst/out_reg[856]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.138 r  uart_inst/uart_rx_inst/out_reg[860]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.138    uart_inst/uart_rx_inst/out_reg[860]_i_1_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.252 r  uart_inst/uart_rx_inst/out_reg[864]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.252    uart_inst/uart_rx_inst/out_reg[864]_i_1_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.366 r  uart_inst/uart_rx_inst/out_reg[868]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.366    uart_inst/uart_rx_inst/out_reg[868]_i_1_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.480 r  uart_inst/uart_rx_inst/out_reg[872]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.480    uart_inst/uart_rx_inst/out_reg[872]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.594 r  uart_inst/uart_rx_inst/out_reg[876]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.594    uart_inst/uart_rx_inst/out_reg[876]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.708 r  uart_inst/uart_rx_inst/out_reg[880]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.708    uart_inst/uart_rx_inst/out_reg[880]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.822 r  uart_inst/uart_rx_inst/out_reg[884]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.822    uart_inst/uart_rx_inst/out_reg[884]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.936 r  uart_inst/uart_rx_inst/out_reg[888]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.936    uart_inst/uart_rx_inst/out_reg[888]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.050 r  uart_inst/uart_rx_inst/out_reg[892]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.050    uart_inst/uart_rx_inst/out_reg[892]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.164 r  uart_inst/uart_rx_inst/out_reg[896]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.164    uart_inst/uart_rx_inst/out_reg[896]_i_1_n_0
    SLICE_X3Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.278 r  uart_inst/uart_rx_inst/out_reg[900]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.287    uart_inst/uart_rx_inst/out_reg[900]_i_1_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.401 r  uart_inst/uart_rx_inst/out_reg[904]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.401    uart_inst/uart_rx_inst/out_reg[904]_i_1_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.515 r  uart_inst/uart_rx_inst/out_reg[908]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.515    uart_inst/uart_rx_inst/out_reg[908]_i_1_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.629 r  uart_inst/uart_rx_inst/out_reg[912]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.629    uart_inst/uart_rx_inst/out_reg[912]_i_1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.743 r  uart_inst/uart_rx_inst/out_reg[916]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.743    uart_inst/uart_rx_inst/out_reg[916]_i_1_n_0
    SLICE_X3Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.857 r  uart_inst/uart_rx_inst/out_reg[920]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.857    uart_inst/uart_rx_inst/out_reg[920]_i_1_n_0
    SLICE_X3Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.971 r  uart_inst/uart_rx_inst/out_reg[924]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.971    uart_inst/uart_rx_inst/out_reg[924]_i_1_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  uart_inst/uart_rx_inst/out_reg[928]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.085    uart_inst/uart_rx_inst/out_reg[928]_i_1_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  uart_inst/uart_rx_inst/out_reg[932]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.199    uart_inst/uart_rx_inst/out_reg[932]_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  uart_inst/uart_rx_inst/out_reg[936]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.313    uart_inst/uart_rx_inst/out_reg[936]_i_1_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.427 r  uart_inst/uart_rx_inst/out_reg[940]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.427    uart_inst/uart_rx_inst/out_reg[940]_i_1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.541 r  uart_inst/uart_rx_inst/out_reg[944]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.541    uart_inst/uart_rx_inst/out_reg[944]_i_1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.655 r  uart_inst/uart_rx_inst/out_reg[948]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.655    uart_inst/uart_rx_inst/out_reg[948]_i_1_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.769 r  uart_inst/uart_rx_inst/out_reg[952]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.769    uart_inst/uart_rx_inst/out_reg[952]_i_1_n_0
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.883 r  uart_inst/uart_rx_inst/out_reg[956]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.883    uart_inst/uart_rx_inst/out_reg[956]_i_1_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.997 r  uart_inst/uart_rx_inst/out_reg[960]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.997    uart_inst/uart_rx_inst/out_reg[960]_i_1_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.111 r  uart_inst/uart_rx_inst/out_reg[964]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.111    uart_inst/uart_rx_inst/out_reg[964]_i_1_n_0
    SLICE_X3Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.225 r  uart_inst/uart_rx_inst/out_reg[968]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.225    uart_inst/uart_rx_inst/out_reg[968]_i_1_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.339 r  uart_inst/uart_rx_inst/out_reg[972]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.339    uart_inst/uart_rx_inst/out_reg[972]_i_1_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.453 r  uart_inst/uart_rx_inst/out_reg[976]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.453    uart_inst/uart_rx_inst/out_reg[976]_i_1_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.567 r  uart_inst/uart_rx_inst/out_reg[980]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.567    uart_inst/uart_rx_inst/out_reg[980]_i_1_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.681 r  uart_inst/uart_rx_inst/out_reg[984]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.681    uart_inst/uart_rx_inst/out_reg[984]_i_1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.015 r  uart_inst/uart_rx_inst/out_reg[988]_i_1/O[1]
                         net (fo=1, routed)           0.000    39.015    uart_inst/uart_rx_inst/out_reg[988]_i_1_n_6
    SLICE_X3Y146         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[989]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        1.680    15.051    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y146         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[989]/C
                         clock pessimism              0.180    15.232    
                         clock uncertainty           -0.035    15.196    
    SLICE_X3Y146         FDRE (Setup_fdre_C_D)        0.062    15.258    uart_inst/uart_rx_inst/out_reg[989]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -39.015    
  -------------------------------------------------------------------
                         slack                                -23.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[800]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[804]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[800]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  uart_inst/uart_rx_inst/out_reg[800]/Q
                         net (fo=2, routed)           0.117     1.764    uart_inst/uart_rx_inst/out_reg[800]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[804]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[804]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.963    uart_inst/uart_rx_inst/out_reg[804]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[394]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.413ns (76.138%)  route 0.129ns (23.862%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[394]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart_inst/uart_rx_inst/out_reg[394]/Q
                         net (fo=2, routed)           0.129     1.798    uart_inst/uart_rx_inst/out_reg[394]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.994 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.048 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.048    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[400]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.992    uart_inst/uart_rx_inst/out_reg[400]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[800]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[806]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[800]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  uart_inst/uart_rx_inst/out_reg[800]/Q
                         net (fo=2, routed)           0.117     1.764    uart_inst/uart_rx_inst/out_reg[800]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[806]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[806]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.963    uart_inst/uart_rx_inst/out_reg[806]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[394]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[402]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.426ns (76.696%)  route 0.129ns (23.304%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[394]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart_inst/uart_rx_inst/out_reg[394]/Q
                         net (fo=2, routed)           0.129     1.798    uart_inst/uart_rx_inst/out_reg[394]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.994 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.061 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.061    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[402]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[402]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.992    uart_inst/uart_rx_inst/out_reg[402]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[800]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[805]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[800]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  uart_inst/uart_rx_inst/out_reg[800]/Q
                         net (fo=2, routed)           0.117     1.764    uart_inst/uart_rx_inst/out_reg[800]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.051    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[805]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[805]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.963    uart_inst/uart_rx_inst/out_reg[805]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[800]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[807]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[800]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  uart_inst/uart_rx_inst/out_reg[800]/Q
                         net (fo=2, routed)           0.117     1.764    uart_inst/uart_rx_inst/out_reg[800]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[807]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[807]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.963    uart_inst/uart_rx_inst/out_reg[807]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[800]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[808]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[800]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  uart_inst/uart_rx_inst/out_reg[800]/Q
                         net (fo=2, routed)           0.117     1.764    uart_inst/uart_rx_inst/out_reg[800]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.961 r  uart_inst/uart_rx_inst/out_reg[800]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    uart_inst/uart_rx_inst/out_reg[800]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  uart_inst/uart_rx_inst/out_reg[804]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.000    uart_inst/uart_rx_inst/out_reg[804]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.054 r  uart_inst/uart_rx_inst/out_reg[808]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.054    uart_inst/uart_rx_inst/out_reg[808]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[808]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[808]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.963    uart_inst/uart_rx_inst/out_reg[808]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[394]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[401]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.449ns (77.623%)  route 0.129ns (22.377%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[394]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart_inst/uart_rx_inst/out_reg[394]/Q
                         net (fo=2, routed)           0.129     1.798    uart_inst/uart_rx_inst/out_reg[394]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.994 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.084 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.084    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[401]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[401]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.992    uart_inst/uart_rx_inst/out_reg[401]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[394]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.451ns (77.700%)  route 0.129ns (22.300%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[394]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart_inst/uart_rx_inst/out_reg[394]/Q
                         net (fo=2, routed)           0.129     1.798    uart_inst/uart_rx_inst/out_reg[394]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.994 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.086 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.086    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[403]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.992    uart_inst/uart_rx_inst/out_reg[403]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_inst/out_reg[394]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_inst/out_reg[404]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.453ns (77.776%)  route 0.129ns (22.224%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.592     1.505    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart_inst/uart_rx_inst/out_reg[394]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart_inst/uart_rx_inst/out_reg[394]/Q
                         net (fo=2, routed)           0.129     1.798    uart_inst/uart_rx_inst/out_reg[394]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  uart_inst/uart_rx_inst/out_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.954    uart_inst/uart_rx_inst/out_reg[392]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.994 r  uart_inst/uart_rx_inst/out_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.995    uart_inst/uart_rx_inst/out_reg[396]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.035 r  uart_inst/uart_rx_inst/out_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.035    uart_inst/uart_rx_inst/out_reg[400]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.088 r  uart_inst/uart_rx_inst/out_reg[404]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.088    uart_inst/uart_rx_inst/out_reg[404]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[404]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    s_axi_aclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=1086, routed)        0.949     2.107    uart_inst/uart_rx_inst/s_axi_aclk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  uart_inst/uart_rx_inst/out_reg[404]/C
                         clock pessimism             -0.250     1.858    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.992    uart_inst/uart_rx_inst/out_reg[404]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { s_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  s_axi_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     input_axis_tdata_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     input_axis_tdata_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     input_axis_tdata_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     input_axis_tdata_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     input_axis_tdata_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     input_axis_tdata_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     input_axis_tdata_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     input_axis_tdata_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     input_axis_tvalid_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     input_axis_tdata_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     input_axis_tdata_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     input_axis_tdata_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     input_axis_tdata_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     input_axis_tdata_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     input_axis_tdata_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     input_axis_tdata_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     input_axis_tdata_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3      uart_inst/uart_rx_inst/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4      uart_inst/uart_rx_inst/out_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     uart_inst/uart_rx_inst/out_reg[152]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     uart_inst/uart_rx_inst/out_reg[153]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     uart_inst/uart_rx_inst/out_reg[154]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     uart_inst/uart_rx_inst/out_reg[155]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     uart_inst/uart_rx_inst/out_reg[156]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     uart_inst/uart_rx_inst/out_reg[157]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     uart_inst/uart_rx_inst/out_reg[158]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     uart_inst/uart_rx_inst/out_reg[159]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3      uart_inst/uart_rx_inst/out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     uart_inst/uart_rx_inst/out_reg[160]/C



