{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698156105218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698156105218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 11:01:45 2023 " "Processing started: Tue Oct 24 11:01:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698156105218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698156105218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698156105218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698156105378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698156105378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 2 2 " "Found 2 design units, including 2 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Codificador " "Found entity 1: Codificador" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698156109207 ""} { "Info" "ISGN_ENTITY_NAME" "2 Display " "Found entity 2: Display" {  } { { "Verilog1.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/Verilog1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698156109207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698156109207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE2_115.v 1 1 " "Using design file DE2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698156109226 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698156109226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 DE2_115.v(32) " "Verilog HDL error at DE2_115.v(32): object \"HEX1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/DE2_115.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698156109226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX2 DE2_115.v(33) " "Verilog HDL error at DE2_115.v(33): object \"HEX2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/DE2_115.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698156109226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 DE2_115.v(34) " "Verilog HDL error at DE2_115.v(34): object \"HEX3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/DE2_115.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698156109226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX4 DE2_115.v(35) " "Verilog HDL error at DE2_115.v(35): object \"HEX4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/DE2_115.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698156109226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX5 DE2_115.v(36) " "Verilog HDL error at DE2_115.v(36): object \"HEX5\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/DE2_115.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698156109226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX6 DE2_115.v(37) " "Verilog HDL error at DE2_115.v(37): object \"HEX6\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/DE2_115.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698156109226 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX7 DE2_115.v(38) " "Verilog HDL error at DE2_115.v(38): object \"HEX7\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115.v" "" { Text "/home/gabriel/Documentos/myWorkspace/UFV - Ciência da Computação/CCF 251 - Introdução Aos Sistemas Lógicos Digitais/Trabalho Prático 01 - Circuitos Combinacionais/FPGA/DE2_115.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698156109226 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698156109253 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 24 11:01:49 2023 " "Processing ended: Tue Oct 24 11:01:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698156109253 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698156109253 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698156109253 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698156109253 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698156109818 ""}
