// Seed: 1570744766
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic id_2;
  logic id_3;
  type_6(
      1 == 1'd0, id_1, 1 + id_1, 1
  );
endmodule
