[2021-09-09 10:07:43,614]mapper_test.py:79:[INFO]: run case "max"
[2021-09-09 10:07:43,614]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:46,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; ".

Peak memory: 16015360 bytes

[2021-09-09 10:07:46,763]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:46,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 36139008 bytes

[2021-09-09 10:07:46,977]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-09 10:07:46,977]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:47,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1082
score:100
	Report mapping result:
		klut_size()     :1596
		klut.num_gates():1082
		max delay       :51
		max area        :1082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :82
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :1000
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 19824640 bytes

[2021-09-09 10:07:47,273]mapper_test.py:220:[INFO]: area: 1082 level: 51
[2021-09-09 12:10:17,008]mapper_test.py:79:[INFO]: run case "max"
[2021-09-09 12:10:17,008]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:20,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; ".

Peak memory: 15851520 bytes

[2021-09-09 12:10:20,379]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:20,590]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 36171776 bytes

[2021-09-09 12:10:20,601]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-09 12:10:20,601]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:23,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:79
	current map manager:
		current min nodes:3345
		current min depth:79
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1934
score:100
	Report mapping result:
		klut_size()     :2448
		klut.num_gates():1934
		max delay       :28
		max area        :1934
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :1762
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 50401280 bytes

[2021-09-09 12:10:23,967]mapper_test.py:220:[INFO]: area: 1934 level: 28
[2021-09-09 13:39:52,111]mapper_test.py:79:[INFO]: run case "max"
[2021-09-09 13:39:52,112]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:55,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; ".

Peak memory: 15622144 bytes

[2021-09-09 13:39:55,307]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:55,510]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 36130816 bytes

[2021-09-09 13:39:55,521]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-09 13:39:55,521]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:58,703]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:79
	current map manager:
		current min nodes:3345
		current min depth:79
process set_nodes_refs()
process derive_final_mapping()
delay:52
area :1429
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1928
score:100
	Report mapping result:
		klut_size()     :2442
		klut.num_gates():1928
		max delay       :28
		max area        :1928
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :1756
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 50438144 bytes

[2021-09-09 13:39:58,703]mapper_test.py:220:[INFO]: area: 1928 level: 28
[2021-09-09 15:11:03,429]mapper_test.py:79:[INFO]: run case "max"
[2021-09-09 15:11:03,430]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:11:03,430]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:11:03,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.02 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 36036608 bytes

[2021-09-09 15:11:03,700]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-09 15:11:03,701]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:11:07,206]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:79
	current map manager:
		current min nodes:3345
		current min depth:79
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1694
score:100
	Report mapping result:
		klut_size()     :2208
		klut.num_gates():1694
		max delay       :28
		max area        :1694
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :211
		LUT fanins:3	 numbers :569
		LUT fanins:4	 numbers :914
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 50204672 bytes

[2021-09-09 15:11:07,207]mapper_test.py:220:[INFO]: area: 1694 level: 28
[2021-09-09 15:40:07,718]mapper_test.py:79:[INFO]: run case "max"
[2021-09-09 15:40:07,718]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:07,718]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:07,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.07 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35885056 bytes

[2021-09-09 15:40:07,951]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-09 15:40:07,952]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:11,431]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:79
	current map manager:
		current min nodes:3345
		current min depth:79
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1694
score:100
	Report mapping result:
		klut_size()     :2208
		klut.num_gates():1694
		max delay       :28
		max area        :1694
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :211
		LUT fanins:3	 numbers :569
		LUT fanins:4	 numbers :914
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 50274304 bytes

[2021-09-09 15:40:11,432]mapper_test.py:220:[INFO]: area: 1694 level: 28
[2021-09-09 16:18:11,087]mapper_test.py:79:[INFO]: run case "max"
[2021-09-09 16:18:11,087]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:11,088]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:11,307]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.07 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35880960 bytes

[2021-09-09 16:18:11,318]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-09 16:18:11,318]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:14,861]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:79
	current map manager:
		current min nodes:3345
		current min depth:79
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1694
score:100
	Report mapping result:
		klut_size()     :2208
		klut.num_gates():1694
		max delay       :28
		max area        :1694
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :211
		LUT fanins:3	 numbers :569
		LUT fanins:4	 numbers :914
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 50278400 bytes

[2021-09-09 16:18:14,862]mapper_test.py:220:[INFO]: area: 1694 level: 28
[2021-09-09 16:52:56,994]mapper_test.py:79:[INFO]: run case "max"
[2021-09-09 16:52:56,995]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:56,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:57,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.02 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.02 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
Total time =     0.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35905536 bytes

[2021-09-09 16:52:57,281]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-09 16:52:57,282]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:53:00,800]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:79
	current map manager:
		current min nodes:3345
		current min depth:79
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1694
score:100
	Report mapping result:
		klut_size()     :2208
		klut.num_gates():1694
		max delay       :28
		max area        :1694
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :211
		LUT fanins:3	 numbers :569
		LUT fanins:4	 numbers :914
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 50364416 bytes

[2021-09-09 16:53:00,801]mapper_test.py:220:[INFO]: area: 1694 level: 28
[2021-09-09 17:29:15,811]mapper_test.py:79:[INFO]: run case "max"
[2021-09-09 17:29:15,811]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:15,811]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:16,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.08 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35676160 bytes

[2021-09-09 17:29:16,076]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-09 17:29:16,076]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:19,554]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:79
	current map manager:
		current min nodes:3345
		current min depth:79
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1694
score:100
	Report mapping result:
		klut_size()     :2208
		klut.num_gates():1694
		max delay       :28
		max area        :1694
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :211
		LUT fanins:3	 numbers :569
		LUT fanins:4	 numbers :914
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 50532352 bytes

[2021-09-09 17:29:19,555]mapper_test.py:220:[INFO]: area: 1694 level: 28
[2021-09-13 23:33:32,557]mapper_test.py:79:[INFO]: run case "max"
[2021-09-13 23:33:32,558]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:32,558]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:32,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.07 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35332096 bytes

[2021-09-13 23:33:32,811]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-13 23:33:32,811]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:35,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:59
	current map manager:
		current min nodes:3345
		current min depth:59
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:22
area :2434
score:100
	Report mapping result:
		klut_size()     :2948
		klut.num_gates():2434
		max delay       :22
		max area        :2434
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :654
		LUT fanins:3	 numbers :730
		LUT fanins:4	 numbers :1050
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 38670336 bytes

[2021-09-13 23:33:35,646]mapper_test.py:220:[INFO]: area: 2434 level: 22
[2021-09-13 23:43:00,577]mapper_test.py:79:[INFO]: run case "max"
[2021-09-13 23:43:00,577]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:00,577]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:00,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.02 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.02 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
Total time =     0.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35516416 bytes

[2021-09-13 23:43:00,850]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-13 23:43:00,850]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:01,136]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 18944000 bytes

[2021-09-13 23:43:01,136]mapper_test.py:220:[INFO]: area: 1084 level: 51
[2021-09-14 09:03:35,670]mapper_test.py:79:[INFO]: run case "max"
[2021-09-14 09:03:35,670]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:35,671]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:35,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35659776 bytes

[2021-09-14 09:03:35,878]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-14 09:03:35,878]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:38,896]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:79
	current map manager:
		current min nodes:3345
		current min depth:79
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1694
score:100
	Report mapping result:
		klut_size()     :2208
		klut.num_gates():1694
		max delay       :28
		max area        :1694
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :211
		LUT fanins:3	 numbers :569
		LUT fanins:4	 numbers :914
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 50405376 bytes

[2021-09-14 09:03:38,897]mapper_test.py:220:[INFO]: area: 1694 level: 28
[2021-09-14 09:21:58,516]mapper_test.py:79:[INFO]: run case "max"
[2021-09-14 09:21:58,517]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:58,517]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:58,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35749888 bytes

[2021-09-14 09:21:58,731]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-14 09:21:58,732]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:59,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 19947520 bytes

[2021-09-14 09:21:59,020]mapper_test.py:220:[INFO]: area: 1084 level: 51
[2021-09-15 15:36:33,578]mapper_test.py:79:[INFO]: run case "max"
[2021-09-15 15:36:33,578]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:33,579]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:33,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35627008 bytes

[2021-09-15 15:36:33,768]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-15 15:36:33,768]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:36,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:105
	current map manager:
		current min nodes:3345
		current min depth:105
	current map manager:
		current min nodes:3345
		current min depth:61
	current map manager:
		current min nodes:3345
		current min depth:61
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:22
area :2034
score:100
	Report mapping result:
		klut_size()     :2548
		klut.num_gates():2034
		max delay       :22
		max area        :2034
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :602
		LUT fanins:4	 numbers :1047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 31830016 bytes

[2021-09-15 15:36:36,403]mapper_test.py:220:[INFO]: area: 2034 level: 22
[2021-09-15 15:55:15,499]mapper_test.py:79:[INFO]: run case "max"
[2021-09-15 15:55:15,499]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:15,500]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:15,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35475456 bytes

[2021-09-15 15:55:15,688]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-15 15:55:15,688]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:15,939]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 10981376 bytes

[2021-09-15 15:55:15,940]mapper_test.py:220:[INFO]: area: 1084 level: 51
[2021-09-18 14:06:59,669]mapper_test.py:79:[INFO]: run case "max"
[2021-09-18 14:06:59,670]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:59,670]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:59,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35790848 bytes

[2021-09-18 14:06:59,859]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-18 14:06:59,859]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:07:02,509]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:81
	current map manager:
		current min nodes:3345
		current min depth:81
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :2718
score:100
	Report mapping result:
		klut_size()     :3232
		klut.num_gates():2718
		max delay       :29
		max area        :2718
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :834
		LUT fanins:3	 numbers :716
		LUT fanins:4	 numbers :1168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 39616512 bytes

[2021-09-18 14:07:02,509]mapper_test.py:220:[INFO]: area: 2718 level: 29
[2021-09-18 16:31:31,309]mapper_test.py:79:[INFO]: run case "max"
[2021-09-18 16:31:31,310]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:31,310]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:31,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35479552 bytes

[2021-09-18 16:31:31,503]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-18 16:31:31,503]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:34,178]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:81
	current map manager:
		current min nodes:3345
		current min depth:81
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :2718
score:100
	Report mapping result:
		klut_size()     :3232
		klut.num_gates():2718
		max delay       :29
		max area        :2718
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :834
		LUT fanins:3	 numbers :716
		LUT fanins:4	 numbers :1168
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 28139520 bytes

[2021-09-18 16:31:34,178]mapper_test.py:220:[INFO]: area: 2718 level: 29
[2021-09-22 09:00:39,822]mapper_test.py:79:[INFO]: run case "max"
[2021-09-22 09:00:39,823]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:39,823]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:40,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35639296 bytes

[2021-09-22 09:00:40,011]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-22 09:00:40,011]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:41,444]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	Report mapping result:
		klut_size()     :1953
		klut.num_gates():1439
		max delay       :37
		max area        :1439
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :372
		LUT fanins:3	 numbers :278
		LUT fanins:4	 numbers :789
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 18530304 bytes

[2021-09-22 09:00:41,445]mapper_test.py:220:[INFO]: area: 1439 level: 37
[2021-09-22 11:30:11,072]mapper_test.py:79:[INFO]: run case "max"
[2021-09-22 11:30:11,072]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:11,073]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:11,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35446784 bytes

[2021-09-22 11:30:11,271]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-22 11:30:11,271]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:13,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:78
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :2313
score:100
	Report mapping result:
		klut_size()     :2827
		klut.num_gates():2313
		max delay       :28
		max area        :2313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :458
		LUT fanins:3	 numbers :801
		LUT fanins:4	 numbers :1054
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 25915392 bytes

[2021-09-22 11:30:13,907]mapper_test.py:220:[INFO]: area: 2313 level: 28
[2021-09-23 16:49:26,602]mapper_test.py:79:[INFO]: run case "max"
[2021-09-23 16:49:26,602]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:26,603]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:26,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.07 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35598336 bytes

[2021-09-23 16:49:26,842]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-23 16:49:26,843]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:29,741]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
balancing!
	current map manager:
		current min nodes:3345
		current min depth:104
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:104
balancing!
	current map manager:
		current min nodes:3345
		current min depth:78
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :2313
score:100
	Report mapping result:
		klut_size()     :2827
		klut.num_gates():2313
		max delay       :28
		max area        :2313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :458
		LUT fanins:3	 numbers :801
		LUT fanins:4	 numbers :1054
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 21381120 bytes

[2021-09-23 16:49:29,741]mapper_test.py:220:[INFO]: area: 2313 level: 28
[2021-09-23 17:12:16,412]mapper_test.py:79:[INFO]: run case "max"
[2021-09-23 17:12:16,412]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:16,412]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:16,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35282944 bytes

[2021-09-23 17:12:16,603]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-23 17:12:16,603]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:19,181]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
balancing!
	current map manager:
		current min nodes:3345
		current min depth:104
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:104
balancing!
	current map manager:
		current min nodes:3345
		current min depth:78
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :2313
score:100
	Report mapping result:
		klut_size()     :2827
		klut.num_gates():2313
		max delay       :28
		max area        :2313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :458
		LUT fanins:3	 numbers :801
		LUT fanins:4	 numbers :1054
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 25874432 bytes

[2021-09-23 17:12:19,182]mapper_test.py:220:[INFO]: area: 2313 level: 28
[2021-09-23 18:13:57,995]mapper_test.py:79:[INFO]: run case "max"
[2021-09-23 18:13:57,995]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:57,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:58,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35520512 bytes

[2021-09-23 18:13:58,184]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-23 18:13:58,184]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:14:00,926]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
balancing!
	current map manager:
		current min nodes:3345
		current min depth:104
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:104
balancing!
	current map manager:
		current min nodes:3345
		current min depth:78
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :2313
score:100
	Report mapping result:
		klut_size()     :2827
		klut.num_gates():2313
		max delay       :28
		max area        :2313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :458
		LUT fanins:3	 numbers :801
		LUT fanins:4	 numbers :1054
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 21520384 bytes

[2021-09-23 18:14:00,927]mapper_test.py:220:[INFO]: area: 2313 level: 28
[2021-09-27 16:41:03,810]mapper_test.py:79:[INFO]: run case "max"
[2021-09-27 16:41:03,811]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:03,811]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:04,046]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.07 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35328000 bytes

[2021-09-27 16:41:04,056]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-27 16:41:04,056]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:06,796]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
balancing!
	current map manager:
		current min nodes:3345
		current min depth:104
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:104
balancing!
	current map manager:
		current min nodes:3345
		current min depth:78
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :2313
score:100
	Report mapping result:
		klut_size()     :2827
		klut.num_gates():2313
		max delay       :28
		max area        :2313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :458
		LUT fanins:3	 numbers :801
		LUT fanins:4	 numbers :1054
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 21454848 bytes

[2021-09-27 16:41:06,796]mapper_test.py:220:[INFO]: area: 2313 level: 28
[2021-09-27 17:47:46,972]mapper_test.py:79:[INFO]: run case "max"
[2021-09-27 17:47:46,972]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:46,973]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:47,167]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35667968 bytes

[2021-09-27 17:47:47,174]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-27 17:47:47,174]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:49,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
balancing!
	current map manager:
		current min nodes:3345
		current min depth:104
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:104
balancing!
	current map manager:
		current min nodes:3345
		current min depth:78
rewriting!
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :2313
score:100
	Report mapping result:
		klut_size()     :2827
		klut.num_gates():2313
		max delay       :28
		max area        :2313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :458
		LUT fanins:3	 numbers :801
		LUT fanins:4	 numbers :1054
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 21323776 bytes

[2021-09-27 17:47:49,893]mapper_test.py:220:[INFO]: area: 2313 level: 28
[2021-09-28 02:14:00,432]mapper_test.py:79:[INFO]: run case "max"
[2021-09-28 02:14:00,433]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:14:00,433]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:14:00,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35442688 bytes

[2021-09-28 02:14:00,634]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-28 02:14:00,634]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:03,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:78
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :2313
score:100
	Report mapping result:
		klut_size()     :2827
		klut.num_gates():2313
		max delay       :28
		max area        :2313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :458
		LUT fanins:3	 numbers :801
		LUT fanins:4	 numbers :1054
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 21610496 bytes

[2021-09-28 02:14:03,351]mapper_test.py:220:[INFO]: area: 2313 level: 28
[2021-09-28 16:53:18,163]mapper_test.py:79:[INFO]: run case "max"
[2021-09-28 16:53:18,164]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:18,164]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:18,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35713024 bytes

[2021-09-28 16:53:18,359]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-28 16:53:18,359]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:21,068]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:78
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :2313
score:100
	Report mapping result:
		klut_size()     :2827
		klut.num_gates():2313
		max delay       :28
		max area        :2313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :458
		LUT fanins:3	 numbers :801
		LUT fanins:4	 numbers :1054
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 25853952 bytes

[2021-09-28 16:53:21,069]mapper_test.py:220:[INFO]: area: 2313 level: 28
[2021-09-28 17:32:21,212]mapper_test.py:79:[INFO]: run case "max"
[2021-09-28 17:32:21,212]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:21,212]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:21,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35745792 bytes

[2021-09-28 17:32:21,450]mapper_test.py:156:[INFO]: area: 1018 level: 51
[2021-09-28 17:32:21,450]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:24,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:78
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :2313
score:100
	Report mapping result:
		klut_size()     :2827
		klut.num_gates():2313
		max delay       :28
		max area        :2313
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :458
		LUT fanins:3	 numbers :801
		LUT fanins:4	 numbers :1054
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 38879232 bytes

[2021-09-28 17:32:24,114]mapper_test.py:220:[INFO]: area: 2313 level: 28
[2021-10-09 10:43:40,724]mapper_test.py:79:[INFO]: run case "max"
[2021-10-09 10:43:40,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:40,725]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:40,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35676160 bytes

[2021-10-09 10:43:40,918]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-09 10:43:40,918]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:41,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:59
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:22
area :2434
score:100
	Report mapping result:
		klut_size()     :2948
		klut.num_gates():2434
		max delay       :22
		max area        :2434
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :654
		LUT fanins:3	 numbers :730
		LUT fanins:4	 numbers :1050
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 12455936 bytes

[2021-10-09 10:43:41,625]mapper_test.py:224:[INFO]: area: 2434 level: 22
[2021-10-09 11:26:12,390]mapper_test.py:79:[INFO]: run case "max"
[2021-10-09 11:26:12,390]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:12,390]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:12,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35434496 bytes

[2021-10-09 11:26:12,583]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-09 11:26:12,583]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:13,253]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:59
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:22
area :2434
score:100
	Report mapping result:
		klut_size()     :2948
		klut.num_gates():2434
		max delay       :22
		max area        :2434
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :654
		LUT fanins:3	 numbers :730
		LUT fanins:4	 numbers :1050
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 12894208 bytes

[2021-10-09 11:26:13,254]mapper_test.py:224:[INFO]: area: 2434 level: 22
[2021-10-09 16:34:23,232]mapper_test.py:79:[INFO]: run case "max"
[2021-10-09 16:34:23,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:23,233]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:23,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.08 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35622912 bytes

[2021-10-09 16:34:23,482]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-09 16:34:23,483]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:24,701]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 15454208 bytes

[2021-10-09 16:34:24,702]mapper_test.py:224:[INFO]: area: 1084 level: 51
[2021-10-09 16:51:26,272]mapper_test.py:79:[INFO]: run case "max"
[2021-10-09 16:51:26,272]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:26,272]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:26,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35610624 bytes

[2021-10-09 16:51:26,472]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-09 16:51:26,472]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:27,698]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 15175680 bytes

[2021-10-09 16:51:27,698]mapper_test.py:224:[INFO]: area: 1084 level: 51
[2021-10-12 11:03:50,327]mapper_test.py:79:[INFO]: run case "max"
[2021-10-12 11:03:50,327]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:50,328]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:50,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35508224 bytes

[2021-10-12 11:03:50,534]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-12 11:03:50,534]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:53,283]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:78
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1830
score:100
	Report mapping result:
		klut_size()     :2344
		klut.num_gates():1830
		max delay       :28
		max area        :1830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :328
		LUT fanins:3	 numbers :589
		LUT fanins:4	 numbers :913
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 17473536 bytes

[2021-10-12 11:03:53,284]mapper_test.py:224:[INFO]: area: 1830 level: 28
[2021-10-12 11:20:32,286]mapper_test.py:79:[INFO]: run case "max"
[2021-10-12 11:20:32,286]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:32,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:32,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35508224 bytes

[2021-10-12 11:20:32,494]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-12 11:20:32,495]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:33,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:59
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:22
area :2434
score:100
	Report mapping result:
		klut_size()     :2948
		klut.num_gates():2434
		max delay       :22
		max area        :2434
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :654
		LUT fanins:3	 numbers :730
		LUT fanins:4	 numbers :1050
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 12124160 bytes

[2021-10-12 11:20:33,229]mapper_test.py:224:[INFO]: area: 2434 level: 22
[2021-10-12 13:39:19,806]mapper_test.py:79:[INFO]: run case "max"
[2021-10-12 13:39:19,807]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:19,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:19,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35475456 bytes

[2021-10-12 13:39:20,009]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-12 13:39:20,009]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:22,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:78
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1830
score:100
	Report mapping result:
		klut_size()     :2344
		klut.num_gates():1830
		max delay       :28
		max area        :1830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :328
		LUT fanins:3	 numbers :589
		LUT fanins:4	 numbers :913
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 17485824 bytes

[2021-10-12 13:39:22,775]mapper_test.py:224:[INFO]: area: 1830 level: 28
[2021-10-12 15:09:57,504]mapper_test.py:79:[INFO]: run case "max"
[2021-10-12 15:09:57,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:57,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:57,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.02 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35823616 bytes

[2021-10-12 15:09:57,767]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-12 15:09:57,767]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:10:00,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:78
	current map manager:
		current min nodes:3345
		current min depth:78
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :1830
score:100
	Report mapping result:
		klut_size()     :2344
		klut.num_gates():1830
		max delay       :28
		max area        :1830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :328
		LUT fanins:3	 numbers :589
		LUT fanins:4	 numbers :913
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 17666048 bytes

[2021-10-12 15:10:00,485]mapper_test.py:224:[INFO]: area: 1830 level: 28
[2021-10-12 18:54:59,771]mapper_test.py:79:[INFO]: run case "max"
[2021-10-12 18:54:59,771]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:59,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:55:00,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.08 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35704832 bytes

[2021-10-12 18:55:00,029]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-12 18:55:00,029]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:55:02,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:86
	current map manager:
		current min nodes:3345
		current min depth:86
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :2061
score:100
	Report mapping result:
		klut_size()     :2575
		klut.num_gates():2061
		max delay       :30
		max area        :2061
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :312
		LUT fanins:3	 numbers :715
		LUT fanins:4	 numbers :1034
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 16707584 bytes

[2021-10-12 18:55:02,919]mapper_test.py:224:[INFO]: area: 2061 level: 30
[2021-10-18 11:48:30,806]mapper_test.py:79:[INFO]: run case "max"
[2021-10-18 11:48:30,807]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:30,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:31,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.08 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35594240 bytes

[2021-10-18 11:48:31,064]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-18 11:48:31,064]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:33,928]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:86
	current map manager:
		current min nodes:3345
		current min depth:86
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :2061
score:100
	Report mapping result:
		klut_size()     :2575
		klut.num_gates():2061
		max delay       :30
		max area        :2061
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :312
		LUT fanins:3	 numbers :715
		LUT fanins:4	 numbers :1034
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 16564224 bytes

[2021-10-18 11:48:33,929]mapper_test.py:224:[INFO]: area: 2061 level: 30
[2021-10-18 12:04:44,085]mapper_test.py:79:[INFO]: run case "max"
[2021-10-18 12:04:44,085]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:44,086]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:44,280]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35409920 bytes

[2021-10-18 12:04:44,291]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-18 12:04:44,291]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:44,462]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 9457664 bytes

[2021-10-18 12:04:44,463]mapper_test.py:224:[INFO]: area: 1084 level: 51
[2021-10-19 14:12:39,863]mapper_test.py:79:[INFO]: run case "max"
[2021-10-19 14:12:39,863]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:39,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:40,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35635200 bytes

[2021-10-19 14:12:40,066]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-19 14:12:40,067]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:40,242]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 9617408 bytes

[2021-10-19 14:12:40,243]mapper_test.py:224:[INFO]: area: 1084 level: 51
[2021-10-22 13:35:38,579]mapper_test.py:79:[INFO]: run case "max"
[2021-10-22 13:35:38,579]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:38,579]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:38,767]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35536896 bytes

[2021-10-22 13:35:38,777]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-22 13:35:38,778]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:39,441]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 12505088 bytes

[2021-10-22 13:35:39,442]mapper_test.py:224:[INFO]: area: 1084 level: 51
[2021-10-22 13:56:31,384]mapper_test.py:79:[INFO]: run case "max"
[2021-10-22 13:56:31,384]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:31,385]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:31,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35471360 bytes

[2021-10-22 13:56:31,587]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-22 13:56:31,588]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:32,255]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 12570624 bytes

[2021-10-22 13:56:32,256]mapper_test.py:224:[INFO]: area: 1084 level: 51
[2021-10-22 14:03:00,995]mapper_test.py:79:[INFO]: run case "max"
[2021-10-22 14:03:00,995]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:00,996]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:01,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35729408 bytes

[2021-10-22 14:03:01,207]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-22 14:03:01,207]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:01,378]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 9375744 bytes

[2021-10-22 14:03:01,379]mapper_test.py:224:[INFO]: area: 1084 level: 51
[2021-10-22 14:06:22,147]mapper_test.py:79:[INFO]: run case "max"
[2021-10-22 14:06:22,147]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:22,148]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:22,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.02 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35463168 bytes

[2021-10-22 14:06:22,409]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-22 14:06:22,409]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:22,618]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 9437184 bytes

[2021-10-22 14:06:22,619]mapper_test.py:224:[INFO]: area: 1084 level: 51
[2021-10-23 13:37:52,401]mapper_test.py:79:[INFO]: run case "max"
[2021-10-23 13:37:52,401]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:52,402]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:52,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35627008 bytes

[2021-10-23 13:37:52,602]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-23 13:37:52,602]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:55,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:86
	current map manager:
		current min nodes:3345
		current min depth:86
process set_nodes_refs()
process derive_final_mapping()
delay:41
area :2142
score:100
	Report mapping result:
		klut_size()     :2655
		klut.num_gates():2141
		max delay       :41
		max area        :2142
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :419
		LUT fanins:3	 numbers :672
		LUT fanins:4	 numbers :1050
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 16584704 bytes

[2021-10-23 13:37:55,391]mapper_test.py:224:[INFO]: area: 2141 level: 41
[2021-10-24 17:49:35,219]mapper_test.py:79:[INFO]: run case "max"
[2021-10-24 17:49:35,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:35,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:35,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35811328 bytes

[2021-10-24 17:49:35,419]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-24 17:49:35,419]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:38,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:86
	current map manager:
		current min nodes:3345
		current min depth:86
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:41
area :2142
score:100
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 16850944 bytes

[2021-10-24 17:49:38,240]mapper_test.py:224:[INFO]: area: 1084 level: 51
[2021-10-24 18:10:00,746]mapper_test.py:79:[INFO]: run case "max"
[2021-10-24 18:10:00,746]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:10:00,747]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:10:00,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.08 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35397632 bytes

[2021-10-24 18:10:01,000]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-24 18:10:01,000]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:03,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:104
	current map manager:
		current min nodes:3345
		current min depth:86
	current map manager:
		current min nodes:3345
		current min depth:86
process set_nodes_refs()
process derive_final_mapping()
delay:51
area :1084
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :2061
score:100
	Report mapping result:
		klut_size()     :2575
		klut.num_gates():2061
		max delay       :30
		max area        :2061
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :312
		LUT fanins:3	 numbers :715
		LUT fanins:4	 numbers :1034
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 16666624 bytes

[2021-10-24 18:10:03,838]mapper_test.py:224:[INFO]: area: 2061 level: 30
[2021-10-26 10:26:16,232]mapper_test.py:79:[INFO]: run case "max"
[2021-10-26 10:26:16,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:16,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:16,424]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35446784 bytes

[2021-10-26 10:26:16,435]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-26 10:26:16,435]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:16,731]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	current map manager:
		current min nodes:3345
		current min depth:151
	Report mapping result:
		klut_size()     :1803
		klut.num_gates():1289
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :127
		LUT fanins:3	 numbers :530
		LUT fanins:4	 numbers :632
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 9416704 bytes

[2021-10-26 10:26:16,731]mapper_test.py:224:[INFO]: area: 1289 level: 51
[2021-10-26 11:08:01,662]mapper_test.py:79:[INFO]: run case "max"
[2021-10-26 11:08:01,662]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:08:01,663]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:08:01,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35614720 bytes

[2021-10-26 11:08:01,859]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-26 11:08:01,860]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:08:04,913]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :2484
		klut.num_gates():1970
		max delay       :30
		max area        :2061
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :193
		LUT fanins:3	 numbers :428
		LUT fanins:4	 numbers :1349
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 16470016 bytes

[2021-10-26 11:08:04,913]mapper_test.py:224:[INFO]: area: 1970 level: 30
[2021-10-26 11:28:33,978]mapper_test.py:79:[INFO]: run case "max"
[2021-10-26 11:28:33,978]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:33,978]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:34,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.07 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35409920 bytes

[2021-10-26 11:28:34,225]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-26 11:28:34,226]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:37,090]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :2452
		klut.num_gates():1938
		max delay       :41
		max area        :2142
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :193
		LUT fanins:3	 numbers :676
		LUT fanins:4	 numbers :1069
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 16343040 bytes

[2021-10-26 11:28:37,091]mapper_test.py:224:[INFO]: area: 1938 level: 41
[2021-10-26 12:26:36,970]mapper_test.py:79:[INFO]: run case "max"
[2021-10-26 12:26:36,971]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:36,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:37,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35495936 bytes

[2021-10-26 12:26:37,170]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-26 12:26:37,170]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:39,986]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :2575
		klut.num_gates():2061
		max delay       :30
		max area        :2061
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :312
		LUT fanins:3	 numbers :715
		LUT fanins:4	 numbers :1034
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 16445440 bytes

[2021-10-26 12:26:39,987]mapper_test.py:224:[INFO]: area: 2061 level: 30
[2021-10-26 14:13:41,801]mapper_test.py:79:[INFO]: run case "max"
[2021-10-26 14:13:41,802]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:41,802]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:41,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35717120 bytes

[2021-10-26 14:13:42,008]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-26 14:13:42,009]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:42,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :1803
		klut.num_gates():1289
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :127
		LUT fanins:3	 numbers :530
		LUT fanins:4	 numbers :632
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 9117696 bytes

[2021-10-26 14:13:42,230]mapper_test.py:224:[INFO]: area: 1289 level: 51
[2021-10-29 16:10:46,921]mapper_test.py:79:[INFO]: run case "max"
[2021-10-29 16:10:46,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:46,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:47,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35565568 bytes

[2021-10-29 16:10:47,123]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-10-29 16:10:47,123]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:47,321]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :2419
		klut.num_gates():1905
		max delay       :51
		max area        :1905
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :362
		LUT fanins:3	 numbers :398
		LUT fanins:4	 numbers :1145
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
Peak memory: 9293824 bytes

[2021-10-29 16:10:47,321]mapper_test.py:224:[INFO]: area: 1905 level: 51
[2021-11-03 09:52:49,907]mapper_test.py:79:[INFO]: run case "max"
[2021-11-03 09:52:49,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:49,908]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:50,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.08 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35254272 bytes

[2021-11-03 09:52:50,158]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-03 09:52:50,158]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:50,530]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :2419
		klut.num_gates():1905
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :362
		LUT fanins:3	 numbers :398
		LUT fanins:4	 numbers :1145
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig_output.v
	Peak memory: 10641408 bytes

[2021-11-03 09:52:50,531]mapper_test.py:226:[INFO]: area: 1905 level: 51
[2021-11-03 10:05:01,503]mapper_test.py:79:[INFO]: run case "max"
[2021-11-03 10:05:01,503]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:01,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:01,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.07 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35561472 bytes

[2021-11-03 10:05:01,755]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-03 10:05:01,756]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:02,155]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :2920
		klut.num_gates():2406
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :475
		LUT fanins:3	 numbers :707
		LUT fanins:4	 numbers :1224
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig_output.v
	Peak memory: 10686464 bytes

[2021-11-03 10:05:02,156]mapper_test.py:226:[INFO]: area: 2406 level: 51
[2021-11-03 13:45:01,627]mapper_test.py:79:[INFO]: run case "max"
[2021-11-03 13:45:01,628]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:01,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:01,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35311616 bytes

[2021-11-03 13:45:01,834]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-03 13:45:01,834]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:02,229]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :2920
		klut.num_gates():2406
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :475
		LUT fanins:3	 numbers :707
		LUT fanins:4	 numbers :1224
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig_output.v
	Peak memory: 10641408 bytes

[2021-11-03 13:45:02,230]mapper_test.py:226:[INFO]: area: 2406 level: 51
[2021-11-03 13:51:16,836]mapper_test.py:79:[INFO]: run case "max"
[2021-11-03 13:51:16,836]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:16,836]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:17,033]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35618816 bytes

[2021-11-03 13:51:17,045]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-03 13:51:17,045]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:17,449]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :2920
		klut.num_gates():2406
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :475
		LUT fanins:3	 numbers :707
		LUT fanins:4	 numbers :1224
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig_output.v
	Peak memory: 10854400 bytes

[2021-11-03 13:51:17,449]mapper_test.py:226:[INFO]: area: 2406 level: 51
[2021-11-04 15:58:15,646]mapper_test.py:79:[INFO]: run case "max"
[2021-11-04 15:58:15,646]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:15,646]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:15,905]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.02 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.02 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
Total time =     0.09 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35663872 bytes

[2021-11-04 15:58:15,915]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-04 15:58:15,916]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:16,512]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :1920
		klut.num_gates():1406
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :520
		LUT fanins:4	 numbers :588
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig_output.v
	Peak memory: 10674176 bytes

[2021-11-04 15:58:16,513]mapper_test.py:226:[INFO]: area: 1406 level: 51
[2021-11-16 12:28:53,582]mapper_test.py:79:[INFO]: run case "max"
[2021-11-16 12:28:53,583]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:53,583]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:53,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35287040 bytes

[2021-11-16 12:28:53,791]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-16 12:28:53,792]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:54,096]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.165332 secs
	Report mapping result:
		klut_size()     :1920
		klut.num_gates():1406
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :520
		LUT fanins:4	 numbers :588
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 9281536 bytes

[2021-11-16 12:28:54,097]mapper_test.py:228:[INFO]: area: 1406 level: 51
[2021-11-16 14:17:51,256]mapper_test.py:79:[INFO]: run case "max"
[2021-11-16 14:17:51,256]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:51,256]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:51,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35790848 bytes

[2021-11-16 14:17:51,459]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-16 14:17:51,459]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:51,766]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.16308 secs
	Report mapping result:
		klut_size()     :1920
		klut.num_gates():1406
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :520
		LUT fanins:4	 numbers :588
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 9183232 bytes

[2021-11-16 14:17:51,766]mapper_test.py:228:[INFO]: area: 1406 level: 51
[2021-11-16 14:24:13,040]mapper_test.py:79:[INFO]: run case "max"
[2021-11-16 14:24:13,040]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:13,040]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:13,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35803136 bytes

[2021-11-16 14:24:13,239]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-16 14:24:13,239]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:13,543]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.162741 secs
	Report mapping result:
		klut_size()     :1920
		klut.num_gates():1406
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :520
		LUT fanins:4	 numbers :588
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 9342976 bytes

[2021-11-16 14:24:13,544]mapper_test.py:228:[INFO]: area: 1406 level: 51
[2021-11-17 16:36:50,484]mapper_test.py:79:[INFO]: run case "max"
[2021-11-17 16:36:50,485]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:50,485]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:50,674]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35536896 bytes

[2021-11-17 16:36:50,685]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-17 16:36:50,685]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:50,986]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.163529 secs
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 9232384 bytes

[2021-11-17 16:36:50,987]mapper_test.py:228:[INFO]: area: 1084 level: 51
[2021-11-18 10:19:30,091]mapper_test.py:79:[INFO]: run case "max"
[2021-11-18 10:19:30,091]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:30,092]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:30,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35557376 bytes

[2021-11-18 10:19:30,295]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-18 10:19:30,295]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:30,641]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.207285 secs
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 10428416 bytes

[2021-11-18 10:19:30,642]mapper_test.py:228:[INFO]: area: 1084 level: 51
[2021-11-23 16:12:20,807]mapper_test.py:79:[INFO]: run case "max"
[2021-11-23 16:12:20,807]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:20,808]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:20,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35651584 bytes

[2021-11-23 16:12:21,004]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-23 16:12:21,005]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:21,321]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.179006 secs
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 10252288 bytes

[2021-11-23 16:12:21,322]mapper_test.py:228:[INFO]: area: 1084 level: 51
[2021-11-23 16:43:19,521]mapper_test.py:79:[INFO]: run case "max"
[2021-11-23 16:43:19,522]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:19,522]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:19,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35844096 bytes

[2021-11-23 16:43:19,754]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-23 16:43:19,754]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:20,081]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.180279 secs
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 11399168 bytes

[2021-11-23 16:43:20,082]mapper_test.py:228:[INFO]: area: 1084 level: 51
[2021-11-24 11:39:26,031]mapper_test.py:79:[INFO]: run case "max"
[2021-11-24 11:39:26,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:26,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:26,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35528704 bytes

[2021-11-24 11:39:26,232]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-24 11:39:26,232]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:26,423]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.002213 secs
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 9306112 bytes

[2021-11-24 11:39:26,424]mapper_test.py:228:[INFO]: area: 1084 level: 51
[2021-11-24 12:02:39,893]mapper_test.py:79:[INFO]: run case "max"
[2021-11-24 12:02:39,893]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:39,894]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:40,087]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35606528 bytes

[2021-11-24 12:02:40,095]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-24 12:02:40,095]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:40,239]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.002175 secs
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 9334784 bytes

[2021-11-24 12:02:40,240]mapper_test.py:228:[INFO]: area: 1084 level: 51
[2021-11-24 12:06:30,015]mapper_test.py:79:[INFO]: run case "max"
[2021-11-24 12:06:30,016]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:30,016]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:30,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35758080 bytes

[2021-11-24 12:06:30,220]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-24 12:06:30,220]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:30,522]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.164168 secs
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 9183232 bytes

[2021-11-24 12:06:30,523]mapper_test.py:228:[INFO]: area: 1084 level: 51
[2021-11-24 12:12:02,657]mapper_test.py:79:[INFO]: run case "max"
[2021-11-24 12:12:02,657]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:02,657]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:02,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35610624 bytes

[2021-11-24 12:12:02,861]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-24 12:12:02,861]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:03,021]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
[i] total time =  0.03 secs
Mapping time: 0.02501 secs
	Report mapping result:
		klut_size()     :1556
		klut.num_gates():1042
		max delay       :93
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :454
		LUT fanins:4	 numbers :489
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 16601088 bytes

[2021-11-24 12:12:03,022]mapper_test.py:228:[INFO]: area: 1042 level: 93
[2021-11-24 12:58:28,247]mapper_test.py:79:[INFO]: run case "max"
[2021-11-24 12:58:28,247]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:28,247]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:28,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35348480 bytes

[2021-11-24 12:58:28,455]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-24 12:58:28,455]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:28,761]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.163993 secs
	Report mapping result:
		klut_size()     :1598
		klut.num_gates():1084
		max delay       :51
		max area        :1084
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :172
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :906
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 9154560 bytes

[2021-11-24 12:58:28,762]mapper_test.py:228:[INFO]: area: 1084 level: 51
[2021-11-24 13:15:01,211]mapper_test.py:79:[INFO]: run case "max"
[2021-11-24 13:15:01,211]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:15:01,211]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:15:01,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.01 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.08 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35536896 bytes

[2021-11-24 13:15:01,462]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-24 13:15:01,462]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:04,582]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.16519 secs
Mapping time: 0.163218 secs
	Report mapping result:
		klut_size()     :2390
		klut.num_gates():1876
		max delay       :32
		max area        :1875
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :331
		LUT fanins:3	 numbers :119
		LUT fanins:4	 numbers :1426
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 16687104 bytes

[2021-11-24 13:15:04,583]mapper_test.py:228:[INFO]: area: 1876 level: 32
[2021-11-24 13:37:42,944]mapper_test.py:79:[INFO]: run case "max"
[2021-11-24 13:37:42,944]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:42,944]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:43,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    2832.  Ch =     0.  Total mem =    0.48 MB. Peak cut mem =    0.13 MB.
P:  Del =   51.00.  Ar =    1084.0.  Edge =     3986.  Cut =    17013.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1161.0.  Edge =     4463.  Cut =    15635.  T =     0.01 sec
P:  Del =   51.00.  Ar =    1027.0.  Edge =     3611.  Cut =    16192.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1021.0.  Edge =     3605.  Cut =    16192.  T =     0.00 sec
F:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3712.  Cut =    15337.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15336.  T =     0.00 sec
A:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.01 sec
E:  Del =   51.00.  Ar =    1018.0.  Edge =     3582.  Cut =    15320.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %
Peak memory: 35667968 bytes

[2021-11-24 13:37:43,150]mapper_test.py:160:[INFO]: area: 1018 level: 51
[2021-11-24 13:37:43,150]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:45,926]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
Mapping time: 0.002146 secs
Mapping time: 0.003748 secs
	Report mapping result:
		klut_size()     :2575
		klut.num_gates():2061
		max delay       :30
		max area        :2061
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :312
		LUT fanins:3	 numbers :715
		LUT fanins:4	 numbers :1034
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v
	Peak memory: 16629760 bytes

[2021-11-24 13:37:45,927]mapper_test.py:228:[INFO]: area: 2061 level: 30
