{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 16:19:26 2017 " "Info: Processing started: Fri Dec 08 16:19:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FREQTEST -c FREQTEST " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FREQTEST -c FREQTEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqtest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file freqtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 FREQTEST " "Info: Found entity 1: FREQTEST" {  } { { "FREQTEST.v" "" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FREQTEST/FREQTEST.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FREQTEST " "Info: Elaborating entity \"FREQTEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ftctrl.v 1 1 " "Warning: Using design file ftctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FTCTRL " "Info: Found entity 1: FTCTRL" {  } { { "ftctrl.v" "" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FREQTEST/ftctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTCTRL FTCTRL:U1 " "Info: Elaborating entity \"FTCTRL\" for hierarchy \"FTCTRL:U1\"" {  } { { "FREQTEST.v" "U1" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FREQTEST/FREQTEST.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg32b.v 1 1 " "Warning: Using design file reg32b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG32B " "Info: Found entity 1: REG32B" {  } { { "reg32b.v" "" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FREQTEST/reg32b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG32B REG32B:U2 " "Info: Elaborating entity \"REG32B\" for hierarchy \"REG32B:U2\"" {  } { { "FREQTEST.v" "U2" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FREQTEST/FREQTEST.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "DIN reg32b.v(6) " "Warning (10646): Verilog HDL Event Control warning at reg32b.v(6): posedge or negedge of vector \"DIN\" depends solely on its least-significant bit" {  } { { "reg32b.v" "" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FREQTEST/reg32b.v" 6 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "reg32b.v(7) " "Critical Warning (10237): Verilog HDL warning at reg32b.v(7): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "reg32b.v" "" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FREQTEST/reg32b.v" 7 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter32b.v 1 1 " "Warning: Using design file counter32b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER32B " "Info: Found entity 1: COUNTER32B" {  } { { "counter32b.v" "" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FREQTEST/counter32b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER32B COUNTER32B:U3 " "Info: Elaborating entity \"COUNTER32B\" for hierarchy \"COUNTER32B:U3\"" {  } { { "FREQTEST.v" "U3" { Text "D:/Documents/Desktop/EDA/EDA实验/EDA实验四/FREQTEST/FREQTEST.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Info: Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Info: Implemented 34 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 16:19:28 2017 " "Info: Processing ended: Fri Dec 08 16:19:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
