
nucleo-446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009de8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  08009fb8  08009fb8  0000afb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4b8  0800a4b8  0000c470  2**0
                  CONTENTS
  4 .ARM          00000008  0800a4b8  0800a4b8  0000b4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4c0  0800a4c0  0000c470  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4c0  0800a4c0  0000b4c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a4c4  0800a4c4  0000b4c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000470  20000000  0800a4c8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000de8  20000470  0800a938  0000c470  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001258  0800a938  0000d258  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c470  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015101  00000000  00000000  0000c4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fad  00000000  00000000  000215a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  00024550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000da3  00000000  00000000  000256c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e84  00000000  00000000  00026463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ce4  00000000  00000000  0004a2e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6cd0  00000000  00000000  00060fcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137c9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ac8  00000000  00000000  00137ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  0013d7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000470 	.word	0x20000470
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009fa0 	.word	0x08009fa0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000474 	.word	0x20000474
 800020c:	08009fa0 	.word	0x08009fa0

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b96a 	b.w	8000ef4 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	460c      	mov	r4, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d14e      	bne.n	8000ce2 <__udivmoddi4+0xaa>
 8000c44:	4694      	mov	ip, r2
 8000c46:	458c      	cmp	ip, r1
 8000c48:	4686      	mov	lr, r0
 8000c4a:	fab2 f282 	clz	r2, r2
 8000c4e:	d962      	bls.n	8000d16 <__udivmoddi4+0xde>
 8000c50:	b14a      	cbz	r2, 8000c66 <__udivmoddi4+0x2e>
 8000c52:	f1c2 0320 	rsb	r3, r2, #32
 8000c56:	4091      	lsls	r1, r2
 8000c58:	fa20 f303 	lsr.w	r3, r0, r3
 8000c5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c60:	4319      	orrs	r1, r3
 8000c62:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6a:	fa1f f68c 	uxth.w	r6, ip
 8000c6e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c72:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c76:	fb07 1114 	mls	r1, r7, r4, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb04 f106 	mul.w	r1, r4, r6
 8000c82:	4299      	cmp	r1, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x64>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c8e:	f080 8112 	bcs.w	8000eb6 <__udivmoddi4+0x27e>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 810f 	bls.w	8000eb6 <__udivmoddi4+0x27e>
 8000c98:	3c02      	subs	r4, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1a59      	subs	r1, r3, r1
 8000c9e:	fa1f f38e 	uxth.w	r3, lr
 8000ca2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ca6:	fb07 1110 	mls	r1, r7, r0, r1
 8000caa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cae:	fb00 f606 	mul.w	r6, r0, r6
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x94>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cbe:	f080 80fc 	bcs.w	8000eba <__udivmoddi4+0x282>
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	f240 80f9 	bls.w	8000eba <__udivmoddi4+0x282>
 8000cc8:	4463      	add	r3, ip
 8000cca:	3802      	subs	r0, #2
 8000ccc:	1b9b      	subs	r3, r3, r6
 8000cce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	b11d      	cbz	r5, 8000cde <__udivmoddi4+0xa6>
 8000cd6:	40d3      	lsrs	r3, r2
 8000cd8:	2200      	movs	r2, #0
 8000cda:	e9c5 3200 	strd	r3, r2, [r5]
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d905      	bls.n	8000cf2 <__udivmoddi4+0xba>
 8000ce6:	b10d      	cbz	r5, 8000cec <__udivmoddi4+0xb4>
 8000ce8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cec:	2100      	movs	r1, #0
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e7f5      	b.n	8000cde <__udivmoddi4+0xa6>
 8000cf2:	fab3 f183 	clz	r1, r3
 8000cf6:	2900      	cmp	r1, #0
 8000cf8:	d146      	bne.n	8000d88 <__udivmoddi4+0x150>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d302      	bcc.n	8000d04 <__udivmoddi4+0xcc>
 8000cfe:	4290      	cmp	r0, r2
 8000d00:	f0c0 80f0 	bcc.w	8000ee4 <__udivmoddi4+0x2ac>
 8000d04:	1a86      	subs	r6, r0, r2
 8000d06:	eb64 0303 	sbc.w	r3, r4, r3
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	2d00      	cmp	r5, #0
 8000d0e:	d0e6      	beq.n	8000cde <__udivmoddi4+0xa6>
 8000d10:	e9c5 6300 	strd	r6, r3, [r5]
 8000d14:	e7e3      	b.n	8000cde <__udivmoddi4+0xa6>
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x204>
 8000d1c:	eba1 040c 	sub.w	r4, r1, ip
 8000d20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d24:	fa1f f78c 	uxth.w	r7, ip
 8000d28:	2101      	movs	r1, #1
 8000d2a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d32:	fb08 4416 	mls	r4, r8, r6, r4
 8000d36:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3a:	fb07 f006 	mul.w	r0, r7, r6
 8000d3e:	4298      	cmp	r0, r3
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x11c>
 8000d42:	eb1c 0303 	adds.w	r3, ip, r3
 8000d46:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x11a>
 8000d4c:	4298      	cmp	r0, r3
 8000d4e:	f200 80cd 	bhi.w	8000eec <__udivmoddi4+0x2b4>
 8000d52:	4626      	mov	r6, r4
 8000d54:	1a1c      	subs	r4, r3, r0
 8000d56:	fa1f f38e 	uxth.w	r3, lr
 8000d5a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d5e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d66:	fb00 f707 	mul.w	r7, r0, r7
 8000d6a:	429f      	cmp	r7, r3
 8000d6c:	d908      	bls.n	8000d80 <__udivmoddi4+0x148>
 8000d6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d72:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d76:	d202      	bcs.n	8000d7e <__udivmoddi4+0x146>
 8000d78:	429f      	cmp	r7, r3
 8000d7a:	f200 80b0 	bhi.w	8000ede <__udivmoddi4+0x2a6>
 8000d7e:	4620      	mov	r0, r4
 8000d80:	1bdb      	subs	r3, r3, r7
 8000d82:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d86:	e7a5      	b.n	8000cd4 <__udivmoddi4+0x9c>
 8000d88:	f1c1 0620 	rsb	r6, r1, #32
 8000d8c:	408b      	lsls	r3, r1
 8000d8e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d92:	431f      	orrs	r7, r3
 8000d94:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d98:	fa04 f301 	lsl.w	r3, r4, r1
 8000d9c:	ea43 030c 	orr.w	r3, r3, ip
 8000da0:	40f4      	lsrs	r4, r6
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	0c38      	lsrs	r0, r7, #16
 8000da8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dac:	fbb4 fef0 	udiv	lr, r4, r0
 8000db0:	fa1f fc87 	uxth.w	ip, r7
 8000db4:	fb00 441e 	mls	r4, r0, lr, r4
 8000db8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dbc:	fb0e f90c 	mul.w	r9, lr, ip
 8000dc0:	45a1      	cmp	r9, r4
 8000dc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc6:	d90a      	bls.n	8000dde <__udivmoddi4+0x1a6>
 8000dc8:	193c      	adds	r4, r7, r4
 8000dca:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dce:	f080 8084 	bcs.w	8000eda <__udivmoddi4+0x2a2>
 8000dd2:	45a1      	cmp	r9, r4
 8000dd4:	f240 8081 	bls.w	8000eda <__udivmoddi4+0x2a2>
 8000dd8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ddc:	443c      	add	r4, r7
 8000dde:	eba4 0409 	sub.w	r4, r4, r9
 8000de2:	fa1f f983 	uxth.w	r9, r3
 8000de6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dea:	fb00 4413 	mls	r4, r0, r3, r4
 8000dee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df6:	45a4      	cmp	ip, r4
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x1d2>
 8000dfa:	193c      	adds	r4, r7, r4
 8000dfc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e00:	d267      	bcs.n	8000ed2 <__udivmoddi4+0x29a>
 8000e02:	45a4      	cmp	ip, r4
 8000e04:	d965      	bls.n	8000ed2 <__udivmoddi4+0x29a>
 8000e06:	3b02      	subs	r3, #2
 8000e08:	443c      	add	r4, r7
 8000e0a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e0e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e12:	eba4 040c 	sub.w	r4, r4, ip
 8000e16:	429c      	cmp	r4, r3
 8000e18:	46ce      	mov	lr, r9
 8000e1a:	469c      	mov	ip, r3
 8000e1c:	d351      	bcc.n	8000ec2 <__udivmoddi4+0x28a>
 8000e1e:	d04e      	beq.n	8000ebe <__udivmoddi4+0x286>
 8000e20:	b155      	cbz	r5, 8000e38 <__udivmoddi4+0x200>
 8000e22:	ebb8 030e 	subs.w	r3, r8, lr
 8000e26:	eb64 040c 	sbc.w	r4, r4, ip
 8000e2a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2e:	40cb      	lsrs	r3, r1
 8000e30:	431e      	orrs	r6, r3
 8000e32:	40cc      	lsrs	r4, r1
 8000e34:	e9c5 6400 	strd	r6, r4, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	e750      	b.n	8000cde <__udivmoddi4+0xa6>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f103 	lsr.w	r1, r0, r3
 8000e44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e48:	fa24 f303 	lsr.w	r3, r4, r3
 8000e4c:	4094      	lsls	r4, r2
 8000e4e:	430c      	orrs	r4, r1
 8000e50:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e54:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e58:	fa1f f78c 	uxth.w	r7, ip
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3110 	mls	r1, r8, r0, r3
 8000e64:	0c23      	lsrs	r3, r4, #16
 8000e66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6a:	fb00 f107 	mul.w	r1, r0, r7
 8000e6e:	4299      	cmp	r1, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x24c>
 8000e72:	eb1c 0303 	adds.w	r3, ip, r3
 8000e76:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e7a:	d22c      	bcs.n	8000ed6 <__udivmoddi4+0x29e>
 8000e7c:	4299      	cmp	r1, r3
 8000e7e:	d92a      	bls.n	8000ed6 <__udivmoddi4+0x29e>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4463      	add	r3, ip
 8000e84:	1a5b      	subs	r3, r3, r1
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e8c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e94:	fb01 f307 	mul.w	r3, r1, r7
 8000e98:	42a3      	cmp	r3, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x276>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ea4:	d213      	bcs.n	8000ece <__udivmoddi4+0x296>
 8000ea6:	42a3      	cmp	r3, r4
 8000ea8:	d911      	bls.n	8000ece <__udivmoddi4+0x296>
 8000eaa:	3902      	subs	r1, #2
 8000eac:	4464      	add	r4, ip
 8000eae:	1ae4      	subs	r4, r4, r3
 8000eb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000eb4:	e739      	b.n	8000d2a <__udivmoddi4+0xf2>
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	e6f0      	b.n	8000c9c <__udivmoddi4+0x64>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e706      	b.n	8000ccc <__udivmoddi4+0x94>
 8000ebe:	45c8      	cmp	r8, r9
 8000ec0:	d2ae      	bcs.n	8000e20 <__udivmoddi4+0x1e8>
 8000ec2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ec6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eca:	3801      	subs	r0, #1
 8000ecc:	e7a8      	b.n	8000e20 <__udivmoddi4+0x1e8>
 8000ece:	4631      	mov	r1, r6
 8000ed0:	e7ed      	b.n	8000eae <__udivmoddi4+0x276>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	e799      	b.n	8000e0a <__udivmoddi4+0x1d2>
 8000ed6:	4630      	mov	r0, r6
 8000ed8:	e7d4      	b.n	8000e84 <__udivmoddi4+0x24c>
 8000eda:	46d6      	mov	lr, sl
 8000edc:	e77f      	b.n	8000dde <__udivmoddi4+0x1a6>
 8000ede:	4463      	add	r3, ip
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	e74d      	b.n	8000d80 <__udivmoddi4+0x148>
 8000ee4:	4606      	mov	r6, r0
 8000ee6:	4623      	mov	r3, r4
 8000ee8:	4608      	mov	r0, r1
 8000eea:	e70f      	b.n	8000d0c <__udivmoddi4+0xd4>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	4463      	add	r3, ip
 8000ef0:	e730      	b.n	8000d54 <__udivmoddi4+0x11c>
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <ad717x_set_channel_status>:
 *			    	and False in case of Disable
 * @return Returns 0 for success or negative error code in case of failure.
*******************************************************************************/
int ad717x_set_channel_status(ad717x_dev *device, uint8_t channel_id,
			      bool channel_status)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	460b      	mov	r3, r1
 8000f02:	70fb      	strb	r3, [r7, #3]
 8000f04:	4613      	mov	r3, r2
 8000f06:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg *chn_register;
	int ret;

	if (!device)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d101      	bne.n	8000f12 <ad717x_set_channel_status+0x1a>
		return -EINVAL;
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f80 <ad717x_set_channel_status+0x88>)
 8000f10:	e031      	b.n	8000f76 <ad717x_set_channel_status+0x7e>

	/* Point to the Channel register */
	chn_register = AD717X_GetReg(device, AD717X_CHMAP0_REG + channel_id);
 8000f12:	78fb      	ldrb	r3, [r7, #3]
 8000f14:	3310      	adds	r3, #16
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	4619      	mov	r1, r3
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f000 fa40 	bl	80013a0 <AD717X_GetReg>
 8000f20:	60f8      	str	r0, [r7, #12]
	if (!chn_register)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d101      	bne.n	8000f2c <ad717x_set_channel_status+0x34>
		return -EINVAL;
 8000f28:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <ad717x_set_channel_status+0x88>)
 8000f2a:	e024      	b.n	8000f76 <ad717x_set_channel_status+0x7e>

	if (channel_status)
 8000f2c:	78bb      	ldrb	r3, [r7, #2]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d006      	beq.n	8000f40 <ad717x_set_channel_status+0x48>
		/* Assign the Channel enable bit and write to channel register */
		chn_register->value |= AD717X_CHMAP_REG_CH_EN;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	e005      	b.n	8000f4c <ad717x_set_channel_status+0x54>
	else
		chn_register->value &= ~(AD717X_CHMAP_REG_CH_EN);
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	605a      	str	r2, [r3, #4]

	ret = AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id);
 8000f4c:	78fb      	ldrb	r3, [r7, #3]
 8000f4e:	3310      	adds	r3, #16
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	4619      	mov	r1, r3
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f000 fae3 	bl	8001520 <AD717X_WriteRegister>
 8000f5a:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	da01      	bge.n	8000f66 <ad717x_set_channel_status+0x6e>
		return ret;
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	e007      	b.n	8000f76 <ad717x_set_channel_status+0x7e>
	device->chan_map[channel_id].channel_enable = channel_status;
 8000f66:	78fb      	ldrb	r3, [r7, #3]
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	330a      	adds	r3, #10
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	78ba      	ldrb	r2, [r7, #2]
 8000f72:	719a      	strb	r2, [r3, #6]

	return 0;
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	ffffd929 	.word	0xffffd929

08000f84 <ad717x_set_adc_mode>:
 * @param device - AD717x Device Descriptor
 * @param adc_mode - ADC Mode to be configured
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_set_adc_mode(ad717x_dev *device, enum ad717x_mode adc_mode)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	70fb      	strb	r3, [r7, #3]
	ad717x_st_reg *adc_mode_reg;

	if (!device)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d101      	bne.n	8000f9a <ad717x_set_adc_mode+0x16>
		return -EINVAL;
 8000f96:	4b16      	ldr	r3, [pc, #88]	@ (8000ff0 <ad717x_set_adc_mode+0x6c>)
 8000f98:	e026      	b.n	8000fe8 <ad717x_set_adc_mode+0x64>

	/* Retrieve the ADC Mode reigster */
	adc_mode_reg = AD717X_GetReg(device, AD717X_ADCMODE_REG);
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f000 f9ff 	bl	80013a0 <AD717X_GetReg>
 8000fa2:	60f8      	str	r0, [r7, #12]
	if (!adc_mode_reg)
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <ad717x_set_adc_mode+0x2a>
		return -EINVAL;
 8000faa:	4b11      	ldr	r3, [pc, #68]	@ (8000ff0 <ad717x_set_adc_mode+0x6c>)
 8000fac:	e01c      	b.n	8000fe8 <ad717x_set_adc_mode+0x64>

	/* Clear the Mode[6:4] bits in the ADC Mode Register */
	adc_mode_reg->value &= ~(AD717X_ADCMODE_REG_MODE_MSK);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	605a      	str	r2, [r3, #4]

	/* Set the required conversion mode, write to register */
	adc_mode_reg->value |= AD717X_ADCMODE_REG_MODE(adc_mode);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	685a      	ldr	r2, [r3, #4]
 8000fbe:	78fb      	ldrb	r3, [r7, #3]
 8000fc0:	011b      	lsls	r3, r3, #4
 8000fc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000fc6:	431a      	orrs	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	605a      	str	r2, [r3, #4]
	device->mode = adc_mode;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	78fa      	ldrb	r2, [r7, #3]
 8000fd0:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	if (AD717X_WriteRegister(device, AD717X_ADCMODE_REG) < 0)
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f000 faa2 	bl	8001520 <AD717X_WriteRegister>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	da01      	bge.n	8000fe6 <ad717x_set_adc_mode+0x62>
		return -EINVAL;
 8000fe2:	4b03      	ldr	r3, [pc, #12]	@ (8000ff0 <ad717x_set_adc_mode+0x6c>)
 8000fe4:	e000      	b.n	8000fe8 <ad717x_set_adc_mode+0x64>



	return 0;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	ffffd929 	.word	0xffffd929

08000ff4 <ad717x_connect_analog_input>:
 * @param analog_input - Analog Inputs to the Channel
 * @return Returns 0 for success or negative error code in case of failure.
*****************************************************************************/
int ad717x_connect_analog_input(ad717x_dev *device, uint8_t channel_id,
				union ad717x_analog_inputs analog_input)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	803a      	strh	r2, [r7, #0]
 8001000:	70fb      	strb	r3, [r7, #3]
	ad717x_st_reg *channel_reg;

	if (!device)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d101      	bne.n	800100c <ad717x_connect_analog_input+0x18>
		return -EINVAL;
 8001008:	4b3f      	ldr	r3, [pc, #252]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 800100a:	e079      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

	/* Retrieve the channel register */
	channel_reg = AD717X_GetReg(device, AD717X_CHMAP0_REG + channel_id);
 800100c:	78fb      	ldrb	r3, [r7, #3]
 800100e:	3310      	adds	r3, #16
 8001010:	b2db      	uxtb	r3, r3
 8001012:	4619      	mov	r1, r3
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f000 f9c3 	bl	80013a0 <AD717X_GetReg>
 800101a:	60f8      	str	r0, [r7, #12]
	if (!channel_reg)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d101      	bne.n	8001026 <ad717x_connect_analog_input+0x32>
		return -EINVAL;
 8001022:	4b39      	ldr	r3, [pc, #228]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 8001024:	e06c      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

	switch ((uint8_t)device->active_device) {
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	7a9b      	ldrb	r3, [r3, #10]
 800102a:	2b04      	cmp	r3, #4
 800102c:	dc02      	bgt.n	8001034 <ad717x_connect_analog_input+0x40>
 800102e:	2b00      	cmp	r3, #0
 8001030:	da04      	bge.n	800103c <ad717x_connect_analog_input+0x48>
 8001032:	e062      	b.n	80010fa <ad717x_connect_analog_input+0x106>
 8001034:	3b05      	subs	r3, #5
 8001036:	2b06      	cmp	r3, #6
 8001038:	d85f      	bhi.n	80010fa <ad717x_connect_analog_input+0x106>
 800103a:	e024      	b.n	8001086 <ad717x_connect_analog_input+0x92>
	case ID_AD4112 :
	case ID_AD4114 :
	case ID_AD4115 :
	case ID_AD4116 :
		/* Clear and Set the required analog input pair to channel */
		channel_reg->value  &= ~AD717x_CHANNEL_INPUT_MASK;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001044:	f023 0303 	bic.w	r3, r3, #3
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	6053      	str	r3, [r2, #4]
		channel_reg->value |= AD4111_CHMAP_REG_INPUT(analog_input.analog_input_pairs);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	685a      	ldr	r2, [r3, #4]
 8001050:	883b      	ldrh	r3, [r7, #0]
 8001052:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001056:	431a      	orrs	r2, r3
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	605a      	str	r2, [r3, #4]
		if (AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id) < 0)
 800105c:	78fb      	ldrb	r3, [r7, #3]
 800105e:	3310      	adds	r3, #16
 8001060:	b2db      	uxtb	r3, r3
 8001062:	4619      	mov	r1, r3
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f000 fa5b 	bl	8001520 <AD717X_WriteRegister>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	da01      	bge.n	8001074 <ad717x_connect_analog_input+0x80>
			return -EINVAL;
 8001070:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 8001072:	e045      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

		device->chan_map[channel_id].analog_inputs.analog_input_pairs =
 8001074:	78fb      	ldrb	r3, [r7, #3]
			analog_input.analog_input_pairs;
 8001076:	8839      	ldrh	r1, [r7, #0]
		device->chan_map[channel_id].analog_inputs.analog_input_pairs =
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	330a      	adds	r3, #10
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	4413      	add	r3, r2
 8001080:	460a      	mov	r2, r1
 8001082:	811a      	strh	r2, [r3, #8]
		break;
 8001084:	e03b      	b.n	80010fe <ad717x_connect_analog_input+0x10a>
	case ID_AD7175_8:
	case ID_AD7176_2:
	case ID_AD7177_2:
	case ID_AD7172_2:
		/* Select the Positive Analog Input */
		channel_reg->value &= ~AD717X_CHMAP_REG_AINPOS_MSK;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	605a      	str	r2, [r3, #4]
		channel_reg->value |=  AD717X_CHMAP_REG_AINPOS(
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	685a      	ldr	r2, [r3, #4]
 8001096:	783b      	ldrb	r3, [r7, #0]
 8001098:	015b      	lsls	r3, r3, #5
 800109a:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
 800109e:	431a      	orrs	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	605a      	str	r2, [r3, #4]
					       analog_input.ainp.pos_analog_input);

		/* Select the Negative Analog Input */
		channel_reg->value &= ~AD717X_CHMAP_REG_AINNEG_MSK;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f023 021f 	bic.w	r2, r3, #31
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	605a      	str	r2, [r3, #4]
		channel_reg->value |= AD717X_CHMAP_REG_AINNEG(
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	685a      	ldr	r2, [r3, #4]
 80010b4:	787b      	ldrb	r3, [r7, #1]
 80010b6:	f003 031f 	and.w	r3, r3, #31
 80010ba:	431a      	orrs	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	605a      	str	r2, [r3, #4]
					      analog_input.ainp.neg_analog_input);
		if (AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id) < 0)
 80010c0:	78fb      	ldrb	r3, [r7, #3]
 80010c2:	3310      	adds	r3, #16
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	4619      	mov	r1, r3
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f000 fa29 	bl	8001520 <AD717X_WriteRegister>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	da01      	bge.n	80010d8 <ad717x_connect_analog_input+0xe4>
			return -EINVAL;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 80010d6:	e013      	b.n	8001100 <ad717x_connect_analog_input+0x10c>

		device->chan_map[channel_id].analog_inputs.ainp.pos_analog_input =
 80010d8:	78fb      	ldrb	r3, [r7, #3]
			analog_input.ainp.pos_analog_input;
 80010da:	7839      	ldrb	r1, [r7, #0]
		device->chan_map[channel_id].analog_inputs.ainp.pos_analog_input =
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	330a      	adds	r3, #10
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	460a      	mov	r2, r1
 80010e6:	721a      	strb	r2, [r3, #8]
		device->chan_map[channel_id].analog_inputs.ainp.neg_analog_input =
 80010e8:	78fb      	ldrb	r3, [r7, #3]
			analog_input.ainp.neg_analog_input;
 80010ea:	7879      	ldrb	r1, [r7, #1]
		device->chan_map[channel_id].analog_inputs.ainp.neg_analog_input =
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	330a      	adds	r3, #10
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	4413      	add	r3, r2
 80010f4:	460a      	mov	r2, r1
 80010f6:	725a      	strb	r2, [r3, #9]
		break;
 80010f8:	e001      	b.n	80010fe <ad717x_connect_analog_input+0x10a>

	default :
		return -EINVAL;
 80010fa:	4b03      	ldr	r3, [pc, #12]	@ (8001108 <ad717x_connect_analog_input+0x114>)
 80010fc:	e000      	b.n	8001100 <ad717x_connect_analog_input+0x10c>
	}

	return 0;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	ffffd929 	.word	0xffffd929

0800110c <ad717x_assign_setup>:
 * @param channel_id - Channel ID (number)
 * @param setup - Setup ID (number)
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_assign_setup(ad717x_dev *device, uint8_t channel_id, uint8_t setup)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	70fb      	strb	r3, [r7, #3]
 8001118:	4613      	mov	r3, r2
 800111a:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg *p_register;

	if (!device)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d101      	bne.n	8001126 <ad717x_assign_setup+0x1a>
		return -EINVAL;
 8001122:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <ad717x_assign_setup+0x84>)
 8001124:	e02f      	b.n	8001186 <ad717x_assign_setup+0x7a>

	/* Retrieve the Channel Register */
	p_register = AD717X_GetReg(device, AD717X_CHMAP0_REG + channel_id);
 8001126:	78fb      	ldrb	r3, [r7, #3]
 8001128:	3310      	adds	r3, #16
 800112a:	b2db      	uxtb	r3, r3
 800112c:	4619      	mov	r1, r3
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f000 f936 	bl	80013a0 <AD717X_GetReg>
 8001134:	60f8      	str	r0, [r7, #12]
	if (!p_register)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d101      	bne.n	8001140 <ad717x_assign_setup+0x34>
		return -EINVAL;
 800113c:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <ad717x_assign_setup+0x84>)
 800113e:	e022      	b.n	8001186 <ad717x_assign_setup+0x7a>

	/* Assign set up to the chosen channel */
	p_register->value &= ~AD717X_CHMAP_REG_SETUP_SEL_MSK;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	605a      	str	r2, [r3, #4]
	p_register->value |= AD717X_CHMAP_REG_SETUP_SEL(setup);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	685a      	ldr	r2, [r3, #4]
 8001150:	78bb      	ldrb	r3, [r7, #2]
 8001152:	031b      	lsls	r3, r3, #12
 8001154:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001158:	431a      	orrs	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	605a      	str	r2, [r3, #4]

	if (AD717X_WriteRegister(device, AD717X_CHMAP0_REG + channel_id) < 0)
 800115e:	78fb      	ldrb	r3, [r7, #3]
 8001160:	3310      	adds	r3, #16
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4619      	mov	r1, r3
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 f9da 	bl	8001520 <AD717X_WriteRegister>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	da01      	bge.n	8001176 <ad717x_assign_setup+0x6a>
		return -EINVAL;
 8001172:	4b07      	ldr	r3, [pc, #28]	@ (8001190 <ad717x_assign_setup+0x84>)
 8001174:	e007      	b.n	8001186 <ad717x_assign_setup+0x7a>
	device->chan_map[channel_id].setup_sel = setup;
 8001176:	78fb      	ldrb	r3, [r7, #3]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	330a      	adds	r3, #10
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	4413      	add	r3, r2
 8001180:	78ba      	ldrb	r2, [r7, #2]
 8001182:	71da      	strb	r2, [r3, #7]

	return 0;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	ffffd929 	.word	0xffffd929

08001194 <ad717x_set_polarity>:
 * @param bipolar - Polarity Select:True in case of Bipolar, False in case of Unipolar
 * @param setup_id - Setup ID (number)
 * @return Returns 0 for success or negative error code in case of failure.
*****************************************************************************/
int ad717x_set_polarity(ad717x_dev* device, bool bipolar, uint8_t setup_id)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]
 80011a0:	4613      	mov	r3, r2
 80011a2:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg* setup_reg;

	if (!device)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <ad717x_set_polarity+0x1a>
		return -EINVAL;
 80011aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <ad717x_set_polarity+0x84>)
 80011ac:	e030      	b.n	8001210 <ad717x_set_polarity+0x7c>

	/* Retrieve the SETUPCON Register */
	setup_reg = AD717X_GetReg(device, AD717X_SETUPCON0_REG + setup_id);
 80011ae:	78bb      	ldrb	r3, [r7, #2]
 80011b0:	3320      	adds	r3, #32
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	4619      	mov	r1, r3
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f000 f8f2 	bl	80013a0 <AD717X_GetReg>
 80011bc:	60f8      	str	r0, [r7, #12]
	if (!setup_reg)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d101      	bne.n	80011c8 <ad717x_set_polarity+0x34>
		return -EINVAL;
 80011c4:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <ad717x_set_polarity+0x84>)
 80011c6:	e023      	b.n	8001210 <ad717x_set_polarity+0x7c>

	/* Set the BI_UNIPOLAR bit in case of BIPOLAR operation */
	if (bipolar)
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d006      	beq.n	80011dc <ad717x_set_polarity+0x48>
		setup_reg->value |= AD717X_SETUP_CONF_REG_BI_UNIPOLAR;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	e005      	b.n	80011e8 <ad717x_set_polarity+0x54>
	else
		setup_reg->value &= ~(AD717X_SETUP_CONF_REG_BI_UNIPOLAR);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	605a      	str	r2, [r3, #4]

	if (AD717X_WriteRegister(device,
 80011e8:	78bb      	ldrb	r3, [r7, #2]
 80011ea:	3320      	adds	r3, #32
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	4619      	mov	r1, r3
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f000 f995 	bl	8001520 <AD717X_WriteRegister>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	da01      	bge.n	8001200 <ad717x_set_polarity+0x6c>
				 AD717X_SETUPCON0_REG + setup_id) < 0)
		return -EINVAL;
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <ad717x_set_polarity+0x84>)
 80011fe:	e007      	b.n	8001210 <ad717x_set_polarity+0x7c>
	device->setups[setup_id].bi_unipolar = bipolar;
 8001200:	78bb      	ldrb	r3, [r7, #2]
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	3302      	adds	r3, #2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	4413      	add	r3, r2
 800120a:	78fa      	ldrb	r2, [r7, #3]
 800120c:	715a      	strb	r2, [r3, #5]

	return 0;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	ffffd929 	.word	0xffffd929

0800121c <ad717x_set_reference_source>:
 * @param setup_id - Setup ID (Number)
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_set_reference_source(ad717x_dev* device,
				enum ad717x_reference_source ref_source, uint8_t setup_id)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	460b      	mov	r3, r1
 8001226:	70fb      	strb	r3, [r7, #3]
 8001228:	4613      	mov	r3, r2
 800122a:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg* setup_reg;
	ad717x_st_reg *adc_mode_reg;

	if (!device)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <ad717x_set_reference_source+0x1a>
		return -EINVAL;
 8001232:	4b2a      	ldr	r3, [pc, #168]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 8001234:	e04e      	b.n	80012d4 <ad717x_set_reference_source+0xb8>

	/* Retrieve the SETUPCON Register */
	setup_reg = AD717X_GetReg(device, AD717X_SETUPCON0_REG + setup_id);
 8001236:	78bb      	ldrb	r3, [r7, #2]
 8001238:	3320      	adds	r3, #32
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4619      	mov	r1, r3
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f000 f8ae 	bl	80013a0 <AD717X_GetReg>
 8001244:	60f8      	str	r0, [r7, #12]
	if (!setup_reg)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d101      	bne.n	8001250 <ad717x_set_reference_source+0x34>
		return -EINVAL;
 800124c:	4b23      	ldr	r3, [pc, #140]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 800124e:	e041      	b.n	80012d4 <ad717x_set_reference_source+0xb8>

	/* Choose the reference source for the selected setup */
	setup_reg->value &= ~AD717X_SETUP_CONF_REG_REF_SEL_MSK;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	605a      	str	r2, [r3, #4]
	setup_reg->value |= (AD717X_SETUP_CONF_REG_REF_SEL(ref_source));
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	78fb      	ldrb	r3, [r7, #3]
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001268:	431a      	orrs	r2, r3
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	605a      	str	r2, [r3, #4]

	if (AD717X_WriteRegister(device,
 800126e:	78bb      	ldrb	r3, [r7, #2]
 8001270:	3320      	adds	r3, #32
 8001272:	b2db      	uxtb	r3, r3
 8001274:	4619      	mov	r1, r3
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 f952 	bl	8001520 <AD717X_WriteRegister>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	da01      	bge.n	8001286 <ad717x_set_reference_source+0x6a>
				 AD717X_SETUPCON0_REG + setup_id) < 0)
		return -EINVAL;
 8001282:	4b16      	ldr	r3, [pc, #88]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 8001284:	e026      	b.n	80012d4 <ad717x_set_reference_source+0xb8>
	device->setups[setup_id].ref_source = ref_source;
 8001286:	78bb      	ldrb	r3, [r7, #2]
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	3302      	adds	r3, #2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	78fa      	ldrb	r2, [r7, #3]
 8001292:	721a      	strb	r2, [r3, #8]

	/* Enable the REF_EN Bit in case of Internal reference */
	if (ref_source == INTERNAL_REF) {
 8001294:	78fb      	ldrb	r3, [r7, #3]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d11b      	bne.n	80012d2 <ad717x_set_reference_source+0xb6>
		/* Retrieve the ADC Mode reigster */
		adc_mode_reg = AD717X_GetReg(device, AD717X_ADCMODE_REG);
 800129a:	2101      	movs	r1, #1
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f000 f87f 	bl	80013a0 <AD717X_GetReg>
 80012a2:	60b8      	str	r0, [r7, #8]
		if (!adc_mode_reg)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <ad717x_set_reference_source+0x92>
			return -EINVAL;
 80012aa:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 80012ac:	e012      	b.n	80012d4 <ad717x_set_reference_source+0xb8>

		/* Set the REF_EN Bit */
		adc_mode_reg->value |= AD717X_ADCMODE_REG_REF_EN;
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	605a      	str	r2, [r3, #4]
		if (AD717X_WriteRegister(device, AD717X_ADCMODE_REG) < 0)
 80012ba:	2101      	movs	r1, #1
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f000 f92f 	bl	8001520 <AD717X_WriteRegister>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	da01      	bge.n	80012cc <ad717x_set_reference_source+0xb0>
			return -EINVAL;
 80012c8:	4b04      	ldr	r3, [pc, #16]	@ (80012dc <ad717x_set_reference_source+0xc0>)
 80012ca:	e003      	b.n	80012d4 <ad717x_set_reference_source+0xb8>
		device->ref_en = true;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2201      	movs	r2, #1
 80012d0:	72da      	strb	r2, [r3, #11]
	}

	return 0;
 80012d2:	2300      	movs	r3, #0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	ffffd929 	.word	0xffffd929

080012e0 <ad717x_enable_input_buffer>:
 * @param setup_id - Setup ID (Number)
 * @return Returns 0 for success or negative error code in case of failure.
******************************************************************************/
int ad717x_enable_input_buffer(ad717x_dev* device,
			       bool inbuf_en, bool refbuf_en, uint8_t setup_id)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	4608      	mov	r0, r1
 80012ea:	4611      	mov	r1, r2
 80012ec:	461a      	mov	r2, r3
 80012ee:	4603      	mov	r3, r0
 80012f0:	70fb      	strb	r3, [r7, #3]
 80012f2:	460b      	mov	r3, r1
 80012f4:	70bb      	strb	r3, [r7, #2]
 80012f6:	4613      	mov	r3, r2
 80012f8:	707b      	strb	r3, [r7, #1]
	ad717x_st_reg* setup_reg;

	if (!device)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <ad717x_enable_input_buffer+0x24>
		return -EINVAL;
 8001300:	4b26      	ldr	r3, [pc, #152]	@ (800139c <ad717x_enable_input_buffer+0xbc>)
 8001302:	e047      	b.n	8001394 <ad717x_enable_input_buffer+0xb4>

	/* Retrieve the SETUPCON Register */
	setup_reg = AD717X_GetReg(device, AD717X_SETUPCON0_REG + setup_id);
 8001304:	787b      	ldrb	r3, [r7, #1]
 8001306:	3320      	adds	r3, #32
 8001308:	b2db      	uxtb	r3, r3
 800130a:	4619      	mov	r1, r3
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f000 f847 	bl	80013a0 <AD717X_GetReg>
 8001312:	60f8      	str	r0, [r7, #12]
	if (!setup_reg)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d101      	bne.n	800131e <ad717x_enable_input_buffer+0x3e>
		return -EINVAL;
 800131a:	4b20      	ldr	r3, [pc, #128]	@ (800139c <ad717x_enable_input_buffer+0xbc>)
 800131c:	e03a      	b.n	8001394 <ad717x_enable_input_buffer+0xb4>

	if (inbuf_en)
 800131e:	78fb      	ldrb	r3, [r7, #3]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <ad717x_enable_input_buffer+0x52>
		/* Enable input buffer for the chosen set up */
		setup_reg->value |= (AD717X_SETUP_CONF_REG_AINBUF_P |
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	e005      	b.n	800133e <ad717x_enable_input_buffer+0x5e>
				     AD717X_SETUP_CONF_REG_AINBUF_N);
	else
		setup_reg->value &= (~(AD717X_SETUP_CONF_REG_AINBUF_P |
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	605a      	str	r2, [r3, #4]
				       AD717X_SETUP_CONF_REG_AINBUF_N));
	if (refbuf_en)
 800133e:	78bb      	ldrb	r3, [r7, #2]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d006      	beq.n	8001352 <ad717x_enable_input_buffer+0x72>
		/* Enable reference buffer for the chosen set up */
		setup_reg->value |= (AD717X_SETUP_CONF_REG_REFBUF_P |
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f443 6240 	orr.w	r2, r3, #3072	@ 0xc00
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	e005      	b.n	800135e <ad717x_enable_input_buffer+0x7e>
				     AD717X_SETUP_CONF_REG_REFBUF_N);
	else
		setup_reg->value &= (~(AD717X_SETUP_CONF_REG_REFBUF_P |
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	605a      	str	r2, [r3, #4]
				       AD717X_SETUP_CONF_REG_REFBUF_N));

	if (AD717X_WriteRegister(device,
 800135e:	787b      	ldrb	r3, [r7, #1]
 8001360:	3320      	adds	r3, #32
 8001362:	b2db      	uxtb	r3, r3
 8001364:	4619      	mov	r1, r3
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f000 f8da 	bl	8001520 <AD717X_WriteRegister>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	da01      	bge.n	8001376 <ad717x_enable_input_buffer+0x96>
				 AD717X_SETUPCON0_REG + setup_id) < 0)
		return -EINVAL;
 8001372:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <ad717x_enable_input_buffer+0xbc>)
 8001374:	e00e      	b.n	8001394 <ad717x_enable_input_buffer+0xb4>
	device->setups[setup_id].input_buff = inbuf_en;
 8001376:	787b      	ldrb	r3, [r7, #1]
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	3302      	adds	r3, #2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4413      	add	r3, r2
 8001380:	78fa      	ldrb	r2, [r7, #3]
 8001382:	71da      	strb	r2, [r3, #7]
	device->setups[setup_id].ref_buff = refbuf_en;
 8001384:	787b      	ldrb	r3, [r7, #1]
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	3302      	adds	r3, #2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	78ba      	ldrb	r2, [r7, #2]
 8001390:	719a      	strb	r2, [r3, #6]

	return 0;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	ffffd929 	.word	0xffffd929

080013a0 <AD717X_GetReg>:
*
* @return A pointer to the register if found or 0.
*******************************************************************************/
ad717x_st_reg *AD717X_GetReg(ad717x_dev *device,
			     uint8_t reg_address)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	460b      	mov	r3, r1
 80013aa:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	ad717x_st_reg *reg = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60bb      	str	r3, [r7, #8]

	if (!device || !device->regs)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <AD717X_GetReg+0x1e>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d101      	bne.n	80013c2 <AD717X_GetReg+0x22>
		return 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	e021      	b.n	8001406 <AD717X_GetReg+0x66>

	for (i = 0; i < device->num_regs; i++) {
 80013c2:	2300      	movs	r3, #0
 80013c4:	73fb      	strb	r3, [r7, #15]
 80013c6:	e018      	b.n	80013fa <AD717X_GetReg+0x5a>
		if (device->regs[i].addr == reg_address) {
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6859      	ldr	r1, [r3, #4]
 80013cc:	7bfa      	ldrb	r2, [r7, #15]
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	440b      	add	r3, r1
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d109      	bne.n	80013f4 <AD717X_GetReg+0x54>
			reg = &device->regs[i];
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6859      	ldr	r1, [r3, #4]
 80013e4:	7bfa      	ldrb	r2, [r7, #15]
 80013e6:	4613      	mov	r3, r2
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	4413      	add	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	440b      	add	r3, r1
 80013f0:	60bb      	str	r3, [r7, #8]
			break;
 80013f2:	e007      	b.n	8001404 <AD717X_GetReg+0x64>
	for (i = 0; i < device->num_regs; i++) {
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	3301      	adds	r3, #1
 80013f8:	73fb      	strb	r3, [r7, #15]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	7a1b      	ldrb	r3, [r3, #8]
 80013fe:	7bfa      	ldrb	r2, [r7, #15]
 8001400:	429a      	cmp	r2, r3
 8001402:	d3e1      	bcc.n	80013c8 <AD717X_GetReg+0x28>
		}
	}

	return reg;
 8001404:	68bb      	ldr	r3, [r7, #8]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
	...

08001414 <AD717X_ReadRegister>:
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_ReadRegister(ad717x_dev *device,
			    uint8_t addr)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08e      	sub	sp, #56	@ 0x38
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	70fb      	strb	r3, [r7, #3]
	int32_t ret       = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	633b      	str	r3, [r7, #48]	@ 0x30
	uint8_t Tx = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t Rx [8] = {0};
 800142a:	2300      	movs	r3, #0
 800142c:	623b      	str	r3, [r7, #32]
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
//	uint8_t i         = 0;
//	uint8_t check8    = 0;
//	uint8_t msgBuf[8] = {0, 0, 0, 0, 0, 0, 0, 0};
	ad717x_st_reg *pReg;

	if(!device)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d102      	bne.n	800143e <AD717X_ReadRegister+0x2a>
		return INVALID_VAL;
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	e063      	b.n	8001506 <AD717X_ReadRegister+0xf2>

	pReg = AD717X_GetReg(device, addr);
 800143e:	78fb      	ldrb	r3, [r7, #3]
 8001440:	4619      	mov	r1, r3
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff ffac 	bl	80013a0 <AD717X_GetReg>
 8001448:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (!pReg)
 800144a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800144c:	2b00      	cmp	r3, #0
 800144e:	d102      	bne.n	8001456 <AD717X_ReadRegister+0x42>
		return INVALID_VAL;
 8001450:	f04f 33ff 	mov.w	r3, #4294967295
 8001454:	e057      	b.n	8001506 <AD717X_ReadRegister+0xf2>

	/* Build the Command word */
	spi_read_reg.Tx = AD717X_COMM_REG_WEN | AD717X_COMM_REG_RD |
		    AD717X_COMM_REG_RA(pReg->addr);
 8001456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	b25b      	sxtb	r3, r3
 800145c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001460:	b25b      	sxtb	r3, r3
	spi_read_reg.Tx = AD717X_COMM_REG_WEN | AD717X_COMM_REG_RD |
 8001462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001466:	b25b      	sxtb	r3, r3
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4b29      	ldr	r3, [pc, #164]	@ (8001510 <AD717X_ReadRegister+0xfc>)
 800146c:	701a      	strb	r2, [r3, #0]
	Tx = spi_read_reg.Tx;
 800146e:	4b28      	ldr	r3, [pc, #160]	@ (8001510 <AD717X_ReadRegister+0xfc>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	spi_read_reg.pReg = pReg;
 8001476:	4a26      	ldr	r2, [pc, #152]	@ (8001510 <AD717X_ReadRegister+0xfc>)
 8001478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800147a:	6053      	str	r3, [r2, #4]
//	spi_read_reg.size = pReg->size;

	/* Read data from the device */

	if(device->mode == CONTINUOUS)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 8001482:	2b00      	cmp	r3, #0
 8001484:	d103      	bne.n	800148e <AD717X_ReadRegister+0x7a>
		spi_status = READING;
 8001486:	4b23      	ldr	r3, [pc, #140]	@ (8001514 <AD717X_ReadRegister+0x100>)
 8001488:	2202      	movs	r2, #2
 800148a:	701a      	strb	r2, [r3, #0]
 800148c:	e03a      	b.n	8001504 <AD717X_ReadRegister+0xf0>
	else
	{
		HAL_SPI_Transmit(SPI, &Tx, 1, 100);
 800148e:	f107 012b 	add.w	r1, r7, #43	@ 0x2b
 8001492:	2364      	movs	r3, #100	@ 0x64
 8001494:	2201      	movs	r2, #1
 8001496:	4820      	ldr	r0, [pc, #128]	@ (8001518 <AD717X_ReadRegister+0x104>)
 8001498:	f003 fad5 	bl	8004a46 <HAL_SPI_Transmit>
		HAL_SPI_Receive(SPI, Rx, pReg->size, 100);
 800149c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	f107 0120 	add.w	r1, r7, #32
 80014a6:	2364      	movs	r3, #100	@ 0x64
 80014a8:	481b      	ldr	r0, [pc, #108]	@ (8001518 <AD717X_ReadRegister+0x104>)
 80014aa:	f003 fc10 	bl	8004cce <HAL_SPI_Receive>
		pReg->value = 0;
 80014ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014b0:	2200      	movs	r2, #0
 80014b2:	605a      	str	r2, [r3, #4]
		for(int i = 0; i < pReg->size; i++) {
 80014b4:	2300      	movs	r3, #0
 80014b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80014b8:	e011      	b.n	80014de <AD717X_ReadRegister+0xca>
			pReg->value <<= 8;
 80014ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	021a      	lsls	r2, r3, #8
 80014c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c2:	605a      	str	r2, [r3, #4]
			pReg->value += Rx[i];
 80014c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f107 0120 	add.w	r1, r7, #32
 80014cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80014ce:	440a      	add	r2, r1
 80014d0:	7812      	ldrb	r2, [r2, #0]
 80014d2:	441a      	add	r2, r3
 80014d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014d6:	605a      	str	r2, [r3, #4]
		for(int i = 0; i < pReg->size; i++) {
 80014d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014da:	3301      	adds	r3, #1
 80014dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80014de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80014e4:	429a      	cmp	r2, r3
 80014e6:	dbe8      	blt.n	80014ba <AD717X_ReadRegister+0xa6>
		}
		char hexString[24];  // Buffer to store "0x" + 4 hex digits + null terminator
		sprintf(hexString, "{inf,\r\n0x%04x,end}\r\n", (unsigned int)pReg->value);  // Format as hex string with "0x" prefix
 80014e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	461a      	mov	r2, r3
 80014ee:	f107 0308 	add.w	r3, r7, #8
 80014f2:	490a      	ldr	r1, [pc, #40]	@ (800151c <AD717X_ReadRegister+0x108>)
 80014f4:	4618      	mov	r0, r3
 80014f6:	f006 fcbd 	bl	8007e74 <siprintf>
		send_string(hexString);
 80014fa:	f107 0308 	add.w	r3, r7, #8
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 fbf4 	bl	8001cec <send_string>
	*/
	/* Build the result */

//	}

	return ret;
 8001504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8001506:	4618      	mov	r0, r3
 8001508:	3738      	adds	r7, #56	@ 0x38
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200010ec 	.word	0x200010ec
 8001514:	200010e8 	.word	0x200010e8
 8001518:	2000048c 	.word	0x2000048c
 800151c:	08009fb8 	.word	0x08009fb8

08001520 <AD717X_WriteRegister>:
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_WriteRegister(ad717x_dev *device,
			     uint8_t addr)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b088      	sub	sp, #32
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	460b      	mov	r3, r1
 800152a:	70fb      	strb	r3, [r7, #3]
	int32_t ret      = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
	int32_t regValue = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
	uint8_t wrBuf[8] = {0, 0, 0, 0, 0, 0, 0, 0};
 8001534:	4a32      	ldr	r2, [pc, #200]	@ (8001600 <AD717X_WriteRegister+0xe0>)
 8001536:	f107 0308 	add.w	r3, r7, #8
 800153a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800153e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t i        = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	76fb      	strb	r3, [r7, #27]
//	uint8_t crc8     = 0;
	ad717x_st_reg *preg;

	if(!device)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d102      	bne.n	8001552 <AD717X_WriteRegister+0x32>
		return INVALID_VAL;
 800154c:	f04f 33ff 	mov.w	r3, #4294967295
 8001550:	e051      	b.n	80015f6 <AD717X_WriteRegister+0xd6>

	preg = AD717X_GetReg(device, addr);
 8001552:	78fb      	ldrb	r3, [r7, #3]
 8001554:	4619      	mov	r1, r3
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff ff22 	bl	80013a0 <AD717X_GetReg>
 800155c:	6138      	str	r0, [r7, #16]
	if (!preg)
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <AD717X_WriteRegister+0x4a>
		return INVALID_VAL;
 8001564:	f04f 33ff 	mov.w	r3, #4294967295
 8001568:	e045      	b.n	80015f6 <AD717X_WriteRegister+0xd6>

	/* Build the Command word */
	wrBuf[0] = AD717X_COMM_REG_WEN | AD717X_COMM_REG_WR |
		   AD717X_COMM_REG_RA(preg->addr);
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	681b      	ldr	r3, [r3, #0]
	wrBuf[0] = AD717X_COMM_REG_WEN | AD717X_COMM_REG_WR |
 800156e:	b2db      	uxtb	r3, r3
 8001570:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001574:	b2db      	uxtb	r3, r3
 8001576:	723b      	strb	r3, [r7, #8]

	/* Fill the write buffer */
	regValue = preg->value;
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < preg->size; i++) {
 800157e:	2300      	movs	r3, #0
 8001580:	76fb      	strb	r3, [r7, #27]
 8001582:	e00f      	b.n	80015a4 <AD717X_WriteRegister+0x84>
		wrBuf[preg->size - i] = regValue & 0xFF;
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	689a      	ldr	r2, [r3, #8]
 8001588:	7efb      	ldrb	r3, [r7, #27]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	69fa      	ldr	r2, [r7, #28]
 800158e:	b2d2      	uxtb	r2, r2
 8001590:	3320      	adds	r3, #32
 8001592:	443b      	add	r3, r7
 8001594:	f803 2c18 	strb.w	r2, [r3, #-24]
		regValue >>= 8;
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	121b      	asrs	r3, r3, #8
 800159c:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < preg->size; i++) {
 800159e:	7efb      	ldrb	r3, [r7, #27]
 80015a0:	3301      	adds	r3, #1
 80015a2:	76fb      	strb	r3, [r7, #27]
 80015a4:	7efa      	ldrb	r2, [r7, #27]
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	dbea      	blt.n	8001584 <AD717X_WriteRegister+0x64>
	/* Write data to the device */
//	ret = no_os_spi_write_and_read(device->spi_desc,
//				       wrBuf,
//				       (device->useCRC != AD717X_DISABLE) ?
//				       preg->size + 2 : preg->size + 1);
	memcpy(spi_write_reg.Tx, wrBuf, 8);
 80015ae:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <AD717X_WriteRegister+0xe4>)
 80015b0:	461a      	mov	r2, r3
 80015b2:	f107 0308 	add.w	r3, r7, #8
 80015b6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015ba:	e882 0003 	stmia.w	r2, {r0, r1}
	spi_write_reg.pReg = preg;
 80015be:	4a11      	ldr	r2, [pc, #68]	@ (8001604 <AD717X_WriteRegister+0xe4>)
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	60d3      	str	r3, [r2, #12]
//			ret = (int) HAL_SPI_Transmit(SPI, wrBuf, preg->size + 1, 100);
//
//		}
//
//	}
	if(device->mode == CONTINUOUS)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d103      	bne.n	80015d6 <AD717X_WriteRegister+0xb6>
		spi_status = WRITING;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001608 <AD717X_WriteRegister+0xe8>)
 80015d0:	2203      	movs	r2, #3
 80015d2:	701a      	strb	r2, [r3, #0]
 80015d4:	e00c      	b.n	80015f0 <AD717X_WriteRegister+0xd0>
	else
	{
		ret = (int) HAL_SPI_Transmit(SPI, wrBuf, preg->size + 1, 100);
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	b29b      	uxth	r3, r3
 80015dc:	3301      	adds	r3, #1
 80015de:	b29a      	uxth	r2, r3
 80015e0:	f107 0108 	add.w	r1, r7, #8
 80015e4:	2364      	movs	r3, #100	@ 0x64
 80015e6:	4809      	ldr	r0, [pc, #36]	@ (800160c <AD717X_WriteRegister+0xec>)
 80015e8:	f003 fa2d 	bl	8004a46 <HAL_SPI_Transmit>
 80015ec:	4603      	mov	r3, r0
 80015ee:	617b      	str	r3, [r7, #20]
	}
//	ret = (int) HAL_SPI_Transmit(SPI, wrBuf, preg->size + 1, 100);
	ret = 0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
	return ret;
 80015f4:	697b      	ldr	r3, [r7, #20]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3720      	adds	r7, #32
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	08009fd0 	.word	0x08009fd0
 8001604:	200010f4 	.word	0x200010f4
 8001608:	200010e8 	.word	0x200010e8
 800160c:	2000048c 	.word	0x2000048c

08001610 <AD717X_Reset>:
* @param device - The handler of the instance of the driver.
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_Reset(ad717x_dev *device)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	int32_t ret = 0;
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
	uint8_t wrBuf[8] = {0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF};
 800161c:	4a0c      	ldr	r2, [pc, #48]	@ (8001650 <AD717X_Reset+0x40>)
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001626:	e883 0003 	stmia.w	r3, {r0, r1}

	if(!device)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <AD717X_Reset+0x26>
		return INVALID_VAL;
 8001630:	f04f 33ff 	mov.w	r3, #4294967295
 8001634:	e007      	b.n	8001646 <AD717X_Reset+0x36>

//	ret = no_os_spi_write_and_read(device->spi_desc,
//				       wrBuf,
//				       8);
	HAL_SPI_Transmit(SPI, wrBuf, 8, 100);
 8001636:	f107 010c 	add.w	r1, r7, #12
 800163a:	2364      	movs	r3, #100	@ 0x64
 800163c:	2208      	movs	r2, #8
 800163e:	4805      	ldr	r0, [pc, #20]	@ (8001654 <AD717X_Reset+0x44>)
 8001640:	f003 fa01 	bl	8004a46 <HAL_SPI_Transmit>
	return ret;
 8001644:	697b      	ldr	r3, [r7, #20]
}
 8001646:	4618      	mov	r0, r3
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	08009fd8 	.word	0x08009fd8
 8001654:	2000048c 	.word	0x2000048c

08001658 <AD717X_ComputeDataregSize>:
* @param device - The handler of the instance of the driver.
*
* @return 0in case of success or negative code in case of failure.
*******************************************************************************/
int32_t AD717X_ComputeDataregSize(ad717x_dev *device)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	ad717x_st_reg *reg_ptr;
	ad717x_st_reg *datareg_ptr;
	uint16_t case_var;

	/* Get interface mode register pointer */
	reg_ptr = AD717X_GetReg(device, AD717X_IFMODE_REG);
 8001660:	2102      	movs	r1, #2
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff fe9c 	bl	80013a0 <AD717X_GetReg>
 8001668:	6178      	str	r0, [r7, #20]
	/* Get data register pointer */
	datareg_ptr = AD717X_GetReg(device, AD717X_DATA_REG);
 800166a:	2104      	movs	r1, #4
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f7ff fe97 	bl	80013a0 <AD717X_GetReg>
 8001672:	6138      	str	r0, [r7, #16]
	case_var = reg_ptr->value & (AD717X_IFMODE_REG_DATA_STAT |
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	b29b      	uxth	r3, r3
 800167a:	f003 0341 	and.w	r3, r3, #65	@ 0x41
 800167e:	81fb      	strh	r3, [r7, #14]
				     AD717X_IFMODE_REG_DATA_WL16);

	/* Compute data register size */
	datareg_ptr->size = 3;
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	2203      	movs	r2, #3
 8001684:	609a      	str	r2, [r3, #8]
	if ((case_var & AD717X_IFMODE_REG_DATA_WL16) == AD717X_IFMODE_REG_DATA_WL16)
 8001686:	89fb      	ldrh	r3, [r7, #14]
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	2b00      	cmp	r3, #0
 800168e:	d004      	beq.n	800169a <AD717X_ComputeDataregSize+0x42>
		datareg_ptr->size--;
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	1e5a      	subs	r2, r3, #1
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	609a      	str	r2, [r3, #8]
	if ((case_var & AD717X_IFMODE_REG_DATA_STAT) == AD717X_IFMODE_REG_DATA_STAT)
 800169a:	89fb      	ldrh	r3, [r7, #14]
 800169c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d004      	beq.n	80016ae <AD717X_ComputeDataregSize+0x56>
		datareg_ptr->size++;
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	1c5a      	adds	r2, r3, #1
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	609a      	str	r2, [r3, #8]

	/* Get ID register pointer */
	reg_ptr = AD717X_GetReg(device, AD717X_ID_REG);
 80016ae:	2107      	movs	r1, #7
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f7ff fe75 	bl	80013a0 <AD717X_GetReg>
 80016b6:	6178      	str	r0, [r7, #20]

	/* If the part is 32/24 bit wide add a byte to the read */
	if((reg_ptr->value & AD717X_ID_REG_MASK) == AD7177_2_ID_REG_VALUE)
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80016c0:	4013      	ands	r3, r2
 80016c2:	f644 72d0 	movw	r2, #20432	@ 0x4fd0
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d104      	bne.n	80016d4 <AD717X_ComputeDataregSize+0x7c>
		datareg_ptr->size++;
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	1c5a      	adds	r2, r3, #1
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	609a      	str	r2, [r3, #8]

	return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3718      	adds	r7, #24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <ad717x_configure_device_odr>:
 * @return 0 in case of success, negative error code otherwise
 */
int32_t ad717x_configure_device_odr(ad717x_dev *dev,
				    uint8_t filtcon_id,
				    uint8_t odr_sel)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	70fb      	strb	r3, [r7, #3]
 80016ec:	4613      	mov	r3, r2
 80016ee:	70bb      	strb	r3, [r7, #2]
	ad717x_st_reg *filtcon_reg;
	int32_t ret;

	/* Retrieve the FILTCON register */
	filtcon_reg = AD717X_GetReg(dev,
 80016f0:	78fb      	ldrb	r3, [r7, #3]
 80016f2:	3328      	adds	r3, #40	@ 0x28
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	4619      	mov	r1, r3
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff fe51 	bl	80013a0 <AD717X_GetReg>
 80016fe:	60f8      	str	r0, [r7, #12]
				    AD717X_FILTCON0_REG + filtcon_id);
	if (!filtcon_reg) {
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <ad717x_configure_device_odr+0x2a>
		return -EINVAL;
 8001706:	4b11      	ldr	r3, [pc, #68]	@ (800174c <ad717x_configure_device_odr+0x6c>)
 8001708:	e01b      	b.n	8001742 <ad717x_configure_device_odr+0x62>
	}

	/* Clear the ODR bits, configure the requested ODR */
	filtcon_reg->value &= ~(AD717x_ODR_MSK);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f023 021f 	bic.w	r2, r3, #31
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	605a      	str	r2, [r3, #4]
	filtcon_reg->value |= AD717X_FILT_CONF_REG_ODR(odr_sel);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	78bb      	ldrb	r3, [r7, #2]
 800171c:	f003 031f 	and.w	r3, r3, #31
 8001720:	431a      	orrs	r2, r3
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	605a      	str	r2, [r3, #4]

	ret = AD717X_WriteRegister(dev, AD717X_FILTCON0_REG + filtcon_id);
 8001726:	78fb      	ldrb	r3, [r7, #3]
 8001728:	3328      	adds	r3, #40	@ 0x28
 800172a:	b2db      	uxtb	r3, r3
 800172c:	4619      	mov	r1, r3
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff fef6 	bl	8001520 <AD717X_WriteRegister>
 8001734:	60b8      	str	r0, [r7, #8]
	if (ret) {
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <ad717x_configure_device_odr+0x60>
		return ret;
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	e000      	b.n	8001742 <ad717x_configure_device_odr+0x62>
	}

	return 0;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	ffffd929 	.word	0xffffd929

08001750 <AD717X_Init>:
*
* @return Returns 0 for success or negative error code.
*******************************************************************************/
int32_t AD717X_Init(ad717x_dev **device,
		    ad717x_init_param init_param)
{
 8001750:	b084      	sub	sp, #16
 8001752:	b580      	push	{r7, lr}
 8001754:	b086      	sub	sp, #24
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800175e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t ret;
	ad717x_st_reg *preg;
	uint8_t setup_index;
	uint8_t ch_index;

	dev = (ad717x_dev *)malloc(sizeof(*dev));
 8001762:	20bc      	movs	r0, #188	@ 0xbc
 8001764:	f005 fd36 	bl	80071d4 <malloc>
 8001768:	4603      	mov	r3, r0
 800176a:	613b      	str	r3, [r7, #16]
	if (!dev)
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d102      	bne.n	8001778 <AD717X_Init+0x28>
		return -1;
 8001772:	f04f 33ff 	mov.w	r3, #4294967295
 8001776:	e07d      	b.n	8001874 <AD717X_Init+0x124>

	dev->regs = init_param.regs;
 8001778:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	605a      	str	r2, [r3, #4]
	dev->num_regs = init_param.num_regs;
 800177e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	721a      	strb	r2, [r3, #8]
//	ret = no_os_spi_init(&dev->spi_desc, &init_param.spi_init);
//	if (ret < 0)
//		return ret;

	/*  Reset the device interface.*/
	ret = AD717X_Reset(dev);
 8001786:	6938      	ldr	r0, [r7, #16]
 8001788:	f7ff ff42 	bl	8001610 <AD717X_Reset>
 800178c:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b00      	cmp	r3, #0
 8001792:	da01      	bge.n	8001798 <AD717X_Init+0x48>
		return ret;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	e06d      	b.n	8001874 <AD717X_Init+0x124>

	/* Initialize ADC mode register. */
//	ret = AD717X_WriteRegister(dev, AD717X_ADCMODE_REG);
	if(ret < 0)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2b00      	cmp	r3, #0
 800179c:	da01      	bge.n	80017a2 <AD717X_Init+0x52>
		return ret;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	e068      	b.n	8001874 <AD717X_Init+0x124>

	/* Initialize Interface mode register. */
//	ret = AD717X_WriteRegister(dev, AD717X_IFMODE_REG);
	if(ret < 0)
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	da01      	bge.n	80017ac <AD717X_Init+0x5c>
		return ret;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	e063      	b.n	8001874 <AD717X_Init+0x124>

	/* Get CRC State */
//	ret = AD717X_UpdateCRCSetting(dev);
	if(ret < 0)
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	da01      	bge.n	80017b6 <AD717X_Init+0x66>
		return ret;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	e05e      	b.n	8001874 <AD717X_Init+0x124>

	/* Initialize registers AD717X_GPIOCON_REG through AD717X_OFFSET0_REG */
	preg = AD717X_GetReg(dev, AD717X_GPIOCON_REG);
 80017b6:	2106      	movs	r1, #6
 80017b8:	6938      	ldr	r0, [r7, #16]
 80017ba:	f7ff fdf1 	bl	80013a0 <AD717X_GetReg>
 80017be:	60b8      	str	r0, [r7, #8]
	if (!preg)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d102      	bne.n	80017cc <AD717X_Init+0x7c>
		return INVALID_VAL;
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	e053      	b.n	8001874 <AD717X_Init+0x124>
//			break;
//		preg ++;
//	}

	/* Read ID register to identify the part */
	ret = AD717X_ReadRegister(dev, AD717X_ID_REG);
 80017cc:	2107      	movs	r1, #7
 80017ce:	6938      	ldr	r0, [r7, #16]
 80017d0:	f7ff fe20 	bl	8001414 <AD717X_ReadRegister>
 80017d4:	60f8      	str	r0, [r7, #12]
	if(ret < 0)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	da01      	bge.n	80017e0 <AD717X_Init+0x90>
		return ret;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	e049      	b.n	8001874 <AD717X_Init+0x124>
	dev->active_device = init_param.active_device;
 80017e0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	729a      	strb	r2, [r3, #10]
	dev->num_channels = init_param.num_channels;
 80017e8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	731a      	strb	r2, [r3, #12]

	for (setup_index = 0; setup_index < init_param.num_setups; setup_index++) {
 80017f0:	2300      	movs	r3, #0
 80017f2:	75fb      	strb	r3, [r7, #23]
 80017f4:	e016      	b.n	8001824 <AD717X_Init+0xd4>
		/* Set Polarity */
//		ret = ad717x_set_polarity(dev, init_param.setups[setup_index].bi_unipolar,
//					  setup_index);
		if (ret < 0)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	da01      	bge.n	8001800 <AD717X_Init+0xb0>
			return ret;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	e039      	b.n	8001874 <AD717X_Init+0x124>

		/* Select the reference source */
//		ret = ad717x_set_reference_source(dev,
//						  init_param.setups[setup_index].ref_source, setup_index);
		if (ret < 0)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	da01      	bge.n	800180a <AD717X_Init+0xba>
			return ret;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	e034      	b.n	8001874 <AD717X_Init+0x124>
		/* Enable reference and input buffers */
//		ret = ad717x_enable_input_buffer(dev,
//						 init_param.setups[setup_index].input_buff,
//						 init_param.setups[setup_index].ref_buff,
//						 setup_index);
		if (ret < 0)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2b00      	cmp	r3, #0
 800180e:	da01      	bge.n	8001814 <AD717X_Init+0xc4>
			return ret;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	e02f      	b.n	8001874 <AD717X_Init+0x124>

//		ret = ad717x_configure_device_odr(dev, setup_index,
//						  init_param.filter_configuration[setup_index].odr);
		if (ret < 0)
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	da01      	bge.n	800181e <AD717X_Init+0xce>
			return ret;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	e02a      	b.n	8001874 <AD717X_Init+0x124>
	for (setup_index = 0; setup_index < init_param.num_setups; setup_index++) {
 800181e:	7dfb      	ldrb	r3, [r7, #23]
 8001820:	3301      	adds	r3, #1
 8001822:	75fb      	strb	r3, [r7, #23]
 8001824:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001828:	7dfa      	ldrb	r2, [r7, #23]
 800182a:	429a      	cmp	r2, r3
 800182c:	d3e3      	bcc.n	80017f6 <AD717X_Init+0xa6>
	}

	/* Set Conversion Mode */
//	ret = ad717x_set_adc_mode(dev, init_param.mode);
	if (ret < 0)
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2b00      	cmp	r3, #0
 8001832:	da01      	bge.n	8001838 <AD717X_Init+0xe8>
		return ret;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	e01d      	b.n	8001874 <AD717X_Init+0x124>

	/*  Connect Analog Inputs, Assign Setup, Disable all channels */
	for (ch_index = 0; ch_index < init_param.num_channels; ch_index++) {
 8001838:	2300      	movs	r3, #0
 800183a:	75bb      	strb	r3, [r7, #22]
 800183c:	e011      	b.n	8001862 <AD717X_Init+0x112>
//		ret = ad717x_connect_analog_input(dev, ch_index,
//						  init_param.chan_map[ch_index].analog_inputs);
		if (ret < 0)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2b00      	cmp	r3, #0
 8001842:	da01      	bge.n	8001848 <AD717X_Init+0xf8>
			return ret;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	e015      	b.n	8001874 <AD717X_Init+0x124>

//		ret = ad717x_assign_setup(dev, ch_index,
//					  init_param.chan_map[ch_index].setup_sel);
		if (ret < 0)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2b00      	cmp	r3, #0
 800184c:	da01      	bge.n	8001852 <AD717X_Init+0x102>
			return ret;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	e010      	b.n	8001874 <AD717X_Init+0x124>

//		ret = ad717x_set_channel_status(dev,ch_index,
//						init_param.chan_map[ch_index].channel_enable);
		if (ret < 0)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2b00      	cmp	r3, #0
 8001856:	da01      	bge.n	800185c <AD717X_Init+0x10c>
			return ret;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	e00b      	b.n	8001874 <AD717X_Init+0x124>
	for (ch_index = 0; ch_index < init_param.num_channels; ch_index++) {
 800185c:	7dbb      	ldrb	r3, [r7, #22]
 800185e:	3301      	adds	r3, #1
 8001860:	75bb      	strb	r3, [r7, #22]
 8001862:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001866:	7dba      	ldrb	r2, [r7, #22]
 8001868:	429a      	cmp	r2, r3
 800186a:	d3e8      	bcc.n	800183e <AD717X_Init+0xee>
	}
	*device = dev;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	601a      	str	r2, [r3, #0]

	return ret;
 8001872:	68fb      	ldr	r3, [r7, #12]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800187e:	b004      	add	sp, #16
 8001880:	4770      	bx	lr
	...

08001884 <ad717x_set_clock>:

	return ret;
}

void ad717x_set_clock(ad717x_dev *dev, uint32_t clcck_sel)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
	ad717x_st_reg *pReg = AD717X_GetReg(dev, AD717X_ADCMODE_REG);
 800188e:	2101      	movs	r1, #1
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff fd85 	bl	80013a0 <AD717X_GetReg>
 8001896:	60f8      	str	r0, [r7, #12]

	pReg->value |= AD717X_ADCMODE_REG_CLKSEL(clcck_sel);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	461a      	mov	r2, r3
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	f003 030c 	and.w	r3, r3, #12
 80018a6:	4313      	orrs	r3, r2
 80018a8:	461a      	mov	r2, r3
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	605a      	str	r2, [r3, #4]
	spi_write_reg.value = AD717X_ADCMODE_REG_CLKSEL(clcck_sel);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	f003 030c 	and.w	r3, r3, #12
 80018b6:	4a05      	ldr	r2, [pc, #20]	@ (80018cc <ad717x_set_clock+0x48>)
 80018b8:	6093      	str	r3, [r2, #8]
	AD717X_WriteRegister(dev, AD717X_ADCMODE_REG);
 80018ba:	2101      	movs	r1, #1
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff fe2f 	bl	8001520 <AD717X_WriteRegister>
}
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	200010f4 	.word	0x200010f4

080018d0 <ad717x_set_data_stat>:

void ad717x_set_data_stat(ad717x_dev *dev, bool stat)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	460b      	mov	r3, r1
 80018da:	70fb      	strb	r3, [r7, #3]
	ad717x_st_reg *reg_ptr;
//	ad717x_st_reg *datareg_ptr;
	/* Get interface mode register pointer */
	reg_ptr = AD717X_GetReg(dev, AD717X_IFMODE_REG);
 80018dc:	2102      	movs	r1, #2
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff fd5e 	bl	80013a0 <AD717X_GetReg>
 80018e4:	60f8      	str	r0, [r7, #12]
	/* Get data register pointer */
//	datareg_ptr = AD717X_GetReg(device, AD717X_DATA_REG);
	if(stat)
 80018e6:	78fb      	ldrb	r3, [r7, #3]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d006      	beq.n	80018fa <ad717x_set_data_stat+0x2a>
		reg_ptr->value |= AD717X_IFMODE_REG_DATA_STAT;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	e005      	b.n	8001906 <ad717x_set_data_stat+0x36>
	else
		reg_ptr->value &= ~(AD717X_IFMODE_REG_DATA_STAT);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	605a      	str	r2, [r3, #4]
	AD717X_WriteRegister(dev, AD717X_IFMODE_REG);
 8001906:	2102      	movs	r1, #2
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff fe09 	bl	8001520 <AD717X_WriteRegister>
	AD717X_ComputeDataregSize(dev);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff fea2 	bl	8001658 <AD717X_ComputeDataregSize>

}
 8001914:	bf00      	nop
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <adc_to_buf>:
#include "ad717x.h"

void send_adc_data();

void adc_to_buf(uint32_t new_val)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
//	if(adc_buff_idx == 0 && adc_channel_offset > 0)
//	{
//		adc_channel_offset -= 2;
//		return;
//	}
	if(adc_channel_offset == 0)
 8001924:	4b22      	ldr	r3, [pc, #136]	@ (80019b0 <adc_to_buf+0x94>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d116      	bne.n	800195a <adc_to_buf+0x3e>
	{
		time_buff[adc_buff_idx / 2] = TIM.Instance->CNT;
 800192c:	4b21      	ldr	r3, [pc, #132]	@ (80019b4 <adc_to_buf+0x98>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a21      	ldr	r2, [pc, #132]	@ (80019b8 <adc_to_buf+0x9c>)
 8001932:	8812      	ldrh	r2, [r2, #0]
 8001934:	b292      	uxth	r2, r2
 8001936:	0852      	lsrs	r2, r2, #1
 8001938:	b292      	uxth	r2, r2
 800193a:	4611      	mov	r1, r2
 800193c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193e:	4a1f      	ldr	r2, [pc, #124]	@ (80019bc <adc_to_buf+0xa0>)
 8001940:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		adc_buff[adc_buff_idx / 2] = new_val;
 8001944:	4b1c      	ldr	r3, [pc, #112]	@ (80019b8 <adc_to_buf+0x9c>)
 8001946:	881b      	ldrh	r3, [r3, #0]
 8001948:	b29b      	uxth	r3, r3
 800194a:	085b      	lsrs	r3, r3, #1
 800194c:	b29b      	uxth	r3, r3
 800194e:	4619      	mov	r1, r3
 8001950:	4a1b      	ldr	r2, [pc, #108]	@ (80019c0 <adc_to_buf+0xa4>)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8001958:	e015      	b.n	8001986 <adc_to_buf+0x6a>
	}
	else
	{
		tq_time_buff[adc_buff_idx / 2] = TIM.Instance->CNT;
 800195a:	4b16      	ldr	r3, [pc, #88]	@ (80019b4 <adc_to_buf+0x98>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a16      	ldr	r2, [pc, #88]	@ (80019b8 <adc_to_buf+0x9c>)
 8001960:	8812      	ldrh	r2, [r2, #0]
 8001962:	b292      	uxth	r2, r2
 8001964:	0852      	lsrs	r2, r2, #1
 8001966:	b292      	uxth	r2, r2
 8001968:	4611      	mov	r1, r2
 800196a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800196c:	4a15      	ldr	r2, [pc, #84]	@ (80019c4 <adc_to_buf+0xa8>)
 800196e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		tq_buff[adc_buff_idx / 2] = new_val;
 8001972:	4b11      	ldr	r3, [pc, #68]	@ (80019b8 <adc_to_buf+0x9c>)
 8001974:	881b      	ldrh	r3, [r3, #0]
 8001976:	b29b      	uxth	r3, r3
 8001978:	085b      	lsrs	r3, r3, #1
 800197a:	b29b      	uxth	r3, r3
 800197c:	4619      	mov	r1, r3
 800197e:	4a12      	ldr	r2, [pc, #72]	@ (80019c8 <adc_to_buf+0xac>)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}

	adc_buff_idx ++;
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <adc_to_buf+0x9c>)
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	b29b      	uxth	r3, r3
 800198c:	3301      	adds	r3, #1
 800198e:	b29a      	uxth	r2, r3
 8001990:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <adc_to_buf+0x9c>)
 8001992:	801a      	strh	r2, [r3, #0]
	if(adc_buff_idx >= ADC_BUFFER_SIZE * ENABLED_CHANNELS)
 8001994:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <adc_to_buf+0x9c>)
 8001996:	881b      	ldrh	r3, [r3, #0]
 8001998:	b29b      	uxth	r3, r3
 800199a:	2b63      	cmp	r3, #99	@ 0x63
 800199c:	d904      	bls.n	80019a8 <adc_to_buf+0x8c>
	{
		send_adc_data();
 800199e:	f000 f815 	bl	80019cc <send_adc_data>
		adc_buff_idx = 0;
 80019a2:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <adc_to_buf+0x9c>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	801a      	strh	r2, [r3, #0]
//		TIM.Instance->CNT = 0;
	}
}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	200010e0 	.word	0x200010e0
 80019b4:	2000053c 	.word	0x2000053c
 80019b8:	200010dc 	.word	0x200010dc
 80019bc:	20000dbc 	.word	0x20000dbc
 80019c0:	20000e84 	.word	0x20000e84
 80019c4:	20000f4c 	.word	0x20000f4c
 80019c8:	20001014 	.word	0x20001014

080019cc <send_adc_data>:

void send_adc_data()
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
	int array_length = sizeof(uint32_t) * ADC_BUFFER_SIZE;
 80019d2:	23c8      	movs	r3, #200	@ 0xc8
 80019d4:	607b      	str	r3, [r7, #4]

	sprintf((char*)tx_buffer, "{fdb,\r\n");
 80019d6:	4920      	ldr	r1, [pc, #128]	@ (8001a58 <send_adc_data+0x8c>)
 80019d8:	4820      	ldr	r0, [pc, #128]	@ (8001a5c <send_adc_data+0x90>)
 80019da:	f006 fa4b 	bl	8007e74 <siprintf>
	memcpy(tx_buffer + 7, (uint8_t*) time_buff, array_length);
 80019de:	4820      	ldr	r0, [pc, #128]	@ (8001a60 <send_adc_data+0x94>)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	461a      	mov	r2, r3
 80019e4:	491f      	ldr	r1, [pc, #124]	@ (8001a64 <send_adc_data+0x98>)
 80019e6:	f006 fb58 	bl	800809a <memcpy>
	memcpy(tx_buffer + 7 + array_length, (uint8_t*) adc_buff, array_length);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	3307      	adds	r3, #7
 80019ee:	4a1b      	ldr	r2, [pc, #108]	@ (8001a5c <send_adc_data+0x90>)
 80019f0:	4413      	add	r3, r2
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	491c      	ldr	r1, [pc, #112]	@ (8001a68 <send_adc_data+0x9c>)
 80019f6:	4618      	mov	r0, r3
 80019f8:	f006 fb4f 	bl	800809a <memcpy>
	memcpy(tx_buffer + 7 + 2 * array_length, (uint8_t*) tq_time_buff, array_length);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	3307      	adds	r3, #7
 8001a02:	4a16      	ldr	r2, [pc, #88]	@ (8001a5c <send_adc_data+0x90>)
 8001a04:	4413      	add	r3, r2
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	4918      	ldr	r1, [pc, #96]	@ (8001a6c <send_adc_data+0xa0>)
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f006 fb45 	bl	800809a <memcpy>
	memcpy(tx_buffer + 7 + 3 * array_length, (uint8_t*) tq_buff, array_length);
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	4613      	mov	r3, r2
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	4413      	add	r3, r2
 8001a18:	3307      	adds	r3, #7
 8001a1a:	4a10      	ldr	r2, [pc, #64]	@ (8001a5c <send_adc_data+0x90>)
 8001a1c:	4413      	add	r3, r2
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	4913      	ldr	r1, [pc, #76]	@ (8001a70 <send_adc_data+0xa4>)
 8001a22:	4618      	mov	r0, r3
 8001a24:	f006 fb39 	bl	800809a <memcpy>
	sprintf((char*)tx_buffer+ 7 + 4 * array_length, ",end}\r\n");
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	3307      	adds	r3, #7
 8001a2e:	4a0b      	ldr	r2, [pc, #44]	@ (8001a5c <send_adc_data+0x90>)
 8001a30:	4413      	add	r3, r2
 8001a32:	4910      	ldr	r1, [pc, #64]	@ (8001a74 <send_adc_data+0xa8>)
 8001a34:	4618      	mov	r0, r3
 8001a36:	f006 fa1d 	bl	8007e74 <siprintf>

	HAL_UART_Transmit_DMA(PC_UART, tx_buffer, 4 * array_length + 14);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	330e      	adds	r3, #14
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	461a      	mov	r2, r3
 8001a48:	4904      	ldr	r1, [pc, #16]	@ (8001a5c <send_adc_data+0x90>)
 8001a4a:	480b      	ldr	r0, [pc, #44]	@ (8001a78 <send_adc_data+0xac>)
 8001a4c:	f004 f962 	bl	8005d14 <HAL_UART_Transmit_DMA>
//	HAL_UART_Transmit(PC_UART, (uint8_t*)"{fb,", 4, 10);
//	HAL_UART_Transmit(PC_UART, (uint8_t*)time_buff, sizeof(uint32_t) * ADC_BUFFER_SIZE, 100);
//	HAL_UART_Transmit(PC_UART, (uint8_t*)adc_buff, sizeof(uint32_t) * ADC_BUFFER_SIZE, 100);
//	HAL_UART_Transmit(PC_UART, (uint8_t*)",end}\r\n", 8, 10);
}
 8001a50:	bf00      	nop
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	08009fe0 	.word	0x08009fe0
 8001a5c:	20000a8c 	.word	0x20000a8c
 8001a60:	20000a93 	.word	0x20000a93
 8001a64:	20000dbc 	.word	0x20000dbc
 8001a68:	20000e84 	.word	0x20000e84
 8001a6c:	20000f4c 	.word	0x20000f4c
 8001a70:	20001014 	.word	0x20001014
 8001a74:	08009fe8 	.word	0x08009fe8
 8001a78:	20000584 	.word	0x20000584

08001a7c <dac_read>:
#include "global.h"



uint32_t dac_read(uint8_t addr, int print)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b090      	sub	sp, #64	@ 0x40
 8001a80:	af02      	add	r7, sp, #8
 8001a82:	4603      	mov	r3, r0
 8001a84:	6039      	str	r1, [r7, #0]
 8001a86:	71fb      	strb	r3, [r7, #7]
	uint8_t Tx[3] = {addr,0,0};
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001a8e:	2300      	movs	r3, #0
 8001a90:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001a94:	2300      	movs	r3, #0
 8001a96:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint8_t Rx[3] = {0};
 8001a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001b58 <dac_read+0xdc>)
 8001a9c:	881b      	ldrh	r3, [r3, #0]
 8001a9e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_RESET);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2102      	movs	r1, #2
 8001aaa:	482c      	ldr	r0, [pc, #176]	@ (8001b5c <dac_read+0xe0>)
 8001aac:	f002 f8d8 	bl	8003c60 <HAL_GPIO_WritePin>
	delay_us(1);
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	f000 fe97 	bl	80027e4 <delay_us>
	HAL_SPI_Transmit(DAC_SPI, Tx, 3, 100);
 8001ab6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001aba:	2364      	movs	r3, #100	@ 0x64
 8001abc:	2203      	movs	r2, #3
 8001abe:	4828      	ldr	r0, [pc, #160]	@ (8001b60 <dac_read+0xe4>)
 8001ac0:	f002 ffc1 	bl	8004a46 <HAL_SPI_Transmit>
	delay_us(1);
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	f000 fe8d 	bl	80027e4 <delay_us>
	HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_SET);
 8001aca:	2201      	movs	r2, #1
 8001acc:	2102      	movs	r1, #2
 8001ace:	4823      	ldr	r0, [pc, #140]	@ (8001b5c <dac_read+0xe0>)
 8001ad0:	f002 f8c6 	bl	8003c60 <HAL_GPIO_WritePin>
	delay_us(1);
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	f000 fe85 	bl	80027e4 <delay_us>
	HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_RESET);
 8001ada:	2200      	movs	r2, #0
 8001adc:	2102      	movs	r1, #2
 8001ade:	481f      	ldr	r0, [pc, #124]	@ (8001b5c <dac_read+0xe0>)
 8001ae0:	f002 f8be 	bl	8003c60 <HAL_GPIO_WritePin>
	delay_us(1);
 8001ae4:	2001      	movs	r0, #1
 8001ae6:	f000 fe7d 	bl	80027e4 <delay_us>
	HAL_SPI_Receive(&hspi2, Rx, 3, 100);
 8001aea:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001aee:	2364      	movs	r3, #100	@ 0x64
 8001af0:	2203      	movs	r2, #3
 8001af2:	481b      	ldr	r0, [pc, #108]	@ (8001b60 <dac_read+0xe4>)
 8001af4:	f003 f8eb 	bl	8004cce <HAL_SPI_Receive>
	delay_us(1);
 8001af8:	2001      	movs	r0, #1
 8001afa:	f000 fe73 	bl	80027e4 <delay_us>
	HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_SET);
 8001afe:	2201      	movs	r2, #1
 8001b00:	2102      	movs	r1, #2
 8001b02:	4816      	ldr	r0, [pc, #88]	@ (8001b5c <dac_read+0xe0>)
 8001b04:	f002 f8ac 	bl	8003c60 <HAL_GPIO_WritePin>
	uint32_t reg_data = (Rx[0] << 16) | (Rx[1] << 8) | Rx[2];
 8001b08:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b0c:	041a      	lsls	r2, r3, #16
 8001b0e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001b12:	021b      	lsls	r3, r3, #8
 8001b14:	4313      	orrs	r3, r2
 8001b16:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	637b      	str	r3, [r7, #52]	@ 0x34
	if(print)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d013      	beq.n	8001b4c <dac_read+0xd0>
	{
		char hexString[35];  // Buffer to store "0x" + 4 hex digits + null terminator
		sprintf(hexString, "{inf,\r\ndac,0x%02x%02x%02x,end}\r\n", Rx[0], Rx[1], Rx[2]);  // Format as hex string with "0x" prefix
 8001b24:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b28:	461a      	mov	r2, r3
 8001b2a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001b34:	f107 0008 	add.w	r0, r7, #8
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4909      	ldr	r1, [pc, #36]	@ (8001b64 <dac_read+0xe8>)
 8001b3e:	f006 f999 	bl	8007e74 <siprintf>
		send_string(hexString);
 8001b42:	f107 0308 	add.w	r3, r7, #8
 8001b46:	4618      	mov	r0, r3
 8001b48:	f000 f8d0 	bl	8001cec <send_string>
	}
	return reg_data;
 8001b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3738      	adds	r7, #56	@ 0x38
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	0800a014 	.word	0x0800a014
 8001b5c:	40020400 	.word	0x40020400
 8001b60:	200004e4 	.word	0x200004e4
 8001b64:	08009ff0 	.word	0x08009ff0

08001b68 <dac_write>:

void dac_write(uint8_t addr, uint16_t value)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	460a      	mov	r2, r1
 8001b72:	71fb      	strb	r3, [r7, #7]
 8001b74:	4613      	mov	r3, r2
 8001b76:	80bb      	strh	r3, [r7, #4]
	uint8_t Tx[3] = {addr,(value & 0xFF00) >> 8, (value & 0x00FF) >> 0};
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	723b      	strb	r3, [r7, #8]
 8001b7c:	88bb      	ldrh	r3, [r7, #4]
 8001b7e:	0a1b      	lsrs	r3, r3, #8
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	727b      	strb	r3, [r7, #9]
 8001b86:	88bb      	ldrh	r3, [r7, #4]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	72bb      	strb	r3, [r7, #10]
	for(int i = 0; i < 1; i++)
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	e019      	b.n	8001bc6 <dac_write+0x5e>
	{
		HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_RESET);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2102      	movs	r1, #2
 8001b96:	4810      	ldr	r0, [pc, #64]	@ (8001bd8 <dac_write+0x70>)
 8001b98:	f002 f862 	bl	8003c60 <HAL_GPIO_WritePin>
		delay_us(1);
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	f000 fe21 	bl	80027e4 <delay_us>
		HAL_SPI_Transmit(DAC_SPI, Tx, 3, 100);
 8001ba2:	f107 0108 	add.w	r1, r7, #8
 8001ba6:	2364      	movs	r3, #100	@ 0x64
 8001ba8:	2203      	movs	r2, #3
 8001baa:	480c      	ldr	r0, [pc, #48]	@ (8001bdc <dac_write+0x74>)
 8001bac:	f002 ff4b 	bl	8004a46 <HAL_SPI_Transmit>
		delay_us(1);
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	f000 fe17 	bl	80027e4 <delay_us>
		HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_SET);
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	2102      	movs	r1, #2
 8001bba:	4807      	ldr	r0, [pc, #28]	@ (8001bd8 <dac_write+0x70>)
 8001bbc:	f002 f850 	bl	8003c60 <HAL_GPIO_WritePin>
	for(int i = 0; i < 1; i++)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	dde2      	ble.n	8001b92 <dac_write+0x2a>
	}
}
 8001bcc:	bf00      	nop
 8001bce:	bf00      	nop
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40020400 	.word	0x40020400
 8001bdc:	200004e4 	.word	0x200004e4

08001be0 <dac_update>:

void dac_update(float v)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t val = (uint16_t) (((v+10) / 20) * (1 << 16));
 8001bea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bee:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001bf2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001bf6:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8001bfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bfe:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001c24 <dac_update+0x44>
 8001c02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c0a:	ee17 3a90 	vmov	r3, s15
 8001c0e:	81fb      	strh	r3, [r7, #14]
	dac_write(0x01, val);
 8001c10:	89fb      	ldrh	r3, [r7, #14]
 8001c12:	4619      	mov	r1, r3
 8001c14:	2001      	movs	r0, #1
 8001c16:	f7ff ffa7 	bl	8001b68 <dac_write>
}
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	47800000 	.word	0x47800000

08001c28 <dac_init>:

void dac_init(int num)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
	//send full reset
	for(int i = 0; i < 3; i++)
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	e006      	b.n	8001c44 <dac_init+0x1c>
		dac_write(0x0f, 0x00);
 8001c36:	2100      	movs	r1, #0
 8001c38:	200f      	movs	r0, #15
 8001c3a:	f7ff ff95 	bl	8001b68 <dac_write>
	for(int i = 0; i < 3; i++)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	3301      	adds	r3, #1
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	ddf5      	ble.n	8001c36 <dac_init+0xe>
	for(int i = 0; i < 3; i++)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	e006      	b.n	8001c5e <dac_init+0x36>
		dac_write(0x04, 0x08); // Set Control Register to mid scale and -+10V so V_out = 0
 8001c50:	2108      	movs	r1, #8
 8001c52:	2004      	movs	r0, #4
 8001c54:	f7ff ff88 	bl	8001b68 <dac_write>
	for(int i = 0; i < 3; i++)
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	ddf5      	ble.n	8001c50 <dac_init+0x28>
//		}
//
//	}


}
 8001c64:	bf00      	nop
 8001c66:	bf00      	nop
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
	...

08001c70 <check_command>:
extern struct spi_write spi_write_reg;

extern ad717x_dev *pad717x_dev;
//extern enum SPI_STATUS spi_status;
extern int check_command(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0

	if(strchr((char*)uart_buffer, ',') != NULL)
 8001c76:	212c      	movs	r1, #44	@ 0x2c
 8001c78:	481a      	ldr	r0, [pc, #104]	@ (8001ce4 <check_command+0x74>)
 8001c7a:	f006 f966 	bl	8007f4a <strchr>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d022      	beq.n	8001cca <check_command+0x5a>
	{
		char *command;
		char *endptr = strchr((char*)uart_buffer, ',');
 8001c84:	212c      	movs	r1, #44	@ 0x2c
 8001c86:	4817      	ldr	r0, [pc, #92]	@ (8001ce4 <check_command+0x74>)
 8001c88:	f006 f95f 	bl	8007f4a <strchr>
 8001c8c:	60f8      	str	r0, [r7, #12]
		int length = endptr - (char*)uart_buffer;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	4a14      	ldr	r2, [pc, #80]	@ (8001ce4 <check_command+0x74>)
 8001c92:	1a9b      	subs	r3, r3, r2
 8001c94:	60bb      	str	r3, [r7, #8]
		command = (char*) malloc(length);
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f005 fa9b 	bl	80071d4 <malloc>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	607b      	str	r3, [r7, #4]
		strncpy(command, (char*) (uart_buffer+1), length);
 8001ca2:	4911      	ldr	r1, [pc, #68]	@ (8001ce8 <check_command+0x78>)
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f006 f95b 	bl	8007f64 <strncpy>
		command[length-1] = '\0';
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	701a      	strb	r2, [r3, #0]
		handle_command(command);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f844 	bl	8001d48 <handle_command>
		free(command);
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f005 fa8f 	bl	80071e4 <free>
		return 1;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e008      	b.n	8001cdc <check_command+0x6c>
	}
	else if(strlen((char*) uart_buffer) > 200){
 8001cca:	4806      	ldr	r0, [pc, #24]	@ (8001ce4 <check_command+0x74>)
 8001ccc:	f7fe fb00 	bl	80002d0 <strlen>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2bc8      	cmp	r3, #200	@ 0xc8
 8001cd4:	d901      	bls.n	8001cda <check_command+0x6a>
		reset_uart();
 8001cd6:	f000 f81d 	bl	8001d14 <reset_uart>
	}
	return 0;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	2000068c 	.word	0x2000068c
 8001ce8:	2000068d 	.word	0x2000068d

08001cec <send_string>:

extern void send_string(const char *msg)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(PC_UART, (uint8_t *)msg, strlen(msg), 100);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f7fe faeb 	bl	80002d0 <strlen>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	2364      	movs	r3, #100	@ 0x64
 8001d00:	6879      	ldr	r1, [r7, #4]
 8001d02:	4803      	ldr	r0, [pc, #12]	@ (8001d10 <send_string+0x24>)
 8001d04:	f003 ff7a 	bl	8005bfc <HAL_UART_Transmit>
}
 8001d08:	bf00      	nop
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000584 	.word	0x20000584

08001d14 <reset_uart>:

extern void reset_uart(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
	strncpy((char*)uart_buffer, "", UART_BUFFER_SIZE);
 8001d18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d1c:	4907      	ldr	r1, [pc, #28]	@ (8001d3c <reset_uart+0x28>)
 8001d1e:	4808      	ldr	r0, [pc, #32]	@ (8001d40 <reset_uart+0x2c>)
 8001d20:	f006 f920 	bl	8007f64 <strncpy>
	HAL_UART_DMAStop(PC_UART);
 8001d24:	4807      	ldr	r0, [pc, #28]	@ (8001d44 <reset_uart+0x30>)
 8001d26:	f004 f88a 	bl	8005e3e <HAL_UART_DMAStop>
	HAL_UART_Receive_DMA(PC_UART, uart_buffer, UART_BUFFER_SIZE);
 8001d2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d2e:	4904      	ldr	r1, [pc, #16]	@ (8001d40 <reset_uart+0x2c>)
 8001d30:	4804      	ldr	r0, [pc, #16]	@ (8001d44 <reset_uart+0x30>)
 8001d32:	f004 f85f 	bl	8005df4 <HAL_UART_Receive_DMA>
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	0800a018 	.word	0x0800a018
 8001d40:	2000068c 	.word	0x2000068c
 8001d44:	20000584 	.word	0x20000584

08001d48 <handle_command>:


extern void handle_command(char* txt_in)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08a      	sub	sp, #40	@ 0x28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
	uint8_t addr = 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint32_t value = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	623b      	str	r3, [r7, #32]
	char *command = txt_in;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	61fb      	str	r3, [r7, #28]
	char *addr_str = (char*)uart_buffer + strlen(command) + 2;
 8001d5e:	69f8      	ldr	r0, [r7, #28]
 8001d60:	f7fe fab6 	bl	80002d0 <strlen>
 8001d64:	4603      	mov	r3, r0
 8001d66:	3302      	adds	r3, #2
 8001d68:	4a6e      	ldr	r2, [pc, #440]	@ (8001f24 <handle_command+0x1dc>)
 8001d6a:	4413      	add	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]

	char *endptr = strchr((char*)addr_str, ',');
 8001d6e:	212c      	movs	r1, #44	@ 0x2c
 8001d70:	69b8      	ldr	r0, [r7, #24]
 8001d72:	f006 f8ea 	bl	8007f4a <strchr>
 8001d76:	6178      	str	r0, [r7, #20]
	int length = endptr - (char*)addr_str;
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	613b      	str	r3, [r7, #16]
	char *value_str = (char*)addr_str + length + 1;
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	3301      	adds	r3, #1
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	4413      	add	r3, r2
 8001d88:	60fb      	str	r3, [r7, #12]
	if(strchr((char*)uart_buffer, '}') != NULL)
 8001d8a:	217d      	movs	r1, #125	@ 0x7d
 8001d8c:	4865      	ldr	r0, [pc, #404]	@ (8001f24 <handle_command+0x1dc>)
 8001d8e:	f006 f8dc 	bl	8007f4a <strchr>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f000 80c1 	beq.w	8001f1c <handle_command+0x1d4>
	{
		addr = (uint8_t)strtoul(addr_str, NULL, 16);
 8001d9a:	2210      	movs	r2, #16
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	69b8      	ldr	r0, [r7, #24]
 8001da0:	f005 fb44 	bl	800742c <strtoul>
 8001da4:	4603      	mov	r3, r0
 8001da6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		value = (uint32_t)strtoul(value_str, NULL, 16);
 8001daa:	2210      	movs	r2, #16
 8001dac:	2100      	movs	r1, #0
 8001dae:	68f8      	ldr	r0, [r7, #12]
 8001db0:	f005 fb3c 	bl	800742c <strtoul>
 8001db4:	6238      	str	r0, [r7, #32]
	} else return;
	if(!strcmp(command, "get_id")){
 8001db6:	495c      	ldr	r1, [pc, #368]	@ (8001f28 <handle_command+0x1e0>)
 8001db8:	69f8      	ldr	r0, [r7, #28]
 8001dba:	f7fe fa29 	bl	8000210 <strcmp>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d103      	bne.n	8001dcc <handle_command+0x84>
		spi_status = GETID;
 8001dc4:	4b59      	ldr	r3, [pc, #356]	@ (8001f2c <handle_command+0x1e4>)
 8001dc6:	2204      	movs	r2, #4
 8001dc8:	701a      	strb	r2, [r3, #0]
 8001dca:	e0a4      	b.n	8001f16 <handle_command+0x1ce>
	}
	else if(!strcmp(command, "getreg"))
 8001dcc:	4958      	ldr	r1, [pc, #352]	@ (8001f30 <handle_command+0x1e8>)
 8001dce:	69f8      	ldr	r0, [r7, #28]
 8001dd0:	f7fe fa1e 	bl	8000210 <strcmp>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d108      	bne.n	8001dec <handle_command+0xa4>
	{
		AD717X_ReadRegister(pad717x_dev, addr);
 8001dda:	4b56      	ldr	r3, [pc, #344]	@ (8001f34 <handle_command+0x1ec>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001de2:	4611      	mov	r1, r2
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fb15 	bl	8001414 <AD717X_ReadRegister>
 8001dea:	e094      	b.n	8001f16 <handle_command+0x1ce>
	}
	else if(!strcmp(command, "writereg"))
 8001dec:	4952      	ldr	r1, [pc, #328]	@ (8001f38 <handle_command+0x1f0>)
 8001dee:	69f8      	ldr	r0, [r7, #28]
 8001df0:	f7fe fa0e 	bl	8000210 <strcmp>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d117      	bne.n	8001e2a <handle_command+0xe2>
	{
		ad717x_st_reg *pReg = AD717X_GetReg(pad717x_dev, addr);
 8001dfa:	4b4e      	ldr	r3, [pc, #312]	@ (8001f34 <handle_command+0x1ec>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001e02:	4611      	mov	r1, r2
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff facb 	bl	80013a0 <AD717X_GetReg>
 8001e0a:	60b8      	str	r0, [r7, #8]
		pReg->value = value;
 8001e0c:	6a3a      	ldr	r2, [r7, #32]
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	605a      	str	r2, [r3, #4]
		spi_write_reg.value = value;
 8001e12:	4a4a      	ldr	r2, [pc, #296]	@ (8001f3c <handle_command+0x1f4>)
 8001e14:	6a3b      	ldr	r3, [r7, #32]
 8001e16:	6093      	str	r3, [r2, #8]
		AD717X_WriteRegister(pad717x_dev, addr);
 8001e18:	4b46      	ldr	r3, [pc, #280]	@ (8001f34 <handle_command+0x1ec>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001e20:	4611      	mov	r1, r2
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fb7c 	bl	8001520 <AD717X_WriteRegister>
 8001e28:	e075      	b.n	8001f16 <handle_command+0x1ce>
	}
	else if(!strcmp(command, "send"))
 8001e2a:	4945      	ldr	r1, [pc, #276]	@ (8001f40 <handle_command+0x1f8>)
 8001e2c:	69f8      	ldr	r0, [r7, #28]
 8001e2e:	f7fe f9ef 	bl	8000210 <strcmp>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d11b      	bne.n	8001e70 <handle_command+0x128>
	{
		if(spi_status != SENDING && adc_sm == ADC_IDLE)
 8001e38:	4b3c      	ldr	r3, [pc, #240]	@ (8001f2c <handle_command+0x1e4>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b06      	cmp	r3, #6
 8001e40:	d00f      	beq.n	8001e62 <handle_command+0x11a>
 8001e42:	4b40      	ldr	r3, [pc, #256]	@ (8001f44 <handle_command+0x1fc>)
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d10a      	bne.n	8001e62 <handle_command+0x11a>
		{

			adc_buff_idx = 0;
 8001e4c:	4b3e      	ldr	r3, [pc, #248]	@ (8001f48 <handle_command+0x200>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	801a      	strh	r2, [r3, #0]
			TIM.Instance->CNT = 0;
 8001e52:	4b3e      	ldr	r3, [pc, #248]	@ (8001f4c <handle_command+0x204>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2200      	movs	r2, #0
 8001e58:	625a      	str	r2, [r3, #36]	@ 0x24
//			delay_us(100);
//			spi_status = READING;
//			adc_sm = ADC_READING;
//			AD717X_ReadRegister(pad717x_dev, 0x04);
//			adc_channel_offset = AD717X_GetReg(pad717x_dev, AD717X_STATUS_REG)->value & 0x000f;
			spi_status = SENDING;
 8001e5a:	4b34      	ldr	r3, [pc, #208]	@ (8001f2c <handle_command+0x1e4>)
 8001e5c:	2206      	movs	r2, #6
 8001e5e:	701a      	strb	r2, [r3, #0]
 8001e60:	e059      	b.n	8001f16 <handle_command+0x1ce>
//			ad717x_set_adc_mode(pad717x_dev, CONTINUOUS);
		}
		else
		{
			spi_status = IDLE;
 8001e62:	4b32      	ldr	r3, [pc, #200]	@ (8001f2c <handle_command+0x1e4>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	701a      	strb	r2, [r3, #0]
			adc_sm = ADC_IDLE;
 8001e68:	4b36      	ldr	r3, [pc, #216]	@ (8001f44 <handle_command+0x1fc>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	701a      	strb	r2, [r3, #0]
 8001e6e:	e052      	b.n	8001f16 <handle_command+0x1ce>
		}
	}
	else if(!strcmp(command, "adc_mode"))
 8001e70:	4937      	ldr	r1, [pc, #220]	@ (8001f50 <handle_command+0x208>)
 8001e72:	69f8      	ldr	r0, [r7, #28]
 8001e74:	f7fe f9cc 	bl	8000210 <strcmp>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d108      	bne.n	8001e90 <handle_command+0x148>
	{
//		if(addr == 0)
		ad717x_set_adc_mode(pad717x_dev, addr);
 8001e7e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f34 <handle_command+0x1ec>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001e86:	4611      	mov	r1, r2
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff f87b 	bl	8000f84 <ad717x_set_adc_mode>
 8001e8e:	e042      	b.n	8001f16 <handle_command+0x1ce>
	}
	else if(!strcmp(command, "dac_read"))
 8001e90:	4930      	ldr	r1, [pc, #192]	@ (8001f54 <handle_command+0x20c>)
 8001e92:	69f8      	ldr	r0, [r7, #28]
 8001e94:	f7fe f9bc 	bl	8000210 <strcmp>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d106      	bne.n	8001eac <handle_command+0x164>
	{
		dac_read(addr, 1);
 8001e9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff fde9 	bl	8001a7c <dac_read>
 8001eaa:	e034      	b.n	8001f16 <handle_command+0x1ce>
	}
	else if(!strcmp(command, "dac_write"))
 8001eac:	492a      	ldr	r1, [pc, #168]	@ (8001f58 <handle_command+0x210>)
 8001eae:	69f8      	ldr	r0, [r7, #28]
 8001eb0:	f7fe f9ae 	bl	8000210 <strcmp>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d108      	bne.n	8001ecc <handle_command+0x184>
	{
		dac_write(addr, (uint16_t)value);
 8001eba:	6a3b      	ldr	r3, [r7, #32]
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ec2:	4611      	mov	r1, r2
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff fe4f 	bl	8001b68 <dac_write>
 8001eca:	e024      	b.n	8001f16 <handle_command+0x1ce>
	}
	else if(!strcmp(command, "dac_update"))
 8001ecc:	4923      	ldr	r1, [pc, #140]	@ (8001f5c <handle_command+0x214>)
 8001ece:	69f8      	ldr	r0, [r7, #28]
 8001ed0:	f7fe f99e 	bl	8000210 <strcmp>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d115      	bne.n	8001f06 <handle_command+0x1be>
	{
		value = (uint16_t)strtoul(value_str, NULL, 0);
 8001eda:	2200      	movs	r2, #0
 8001edc:	2100      	movs	r1, #0
 8001ede:	68f8      	ldr	r0, [r7, #12]
 8001ee0:	f005 faa4 	bl	800742c <strtoul>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	623b      	str	r3, [r7, #32]
		dac_update((float)value/1000);
 8001eea:	6a3b      	ldr	r3, [r7, #32]
 8001eec:	ee07 3a90 	vmov	s15, r3
 8001ef0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ef4:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001f60 <handle_command+0x218>
 8001ef8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001efc:	eeb0 0a47 	vmov.f32	s0, s14
 8001f00:	f7ff fe6e 	bl	8001be0 <dac_update>
 8001f04:	e007      	b.n	8001f16 <handle_command+0x1ce>
	}
	else{
		send_string("{Unknown msg,end}\r\n");
 8001f06:	4817      	ldr	r0, [pc, #92]	@ (8001f64 <handle_command+0x21c>)
 8001f08:	f7ff fef0 	bl	8001cec <send_string>
		send_string(command);
 8001f0c:	69f8      	ldr	r0, [r7, #28]
 8001f0e:	f7ff feed 	bl	8001cec <send_string>
		reset_uart();
 8001f12:	f7ff feff 	bl	8001d14 <reset_uart>
	}
	reset_uart();
 8001f16:	f7ff fefd 	bl	8001d14 <reset_uart>
 8001f1a:	e000      	b.n	8001f1e <handle_command+0x1d6>
	} else return;
 8001f1c:	bf00      	nop

}
 8001f1e:	3728      	adds	r7, #40	@ 0x28
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	2000068c 	.word	0x2000068c
 8001f28:	0800a01c 	.word	0x0800a01c
 8001f2c:	200010e8 	.word	0x200010e8
 8001f30:	0800a024 	.word	0x0800a024
 8001f34:	200010e4 	.word	0x200010e4
 8001f38:	0800a02c 	.word	0x0800a02c
 8001f3c:	200010f4 	.word	0x200010f4
 8001f40:	0800a038 	.word	0x0800a038
 8001f44:	200010e9 	.word	0x200010e9
 8001f48:	200010dc 	.word	0x200010dc
 8001f4c:	2000053c 	.word	0x2000053c
 8001f50:	0800a040 	.word	0x0800a040
 8001f54:	0800a04c 	.word	0x0800a04c
 8001f58:	0800a058 	.word	0x0800a058
 8001f5c:	0800a064 	.word	0x0800a064
 8001f60:	447a0000 	.word	0x447a0000
 8001f64:	0800a070 	.word	0x0800a070

08001f68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f6e:	f000 ff3f 	bl	8002df0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f72:	f000 f8bb 	bl	80020ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f76:	f000 fa35 	bl	80023e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f7a:	f000 fa0b 	bl	8002394 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001f7e:	f000 f9df 	bl	8002340 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001f82:	f000 f925 	bl	80021d0 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001f86:	f000 f98f 	bl	80022a8 <MX_TIM2_Init>
  MX_SPI2_Init();
 8001f8a:	f000 f957 	bl	800223c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  ad717x_app_initialize();
 8001f8e:	f000 faad 	bl	80024ec <ad717x_app_initialize>


  ad717x_configure_device_odr(pad717x_dev, 0, sps_1007);
 8001f92:	4b51      	ldr	r3, [pc, #324]	@ (80020d8 <main+0x170>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	220a      	movs	r2, #10
 8001f98:	2100      	movs	r1, #0
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fba0 	bl	80016e0 <ad717x_configure_device_odr>
  HAL_Delay(10);
 8001fa0:	200a      	movs	r0, #10
 8001fa2:	f000 ff91 	bl	8002ec8 <HAL_Delay>
  ad717x_set_adc_mode(pad717x_dev, CONTINUOUS);
 8001fa6:	4b4c      	ldr	r3, [pc, #304]	@ (80020d8 <main+0x170>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2100      	movs	r1, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7fe ffe9 	bl	8000f84 <ad717x_set_adc_mode>

  ad717x_set_clock(pad717x_dev, 3);
 8001fb2:	4b49      	ldr	r3, [pc, #292]	@ (80020d8 <main+0x170>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2103      	movs	r1, #3
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff fc63 	bl	8001884 <ad717x_set_clock>
  union ad717x_analog_inputs AIN_0;
  AIN_0.analog_input_pairs = VIN0_VIN1;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	813b      	strh	r3, [r7, #8]
  HAL_Delay(10);
 8001fc2:	200a      	movs	r0, #10
 8001fc4:	f000 ff80 	bl	8002ec8 <HAL_Delay>
  ad717x_connect_analog_input(pad717x_dev, 0, AIN_0);
 8001fc8:	4b43      	ldr	r3, [pc, #268]	@ (80020d8 <main+0x170>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	893a      	ldrh	r2, [r7, #8]
 8001fce:	2100      	movs	r1, #0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff f80f 	bl	8000ff4 <ad717x_connect_analog_input>
  HAL_Delay(10);
 8001fd6:	200a      	movs	r0, #10
 8001fd8:	f000 ff76 	bl	8002ec8 <HAL_Delay>
  ad717x_assign_setup(pad717x_dev, 0, 0);
 8001fdc:	4b3e      	ldr	r3, [pc, #248]	@ (80020d8 <main+0x170>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff f891 	bl	800110c <ad717x_assign_setup>
  HAL_Delay(10);
 8001fea:	200a      	movs	r0, #10
 8001fec:	f000 ff6c 	bl	8002ec8 <HAL_Delay>
  ad717x_set_channel_status(pad717x_dev, 0, 1);
 8001ff0:	4b39      	ldr	r3, [pc, #228]	@ (80020d8 <main+0x170>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7fe ff7d 	bl	8000ef8 <ad717x_set_channel_status>



  union ad717x_analog_inputs AIN_2;
  AIN_2.analog_input_pairs = VIN2_VIN3;
 8001ffe:	2343      	movs	r3, #67	@ 0x43
 8002000:	80bb      	strh	r3, [r7, #4]
  HAL_Delay(10);
 8002002:	200a      	movs	r0, #10
 8002004:	f000 ff60 	bl	8002ec8 <HAL_Delay>
  ad717x_connect_analog_input(pad717x_dev, 2, AIN_2);
 8002008:	4b33      	ldr	r3, [pc, #204]	@ (80020d8 <main+0x170>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	88ba      	ldrh	r2, [r7, #4]
 800200e:	2102      	movs	r1, #2
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe ffef 	bl	8000ff4 <ad717x_connect_analog_input>
  HAL_Delay(10);
 8002016:	200a      	movs	r0, #10
 8002018:	f000 ff56 	bl	8002ec8 <HAL_Delay>
  ad717x_set_channel_status(pad717x_dev, 2, 1);
 800201c:	4b2e      	ldr	r3, [pc, #184]	@ (80020d8 <main+0x170>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2201      	movs	r2, #1
 8002022:	2102      	movs	r1, #2
 8002024:	4618      	mov	r0, r3
 8002026:	f7fe ff67 	bl	8000ef8 <ad717x_set_channel_status>
  HAL_Delay(10);
 800202a:	200a      	movs	r0, #10
 800202c:	f000 ff4c 	bl	8002ec8 <HAL_Delay>
  ad717x_assign_setup(pad717x_dev, 2, 0);
 8002030:	4b29      	ldr	r3, [pc, #164]	@ (80020d8 <main+0x170>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2200      	movs	r2, #0
 8002036:	2102      	movs	r1, #2
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff f867 	bl	800110c <ad717x_assign_setup>


  HAL_Delay(10);
 800203e:	200a      	movs	r0, #10
 8002040:	f000 ff42 	bl	8002ec8 <HAL_Delay>
  ad717x_set_polarity(pad717x_dev, 1, 0);
 8002044:	4b24      	ldr	r3, [pc, #144]	@ (80020d8 <main+0x170>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2200      	movs	r2, #0
 800204a:	2101      	movs	r1, #1
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff f8a1 	bl	8001194 <ad717x_set_polarity>
  HAL_Delay(10);
 8002052:	200a      	movs	r0, #10
 8002054:	f000 ff38 	bl	8002ec8 <HAL_Delay>
  ad717x_set_reference_source(pad717x_dev, EXTERNAL_REF, 0);
 8002058:	4b1f      	ldr	r3, [pc, #124]	@ (80020d8 <main+0x170>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2200      	movs	r2, #0
 800205e:	2100      	movs	r1, #0
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff f8db 	bl	800121c <ad717x_set_reference_source>
  HAL_Delay(10);
 8002066:	200a      	movs	r0, #10
 8002068:	f000 ff2e 	bl	8002ec8 <HAL_Delay>

  HAL_Delay(10);
 800206c:	200a      	movs	r0, #10
 800206e:	f000 ff2b 	bl	8002ec8 <HAL_Delay>
  ad717x_enable_input_buffer(pad717x_dev, 1, 0, 0);
 8002072:	4b19      	ldr	r3, [pc, #100]	@ (80020d8 <main+0x170>)
 8002074:	6818      	ldr	r0, [r3, #0]
 8002076:	2300      	movs	r3, #0
 8002078:	2200      	movs	r2, #0
 800207a:	2101      	movs	r1, #1
 800207c:	f7ff f930 	bl	80012e0 <ad717x_enable_input_buffer>
  HAL_Delay(10);
 8002080:	200a      	movs	r0, #10
 8002082:	f000 ff21 	bl	8002ec8 <HAL_Delay>

  ad717x_set_data_stat(pad717x_dev, true);
 8002086:	4b14      	ldr	r3, [pc, #80]	@ (80020d8 <main+0x170>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2101      	movs	r1, #1
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fc1f 	bl	80018d0 <ad717x_set_data_stat>



  // Initial Message for PC:
  char *init_msg = "{inf,\r\nWelcome to Pourostad Project,end}\r\n";
 8002092:	4b12      	ldr	r3, [pc, #72]	@ (80020dc <main+0x174>)
 8002094:	60fb      	str	r3, [r7, #12]
  HAL_UART_Transmit(PC_UART, (uint8_t*)init_msg, strlen(init_msg), 10);
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	f7fe f91a 	bl	80002d0 <strlen>
 800209c:	4603      	mov	r3, r0
 800209e:	b29a      	uxth	r2, r3
 80020a0:	230a      	movs	r3, #10
 80020a2:	68f9      	ldr	r1, [r7, #12]
 80020a4:	480e      	ldr	r0, [pc, #56]	@ (80020e0 <main+0x178>)
 80020a6:	f003 fda9 	bl	8005bfc <HAL_UART_Transmit>
  HAL_UART_Receive_DMA(PC_UART, uart_buffer, UART_BUFFER_SIZE);
 80020aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020ae:	490d      	ldr	r1, [pc, #52]	@ (80020e4 <main+0x17c>)
 80020b0:	480b      	ldr	r0, [pc, #44]	@ (80020e0 <main+0x178>)
 80020b2:	f003 fe9f 	bl	8005df4 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  htim2.Instance->CNT = 0;
 80020b6:	4b0c      	ldr	r3, [pc, #48]	@ (80020e8 <main+0x180>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2200      	movs	r2, #0
 80020bc:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(&htim2);
 80020be:	480a      	ldr	r0, [pc, #40]	@ (80020e8 <main+0x180>)
 80020c0:	f003 fa5a 	bl	8005578 <HAL_TIM_Base_Start>
  dac_init(0); // init DAC for the first time
 80020c4:	2000      	movs	r0, #0
 80020c6:	f7ff fdaf 	bl	8001c28 <dac_init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(uart_buffer[0]!='\0')
 80020ca:	4b06      	ldr	r3, [pc, #24]	@ (80020e4 <main+0x17c>)
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d0fb      	beq.n	80020ca <main+0x162>
	  {
		  check_command();
 80020d2:	f7ff fdcd 	bl	8001c70 <check_command>
	  if(uart_buffer[0]!='\0')
 80020d6:	e7f8      	b.n	80020ca <main+0x162>
 80020d8:	200010e4 	.word	0x200010e4
 80020dc:	0800a084 	.word	0x0800a084
 80020e0:	20000584 	.word	0x20000584
 80020e4:	2000068c 	.word	0x2000068c
 80020e8:	2000053c 	.word	0x2000053c

080020ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b094      	sub	sp, #80	@ 0x50
 80020f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020f2:	f107 031c 	add.w	r3, r7, #28
 80020f6:	2234      	movs	r2, #52	@ 0x34
 80020f8:	2100      	movs	r1, #0
 80020fa:	4618      	mov	r0, r3
 80020fc:	f005 ff1d 	bl	8007f3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002100:	f107 0308 	add.w	r3, r7, #8
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002110:	2300      	movs	r3, #0
 8002112:	607b      	str	r3, [r7, #4]
 8002114:	4b2c      	ldr	r3, [pc, #176]	@ (80021c8 <SystemClock_Config+0xdc>)
 8002116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002118:	4a2b      	ldr	r2, [pc, #172]	@ (80021c8 <SystemClock_Config+0xdc>)
 800211a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800211e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002120:	4b29      	ldr	r3, [pc, #164]	@ (80021c8 <SystemClock_Config+0xdc>)
 8002122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002128:	607b      	str	r3, [r7, #4]
 800212a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800212c:	2300      	movs	r3, #0
 800212e:	603b      	str	r3, [r7, #0]
 8002130:	4b26      	ldr	r3, [pc, #152]	@ (80021cc <SystemClock_Config+0xe0>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a25      	ldr	r2, [pc, #148]	@ (80021cc <SystemClock_Config+0xe0>)
 8002136:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800213a:	6013      	str	r3, [r2, #0]
 800213c:	4b23      	ldr	r3, [pc, #140]	@ (80021cc <SystemClock_Config+0xe0>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002144:	603b      	str	r3, [r7, #0]
 8002146:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002148:	2301      	movs	r3, #1
 800214a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800214c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002150:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002152:	2302      	movs	r3, #2
 8002154:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002156:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800215a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800215c:	2304      	movs	r3, #4
 800215e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002160:	23b4      	movs	r3, #180	@ 0xb4
 8002162:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002164:	2302      	movs	r3, #2
 8002166:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002168:	2306      	movs	r3, #6
 800216a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800216c:	2302      	movs	r3, #2
 800216e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002170:	f107 031c 	add.w	r3, r7, #28
 8002174:	4618      	mov	r0, r3
 8002176:	f002 f93f 	bl	80043f8 <HAL_RCC_OscConfig>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002180:	f000 fb54 	bl	800282c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002184:	f001 fd9e 	bl	8003cc4 <HAL_PWREx_EnableOverDrive>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800218e:	f000 fb4d 	bl	800282c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002192:	230f      	movs	r3, #15
 8002194:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002196:	2302      	movs	r3, #2
 8002198:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800219a:	2300      	movs	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800219e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80021a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80021a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021a8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80021aa:	f107 0308 	add.w	r3, r7, #8
 80021ae:	2105      	movs	r1, #5
 80021b0:	4618      	mov	r0, r3
 80021b2:	f001 fdd7 	bl	8003d64 <HAL_RCC_ClockConfig>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80021bc:	f000 fb36 	bl	800282c <Error_Handler>
  }
}
 80021c0:	bf00      	nop
 80021c2:	3750      	adds	r7, #80	@ 0x50
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40023800 	.word	0x40023800
 80021cc:	40007000 	.word	0x40007000

080021d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80021d4:	4b17      	ldr	r3, [pc, #92]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021d6:	4a18      	ldr	r2, [pc, #96]	@ (8002238 <MX_SPI1_Init+0x68>)
 80021d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021da:	4b16      	ldr	r3, [pc, #88]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021e2:	4b14      	ldr	r3, [pc, #80]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021e8:	4b12      	ldr	r3, [pc, #72]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80021ee:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021f0:	2202      	movs	r2, #2
 80021f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80021f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021f6:	2201      	movs	r2, #1
 80021f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <MX_SPI1_Init+0x64>)
 80021fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002200:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002202:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <MX_SPI1_Init+0x64>)
 8002204:	2210      	movs	r2, #16
 8002206:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002208:	4b0a      	ldr	r3, [pc, #40]	@ (8002234 <MX_SPI1_Init+0x64>)
 800220a:	2200      	movs	r2, #0
 800220c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <MX_SPI1_Init+0x64>)
 8002210:	2200      	movs	r2, #0
 8002212:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002214:	4b07      	ldr	r3, [pc, #28]	@ (8002234 <MX_SPI1_Init+0x64>)
 8002216:	2200      	movs	r2, #0
 8002218:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <MX_SPI1_Init+0x64>)
 800221c:	220a      	movs	r2, #10
 800221e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002220:	4804      	ldr	r0, [pc, #16]	@ (8002234 <MX_SPI1_Init+0x64>)
 8002222:	f002 fb87 	bl	8004934 <HAL_SPI_Init>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800222c:	f000 fafe 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}
 8002234:	2000048c 	.word	0x2000048c
 8002238:	40013000 	.word	0x40013000

0800223c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002240:	4b17      	ldr	r3, [pc, #92]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002242:	4a18      	ldr	r2, [pc, #96]	@ (80022a4 <MX_SPI2_Init+0x68>)
 8002244:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002246:	4b16      	ldr	r3, [pc, #88]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002248:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800224c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800224e:	4b14      	ldr	r3, [pc, #80]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002250:	2200      	movs	r2, #0
 8002252:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002254:	4b12      	ldr	r3, [pc, #72]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002256:	2200      	movs	r2, #0
 8002258:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800225a:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <MX_SPI2_Init+0x64>)
 800225c:	2200      	movs	r2, #0
 800225e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002260:	4b0f      	ldr	r3, [pc, #60]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002262:	2201      	movs	r2, #1
 8002264:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002266:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002268:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800226c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800226e:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002270:	2218      	movs	r2, #24
 8002272:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002274:	4b0a      	ldr	r3, [pc, #40]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002276:	2200      	movs	r2, #0
 8002278:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800227a:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <MX_SPI2_Init+0x64>)
 800227c:	2200      	movs	r2, #0
 800227e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002280:	4b07      	ldr	r3, [pc, #28]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002282:	2200      	movs	r2, #0
 8002284:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002286:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <MX_SPI2_Init+0x64>)
 8002288:	220a      	movs	r2, #10
 800228a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800228c:	4804      	ldr	r0, [pc, #16]	@ (80022a0 <MX_SPI2_Init+0x64>)
 800228e:	f002 fb51 	bl	8004934 <HAL_SPI_Init>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002298:	f000 fac8 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	200004e4 	.word	0x200004e4
 80022a4:	40003800 	.word	0x40003800

080022a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ae:	f107 0308 	add.w	r3, r7, #8
 80022b2:	2200      	movs	r2, #0
 80022b4:	601a      	str	r2, [r3, #0]
 80022b6:	605a      	str	r2, [r3, #4]
 80022b8:	609a      	str	r2, [r3, #8]
 80022ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022bc:	463b      	mov	r3, r7
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022c4:	4b1d      	ldr	r3, [pc, #116]	@ (800233c <MX_TIM2_Init+0x94>)
 80022c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 80022cc:	4b1b      	ldr	r3, [pc, #108]	@ (800233c <MX_TIM2_Init+0x94>)
 80022ce:	2259      	movs	r2, #89	@ 0x59
 80022d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d2:	4b1a      	ldr	r3, [pc, #104]	@ (800233c <MX_TIM2_Init+0x94>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80022d8:	4b18      	ldr	r3, [pc, #96]	@ (800233c <MX_TIM2_Init+0x94>)
 80022da:	f04f 32ff 	mov.w	r2, #4294967295
 80022de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022e0:	4b16      	ldr	r3, [pc, #88]	@ (800233c <MX_TIM2_Init+0x94>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022e6:	4b15      	ldr	r3, [pc, #84]	@ (800233c <MX_TIM2_Init+0x94>)
 80022e8:	2280      	movs	r2, #128	@ 0x80
 80022ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022ec:	4813      	ldr	r0, [pc, #76]	@ (800233c <MX_TIM2_Init+0x94>)
 80022ee:	f003 f8f3 	bl	80054d8 <HAL_TIM_Base_Init>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80022f8:	f000 fa98 	bl	800282c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002300:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002302:	f107 0308 	add.w	r3, r7, #8
 8002306:	4619      	mov	r1, r3
 8002308:	480c      	ldr	r0, [pc, #48]	@ (800233c <MX_TIM2_Init+0x94>)
 800230a:	f003 f99d 	bl	8005648 <HAL_TIM_ConfigClockSource>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002314:	f000 fa8a 	bl	800282c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002318:	2300      	movs	r3, #0
 800231a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800231c:	2300      	movs	r3, #0
 800231e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002320:	463b      	mov	r3, r7
 8002322:	4619      	mov	r1, r3
 8002324:	4805      	ldr	r0, [pc, #20]	@ (800233c <MX_TIM2_Init+0x94>)
 8002326:	f003 fb9d 	bl	8005a64 <HAL_TIMEx_MasterConfigSynchronization>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002330:	f000 fa7c 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002334:	bf00      	nop
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	2000053c 	.word	0x2000053c

08002340 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002344:	4b10      	ldr	r3, [pc, #64]	@ (8002388 <MX_USART2_UART_Init+0x48>)
 8002346:	4a11      	ldr	r2, [pc, #68]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 8002348:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1152000;
 800234a:	4b0f      	ldr	r3, [pc, #60]	@ (8002388 <MX_USART2_UART_Init+0x48>)
 800234c:	4a10      	ldr	r2, [pc, #64]	@ (8002390 <MX_USART2_UART_Init+0x50>)
 800234e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002350:	4b0d      	ldr	r3, [pc, #52]	@ (8002388 <MX_USART2_UART_Init+0x48>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002356:	4b0c      	ldr	r3, [pc, #48]	@ (8002388 <MX_USART2_UART_Init+0x48>)
 8002358:	2200      	movs	r2, #0
 800235a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800235c:	4b0a      	ldr	r3, [pc, #40]	@ (8002388 <MX_USART2_UART_Init+0x48>)
 800235e:	2200      	movs	r2, #0
 8002360:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002362:	4b09      	ldr	r3, [pc, #36]	@ (8002388 <MX_USART2_UART_Init+0x48>)
 8002364:	220c      	movs	r2, #12
 8002366:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002368:	4b07      	ldr	r3, [pc, #28]	@ (8002388 <MX_USART2_UART_Init+0x48>)
 800236a:	2200      	movs	r2, #0
 800236c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800236e:	4b06      	ldr	r3, [pc, #24]	@ (8002388 <MX_USART2_UART_Init+0x48>)
 8002370:	2200      	movs	r2, #0
 8002372:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002374:	4804      	ldr	r0, [pc, #16]	@ (8002388 <MX_USART2_UART_Init+0x48>)
 8002376:	f003 fbf1 	bl	8005b5c <HAL_UART_Init>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8002380:	f000 fa54 	bl	800282c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002384:	bf00      	nop
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000584 	.word	0x20000584
 800238c:	40004400 	.word	0x40004400
 8002390:	00119400 	.word	0x00119400

08002394 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	4b10      	ldr	r3, [pc, #64]	@ (80023e0 <MX_DMA_Init+0x4c>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a2:	4a0f      	ldr	r2, [pc, #60]	@ (80023e0 <MX_DMA_Init+0x4c>)
 80023a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023aa:	4b0d      	ldr	r3, [pc, #52]	@ (80023e0 <MX_DMA_Init+0x4c>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023b2:	607b      	str	r3, [r7, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 1);
 80023b6:	2201      	movs	r2, #1
 80023b8:	2100      	movs	r1, #0
 80023ba:	2010      	movs	r0, #16
 80023bc:	f000 fe83 	bl	80030c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80023c0:	2010      	movs	r0, #16
 80023c2:	f000 fe9c 	bl	80030fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 2);
 80023c6:	2202      	movs	r2, #2
 80023c8:	2100      	movs	r1, #0
 80023ca:	2011      	movs	r0, #17
 80023cc:	f000 fe7b 	bl	80030c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80023d0:	2011      	movs	r0, #17
 80023d2:	f000 fe94 	bl	80030fe <HAL_NVIC_EnableIRQ>

}
 80023d6:	bf00      	nop
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40023800 	.word	0x40023800

080023e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08a      	sub	sp, #40	@ 0x28
 80023e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ea:	f107 0314 	add.w	r3, r7, #20
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	609a      	str	r2, [r3, #8]
 80023f6:	60da      	str	r2, [r3, #12]
 80023f8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	613b      	str	r3, [r7, #16]
 80023fe:	4b38      	ldr	r3, [pc, #224]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002402:	4a37      	ldr	r2, [pc, #220]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 8002404:	f043 0304 	orr.w	r3, r3, #4
 8002408:	6313      	str	r3, [r2, #48]	@ 0x30
 800240a:	4b35      	ldr	r3, [pc, #212]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	f003 0304 	and.w	r3, r3, #4
 8002412:	613b      	str	r3, [r7, #16]
 8002414:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	60fb      	str	r3, [r7, #12]
 800241a:	4b31      	ldr	r3, [pc, #196]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	4a30      	ldr	r2, [pc, #192]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 8002420:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002424:	6313      	str	r3, [r2, #48]	@ 0x30
 8002426:	4b2e      	ldr	r3, [pc, #184]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	4b2a      	ldr	r3, [pc, #168]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	4a29      	ldr	r2, [pc, #164]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6313      	str	r3, [r2, #48]	@ 0x30
 8002442:	4b27      	ldr	r3, [pc, #156]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	60bb      	str	r3, [r7, #8]
 800244c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	607b      	str	r3, [r7, #4]
 8002452:	4b23      	ldr	r3, [pc, #140]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	4a22      	ldr	r2, [pc, #136]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 8002458:	f043 0302 	orr.w	r3, r3, #2
 800245c:	6313      	str	r3, [r2, #48]	@ 0x30
 800245e:	4b20      	ldr	r3, [pc, #128]	@ (80024e0 <MX_GPIO_Init+0xfc>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	607b      	str	r3, [r7, #4]
 8002468:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SYNC_GPIO_Port, SYNC_Pin, GPIO_PIN_SET);
 800246a:	2201      	movs	r2, #1
 800246c:	2102      	movs	r1, #2
 800246e:	481d      	ldr	r0, [pc, #116]	@ (80024e4 <MX_GPIO_Init+0x100>)
 8002470:	f001 fbf6 	bl	8003c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002474:	2200      	movs	r2, #0
 8002476:	2140      	movs	r1, #64	@ 0x40
 8002478:	481a      	ldr	r0, [pc, #104]	@ (80024e4 <MX_GPIO_Init+0x100>)
 800247a:	f001 fbf1 	bl	8003c60 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin DRY_Pin */
  GPIO_InitStruct.Pin = B1_Pin|DRY_Pin;
 800247e:	f44f 5302 	mov.w	r3, #8320	@ 0x2080
 8002482:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002484:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800248e:	f107 0314 	add.w	r3, r7, #20
 8002492:	4619      	mov	r1, r3
 8002494:	4814      	ldr	r0, [pc, #80]	@ (80024e8 <MX_GPIO_Init+0x104>)
 8002496:	f001 fa4f 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : SYNC_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SYNC_Pin|SPI1_CS_Pin;
 800249a:	2342      	movs	r3, #66	@ 0x42
 800249c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800249e:	2301      	movs	r3, #1
 80024a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a6:	2300      	movs	r3, #0
 80024a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024aa:	f107 0314 	add.w	r3, r7, #20
 80024ae:	4619      	mov	r1, r3
 80024b0:	480c      	ldr	r0, [pc, #48]	@ (80024e4 <MX_GPIO_Init+0x100>)
 80024b2:	f001 fa41 	bl	8003938 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80024b6:	2200      	movs	r2, #0
 80024b8:	2100      	movs	r1, #0
 80024ba:	2017      	movs	r0, #23
 80024bc:	f000 fe03 	bl	80030c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80024c0:	2017      	movs	r0, #23
 80024c2:	f000 fe1c 	bl	80030fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 2);
 80024c6:	2202      	movs	r2, #2
 80024c8:	2100      	movs	r1, #0
 80024ca:	2028      	movs	r0, #40	@ 0x28
 80024cc:	f000 fdfb 	bl	80030c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024d0:	2028      	movs	r0, #40	@ 0x28
 80024d2:	f000 fe14 	bl	80030fe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80024d6:	bf00      	nop
 80024d8:	3728      	adds	r7, #40	@ 0x28
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40023800 	.word	0x40023800
 80024e4:	40020400 	.word	0x40020400
 80024e8:	40020800 	.word	0x40020800

080024ec <ad717x_app_initialize>:

/* USER CODE BEGIN 4 */
int32_t ad717x_app_initialize(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b0dc      	sub	sp, #368	@ 0x170
 80024f0:	af2c      	add	r7, sp, #176	@ 0xb0
	// Used to create the ad717x device
	ad717x_init_param ad717x_init = {
 80024f2:	1d3b      	adds	r3, r7, #4
 80024f4:	22bc      	movs	r2, #188	@ 0xbc
 80024f6:	2100      	movs	r1, #0
 80024f8:	4618      	mov	r0, r3
 80024fa:	f005 fd1e 	bl	8007f3a <memset>
 80024fe:	4b0f      	ldr	r3, [pc, #60]	@ (800253c <ad717x_app_initialize+0x50>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	60bb      	str	r3, [r7, #8]
 8002504:	4b0e      	ldr	r3, [pc, #56]	@ (8002540 <ad717x_app_initialize+0x54>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	733b      	strb	r3, [r7, #12]
 800250a:	2303      	movs	r3, #3
 800250c:	737b      	strb	r3, [r7, #13]
 800250e:	2301      	movs	r3, #1
 8002510:	73bb      	strb	r3, [r7, #14]
 8002512:	2310      	movs	r3, #16
 8002514:	73fb      	strb	r3, [r7, #15]
 8002516:	2308      	movs	r3, #8
 8002518:	743b      	strb	r3, [r7, #16]
		8,						// Setup Number

	};

	// Initialze the device
	return (AD717X_Init(&pad717x_dev, ad717x_init));
 800251a:	4668      	mov	r0, sp
 800251c:	f107 0310 	add.w	r3, r7, #16
 8002520:	22b0      	movs	r2, #176	@ 0xb0
 8002522:	4619      	mov	r1, r3
 8002524:	f005 fdb9 	bl	800809a <memcpy>
 8002528:	1d3b      	adds	r3, r7, #4
 800252a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800252c:	4805      	ldr	r0, [pc, #20]	@ (8002544 <ad717x_app_initialize+0x58>)
 800252e:	f7ff f90f 	bl	8001750 <AD717X_Init>
 8002532:	4603      	mov	r3, r0
}
 8002534:	4618      	mov	r0, r3
 8002536:	37c0      	adds	r7, #192	@ 0xc0
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20000294 	.word	0x20000294
 8002540:	20000298 	.word	0x20000298
 8002544:	200010e4 	.word	0x200010e4

08002548 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002548:	b590      	push	{r4, r7, lr}
 800254a:	b0a1      	sub	sp, #132	@ 0x84
 800254c:	af02      	add	r7, sp, #8
 800254e:	4603      	mov	r3, r0
 8002550:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == DRY_Pin) {
 8002552:	88fb      	ldrh	r3, [r7, #6]
 8002554:	2b80      	cmp	r3, #128	@ 0x80
 8002556:	f040 8129 	bne.w	80027ac <HAL_GPIO_EXTI_Callback+0x264>
	  adc_channel_offset++;
 800255a:	4b97      	ldr	r3, [pc, #604]	@ (80027b8 <HAL_GPIO_EXTI_Callback+0x270>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	3301      	adds	r3, #1
 8002560:	4a95      	ldr	r2, [pc, #596]	@ (80027b8 <HAL_GPIO_EXTI_Callback+0x270>)
 8002562:	6013      	str	r3, [r2, #0]
	  if(spi_status == READING)
 8002564:	4b95      	ldr	r3, [pc, #596]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	f040 8091 	bne.w	8002692 <HAL_GPIO_EXTI_Callback+0x14a>
	  {
//		  uint8_t Tx = 0x40;
		  uint8_t Rx[8] = {0};
 8002570:	2300      	movs	r3, #0
 8002572:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002574:	2300      	movs	r3, #0
 8002576:	65fb      	str	r3, [r7, #92]	@ 0x5c
//		  Rx[0] = 0x40;
//		  HAL_SPI_TransmitReceive(SPI, &Tx, Rx, 2, 10);
//		  HAL_SPI_Receive(SPI, Rx, 1, 100);
//		  adc_channel_offset = Rx[0] & 0x0f;

			ad717x_st_reg *pReg = (ad717x_st_reg*)spi_read_reg.pReg;
 8002578:	4b91      	ldr	r3, [pc, #580]	@ (80027c0 <HAL_GPIO_EXTI_Callback+0x278>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	667b      	str	r3, [r7, #100]	@ 0x64
//			uint8_t Rx[8] = {0};
			HAL_SPI_Transmit(SPI, &spi_read_reg.Tx, 1, 100);
 800257e:	2364      	movs	r3, #100	@ 0x64
 8002580:	2201      	movs	r2, #1
 8002582:	498f      	ldr	r1, [pc, #572]	@ (80027c0 <HAL_GPIO_EXTI_Callback+0x278>)
 8002584:	488f      	ldr	r0, [pc, #572]	@ (80027c4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002586:	f002 fa5e 	bl	8004a46 <HAL_SPI_Transmit>

			HAL_SPI_Receive(SPI, Rx, pReg->size, 100);
 800258a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	b29a      	uxth	r2, r3
 8002590:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8002594:	2364      	movs	r3, #100	@ 0x64
 8002596:	488b      	ldr	r0, [pc, #556]	@ (80027c4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002598:	f002 fb99 	bl	8004cce <HAL_SPI_Receive>


			pReg->value = 0;
 800259c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800259e:	2200      	movs	r2, #0
 80025a0:	605a      	str	r2, [r3, #4]
			int data_size = pReg->size;
 80025a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	677b      	str	r3, [r7, #116]	@ 0x74
			if(pReg->addr == 0x04)
 80025a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2b04      	cmp	r3, #4
 80025ae:	d101      	bne.n	80025b4 <HAL_GPIO_EXTI_Callback+0x6c>
				data_size = 3;
 80025b0:	2303      	movs	r3, #3
 80025b2:	677b      	str	r3, [r7, #116]	@ 0x74
			for(int i = 0; i < data_size; i++) {
 80025b4:	2300      	movs	r3, #0
 80025b6:	673b      	str	r3, [r7, #112]	@ 0x70
 80025b8:	e011      	b.n	80025de <HAL_GPIO_EXTI_Callback+0x96>
				pReg->value <<= 8;
 80025ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	021a      	lsls	r2, r3, #8
 80025c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025c2:	605a      	str	r2, [r3, #4]
				pReg->value += Rx[i];
 80025c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80025cc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80025ce:	440a      	add	r2, r1
 80025d0:	7812      	ldrb	r2, [r2, #0]
 80025d2:	441a      	add	r2, r3
 80025d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025d6:	605a      	str	r2, [r3, #4]
			for(int i = 0; i < data_size; i++) {
 80025d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80025da:	3301      	adds	r3, #1
 80025dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80025de:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80025e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025e2:	429a      	cmp	r2, r3
 80025e4:	dbe9      	blt.n	80025ba <HAL_GPIO_EXTI_Callback+0x72>
			}
		  	spi_status = IDLE;
 80025e6:	4b75      	ldr	r3, [pc, #468]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	701a      	strb	r2, [r3, #0]
		  	if(pReg->addr == 0x04) //if it is read data
 80025ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b04      	cmp	r3, #4
 80025f2:	d13f      	bne.n	8002674 <HAL_GPIO_EXTI_Callback+0x12c>
		  	{

		  		if(adc_sm == ADC_IDLE)
 80025f4:	4b74      	ldr	r3, [pc, #464]	@ (80027c8 <HAL_GPIO_EXTI_Callback+0x280>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d129      	bne.n	8002652 <HAL_GPIO_EXTI_Callback+0x10a>
		  		{
		  			float data = (((float) pReg->value / (1<<23))-1) * 25;
 80025fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	ee07 3a90 	vmov	s15, r3
 8002606:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800260a:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80027cc <HAL_GPIO_EXTI_Callback+0x284>
 800260e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002612:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002616:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800261a:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800261e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002622:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
					char hexString[24];
					sprintf(hexString, "{inf,\r\n%u %.4f,end}\r\n", Rx[3], data);
 8002626:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800262a:	461c      	mov	r4, r3
 800262c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800262e:	f7fd ffbb 	bl	80005a8 <__aeabi_f2d>
 8002632:	4602      	mov	r2, r0
 8002634:	460b      	mov	r3, r1
 8002636:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800263a:	e9cd 2300 	strd	r2, r3, [sp]
 800263e:	4622      	mov	r2, r4
 8002640:	4963      	ldr	r1, [pc, #396]	@ (80027d0 <HAL_GPIO_EXTI_Callback+0x288>)
 8002642:	f005 fc17 	bl	8007e74 <siprintf>
					send_string(hexString);
 8002646:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff fb4e 	bl	8001cec <send_string>
		  spi_status = SENDING;
	  }
  } else {
      __NOP();
  }
}
 8002650:	e0ad      	b.n	80027ae <HAL_GPIO_EXTI_Callback+0x266>
		  			adc_channel_offset = Rx[3];
 8002652:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8002656:	461a      	mov	r2, r3
 8002658:	4b57      	ldr	r3, [pc, #348]	@ (80027b8 <HAL_GPIO_EXTI_Callback+0x270>)
 800265a:	601a      	str	r2, [r3, #0]
		  			adc_to_buf(pReg->value);
 800265c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	4618      	mov	r0, r3
 8002662:	f7ff f95b 	bl	800191c <adc_to_buf>
		  			adc_sm = ADC_IDLE;
 8002666:	4b58      	ldr	r3, [pc, #352]	@ (80027c8 <HAL_GPIO_EXTI_Callback+0x280>)
 8002668:	2200      	movs	r2, #0
 800266a:	701a      	strb	r2, [r3, #0]
		  			spi_status = SENDING;
 800266c:	4b53      	ldr	r3, [pc, #332]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 800266e:	2206      	movs	r2, #6
 8002670:	701a      	strb	r2, [r3, #0]
}
 8002672:	e09c      	b.n	80027ae <HAL_GPIO_EXTI_Callback+0x266>
				sprintf(hexString, "{inf,\r\n0x%04x,end}\r\n", (unsigned int)pReg->value);  // Format as hex string with "0x" prefix
 8002674:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	461a      	mov	r2, r3
 800267a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800267e:	4955      	ldr	r1, [pc, #340]	@ (80027d4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8002680:	4618      	mov	r0, r3
 8002682:	f005 fbf7 	bl	8007e74 <siprintf>
				send_string(hexString);
 8002686:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fb2e 	bl	8001cec <send_string>
}
 8002690:	e08d      	b.n	80027ae <HAL_GPIO_EXTI_Callback+0x266>
	  else if(spi_status == WRITING)
 8002692:	4b4a      	ldr	r3, [pc, #296]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	b2db      	uxtb	r3, r3
 8002698:	2b03      	cmp	r3, #3
 800269a:	d11c      	bne.n	80026d6 <HAL_GPIO_EXTI_Callback+0x18e>
		  ad717x_st_reg *pReg = (ad717x_st_reg*)spi_write_reg.pReg;
 800269c:	4b4e      	ldr	r3, [pc, #312]	@ (80027d8 <HAL_GPIO_EXTI_Callback+0x290>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	66bb      	str	r3, [r7, #104]	@ 0x68
		  HAL_SPI_Transmit(SPI, spi_write_reg.Tx, pReg->size + 1, 100);
 80026a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	3301      	adds	r3, #1
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	2364      	movs	r3, #100	@ 0x64
 80026ae:	494a      	ldr	r1, [pc, #296]	@ (80027d8 <HAL_GPIO_EXTI_Callback+0x290>)
 80026b0:	4844      	ldr	r0, [pc, #272]	@ (80027c4 <HAL_GPIO_EXTI_Callback+0x27c>)
 80026b2:	f002 f9c8 	bl	8004a46 <HAL_SPI_Transmit>
		  send_string("{inf,\r\nwrite done,end}\r\n");
 80026b6:	4849      	ldr	r0, [pc, #292]	@ (80027dc <HAL_GPIO_EXTI_Callback+0x294>)
 80026b8:	f7ff fb18 	bl	8001cec <send_string>
		  spi_status = IDLE;
 80026bc:	4b3f      	ldr	r3, [pc, #252]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 80026be:	2200      	movs	r2, #0
 80026c0:	701a      	strb	r2, [r3, #0]
		  AD717X_ReadRegister(pad717x_dev, pReg->addr);
 80026c2:	4b47      	ldr	r3, [pc, #284]	@ (80027e0 <HAL_GPIO_EXTI_Callback+0x298>)
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	4619      	mov	r1, r3
 80026ce:	4610      	mov	r0, r2
 80026d0:	f7fe fea0 	bl	8001414 <AD717X_ReadRegister>
}
 80026d4:	e06b      	b.n	80027ae <HAL_GPIO_EXTI_Callback+0x266>
	  else if(spi_status == TRIGGER)
 80026d6:	4b39      	ldr	r3, [pc, #228]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d103      	bne.n	80026e8 <HAL_GPIO_EXTI_Callback+0x1a0>
		spi_status = READING;
 80026e0:	4b36      	ldr	r3, [pc, #216]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 80026e2:	2202      	movs	r2, #2
 80026e4:	701a      	strb	r2, [r3, #0]
}
 80026e6:	e062      	b.n	80027ae <HAL_GPIO_EXTI_Callback+0x266>
	  else if (spi_status == GETID)
 80026e8:	4b34      	ldr	r3, [pc, #208]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	d12e      	bne.n	8002750 <HAL_GPIO_EXTI_Callback+0x208>
		uint8_t Tx = 0x47;
 80026f2:	2347      	movs	r3, #71	@ 0x47
 80026f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		uint8_t Rx[2] = {0};
 80026f8:	2300      	movs	r3, #0
 80026fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
		HAL_SPI_Transmit(SPI, &Tx, 1, 10);
 80026fc:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 8002700:	230a      	movs	r3, #10
 8002702:	2201      	movs	r2, #1
 8002704:	482f      	ldr	r0, [pc, #188]	@ (80027c4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002706:	f002 f99e 	bl	8004a46 <HAL_SPI_Transmit>
		HAL_SPI_Receive(SPI, Rx, 2, 100);
 800270a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800270e:	2364      	movs	r3, #100	@ 0x64
 8002710:	2202      	movs	r2, #2
 8002712:	482c      	ldr	r0, [pc, #176]	@ (80027c4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002714:	f002 fadb 	bl	8004cce <HAL_SPI_Receive>
		uint16_t receivedData = (Rx[0] << 8) | Rx[1];
 8002718:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800271c:	021b      	lsls	r3, r3, #8
 800271e:	b21a      	sxth	r2, r3
 8002720:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002724:	b21b      	sxth	r3, r3
 8002726:	4313      	orrs	r3, r2
 8002728:	b21b      	sxth	r3, r3
 800272a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
		sprintf(hexString, "{inf,\r\n0x%04x,end}\r\n", receivedData);  // Format as hex string with "0x" prefix
 800272e:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8002732:	f107 030c 	add.w	r3, r7, #12
 8002736:	4927      	ldr	r1, [pc, #156]	@ (80027d4 <HAL_GPIO_EXTI_Callback+0x28c>)
 8002738:	4618      	mov	r0, r3
 800273a:	f005 fb9b 	bl	8007e74 <siprintf>
		send_string(hexString);
 800273e:	f107 030c 	add.w	r3, r7, #12
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fad2 	bl	8001cec <send_string>
		spi_status = IDLE;
 8002748:	4b1c      	ldr	r3, [pc, #112]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 800274a:	2200      	movs	r2, #0
 800274c:	701a      	strb	r2, [r3, #0]
}
 800274e:	e02e      	b.n	80027ae <HAL_GPIO_EXTI_Callback+0x266>
	  else if(spi_status == SENDING)
 8002750:	4b1a      	ldr	r3, [pc, #104]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b06      	cmp	r3, #6
 8002758:	d109      	bne.n	800276e <HAL_GPIO_EXTI_Callback+0x226>
		  adc_sm = ADC_READING;
 800275a:	4b1b      	ldr	r3, [pc, #108]	@ (80027c8 <HAL_GPIO_EXTI_Callback+0x280>)
 800275c:	2201      	movs	r2, #1
 800275e:	701a      	strb	r2, [r3, #0]
		  AD717X_ReadRegister(pad717x_dev, 4);
 8002760:	4b1f      	ldr	r3, [pc, #124]	@ (80027e0 <HAL_GPIO_EXTI_Callback+0x298>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2104      	movs	r1, #4
 8002766:	4618      	mov	r0, r3
 8002768:	f7fe fe54 	bl	8001414 <AD717X_ReadRegister>
}
 800276c:	e01f      	b.n	80027ae <HAL_GPIO_EXTI_Callback+0x266>
	  else if(spi_status == CHANNEL_OFFSET)
 800276e:	4b13      	ldr	r3, [pc, #76]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	b2db      	uxtb	r3, r3
 8002774:	2b07      	cmp	r3, #7
 8002776:	d11a      	bne.n	80027ae <HAL_GPIO_EXTI_Callback+0x266>
		  uint8_t Tx = 0x40;
 8002778:	2340      	movs	r3, #64	@ 0x40
 800277a:	72fb      	strb	r3, [r7, #11]
		  uint8_t Rx[2] = {0};
 800277c:	2300      	movs	r3, #0
 800277e:	813b      	strh	r3, [r7, #8]
		  HAL_SPI_Transmit(SPI, &Tx, 1, 10);
 8002780:	f107 010b 	add.w	r1, r7, #11
 8002784:	230a      	movs	r3, #10
 8002786:	2201      	movs	r2, #1
 8002788:	480e      	ldr	r0, [pc, #56]	@ (80027c4 <HAL_GPIO_EXTI_Callback+0x27c>)
 800278a:	f002 f95c 	bl	8004a46 <HAL_SPI_Transmit>
		  HAL_SPI_Receive(SPI, Rx, 2, 100);
 800278e:	f107 0108 	add.w	r1, r7, #8
 8002792:	2364      	movs	r3, #100	@ 0x64
 8002794:	2202      	movs	r2, #2
 8002796:	480b      	ldr	r0, [pc, #44]	@ (80027c4 <HAL_GPIO_EXTI_Callback+0x27c>)
 8002798:	f002 fa99 	bl	8004cce <HAL_SPI_Receive>
		  adc_channel_offset = Rx[1];
 800279c:	7a7b      	ldrb	r3, [r7, #9]
 800279e:	461a      	mov	r2, r3
 80027a0:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <HAL_GPIO_EXTI_Callback+0x270>)
 80027a2:	601a      	str	r2, [r3, #0]
		  spi_status = SENDING;
 80027a4:	4b05      	ldr	r3, [pc, #20]	@ (80027bc <HAL_GPIO_EXTI_Callback+0x274>)
 80027a6:	2206      	movs	r2, #6
 80027a8:	701a      	strb	r2, [r3, #0]
}
 80027aa:	e000      	b.n	80027ae <HAL_GPIO_EXTI_Callback+0x266>
      __NOP();
 80027ac:	bf00      	nop
}
 80027ae:	bf00      	nop
 80027b0:	377c      	adds	r7, #124	@ 0x7c
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd90      	pop	{r4, r7, pc}
 80027b6:	bf00      	nop
 80027b8:	200010e0 	.word	0x200010e0
 80027bc:	200010e8 	.word	0x200010e8
 80027c0:	200010ec 	.word	0x200010ec
 80027c4:	2000048c 	.word	0x2000048c
 80027c8:	200010e9 	.word	0x200010e9
 80027cc:	4b000000 	.word	0x4b000000
 80027d0:	0800a0b0 	.word	0x0800a0b0
 80027d4:	0800a0c8 	.word	0x0800a0c8
 80027d8:	200010f4 	.word	0x200010f4
 80027dc:	0800a0e0 	.word	0x0800a0e0
 80027e0:	200010e4 	.word	0x200010e4

080027e4 <delay_us>:

void delay_us(uint32_t us)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
	uint32_t t_start = htim2.Instance->CNT;
 80027ec:	4b09      	ldr	r3, [pc, #36]	@ (8002814 <delay_us+0x30>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f2:	60fb      	str	r3, [r7, #12]
	while(htim2.Instance->CNT - t_start < us);
 80027f4:	bf00      	nop
 80027f6:	4b07      	ldr	r3, [pc, #28]	@ (8002814 <delay_us+0x30>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	429a      	cmp	r2, r3
 8002804:	d8f7      	bhi.n	80027f6 <delay_us+0x12>
}
 8002806:	bf00      	nop
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	2000053c 	.word	0x2000053c

08002818 <HAL_UART_TxCpltCallback>:
//		pReg->value += Rx[i];
//	}
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002830:	b672      	cpsid	i
}
 8002832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002834:	bf00      	nop
 8002836:	e7fd      	b.n	8002834 <Error_Handler+0x8>

08002838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800283e:	2300      	movs	r3, #0
 8002840:	607b      	str	r3, [r7, #4]
 8002842:	4b10      	ldr	r3, [pc, #64]	@ (8002884 <HAL_MspInit+0x4c>)
 8002844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002846:	4a0f      	ldr	r2, [pc, #60]	@ (8002884 <HAL_MspInit+0x4c>)
 8002848:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800284c:	6453      	str	r3, [r2, #68]	@ 0x44
 800284e:	4b0d      	ldr	r3, [pc, #52]	@ (8002884 <HAL_MspInit+0x4c>)
 8002850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002856:	607b      	str	r3, [r7, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	603b      	str	r3, [r7, #0]
 800285e:	4b09      	ldr	r3, [pc, #36]	@ (8002884 <HAL_MspInit+0x4c>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	4a08      	ldr	r2, [pc, #32]	@ (8002884 <HAL_MspInit+0x4c>)
 8002864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002868:	6413      	str	r3, [r2, #64]	@ 0x40
 800286a:	4b06      	ldr	r3, [pc, #24]	@ (8002884 <HAL_MspInit+0x4c>)
 800286c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002872:	603b      	str	r3, [r7, #0]
 8002874:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002876:	2007      	movs	r0, #7
 8002878:	f000 fc1a 	bl	80030b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800287c:	bf00      	nop
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	40023800 	.word	0x40023800

08002888 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08c      	sub	sp, #48	@ 0x30
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002890:	f107 031c 	add.w	r3, r7, #28
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	60da      	str	r2, [r3, #12]
 800289e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a32      	ldr	r2, [pc, #200]	@ (8002970 <HAL_SPI_MspInit+0xe8>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d12c      	bne.n	8002904 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	61bb      	str	r3, [r7, #24]
 80028ae:	4b31      	ldr	r3, [pc, #196]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 80028b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b2:	4a30      	ldr	r2, [pc, #192]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 80028b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028c2:	61bb      	str	r3, [r7, #24]
 80028c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	617b      	str	r3, [r7, #20]
 80028ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	4a29      	ldr	r2, [pc, #164]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 80028d0:	f043 0301 	orr.w	r3, r3, #1
 80028d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d6:	4b27      	ldr	r3, [pc, #156]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	617b      	str	r3, [r7, #20]
 80028e0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80028e2:	23e0      	movs	r3, #224	@ 0xe0
 80028e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e6:	2302      	movs	r3, #2
 80028e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028f2:	2305      	movs	r3, #5
 80028f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f6:	f107 031c 	add.w	r3, r7, #28
 80028fa:	4619      	mov	r1, r3
 80028fc:	481e      	ldr	r0, [pc, #120]	@ (8002978 <HAL_SPI_MspInit+0xf0>)
 80028fe:	f001 f81b 	bl	8003938 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002902:	e031      	b.n	8002968 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a1c      	ldr	r2, [pc, #112]	@ (800297c <HAL_SPI_MspInit+0xf4>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d12c      	bne.n	8002968 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	613b      	str	r3, [r7, #16]
 8002912:	4b18      	ldr	r3, [pc, #96]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	4a17      	ldr	r2, [pc, #92]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 8002918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800291c:	6413      	str	r3, [r2, #64]	@ 0x40
 800291e:	4b15      	ldr	r3, [pc, #84]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002926:	613b      	str	r3, [r7, #16]
 8002928:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
 800292e:	4b11      	ldr	r3, [pc, #68]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002932:	4a10      	ldr	r2, [pc, #64]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 8002934:	f043 0302 	orr.w	r3, r3, #2
 8002938:	6313      	str	r3, [r2, #48]	@ 0x30
 800293a:	4b0e      	ldr	r3, [pc, #56]	@ (8002974 <HAL_SPI_MspInit+0xec>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002946:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800294a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294c:	2302      	movs	r3, #2
 800294e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002950:	2300      	movs	r3, #0
 8002952:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002954:	2303      	movs	r3, #3
 8002956:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002958:	2305      	movs	r3, #5
 800295a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800295c:	f107 031c 	add.w	r3, r7, #28
 8002960:	4619      	mov	r1, r3
 8002962:	4807      	ldr	r0, [pc, #28]	@ (8002980 <HAL_SPI_MspInit+0xf8>)
 8002964:	f000 ffe8 	bl	8003938 <HAL_GPIO_Init>
}
 8002968:	bf00      	nop
 800296a:	3730      	adds	r7, #48	@ 0x30
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40013000 	.word	0x40013000
 8002974:	40023800 	.word	0x40023800
 8002978:	40020000 	.word	0x40020000
 800297c:	40003800 	.word	0x40003800
 8002980:	40020400 	.word	0x40020400

08002984 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002994:	d10d      	bne.n	80029b2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	60fb      	str	r3, [r7, #12]
 800299a:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <HAL_TIM_Base_MspInit+0x3c>)
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	4a08      	ldr	r2, [pc, #32]	@ (80029c0 <HAL_TIM_Base_MspInit+0x3c>)
 80029a0:	f043 0301 	orr.w	r3, r3, #1
 80029a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029a6:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <HAL_TIM_Base_MspInit+0x3c>)
 80029a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80029b2:	bf00      	nop
 80029b4:	3714      	adds	r7, #20
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40023800 	.word	0x40023800

080029c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08a      	sub	sp, #40	@ 0x28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029cc:	f107 0314 	add.w	r3, r7, #20
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	605a      	str	r2, [r3, #4]
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	60da      	str	r2, [r3, #12]
 80029da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a4c      	ldr	r2, [pc, #304]	@ (8002b14 <HAL_UART_MspInit+0x150>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	f040 8092 	bne.w	8002b0c <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029e8:	2300      	movs	r3, #0
 80029ea:	613b      	str	r3, [r7, #16]
 80029ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002b18 <HAL_UART_MspInit+0x154>)
 80029ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f0:	4a49      	ldr	r2, [pc, #292]	@ (8002b18 <HAL_UART_MspInit+0x154>)
 80029f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80029f8:	4b47      	ldr	r3, [pc, #284]	@ (8002b18 <HAL_UART_MspInit+0x154>)
 80029fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a04:	2300      	movs	r3, #0
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	4b43      	ldr	r3, [pc, #268]	@ (8002b18 <HAL_UART_MspInit+0x154>)
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0c:	4a42      	ldr	r2, [pc, #264]	@ (8002b18 <HAL_UART_MspInit+0x154>)
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a14:	4b40      	ldr	r3, [pc, #256]	@ (8002b18 <HAL_UART_MspInit+0x154>)
 8002a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002a20:	230c      	movs	r3, #12
 8002a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a24:	2302      	movs	r3, #2
 8002a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a30:	2307      	movs	r3, #7
 8002a32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a34:	f107 0314 	add.w	r3, r7, #20
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4838      	ldr	r0, [pc, #224]	@ (8002b1c <HAL_UART_MspInit+0x158>)
 8002a3c:	f000 ff7c 	bl	8003938 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002a40:	4b37      	ldr	r3, [pc, #220]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a42:	4a38      	ldr	r2, [pc, #224]	@ (8002b24 <HAL_UART_MspInit+0x160>)
 8002a44:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002a46:	4b36      	ldr	r3, [pc, #216]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a48:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a4c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a4e:	4b34      	ldr	r3, [pc, #208]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a54:	4b32      	ldr	r3, [pc, #200]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a5a:	4b31      	ldr	r3, [pc, #196]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a60:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a62:	4b2f      	ldr	r3, [pc, #188]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a68:	4b2d      	ldr	r3, [pc, #180]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002a6e:	4b2c      	ldr	r3, [pc, #176]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a74:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002a76:	4b2a      	ldr	r3, [pc, #168]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a78:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a7c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a7e:	4b28      	ldr	r3, [pc, #160]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002a84:	4826      	ldr	r0, [pc, #152]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a86:	f000 fb55 	bl	8003134 <HAL_DMA_Init>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002a90:	f7ff fecc 	bl	800282c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a22      	ldr	r2, [pc, #136]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a9a:	4a21      	ldr	r2, [pc, #132]	@ (8002b20 <HAL_UART_MspInit+0x15c>)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002aa0:	4b21      	ldr	r3, [pc, #132]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002aa2:	4a22      	ldr	r2, [pc, #136]	@ (8002b2c <HAL_UART_MspInit+0x168>)
 8002aa4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002aa6:	4b20      	ldr	r3, [pc, #128]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002aa8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002aac:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002aae:	4b1e      	ldr	r3, [pc, #120]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002ab0:	2240      	movs	r2, #64	@ 0x40
 8002ab2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ab4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002aba:	4b1b      	ldr	r3, [pc, #108]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002abc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ac0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ac2:	4b19      	ldr	r3, [pc, #100]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ac8:	4b17      	ldr	r3, [pc, #92]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002ace:	4b16      	ldr	r3, [pc, #88]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ad4:	4b14      	ldr	r3, [pc, #80]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ada:	4b13      	ldr	r3, [pc, #76]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002ae0:	4811      	ldr	r0, [pc, #68]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002ae2:	f000 fb27 	bl	8003134 <HAL_DMA_Init>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8002aec:	f7ff fe9e 	bl	800282c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a0d      	ldr	r2, [pc, #52]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002af4:	639a      	str	r2, [r3, #56]	@ 0x38
 8002af6:	4a0c      	ldr	r2, [pc, #48]	@ (8002b28 <HAL_UART_MspInit+0x164>)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 2);
 8002afc:	2202      	movs	r2, #2
 8002afe:	2100      	movs	r1, #0
 8002b00:	2026      	movs	r0, #38	@ 0x26
 8002b02:	f000 fae0 	bl	80030c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b06:	2026      	movs	r0, #38	@ 0x26
 8002b08:	f000 faf9 	bl	80030fe <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002b0c:	bf00      	nop
 8002b0e:	3728      	adds	r7, #40	@ 0x28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40004400 	.word	0x40004400
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	40020000 	.word	0x40020000
 8002b20:	200005cc 	.word	0x200005cc
 8002b24:	40026088 	.word	0x40026088
 8002b28:	2000062c 	.word	0x2000062c
 8002b2c:	400260a0 	.word	0x400260a0

08002b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b34:	bf00      	nop
 8002b36:	e7fd      	b.n	8002b34 <NMI_Handler+0x4>

08002b38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b3c:	bf00      	nop
 8002b3e:	e7fd      	b.n	8002b3c <HardFault_Handler+0x4>

08002b40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b44:	bf00      	nop
 8002b46:	e7fd      	b.n	8002b44 <MemManage_Handler+0x4>

08002b48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b4c:	bf00      	nop
 8002b4e:	e7fd      	b.n	8002b4c <BusFault_Handler+0x4>

08002b50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b54:	bf00      	nop
 8002b56:	e7fd      	b.n	8002b54 <UsageFault_Handler+0x4>

08002b58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b66:	b480      	push	{r7}
 8002b68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b78:	bf00      	nop
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b86:	f000 f97f 	bl	8002e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}
	...

08002b90 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002b94:	4802      	ldr	r0, [pc, #8]	@ (8002ba0 <DMA1_Stream5_IRQHandler+0x10>)
 8002b96:	f000 fc65 	bl	8003464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	200005cc 	.word	0x200005cc

08002ba4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002ba8:	4802      	ldr	r0, [pc, #8]	@ (8002bb4 <DMA1_Stream6_IRQHandler+0x10>)
 8002baa:	f000 fc5b 	bl	8003464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	2000062c 	.word	0x2000062c

08002bb8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRY_Pin);
 8002bbc:	2080      	movs	r0, #128	@ 0x80
 8002bbe:	f001 f869 	bl	8003c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002bc2:	bf00      	nop
 8002bc4:	bd80      	pop	{r7, pc}
	...

08002bc8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002bcc:	4802      	ldr	r0, [pc, #8]	@ (8002bd8 <USART2_IRQHandler+0x10>)
 8002bce:	f003 f9b5 	bl	8005f3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000584 	.word	0x20000584

08002bdc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002be0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002be4:	f001 f856 	bl	8003c94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002be8:	bf00      	nop
 8002bea:	bd80      	pop	{r7, pc}

08002bec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return 1;
 8002bf0:	2301      	movs	r3, #1
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <_kill>:

int _kill(int pid, int sig)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c06:	f005 fa1b 	bl	8008040 <__errno>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2216      	movs	r2, #22
 8002c0e:	601a      	str	r2, [r3, #0]
  return -1;
 8002c10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3708      	adds	r7, #8
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <_exit>:

void _exit (int status)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c24:	f04f 31ff 	mov.w	r1, #4294967295
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff ffe7 	bl	8002bfc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c2e:	bf00      	nop
 8002c30:	e7fd      	b.n	8002c2e <_exit+0x12>

08002c32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b086      	sub	sp, #24
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3e:	2300      	movs	r3, #0
 8002c40:	617b      	str	r3, [r7, #20]
 8002c42:	e00a      	b.n	8002c5a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c44:	f3af 8000 	nop.w
 8002c48:	4601      	mov	r1, r0
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	1c5a      	adds	r2, r3, #1
 8002c4e:	60ba      	str	r2, [r7, #8]
 8002c50:	b2ca      	uxtb	r2, r1
 8002c52:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	3301      	adds	r3, #1
 8002c58:	617b      	str	r3, [r7, #20]
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	dbf0      	blt.n	8002c44 <_read+0x12>
  }

  return len;
 8002c62:	687b      	ldr	r3, [r7, #4]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]
 8002c7c:	e009      	b.n	8002c92 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	1c5a      	adds	r2, r3, #1
 8002c82:	60ba      	str	r2, [r7, #8]
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	617b      	str	r3, [r7, #20]
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	dbf1      	blt.n	8002c7e <_write+0x12>
  }
  return len;
 8002c9a:	687b      	ldr	r3, [r7, #4]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3718      	adds	r7, #24
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <_close>:

int _close(int file)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ccc:	605a      	str	r2, [r3, #4]
  return 0;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <_isatty>:

int _isatty(int file)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ce4:	2301      	movs	r3, #1
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr

08002cf2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	b085      	sub	sp, #20
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	60f8      	str	r0, [r7, #12]
 8002cfa:	60b9      	str	r1, [r7, #8]
 8002cfc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d14:	4a14      	ldr	r2, [pc, #80]	@ (8002d68 <_sbrk+0x5c>)
 8002d16:	4b15      	ldr	r3, [pc, #84]	@ (8002d6c <_sbrk+0x60>)
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d20:	4b13      	ldr	r3, [pc, #76]	@ (8002d70 <_sbrk+0x64>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d102      	bne.n	8002d2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d28:	4b11      	ldr	r3, [pc, #68]	@ (8002d70 <_sbrk+0x64>)
 8002d2a:	4a12      	ldr	r2, [pc, #72]	@ (8002d74 <_sbrk+0x68>)
 8002d2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d2e:	4b10      	ldr	r3, [pc, #64]	@ (8002d70 <_sbrk+0x64>)
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4413      	add	r3, r2
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d207      	bcs.n	8002d4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d3c:	f005 f980 	bl	8008040 <__errno>
 8002d40:	4603      	mov	r3, r0
 8002d42:	220c      	movs	r2, #12
 8002d44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d46:	f04f 33ff 	mov.w	r3, #4294967295
 8002d4a:	e009      	b.n	8002d60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d4c:	4b08      	ldr	r3, [pc, #32]	@ (8002d70 <_sbrk+0x64>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d52:	4b07      	ldr	r3, [pc, #28]	@ (8002d70 <_sbrk+0x64>)
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4413      	add	r3, r2
 8002d5a:	4a05      	ldr	r2, [pc, #20]	@ (8002d70 <_sbrk+0x64>)
 8002d5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	20020000 	.word	0x20020000
 8002d6c:	00000400 	.word	0x00000400
 8002d70:	20001104 	.word	0x20001104
 8002d74:	20001258 	.word	0x20001258

08002d78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d7c:	4b06      	ldr	r3, [pc, #24]	@ (8002d98 <SystemInit+0x20>)
 8002d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d82:	4a05      	ldr	r2, [pc, #20]	@ (8002d98 <SystemInit+0x20>)
 8002d84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	e000ed00 	.word	0xe000ed00

08002d9c <Reset_Handler>:
 8002d9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002dd4 <LoopFillZerobss+0x12>
 8002da0:	480d      	ldr	r0, [pc, #52]	@ (8002dd8 <LoopFillZerobss+0x16>)
 8002da2:	490e      	ldr	r1, [pc, #56]	@ (8002ddc <LoopFillZerobss+0x1a>)
 8002da4:	4a0e      	ldr	r2, [pc, #56]	@ (8002de0 <LoopFillZerobss+0x1e>)
 8002da6:	2300      	movs	r3, #0
 8002da8:	e002      	b.n	8002db0 <LoopCopyDataInit>

08002daa <CopyDataInit>:
 8002daa:	58d4      	ldr	r4, [r2, r3]
 8002dac:	50c4      	str	r4, [r0, r3]
 8002dae:	3304      	adds	r3, #4

08002db0 <LoopCopyDataInit>:
 8002db0:	18c4      	adds	r4, r0, r3
 8002db2:	428c      	cmp	r4, r1
 8002db4:	d3f9      	bcc.n	8002daa <CopyDataInit>
 8002db6:	4a0b      	ldr	r2, [pc, #44]	@ (8002de4 <LoopFillZerobss+0x22>)
 8002db8:	4c0b      	ldr	r4, [pc, #44]	@ (8002de8 <LoopFillZerobss+0x26>)
 8002dba:	2300      	movs	r3, #0
 8002dbc:	e001      	b.n	8002dc2 <LoopFillZerobss>

08002dbe <FillZerobss>:
 8002dbe:	6013      	str	r3, [r2, #0]
 8002dc0:	3204      	adds	r2, #4

08002dc2 <LoopFillZerobss>:
 8002dc2:	42a2      	cmp	r2, r4
 8002dc4:	d3fb      	bcc.n	8002dbe <FillZerobss>
 8002dc6:	f7ff ffd7 	bl	8002d78 <SystemInit>
 8002dca:	f005 f93f 	bl	800804c <__libc_init_array>
 8002dce:	f7ff f8cb 	bl	8001f68 <main>
 8002dd2:	4770      	bx	lr
 8002dd4:	20020000 	.word	0x20020000
 8002dd8:	20000000 	.word	0x20000000
 8002ddc:	20000470 	.word	0x20000470
 8002de0:	0800a4c8 	.word	0x0800a4c8
 8002de4:	20000470 	.word	0x20000470
 8002de8:	20001258 	.word	0x20001258

08002dec <ADC_IRQHandler>:
 8002dec:	e7fe      	b.n	8002dec <ADC_IRQHandler>
	...

08002df0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002df4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e24 <HAL_Init+0x34>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <HAL_Init+0x34>)
 8002dfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e00:	4b08      	ldr	r3, [pc, #32]	@ (8002e24 <HAL_Init+0x34>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a07      	ldr	r2, [pc, #28]	@ (8002e24 <HAL_Init+0x34>)
 8002e06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e0a:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e0c:	2003      	movs	r0, #3
 8002e0e:	f000 f94f 	bl	80030b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e12:	2000      	movs	r0, #0
 8002e14:	f000 f808 	bl	8002e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e18:	f7ff fd0e 	bl	8002838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	40023c00 	.word	0x40023c00

08002e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e30:	4b12      	ldr	r3, [pc, #72]	@ (8002e7c <HAL_InitTick+0x54>)
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	4b12      	ldr	r3, [pc, #72]	@ (8002e80 <HAL_InitTick+0x58>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	4619      	mov	r1, r3
 8002e3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e46:	4618      	mov	r0, r3
 8002e48:	f000 f967 	bl	800311a <HAL_SYSTICK_Config>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e00e      	b.n	8002e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2b0f      	cmp	r3, #15
 8002e5a:	d80a      	bhi.n	8002e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	f04f 30ff 	mov.w	r0, #4294967295
 8002e64:	f000 f92f 	bl	80030c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e68:	4a06      	ldr	r2, [pc, #24]	@ (8002e84 <HAL_InitTick+0x5c>)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	e000      	b.n	8002e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	2000029c 	.word	0x2000029c
 8002e80:	200002a4 	.word	0x200002a4
 8002e84:	200002a0 	.word	0x200002a0

08002e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ea8 <HAL_IncTick+0x20>)
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	461a      	mov	r2, r3
 8002e92:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <HAL_IncTick+0x24>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4413      	add	r3, r2
 8002e98:	4a04      	ldr	r2, [pc, #16]	@ (8002eac <HAL_IncTick+0x24>)
 8002e9a:	6013      	str	r3, [r2, #0]
}
 8002e9c:	bf00      	nop
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	200002a4 	.word	0x200002a4
 8002eac:	20001108 	.word	0x20001108

08002eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002eb4:	4b03      	ldr	r3, [pc, #12]	@ (8002ec4 <HAL_GetTick+0x14>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	20001108 	.word	0x20001108

08002ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ed0:	f7ff ffee 	bl	8002eb0 <HAL_GetTick>
 8002ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee0:	d005      	beq.n	8002eee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8002f0c <HAL_Delay+0x44>)
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	4413      	add	r3, r2
 8002eec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002eee:	bf00      	nop
 8002ef0:	f7ff ffde 	bl	8002eb0 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d8f7      	bhi.n	8002ef0 <HAL_Delay+0x28>
  {
  }
}
 8002f00:	bf00      	nop
 8002f02:	bf00      	nop
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	200002a4 	.word	0x200002a4

08002f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f20:	4b0c      	ldr	r3, [pc, #48]	@ (8002f54 <__NVIC_SetPriorityGrouping+0x44>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f42:	4a04      	ldr	r2, [pc, #16]	@ (8002f54 <__NVIC_SetPriorityGrouping+0x44>)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	60d3      	str	r3, [r2, #12]
}
 8002f48:	bf00      	nop
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f5c:	4b04      	ldr	r3, [pc, #16]	@ (8002f70 <__NVIC_GetPriorityGrouping+0x18>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	0a1b      	lsrs	r3, r3, #8
 8002f62:	f003 0307 	and.w	r3, r3, #7
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	e000ed00 	.word	0xe000ed00

08002f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	db0b      	blt.n	8002f9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f86:	79fb      	ldrb	r3, [r7, #7]
 8002f88:	f003 021f 	and.w	r2, r3, #31
 8002f8c:	4907      	ldr	r1, [pc, #28]	@ (8002fac <__NVIC_EnableIRQ+0x38>)
 8002f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f92:	095b      	lsrs	r3, r3, #5
 8002f94:	2001      	movs	r0, #1
 8002f96:	fa00 f202 	lsl.w	r2, r0, r2
 8002f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	e000e100 	.word	0xe000e100

08002fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	6039      	str	r1, [r7, #0]
 8002fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	db0a      	blt.n	8002fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	b2da      	uxtb	r2, r3
 8002fc8:	490c      	ldr	r1, [pc, #48]	@ (8002ffc <__NVIC_SetPriority+0x4c>)
 8002fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fce:	0112      	lsls	r2, r2, #4
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fd8:	e00a      	b.n	8002ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	4908      	ldr	r1, [pc, #32]	@ (8003000 <__NVIC_SetPriority+0x50>)
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	3b04      	subs	r3, #4
 8002fe8:	0112      	lsls	r2, r2, #4
 8002fea:	b2d2      	uxtb	r2, r2
 8002fec:	440b      	add	r3, r1
 8002fee:	761a      	strb	r2, [r3, #24]
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	e000e100 	.word	0xe000e100
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003004:	b480      	push	{r7}
 8003006:	b089      	sub	sp, #36	@ 0x24
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f1c3 0307 	rsb	r3, r3, #7
 800301e:	2b04      	cmp	r3, #4
 8003020:	bf28      	it	cs
 8003022:	2304      	movcs	r3, #4
 8003024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	3304      	adds	r3, #4
 800302a:	2b06      	cmp	r3, #6
 800302c:	d902      	bls.n	8003034 <NVIC_EncodePriority+0x30>
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	3b03      	subs	r3, #3
 8003032:	e000      	b.n	8003036 <NVIC_EncodePriority+0x32>
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003038:	f04f 32ff 	mov.w	r2, #4294967295
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43da      	mvns	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	401a      	ands	r2, r3
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800304c:	f04f 31ff 	mov.w	r1, #4294967295
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	fa01 f303 	lsl.w	r3, r1, r3
 8003056:	43d9      	mvns	r1, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800305c:	4313      	orrs	r3, r2
         );
}
 800305e:	4618      	mov	r0, r3
 8003060:	3724      	adds	r7, #36	@ 0x24
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
	...

0800306c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3b01      	subs	r3, #1
 8003078:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800307c:	d301      	bcc.n	8003082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800307e:	2301      	movs	r3, #1
 8003080:	e00f      	b.n	80030a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003082:	4a0a      	ldr	r2, [pc, #40]	@ (80030ac <SysTick_Config+0x40>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	3b01      	subs	r3, #1
 8003088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800308a:	210f      	movs	r1, #15
 800308c:	f04f 30ff 	mov.w	r0, #4294967295
 8003090:	f7ff ff8e 	bl	8002fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003094:	4b05      	ldr	r3, [pc, #20]	@ (80030ac <SysTick_Config+0x40>)
 8003096:	2200      	movs	r2, #0
 8003098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800309a:	4b04      	ldr	r3, [pc, #16]	@ (80030ac <SysTick_Config+0x40>)
 800309c:	2207      	movs	r2, #7
 800309e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	e000e010 	.word	0xe000e010

080030b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff ff29 	bl	8002f10 <__NVIC_SetPriorityGrouping>
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b086      	sub	sp, #24
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	4603      	mov	r3, r0
 80030ce:	60b9      	str	r1, [r7, #8]
 80030d0:	607a      	str	r2, [r7, #4]
 80030d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030d8:	f7ff ff3e 	bl	8002f58 <__NVIC_GetPriorityGrouping>
 80030dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	68b9      	ldr	r1, [r7, #8]
 80030e2:	6978      	ldr	r0, [r7, #20]
 80030e4:	f7ff ff8e 	bl	8003004 <NVIC_EncodePriority>
 80030e8:	4602      	mov	r2, r0
 80030ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ee:	4611      	mov	r1, r2
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff ff5d 	bl	8002fb0 <__NVIC_SetPriority>
}
 80030f6:	bf00      	nop
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b082      	sub	sp, #8
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff ff31 	bl	8002f74 <__NVIC_EnableIRQ>
}
 8003112:	bf00      	nop
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}

0800311a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b082      	sub	sp, #8
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7ff ffa2 	bl	800306c <SysTick_Config>
 8003128:	4603      	mov	r3, r0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800313c:	2300      	movs	r3, #0
 800313e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003140:	f7ff feb6 	bl	8002eb0 <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d101      	bne.n	8003150 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e099      	b.n	8003284 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2202      	movs	r2, #2
 8003154:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003170:	e00f      	b.n	8003192 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003172:	f7ff fe9d 	bl	8002eb0 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	2b05      	cmp	r3, #5
 800317e:	d908      	bls.n	8003192 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2220      	movs	r2, #32
 8003184:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2203      	movs	r2, #3
 800318a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e078      	b.n	8003284 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1e8      	bne.n	8003172 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	4b38      	ldr	r3, [pc, #224]	@ (800328c <HAL_DMA_Init+0x158>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	691b      	ldr	r3, [r3, #16]
 80031c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e8:	2b04      	cmp	r3, #4
 80031ea:	d107      	bne.n	80031fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f4:	4313      	orrs	r3, r2
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	695b      	ldr	r3, [r3, #20]
 800320a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	f023 0307 	bic.w	r3, r3, #7
 8003212:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	4313      	orrs	r3, r2
 800321c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003222:	2b04      	cmp	r3, #4
 8003224:	d117      	bne.n	8003256 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	4313      	orrs	r3, r2
 800322e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00e      	beq.n	8003256 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 fb01 	bl	8003840 <DMA_CheckFifoParam>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d008      	beq.n	8003256 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2240      	movs	r2, #64	@ 0x40
 8003248:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2201      	movs	r2, #1
 800324e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003252:	2301      	movs	r3, #1
 8003254:	e016      	b.n	8003284 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	697a      	ldr	r2, [r7, #20]
 800325c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 fab8 	bl	80037d4 <DMA_CalcBaseAndBitshift>
 8003264:	4603      	mov	r3, r0
 8003266:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326c:	223f      	movs	r2, #63	@ 0x3f
 800326e:	409a      	lsls	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2201      	movs	r2, #1
 800327e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	f010803f 	.word	0xf010803f

08003290 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
 800329c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800329e:	2300      	movs	r3, #0
 80032a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d101      	bne.n	80032b6 <HAL_DMA_Start_IT+0x26>
 80032b2:	2302      	movs	r3, #2
 80032b4:	e040      	b.n	8003338 <HAL_DMA_Start_IT+0xa8>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d12f      	bne.n	800332a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2202      	movs	r2, #2
 80032ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	68b9      	ldr	r1, [r7, #8]
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 fa4a 	bl	8003778 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e8:	223f      	movs	r2, #63	@ 0x3f
 80032ea:	409a      	lsls	r2, r3
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f042 0216 	orr.w	r2, r2, #22
 80032fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003304:	2b00      	cmp	r3, #0
 8003306:	d007      	beq.n	8003318 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f042 0208 	orr.w	r2, r2, #8
 8003316:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f042 0201 	orr.w	r2, r2, #1
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	e005      	b.n	8003336 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003332:	2302      	movs	r3, #2
 8003334:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003336:	7dfb      	ldrb	r3, [r7, #23]
}
 8003338:	4618      	mov	r0, r3
 800333a:	3718      	adds	r7, #24
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800334c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800334e:	f7ff fdaf 	bl	8002eb0 <HAL_GetTick>
 8003352:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d008      	beq.n	8003372 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2280      	movs	r2, #128	@ 0x80
 8003364:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e052      	b.n	8003418 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 0216 	bic.w	r2, r2, #22
 8003380:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	695a      	ldr	r2, [r3, #20]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003390:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003396:	2b00      	cmp	r3, #0
 8003398:	d103      	bne.n	80033a2 <HAL_DMA_Abort+0x62>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d007      	beq.n	80033b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f022 0208 	bic.w	r2, r2, #8
 80033b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 0201 	bic.w	r2, r2, #1
 80033c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033c2:	e013      	b.n	80033ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033c4:	f7ff fd74 	bl	8002eb0 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b05      	cmp	r3, #5
 80033d0:	d90c      	bls.n	80033ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2220      	movs	r2, #32
 80033d6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2203      	movs	r2, #3
 80033dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e015      	b.n	8003418 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1e4      	bne.n	80033c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033fe:	223f      	movs	r2, #63	@ 0x3f
 8003400:	409a      	lsls	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800342e:	b2db      	uxtb	r3, r3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d004      	beq.n	800343e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2280      	movs	r2, #128	@ 0x80
 8003438:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e00c      	b.n	8003458 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2205      	movs	r2, #5
 8003442:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 0201 	bic.w	r2, r2, #1
 8003454:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003470:	4b8e      	ldr	r3, [pc, #568]	@ (80036ac <HAL_DMA_IRQHandler+0x248>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a8e      	ldr	r2, [pc, #568]	@ (80036b0 <HAL_DMA_IRQHandler+0x24c>)
 8003476:	fba2 2303 	umull	r2, r3, r2, r3
 800347a:	0a9b      	lsrs	r3, r3, #10
 800347c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003482:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348e:	2208      	movs	r2, #8
 8003490:	409a      	lsls	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	4013      	ands	r3, r2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d01a      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d013      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0204 	bic.w	r2, r2, #4
 80034b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034bc:	2208      	movs	r2, #8
 80034be:	409a      	lsls	r2, r3
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c8:	f043 0201 	orr.w	r2, r3, #1
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d4:	2201      	movs	r2, #1
 80034d6:	409a      	lsls	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	4013      	ands	r3, r2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d012      	beq.n	8003506 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00b      	beq.n	8003506 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f2:	2201      	movs	r2, #1
 80034f4:	409a      	lsls	r2, r3
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034fe:	f043 0202 	orr.w	r2, r3, #2
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800350a:	2204      	movs	r2, #4
 800350c:	409a      	lsls	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4013      	ands	r3, r2
 8003512:	2b00      	cmp	r3, #0
 8003514:	d012      	beq.n	800353c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00b      	beq.n	800353c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003528:	2204      	movs	r2, #4
 800352a:	409a      	lsls	r2, r3
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003534:	f043 0204 	orr.w	r2, r3, #4
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003540:	2210      	movs	r2, #16
 8003542:	409a      	lsls	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	4013      	ands	r3, r2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d043      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d03c      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355e:	2210      	movs	r2, #16
 8003560:	409a      	lsls	r2, r3
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d018      	beq.n	80035a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d108      	bne.n	8003594 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003586:	2b00      	cmp	r3, #0
 8003588:	d024      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	4798      	blx	r3
 8003592:	e01f      	b.n	80035d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003598:	2b00      	cmp	r3, #0
 800359a:	d01b      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	4798      	blx	r3
 80035a4:	e016      	b.n	80035d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d107      	bne.n	80035c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 0208 	bic.w	r2, r2, #8
 80035c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d003      	beq.n	80035d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d8:	2220      	movs	r2, #32
 80035da:	409a      	lsls	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4013      	ands	r3, r2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 808f 	beq.w	8003704 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0310 	and.w	r3, r3, #16
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f000 8087 	beq.w	8003704 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fa:	2220      	movs	r2, #32
 80035fc:	409a      	lsls	r2, r3
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b05      	cmp	r3, #5
 800360c:	d136      	bne.n	800367c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f022 0216 	bic.w	r2, r2, #22
 800361c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	695a      	ldr	r2, [r3, #20]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800362c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	d103      	bne.n	800363e <HAL_DMA_IRQHandler+0x1da>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800363a:	2b00      	cmp	r3, #0
 800363c:	d007      	beq.n	800364e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 0208 	bic.w	r2, r2, #8
 800364c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003652:	223f      	movs	r2, #63	@ 0x3f
 8003654:	409a      	lsls	r2, r3
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800366e:	2b00      	cmp	r3, #0
 8003670:	d07e      	beq.n	8003770 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	4798      	blx	r3
        }
        return;
 800367a:	e079      	b.n	8003770 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d01d      	beq.n	80036c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10d      	bne.n	80036b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369c:	2b00      	cmp	r3, #0
 800369e:	d031      	beq.n	8003704 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	4798      	blx	r3
 80036a8:	e02c      	b.n	8003704 <HAL_DMA_IRQHandler+0x2a0>
 80036aa:	bf00      	nop
 80036ac:	2000029c 	.word	0x2000029c
 80036b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d023      	beq.n	8003704 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	4798      	blx	r3
 80036c4:	e01e      	b.n	8003704 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10f      	bne.n	80036f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0210 	bic.w	r2, r2, #16
 80036e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d003      	beq.n	8003704 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003708:	2b00      	cmp	r3, #0
 800370a:	d032      	beq.n	8003772 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b00      	cmp	r3, #0
 8003716:	d022      	beq.n	800375e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2205      	movs	r2, #5
 800371c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0201 	bic.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	3301      	adds	r3, #1
 8003734:	60bb      	str	r3, [r7, #8]
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	429a      	cmp	r2, r3
 800373a:	d307      	bcc.n	800374c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1f2      	bne.n	8003730 <HAL_DMA_IRQHandler+0x2cc>
 800374a:	e000      	b.n	800374e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800374c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003762:	2b00      	cmp	r3, #0
 8003764:	d005      	beq.n	8003772 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	4798      	blx	r3
 800376e:	e000      	b.n	8003772 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003770:	bf00      	nop
    }
  }
}
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
 8003784:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003794:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	2b40      	cmp	r3, #64	@ 0x40
 80037a4:	d108      	bne.n	80037b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80037b6:	e007      	b.n	80037c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	60da      	str	r2, [r3, #12]
}
 80037c8:	bf00      	nop
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	3b10      	subs	r3, #16
 80037e4:	4a14      	ldr	r2, [pc, #80]	@ (8003838 <DMA_CalcBaseAndBitshift+0x64>)
 80037e6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ea:	091b      	lsrs	r3, r3, #4
 80037ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037ee:	4a13      	ldr	r2, [pc, #76]	@ (800383c <DMA_CalcBaseAndBitshift+0x68>)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	4413      	add	r3, r2
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	461a      	mov	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2b03      	cmp	r3, #3
 8003800:	d909      	bls.n	8003816 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800380a:	f023 0303 	bic.w	r3, r3, #3
 800380e:	1d1a      	adds	r2, r3, #4
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	659a      	str	r2, [r3, #88]	@ 0x58
 8003814:	e007      	b.n	8003826 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800381e:	f023 0303 	bic.w	r3, r3, #3
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800382a:	4618      	mov	r0, r3
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	aaaaaaab 	.word	0xaaaaaaab
 800383c:	0800a13c 	.word	0x0800a13c

08003840 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003848:	2300      	movs	r3, #0
 800384a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003850:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d11f      	bne.n	800389a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2b03      	cmp	r3, #3
 800385e:	d856      	bhi.n	800390e <DMA_CheckFifoParam+0xce>
 8003860:	a201      	add	r2, pc, #4	@ (adr r2, 8003868 <DMA_CheckFifoParam+0x28>)
 8003862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003866:	bf00      	nop
 8003868:	08003879 	.word	0x08003879
 800386c:	0800388b 	.word	0x0800388b
 8003870:	08003879 	.word	0x08003879
 8003874:	0800390f 	.word	0x0800390f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d046      	beq.n	8003912 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003888:	e043      	b.n	8003912 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800388e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003892:	d140      	bne.n	8003916 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003898:	e03d      	b.n	8003916 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038a2:	d121      	bne.n	80038e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2b03      	cmp	r3, #3
 80038a8:	d837      	bhi.n	800391a <DMA_CheckFifoParam+0xda>
 80038aa:	a201      	add	r2, pc, #4	@ (adr r2, 80038b0 <DMA_CheckFifoParam+0x70>)
 80038ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b0:	080038c1 	.word	0x080038c1
 80038b4:	080038c7 	.word	0x080038c7
 80038b8:	080038c1 	.word	0x080038c1
 80038bc:	080038d9 	.word	0x080038d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	73fb      	strb	r3, [r7, #15]
      break;
 80038c4:	e030      	b.n	8003928 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d025      	beq.n	800391e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038d6:	e022      	b.n	800391e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038e0:	d11f      	bne.n	8003922 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80038e6:	e01c      	b.n	8003922 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d903      	bls.n	80038f6 <DMA_CheckFifoParam+0xb6>
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d003      	beq.n	80038fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038f4:	e018      	b.n	8003928 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	73fb      	strb	r3, [r7, #15]
      break;
 80038fa:	e015      	b.n	8003928 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003900:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00e      	beq.n	8003926 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	73fb      	strb	r3, [r7, #15]
      break;
 800390c:	e00b      	b.n	8003926 <DMA_CheckFifoParam+0xe6>
      break;
 800390e:	bf00      	nop
 8003910:	e00a      	b.n	8003928 <DMA_CheckFifoParam+0xe8>
      break;
 8003912:	bf00      	nop
 8003914:	e008      	b.n	8003928 <DMA_CheckFifoParam+0xe8>
      break;
 8003916:	bf00      	nop
 8003918:	e006      	b.n	8003928 <DMA_CheckFifoParam+0xe8>
      break;
 800391a:	bf00      	nop
 800391c:	e004      	b.n	8003928 <DMA_CheckFifoParam+0xe8>
      break;
 800391e:	bf00      	nop
 8003920:	e002      	b.n	8003928 <DMA_CheckFifoParam+0xe8>
      break;   
 8003922:	bf00      	nop
 8003924:	e000      	b.n	8003928 <DMA_CheckFifoParam+0xe8>
      break;
 8003926:	bf00      	nop
    }
  } 
  
  return status; 
 8003928:	7bfb      	ldrb	r3, [r7, #15]
}
 800392a:	4618      	mov	r0, r3
 800392c:	3714      	adds	r7, #20
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop

08003938 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003938:	b480      	push	{r7}
 800393a:	b089      	sub	sp, #36	@ 0x24
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003942:	2300      	movs	r3, #0
 8003944:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003946:	2300      	movs	r3, #0
 8003948:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800394a:	2300      	movs	r3, #0
 800394c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800394e:	2300      	movs	r3, #0
 8003950:	61fb      	str	r3, [r7, #28]
 8003952:	e165      	b.n	8003c20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003954:	2201      	movs	r2, #1
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	4013      	ands	r3, r2
 8003966:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	429a      	cmp	r2, r3
 800396e:	f040 8154 	bne.w	8003c1a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f003 0303 	and.w	r3, r3, #3
 800397a:	2b01      	cmp	r3, #1
 800397c:	d005      	beq.n	800398a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003986:	2b02      	cmp	r3, #2
 8003988:	d130      	bne.n	80039ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	2203      	movs	r2, #3
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	43db      	mvns	r3, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4013      	ands	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	68da      	ldr	r2, [r3, #12]
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039c0:	2201      	movs	r2, #1
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	43db      	mvns	r3, r3
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	4013      	ands	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	091b      	lsrs	r3, r3, #4
 80039d6:	f003 0201 	and.w	r2, r3, #1
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f003 0303 	and.w	r3, r3, #3
 80039f4:	2b03      	cmp	r3, #3
 80039f6:	d017      	beq.n	8003a28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	2203      	movs	r2, #3
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	43db      	mvns	r3, r3
 8003a0a:	69ba      	ldr	r2, [r7, #24]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f003 0303 	and.w	r3, r3, #3
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d123      	bne.n	8003a7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	08da      	lsrs	r2, r3, #3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3208      	adds	r2, #8
 8003a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	220f      	movs	r2, #15
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	43db      	mvns	r3, r3
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	4013      	ands	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	691a      	ldr	r2, [r3, #16]
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f003 0307 	and.w	r3, r3, #7
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	fa02 f303 	lsl.w	r3, r2, r3
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	08da      	lsrs	r2, r3, #3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	3208      	adds	r2, #8
 8003a76:	69b9      	ldr	r1, [r7, #24]
 8003a78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	005b      	lsls	r3, r3, #1
 8003a86:	2203      	movs	r2, #3
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4013      	ands	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f003 0203 	and.w	r2, r3, #3
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	005b      	lsls	r3, r3, #1
 8003aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	69ba      	ldr	r2, [r7, #24]
 8003aae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80ae 	beq.w	8003c1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60fb      	str	r3, [r7, #12]
 8003ac2:	4b5d      	ldr	r3, [pc, #372]	@ (8003c38 <HAL_GPIO_Init+0x300>)
 8003ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac6:	4a5c      	ldr	r2, [pc, #368]	@ (8003c38 <HAL_GPIO_Init+0x300>)
 8003ac8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ace:	4b5a      	ldr	r3, [pc, #360]	@ (8003c38 <HAL_GPIO_Init+0x300>)
 8003ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ad6:	60fb      	str	r3, [r7, #12]
 8003ad8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ada:	4a58      	ldr	r2, [pc, #352]	@ (8003c3c <HAL_GPIO_Init+0x304>)
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	089b      	lsrs	r3, r3, #2
 8003ae0:	3302      	adds	r3, #2
 8003ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	f003 0303 	and.w	r3, r3, #3
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	220f      	movs	r2, #15
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	43db      	mvns	r3, r3
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	4013      	ands	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a4f      	ldr	r2, [pc, #316]	@ (8003c40 <HAL_GPIO_Init+0x308>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d025      	beq.n	8003b52 <HAL_GPIO_Init+0x21a>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a4e      	ldr	r2, [pc, #312]	@ (8003c44 <HAL_GPIO_Init+0x30c>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d01f      	beq.n	8003b4e <HAL_GPIO_Init+0x216>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a4d      	ldr	r2, [pc, #308]	@ (8003c48 <HAL_GPIO_Init+0x310>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d019      	beq.n	8003b4a <HAL_GPIO_Init+0x212>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a4c      	ldr	r2, [pc, #304]	@ (8003c4c <HAL_GPIO_Init+0x314>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d013      	beq.n	8003b46 <HAL_GPIO_Init+0x20e>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a4b      	ldr	r2, [pc, #300]	@ (8003c50 <HAL_GPIO_Init+0x318>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d00d      	beq.n	8003b42 <HAL_GPIO_Init+0x20a>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a4a      	ldr	r2, [pc, #296]	@ (8003c54 <HAL_GPIO_Init+0x31c>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d007      	beq.n	8003b3e <HAL_GPIO_Init+0x206>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a49      	ldr	r2, [pc, #292]	@ (8003c58 <HAL_GPIO_Init+0x320>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d101      	bne.n	8003b3a <HAL_GPIO_Init+0x202>
 8003b36:	2306      	movs	r3, #6
 8003b38:	e00c      	b.n	8003b54 <HAL_GPIO_Init+0x21c>
 8003b3a:	2307      	movs	r3, #7
 8003b3c:	e00a      	b.n	8003b54 <HAL_GPIO_Init+0x21c>
 8003b3e:	2305      	movs	r3, #5
 8003b40:	e008      	b.n	8003b54 <HAL_GPIO_Init+0x21c>
 8003b42:	2304      	movs	r3, #4
 8003b44:	e006      	b.n	8003b54 <HAL_GPIO_Init+0x21c>
 8003b46:	2303      	movs	r3, #3
 8003b48:	e004      	b.n	8003b54 <HAL_GPIO_Init+0x21c>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	e002      	b.n	8003b54 <HAL_GPIO_Init+0x21c>
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e000      	b.n	8003b54 <HAL_GPIO_Init+0x21c>
 8003b52:	2300      	movs	r3, #0
 8003b54:	69fa      	ldr	r2, [r7, #28]
 8003b56:	f002 0203 	and.w	r2, r2, #3
 8003b5a:	0092      	lsls	r2, r2, #2
 8003b5c:	4093      	lsls	r3, r2
 8003b5e:	69ba      	ldr	r2, [r7, #24]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b64:	4935      	ldr	r1, [pc, #212]	@ (8003c3c <HAL_GPIO_Init+0x304>)
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	089b      	lsrs	r3, r3, #2
 8003b6a:	3302      	adds	r3, #2
 8003b6c:	69ba      	ldr	r2, [r7, #24]
 8003b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b72:	4b3a      	ldr	r3, [pc, #232]	@ (8003c5c <HAL_GPIO_Init+0x324>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	43db      	mvns	r3, r3
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b96:	4a31      	ldr	r2, [pc, #196]	@ (8003c5c <HAL_GPIO_Init+0x324>)
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b9c:	4b2f      	ldr	r3, [pc, #188]	@ (8003c5c <HAL_GPIO_Init+0x324>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	43db      	mvns	r3, r3
 8003ba6:	69ba      	ldr	r2, [r7, #24]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bc0:	4a26      	ldr	r2, [pc, #152]	@ (8003c5c <HAL_GPIO_Init+0x324>)
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bc6:	4b25      	ldr	r3, [pc, #148]	@ (8003c5c <HAL_GPIO_Init+0x324>)
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	43db      	mvns	r3, r3
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bea:	4a1c      	ldr	r2, [pc, #112]	@ (8003c5c <HAL_GPIO_Init+0x324>)
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8003c5c <HAL_GPIO_Init+0x324>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	43db      	mvns	r3, r3
 8003bfa:	69ba      	ldr	r2, [r7, #24]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d003      	beq.n	8003c14 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c14:	4a11      	ldr	r2, [pc, #68]	@ (8003c5c <HAL_GPIO_Init+0x324>)
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	61fb      	str	r3, [r7, #28]
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	2b0f      	cmp	r3, #15
 8003c24:	f67f ae96 	bls.w	8003954 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c28:	bf00      	nop
 8003c2a:	bf00      	nop
 8003c2c:	3724      	adds	r7, #36	@ 0x24
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	40023800 	.word	0x40023800
 8003c3c:	40013800 	.word	0x40013800
 8003c40:	40020000 	.word	0x40020000
 8003c44:	40020400 	.word	0x40020400
 8003c48:	40020800 	.word	0x40020800
 8003c4c:	40020c00 	.word	0x40020c00
 8003c50:	40021000 	.word	0x40021000
 8003c54:	40021400 	.word	0x40021400
 8003c58:	40021800 	.word	0x40021800
 8003c5c:	40013c00 	.word	0x40013c00

08003c60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	460b      	mov	r3, r1
 8003c6a:	807b      	strh	r3, [r7, #2]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c70:	787b      	ldrb	r3, [r7, #1]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d003      	beq.n	8003c7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c76:	887a      	ldrh	r2, [r7, #2]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c7c:	e003      	b.n	8003c86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c7e:	887b      	ldrh	r3, [r7, #2]
 8003c80:	041a      	lsls	r2, r3, #16
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	619a      	str	r2, [r3, #24]
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
	...

08003c94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003c9e:	4b08      	ldr	r3, [pc, #32]	@ (8003cc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ca0:	695a      	ldr	r2, [r3, #20]
 8003ca2:	88fb      	ldrh	r3, [r7, #6]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d006      	beq.n	8003cb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003caa:	4a05      	ldr	r2, [pc, #20]	@ (8003cc0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cac:	88fb      	ldrh	r3, [r7, #6]
 8003cae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cb0:	88fb      	ldrh	r3, [r7, #6]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f7fe fc48 	bl	8002548 <HAL_GPIO_EXTI_Callback>
  }
}
 8003cb8:	bf00      	nop
 8003cba:	3708      	adds	r7, #8
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	40013c00 	.word	0x40013c00

08003cc4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003cce:	2300      	movs	r3, #0
 8003cd0:	603b      	str	r3, [r7, #0]
 8003cd2:	4b20      	ldr	r3, [pc, #128]	@ (8003d54 <HAL_PWREx_EnableOverDrive+0x90>)
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8003d54 <HAL_PWREx_EnableOverDrive+0x90>)
 8003cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cde:	4b1d      	ldr	r3, [pc, #116]	@ (8003d54 <HAL_PWREx_EnableOverDrive+0x90>)
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ce6:	603b      	str	r3, [r7, #0]
 8003ce8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003cea:	4b1b      	ldr	r3, [pc, #108]	@ (8003d58 <HAL_PWREx_EnableOverDrive+0x94>)
 8003cec:	2201      	movs	r2, #1
 8003cee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cf0:	f7ff f8de 	bl	8002eb0 <HAL_GetTick>
 8003cf4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003cf6:	e009      	b.n	8003d0c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cf8:	f7ff f8da 	bl	8002eb0 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d06:	d901      	bls.n	8003d0c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e01f      	b.n	8003d4c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003d0c:	4b13      	ldr	r3, [pc, #76]	@ (8003d5c <HAL_PWREx_EnableOverDrive+0x98>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d18:	d1ee      	bne.n	8003cf8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003d1a:	4b11      	ldr	r3, [pc, #68]	@ (8003d60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d20:	f7ff f8c6 	bl	8002eb0 <HAL_GetTick>
 8003d24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d26:	e009      	b.n	8003d3c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003d28:	f7ff f8c2 	bl	8002eb0 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d36:	d901      	bls.n	8003d3c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e007      	b.n	8003d4c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d3c:	4b07      	ldr	r3, [pc, #28]	@ (8003d5c <HAL_PWREx_EnableOverDrive+0x98>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d48:	d1ee      	bne.n	8003d28 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	40023800 	.word	0x40023800
 8003d58:	420e0040 	.word	0x420e0040
 8003d5c:	40007000 	.word	0x40007000
 8003d60:	420e0044 	.word	0x420e0044

08003d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e0cc      	b.n	8003f12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d78:	4b68      	ldr	r3, [pc, #416]	@ (8003f1c <HAL_RCC_ClockConfig+0x1b8>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 030f 	and.w	r3, r3, #15
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d90c      	bls.n	8003da0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d86:	4b65      	ldr	r3, [pc, #404]	@ (8003f1c <HAL_RCC_ClockConfig+0x1b8>)
 8003d88:	683a      	ldr	r2, [r7, #0]
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d8e:	4b63      	ldr	r3, [pc, #396]	@ (8003f1c <HAL_RCC_ClockConfig+0x1b8>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 030f 	and.w	r3, r3, #15
 8003d96:	683a      	ldr	r2, [r7, #0]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d001      	beq.n	8003da0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0b8      	b.n	8003f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d020      	beq.n	8003dee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0304 	and.w	r3, r3, #4
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d005      	beq.n	8003dc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003db8:	4b59      	ldr	r3, [pc, #356]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	4a58      	ldr	r2, [pc, #352]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003dbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003dc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0308 	and.w	r3, r3, #8
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d005      	beq.n	8003ddc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dd0:	4b53      	ldr	r3, [pc, #332]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	4a52      	ldr	r2, [pc, #328]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ddc:	4b50      	ldr	r3, [pc, #320]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	494d      	ldr	r1, [pc, #308]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d044      	beq.n	8003e84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d107      	bne.n	8003e12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e02:	4b47      	ldr	r3, [pc, #284]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d119      	bne.n	8003e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e07f      	b.n	8003f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d003      	beq.n	8003e22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d107      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e22:	4b3f      	ldr	r3, [pc, #252]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d109      	bne.n	8003e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e06f      	b.n	8003f12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e32:	4b3b      	ldr	r3, [pc, #236]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e067      	b.n	8003f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e42:	4b37      	ldr	r3, [pc, #220]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f023 0203 	bic.w	r2, r3, #3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	4934      	ldr	r1, [pc, #208]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e54:	f7ff f82c 	bl	8002eb0 <HAL_GetTick>
 8003e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e5a:	e00a      	b.n	8003e72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e5c:	f7ff f828 	bl	8002eb0 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e04f      	b.n	8003f12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e72:	4b2b      	ldr	r3, [pc, #172]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 020c 	and.w	r2, r3, #12
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d1eb      	bne.n	8003e5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e84:	4b25      	ldr	r3, [pc, #148]	@ (8003f1c <HAL_RCC_ClockConfig+0x1b8>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 030f 	and.w	r3, r3, #15
 8003e8c:	683a      	ldr	r2, [r7, #0]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d20c      	bcs.n	8003eac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e92:	4b22      	ldr	r3, [pc, #136]	@ (8003f1c <HAL_RCC_ClockConfig+0x1b8>)
 8003e94:	683a      	ldr	r2, [r7, #0]
 8003e96:	b2d2      	uxtb	r2, r2
 8003e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9a:	4b20      	ldr	r3, [pc, #128]	@ (8003f1c <HAL_RCC_ClockConfig+0x1b8>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d001      	beq.n	8003eac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e032      	b.n	8003f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d008      	beq.n	8003eca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eb8:	4b19      	ldr	r3, [pc, #100]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	4916      	ldr	r1, [pc, #88]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0308 	and.w	r3, r3, #8
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d009      	beq.n	8003eea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ed6:	4b12      	ldr	r3, [pc, #72]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	00db      	lsls	r3, r3, #3
 8003ee4:	490e      	ldr	r1, [pc, #56]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003eea:	f000 f855 	bl	8003f98 <HAL_RCC_GetSysClockFreq>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f20 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	091b      	lsrs	r3, r3, #4
 8003ef6:	f003 030f 	and.w	r3, r3, #15
 8003efa:	490a      	ldr	r1, [pc, #40]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c0>)
 8003efc:	5ccb      	ldrb	r3, [r1, r3]
 8003efe:	fa22 f303 	lsr.w	r3, r2, r3
 8003f02:	4a09      	ldr	r2, [pc, #36]	@ (8003f28 <HAL_RCC_ClockConfig+0x1c4>)
 8003f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f06:	4b09      	ldr	r3, [pc, #36]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c8>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7fe ff8c 	bl	8002e28 <HAL_InitTick>

  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40023c00 	.word	0x40023c00
 8003f20:	40023800 	.word	0x40023800
 8003f24:	0800a124 	.word	0x0800a124
 8003f28:	2000029c 	.word	0x2000029c
 8003f2c:	200002a0 	.word	0x200002a0

08003f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f34:	4b03      	ldr	r3, [pc, #12]	@ (8003f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f36:	681b      	ldr	r3, [r3, #0]
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	2000029c 	.word	0x2000029c

08003f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f4c:	f7ff fff0 	bl	8003f30 <HAL_RCC_GetHCLKFreq>
 8003f50:	4602      	mov	r2, r0
 8003f52:	4b05      	ldr	r3, [pc, #20]	@ (8003f68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	0a9b      	lsrs	r3, r3, #10
 8003f58:	f003 0307 	and.w	r3, r3, #7
 8003f5c:	4903      	ldr	r1, [pc, #12]	@ (8003f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f5e:	5ccb      	ldrb	r3, [r1, r3]
 8003f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40023800 	.word	0x40023800
 8003f6c:	0800a134 	.word	0x0800a134

08003f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f74:	f7ff ffdc 	bl	8003f30 <HAL_RCC_GetHCLKFreq>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	4b05      	ldr	r3, [pc, #20]	@ (8003f90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	0b5b      	lsrs	r3, r3, #13
 8003f80:	f003 0307 	and.w	r3, r3, #7
 8003f84:	4903      	ldr	r1, [pc, #12]	@ (8003f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f86:	5ccb      	ldrb	r3, [r1, r3]
 8003f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40023800 	.word	0x40023800
 8003f94:	0800a134 	.word	0x0800a134

08003f98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f9c:	b0ae      	sub	sp, #184	@ 0xb8
 8003f9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fbe:	4bcb      	ldr	r3, [pc, #812]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 030c 	and.w	r3, r3, #12
 8003fc6:	2b0c      	cmp	r3, #12
 8003fc8:	f200 8206 	bhi.w	80043d8 <HAL_RCC_GetSysClockFreq+0x440>
 8003fcc:	a201      	add	r2, pc, #4	@ (adr r2, 8003fd4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd2:	bf00      	nop
 8003fd4:	08004009 	.word	0x08004009
 8003fd8:	080043d9 	.word	0x080043d9
 8003fdc:	080043d9 	.word	0x080043d9
 8003fe0:	080043d9 	.word	0x080043d9
 8003fe4:	08004011 	.word	0x08004011
 8003fe8:	080043d9 	.word	0x080043d9
 8003fec:	080043d9 	.word	0x080043d9
 8003ff0:	080043d9 	.word	0x080043d9
 8003ff4:	08004019 	.word	0x08004019
 8003ff8:	080043d9 	.word	0x080043d9
 8003ffc:	080043d9 	.word	0x080043d9
 8004000:	080043d9 	.word	0x080043d9
 8004004:	08004209 	.word	0x08004209
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004008:	4bb9      	ldr	r3, [pc, #740]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x358>)
 800400a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800400e:	e1e7      	b.n	80043e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004010:	4bb8      	ldr	r3, [pc, #736]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004012:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004016:	e1e3      	b.n	80043e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004018:	4bb4      	ldr	r3, [pc, #720]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x354>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004020:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004024:	4bb1      	ldr	r3, [pc, #708]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d071      	beq.n	8004114 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004030:	4bae      	ldr	r3, [pc, #696]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	099b      	lsrs	r3, r3, #6
 8004036:	2200      	movs	r2, #0
 8004038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800403c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004040:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004048:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800404c:	2300      	movs	r3, #0
 800404e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004052:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004056:	4622      	mov	r2, r4
 8004058:	462b      	mov	r3, r5
 800405a:	f04f 0000 	mov.w	r0, #0
 800405e:	f04f 0100 	mov.w	r1, #0
 8004062:	0159      	lsls	r1, r3, #5
 8004064:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004068:	0150      	lsls	r0, r2, #5
 800406a:	4602      	mov	r2, r0
 800406c:	460b      	mov	r3, r1
 800406e:	4621      	mov	r1, r4
 8004070:	1a51      	subs	r1, r2, r1
 8004072:	6439      	str	r1, [r7, #64]	@ 0x40
 8004074:	4629      	mov	r1, r5
 8004076:	eb63 0301 	sbc.w	r3, r3, r1
 800407a:	647b      	str	r3, [r7, #68]	@ 0x44
 800407c:	f04f 0200 	mov.w	r2, #0
 8004080:	f04f 0300 	mov.w	r3, #0
 8004084:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004088:	4649      	mov	r1, r9
 800408a:	018b      	lsls	r3, r1, #6
 800408c:	4641      	mov	r1, r8
 800408e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004092:	4641      	mov	r1, r8
 8004094:	018a      	lsls	r2, r1, #6
 8004096:	4641      	mov	r1, r8
 8004098:	1a51      	subs	r1, r2, r1
 800409a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800409c:	4649      	mov	r1, r9
 800409e:	eb63 0301 	sbc.w	r3, r3, r1
 80040a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040a4:	f04f 0200 	mov.w	r2, #0
 80040a8:	f04f 0300 	mov.w	r3, #0
 80040ac:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80040b0:	4649      	mov	r1, r9
 80040b2:	00cb      	lsls	r3, r1, #3
 80040b4:	4641      	mov	r1, r8
 80040b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040ba:	4641      	mov	r1, r8
 80040bc:	00ca      	lsls	r2, r1, #3
 80040be:	4610      	mov	r0, r2
 80040c0:	4619      	mov	r1, r3
 80040c2:	4603      	mov	r3, r0
 80040c4:	4622      	mov	r2, r4
 80040c6:	189b      	adds	r3, r3, r2
 80040c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80040ca:	462b      	mov	r3, r5
 80040cc:	460a      	mov	r2, r1
 80040ce:	eb42 0303 	adc.w	r3, r2, r3
 80040d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80040d4:	f04f 0200 	mov.w	r2, #0
 80040d8:	f04f 0300 	mov.w	r3, #0
 80040dc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040e0:	4629      	mov	r1, r5
 80040e2:	024b      	lsls	r3, r1, #9
 80040e4:	4621      	mov	r1, r4
 80040e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040ea:	4621      	mov	r1, r4
 80040ec:	024a      	lsls	r2, r1, #9
 80040ee:	4610      	mov	r0, r2
 80040f0:	4619      	mov	r1, r3
 80040f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040f6:	2200      	movs	r2, #0
 80040f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80040fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004100:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004104:	f7fc fd80 	bl	8000c08 <__aeabi_uldivmod>
 8004108:	4602      	mov	r2, r0
 800410a:	460b      	mov	r3, r1
 800410c:	4613      	mov	r3, r2
 800410e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004112:	e067      	b.n	80041e4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004114:	4b75      	ldr	r3, [pc, #468]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	099b      	lsrs	r3, r3, #6
 800411a:	2200      	movs	r2, #0
 800411c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004120:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004124:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800412c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800412e:	2300      	movs	r3, #0
 8004130:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004132:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004136:	4622      	mov	r2, r4
 8004138:	462b      	mov	r3, r5
 800413a:	f04f 0000 	mov.w	r0, #0
 800413e:	f04f 0100 	mov.w	r1, #0
 8004142:	0159      	lsls	r1, r3, #5
 8004144:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004148:	0150      	lsls	r0, r2, #5
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	4621      	mov	r1, r4
 8004150:	1a51      	subs	r1, r2, r1
 8004152:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004154:	4629      	mov	r1, r5
 8004156:	eb63 0301 	sbc.w	r3, r3, r1
 800415a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800415c:	f04f 0200 	mov.w	r2, #0
 8004160:	f04f 0300 	mov.w	r3, #0
 8004164:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004168:	4649      	mov	r1, r9
 800416a:	018b      	lsls	r3, r1, #6
 800416c:	4641      	mov	r1, r8
 800416e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004172:	4641      	mov	r1, r8
 8004174:	018a      	lsls	r2, r1, #6
 8004176:	4641      	mov	r1, r8
 8004178:	ebb2 0a01 	subs.w	sl, r2, r1
 800417c:	4649      	mov	r1, r9
 800417e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004182:	f04f 0200 	mov.w	r2, #0
 8004186:	f04f 0300 	mov.w	r3, #0
 800418a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800418e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004192:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004196:	4692      	mov	sl, r2
 8004198:	469b      	mov	fp, r3
 800419a:	4623      	mov	r3, r4
 800419c:	eb1a 0303 	adds.w	r3, sl, r3
 80041a0:	623b      	str	r3, [r7, #32]
 80041a2:	462b      	mov	r3, r5
 80041a4:	eb4b 0303 	adc.w	r3, fp, r3
 80041a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80041aa:	f04f 0200 	mov.w	r2, #0
 80041ae:	f04f 0300 	mov.w	r3, #0
 80041b2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80041b6:	4629      	mov	r1, r5
 80041b8:	028b      	lsls	r3, r1, #10
 80041ba:	4621      	mov	r1, r4
 80041bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041c0:	4621      	mov	r1, r4
 80041c2:	028a      	lsls	r2, r1, #10
 80041c4:	4610      	mov	r0, r2
 80041c6:	4619      	mov	r1, r3
 80041c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041cc:	2200      	movs	r2, #0
 80041ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80041d0:	677a      	str	r2, [r7, #116]	@ 0x74
 80041d2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80041d6:	f7fc fd17 	bl	8000c08 <__aeabi_uldivmod>
 80041da:	4602      	mov	r2, r0
 80041dc:	460b      	mov	r3, r1
 80041de:	4613      	mov	r3, r2
 80041e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80041e4:	4b41      	ldr	r3, [pc, #260]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x354>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	0c1b      	lsrs	r3, r3, #16
 80041ea:	f003 0303 	and.w	r3, r3, #3
 80041ee:	3301      	adds	r3, #1
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80041f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004202:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004206:	e0eb      	b.n	80043e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004208:	4b38      	ldr	r3, [pc, #224]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x354>)
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004210:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004214:	4b35      	ldr	r3, [pc, #212]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d06b      	beq.n	80042f8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004220:	4b32      	ldr	r3, [pc, #200]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x354>)
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	099b      	lsrs	r3, r3, #6
 8004226:	2200      	movs	r2, #0
 8004228:	66bb      	str	r3, [r7, #104]	@ 0x68
 800422a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800422c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800422e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004232:	663b      	str	r3, [r7, #96]	@ 0x60
 8004234:	2300      	movs	r3, #0
 8004236:	667b      	str	r3, [r7, #100]	@ 0x64
 8004238:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800423c:	4622      	mov	r2, r4
 800423e:	462b      	mov	r3, r5
 8004240:	f04f 0000 	mov.w	r0, #0
 8004244:	f04f 0100 	mov.w	r1, #0
 8004248:	0159      	lsls	r1, r3, #5
 800424a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800424e:	0150      	lsls	r0, r2, #5
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	4621      	mov	r1, r4
 8004256:	1a51      	subs	r1, r2, r1
 8004258:	61b9      	str	r1, [r7, #24]
 800425a:	4629      	mov	r1, r5
 800425c:	eb63 0301 	sbc.w	r3, r3, r1
 8004260:	61fb      	str	r3, [r7, #28]
 8004262:	f04f 0200 	mov.w	r2, #0
 8004266:	f04f 0300 	mov.w	r3, #0
 800426a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800426e:	4659      	mov	r1, fp
 8004270:	018b      	lsls	r3, r1, #6
 8004272:	4651      	mov	r1, sl
 8004274:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004278:	4651      	mov	r1, sl
 800427a:	018a      	lsls	r2, r1, #6
 800427c:	4651      	mov	r1, sl
 800427e:	ebb2 0801 	subs.w	r8, r2, r1
 8004282:	4659      	mov	r1, fp
 8004284:	eb63 0901 	sbc.w	r9, r3, r1
 8004288:	f04f 0200 	mov.w	r2, #0
 800428c:	f04f 0300 	mov.w	r3, #0
 8004290:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004294:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004298:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800429c:	4690      	mov	r8, r2
 800429e:	4699      	mov	r9, r3
 80042a0:	4623      	mov	r3, r4
 80042a2:	eb18 0303 	adds.w	r3, r8, r3
 80042a6:	613b      	str	r3, [r7, #16]
 80042a8:	462b      	mov	r3, r5
 80042aa:	eb49 0303 	adc.w	r3, r9, r3
 80042ae:	617b      	str	r3, [r7, #20]
 80042b0:	f04f 0200 	mov.w	r2, #0
 80042b4:	f04f 0300 	mov.w	r3, #0
 80042b8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80042bc:	4629      	mov	r1, r5
 80042be:	024b      	lsls	r3, r1, #9
 80042c0:	4621      	mov	r1, r4
 80042c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042c6:	4621      	mov	r1, r4
 80042c8:	024a      	lsls	r2, r1, #9
 80042ca:	4610      	mov	r0, r2
 80042cc:	4619      	mov	r1, r3
 80042ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80042d2:	2200      	movs	r2, #0
 80042d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042d6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80042d8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80042dc:	f7fc fc94 	bl	8000c08 <__aeabi_uldivmod>
 80042e0:	4602      	mov	r2, r0
 80042e2:	460b      	mov	r3, r1
 80042e4:	4613      	mov	r3, r2
 80042e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042ea:	e065      	b.n	80043b8 <HAL_RCC_GetSysClockFreq+0x420>
 80042ec:	40023800 	.word	0x40023800
 80042f0:	00f42400 	.word	0x00f42400
 80042f4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042f8:	4b3d      	ldr	r3, [pc, #244]	@ (80043f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	099b      	lsrs	r3, r3, #6
 80042fe:	2200      	movs	r2, #0
 8004300:	4618      	mov	r0, r3
 8004302:	4611      	mov	r1, r2
 8004304:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004308:	653b      	str	r3, [r7, #80]	@ 0x50
 800430a:	2300      	movs	r3, #0
 800430c:	657b      	str	r3, [r7, #84]	@ 0x54
 800430e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004312:	4642      	mov	r2, r8
 8004314:	464b      	mov	r3, r9
 8004316:	f04f 0000 	mov.w	r0, #0
 800431a:	f04f 0100 	mov.w	r1, #0
 800431e:	0159      	lsls	r1, r3, #5
 8004320:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004324:	0150      	lsls	r0, r2, #5
 8004326:	4602      	mov	r2, r0
 8004328:	460b      	mov	r3, r1
 800432a:	4641      	mov	r1, r8
 800432c:	1a51      	subs	r1, r2, r1
 800432e:	60b9      	str	r1, [r7, #8]
 8004330:	4649      	mov	r1, r9
 8004332:	eb63 0301 	sbc.w	r3, r3, r1
 8004336:	60fb      	str	r3, [r7, #12]
 8004338:	f04f 0200 	mov.w	r2, #0
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004344:	4659      	mov	r1, fp
 8004346:	018b      	lsls	r3, r1, #6
 8004348:	4651      	mov	r1, sl
 800434a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800434e:	4651      	mov	r1, sl
 8004350:	018a      	lsls	r2, r1, #6
 8004352:	4651      	mov	r1, sl
 8004354:	1a54      	subs	r4, r2, r1
 8004356:	4659      	mov	r1, fp
 8004358:	eb63 0501 	sbc.w	r5, r3, r1
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	f04f 0300 	mov.w	r3, #0
 8004364:	00eb      	lsls	r3, r5, #3
 8004366:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800436a:	00e2      	lsls	r2, r4, #3
 800436c:	4614      	mov	r4, r2
 800436e:	461d      	mov	r5, r3
 8004370:	4643      	mov	r3, r8
 8004372:	18e3      	adds	r3, r4, r3
 8004374:	603b      	str	r3, [r7, #0]
 8004376:	464b      	mov	r3, r9
 8004378:	eb45 0303 	adc.w	r3, r5, r3
 800437c:	607b      	str	r3, [r7, #4]
 800437e:	f04f 0200 	mov.w	r2, #0
 8004382:	f04f 0300 	mov.w	r3, #0
 8004386:	e9d7 4500 	ldrd	r4, r5, [r7]
 800438a:	4629      	mov	r1, r5
 800438c:	028b      	lsls	r3, r1, #10
 800438e:	4621      	mov	r1, r4
 8004390:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004394:	4621      	mov	r1, r4
 8004396:	028a      	lsls	r2, r1, #10
 8004398:	4610      	mov	r0, r2
 800439a:	4619      	mov	r1, r3
 800439c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80043a0:	2200      	movs	r2, #0
 80043a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043a4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80043a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80043aa:	f7fc fc2d 	bl	8000c08 <__aeabi_uldivmod>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4613      	mov	r3, r2
 80043b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80043b8:	4b0d      	ldr	r3, [pc, #52]	@ (80043f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	0f1b      	lsrs	r3, r3, #28
 80043be:	f003 0307 	and.w	r3, r3, #7
 80043c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80043c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80043ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80043d6:	e003      	b.n	80043e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043d8:	4b06      	ldr	r3, [pc, #24]	@ (80043f4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80043da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80043de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	37b8      	adds	r7, #184	@ 0xb8
 80043e8:	46bd      	mov	sp, r7
 80043ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043ee:	bf00      	nop
 80043f0:	40023800 	.word	0x40023800
 80043f4:	00f42400 	.word	0x00f42400

080043f8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e28d      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 8083 	beq.w	800451e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004418:	4b94      	ldr	r3, [pc, #592]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 030c 	and.w	r3, r3, #12
 8004420:	2b04      	cmp	r3, #4
 8004422:	d019      	beq.n	8004458 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004424:	4b91      	ldr	r3, [pc, #580]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f003 030c 	and.w	r3, r3, #12
        || \
 800442c:	2b08      	cmp	r3, #8
 800442e:	d106      	bne.n	800443e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004430:	4b8e      	ldr	r3, [pc, #568]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004438:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800443c:	d00c      	beq.n	8004458 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800443e:	4b8b      	ldr	r3, [pc, #556]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004446:	2b0c      	cmp	r3, #12
 8004448:	d112      	bne.n	8004470 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800444a:	4b88      	ldr	r3, [pc, #544]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004452:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004456:	d10b      	bne.n	8004470 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004458:	4b84      	ldr	r3, [pc, #528]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d05b      	beq.n	800451c <HAL_RCC_OscConfig+0x124>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d157      	bne.n	800451c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e25a      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004478:	d106      	bne.n	8004488 <HAL_RCC_OscConfig+0x90>
 800447a:	4b7c      	ldr	r3, [pc, #496]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a7b      	ldr	r2, [pc, #492]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004484:	6013      	str	r3, [r2, #0]
 8004486:	e01d      	b.n	80044c4 <HAL_RCC_OscConfig+0xcc>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004490:	d10c      	bne.n	80044ac <HAL_RCC_OscConfig+0xb4>
 8004492:	4b76      	ldr	r3, [pc, #472]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a75      	ldr	r2, [pc, #468]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	4b73      	ldr	r3, [pc, #460]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a72      	ldr	r2, [pc, #456]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80044a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044a8:	6013      	str	r3, [r2, #0]
 80044aa:	e00b      	b.n	80044c4 <HAL_RCC_OscConfig+0xcc>
 80044ac:	4b6f      	ldr	r3, [pc, #444]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a6e      	ldr	r2, [pc, #440]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80044b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	4b6c      	ldr	r3, [pc, #432]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a6b      	ldr	r2, [pc, #428]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80044be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d013      	beq.n	80044f4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044cc:	f7fe fcf0 	bl	8002eb0 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044d4:	f7fe fcec 	bl	8002eb0 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b64      	cmp	r3, #100	@ 0x64
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e21f      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e6:	4b61      	ldr	r3, [pc, #388]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0f0      	beq.n	80044d4 <HAL_RCC_OscConfig+0xdc>
 80044f2:	e014      	b.n	800451e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f4:	f7fe fcdc 	bl	8002eb0 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044fc:	f7fe fcd8 	bl	8002eb0 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b64      	cmp	r3, #100	@ 0x64
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e20b      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800450e:	4b57      	ldr	r3, [pc, #348]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f0      	bne.n	80044fc <HAL_RCC_OscConfig+0x104>
 800451a:	e000      	b.n	800451e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800451c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d06f      	beq.n	800460a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800452a:	4b50      	ldr	r3, [pc, #320]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
 8004532:	2b00      	cmp	r3, #0
 8004534:	d017      	beq.n	8004566 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004536:	4b4d      	ldr	r3, [pc, #308]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f003 030c 	and.w	r3, r3, #12
        || \
 800453e:	2b08      	cmp	r3, #8
 8004540:	d105      	bne.n	800454e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004542:	4b4a      	ldr	r3, [pc, #296]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00b      	beq.n	8004566 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800454e:	4b47      	ldr	r3, [pc, #284]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004556:	2b0c      	cmp	r3, #12
 8004558:	d11c      	bne.n	8004594 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800455a:	4b44      	ldr	r3, [pc, #272]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d116      	bne.n	8004594 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004566:	4b41      	ldr	r3, [pc, #260]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d005      	beq.n	800457e <HAL_RCC_OscConfig+0x186>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d001      	beq.n	800457e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e1d3      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800457e:	4b3b      	ldr	r3, [pc, #236]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	4937      	ldr	r1, [pc, #220]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 800458e:	4313      	orrs	r3, r2
 8004590:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004592:	e03a      	b.n	800460a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d020      	beq.n	80045de <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800459c:	4b34      	ldr	r3, [pc, #208]	@ (8004670 <HAL_RCC_OscConfig+0x278>)
 800459e:	2201      	movs	r2, #1
 80045a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a2:	f7fe fc85 	bl	8002eb0 <HAL_GetTick>
 80045a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045a8:	e008      	b.n	80045bc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045aa:	f7fe fc81 	bl	8002eb0 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d901      	bls.n	80045bc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e1b4      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045bc:	4b2b      	ldr	r3, [pc, #172]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0302 	and.w	r3, r3, #2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d0f0      	beq.n	80045aa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045c8:	4b28      	ldr	r3, [pc, #160]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	00db      	lsls	r3, r3, #3
 80045d6:	4925      	ldr	r1, [pc, #148]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	600b      	str	r3, [r1, #0]
 80045dc:	e015      	b.n	800460a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045de:	4b24      	ldr	r3, [pc, #144]	@ (8004670 <HAL_RCC_OscConfig+0x278>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e4:	f7fe fc64 	bl	8002eb0 <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045ec:	f7fe fc60 	bl	8002eb0 <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e193      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045fe:	4b1b      	ldr	r3, [pc, #108]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1f0      	bne.n	80045ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0308 	and.w	r3, r3, #8
 8004612:	2b00      	cmp	r3, #0
 8004614:	d036      	beq.n	8004684 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d016      	beq.n	800464c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800461e:	4b15      	ldr	r3, [pc, #84]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004620:	2201      	movs	r2, #1
 8004622:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004624:	f7fe fc44 	bl	8002eb0 <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800462a:	e008      	b.n	800463e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800462c:	f7fe fc40 	bl	8002eb0 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b02      	cmp	r3, #2
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e173      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800463e:	4b0b      	ldr	r3, [pc, #44]	@ (800466c <HAL_RCC_OscConfig+0x274>)
 8004640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0f0      	beq.n	800462c <HAL_RCC_OscConfig+0x234>
 800464a:	e01b      	b.n	8004684 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800464c:	4b09      	ldr	r3, [pc, #36]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800464e:	2200      	movs	r2, #0
 8004650:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004652:	f7fe fc2d 	bl	8002eb0 <HAL_GetTick>
 8004656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004658:	e00e      	b.n	8004678 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800465a:	f7fe fc29 	bl	8002eb0 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d907      	bls.n	8004678 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e15c      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
 800466c:	40023800 	.word	0x40023800
 8004670:	42470000 	.word	0x42470000
 8004674:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004678:	4b8a      	ldr	r3, [pc, #552]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 800467a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1ea      	bne.n	800465a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b00      	cmp	r3, #0
 800468e:	f000 8097 	beq.w	80047c0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004692:	2300      	movs	r3, #0
 8004694:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004696:	4b83      	ldr	r3, [pc, #524]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10f      	bne.n	80046c2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046a2:	2300      	movs	r3, #0
 80046a4:	60bb      	str	r3, [r7, #8]
 80046a6:	4b7f      	ldr	r3, [pc, #508]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 80046a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046aa:	4a7e      	ldr	r2, [pc, #504]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 80046ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046b2:	4b7c      	ldr	r3, [pc, #496]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 80046b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ba:	60bb      	str	r3, [r7, #8]
 80046bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046be:	2301      	movs	r3, #1
 80046c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046c2:	4b79      	ldr	r3, [pc, #484]	@ (80048a8 <HAL_RCC_OscConfig+0x4b0>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d118      	bne.n	8004700 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046ce:	4b76      	ldr	r3, [pc, #472]	@ (80048a8 <HAL_RCC_OscConfig+0x4b0>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a75      	ldr	r2, [pc, #468]	@ (80048a8 <HAL_RCC_OscConfig+0x4b0>)
 80046d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046da:	f7fe fbe9 	bl	8002eb0 <HAL_GetTick>
 80046de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e0:	e008      	b.n	80046f4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046e2:	f7fe fbe5 	bl	8002eb0 <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e118      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f4:	4b6c      	ldr	r3, [pc, #432]	@ (80048a8 <HAL_RCC_OscConfig+0x4b0>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0f0      	beq.n	80046e2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d106      	bne.n	8004716 <HAL_RCC_OscConfig+0x31e>
 8004708:	4b66      	ldr	r3, [pc, #408]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 800470a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800470c:	4a65      	ldr	r2, [pc, #404]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 800470e:	f043 0301 	orr.w	r3, r3, #1
 8004712:	6713      	str	r3, [r2, #112]	@ 0x70
 8004714:	e01c      	b.n	8004750 <HAL_RCC_OscConfig+0x358>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	2b05      	cmp	r3, #5
 800471c:	d10c      	bne.n	8004738 <HAL_RCC_OscConfig+0x340>
 800471e:	4b61      	ldr	r3, [pc, #388]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 8004720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004722:	4a60      	ldr	r2, [pc, #384]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 8004724:	f043 0304 	orr.w	r3, r3, #4
 8004728:	6713      	str	r3, [r2, #112]	@ 0x70
 800472a:	4b5e      	ldr	r3, [pc, #376]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 800472c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472e:	4a5d      	ldr	r2, [pc, #372]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 8004730:	f043 0301 	orr.w	r3, r3, #1
 8004734:	6713      	str	r3, [r2, #112]	@ 0x70
 8004736:	e00b      	b.n	8004750 <HAL_RCC_OscConfig+0x358>
 8004738:	4b5a      	ldr	r3, [pc, #360]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 800473a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473c:	4a59      	ldr	r2, [pc, #356]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 800473e:	f023 0301 	bic.w	r3, r3, #1
 8004742:	6713      	str	r3, [r2, #112]	@ 0x70
 8004744:	4b57      	ldr	r3, [pc, #348]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 8004746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004748:	4a56      	ldr	r2, [pc, #344]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 800474a:	f023 0304 	bic.w	r3, r3, #4
 800474e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d015      	beq.n	8004784 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004758:	f7fe fbaa 	bl	8002eb0 <HAL_GetTick>
 800475c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800475e:	e00a      	b.n	8004776 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004760:	f7fe fba6 	bl	8002eb0 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476e:	4293      	cmp	r3, r2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e0d7      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004776:	4b4b      	ldr	r3, [pc, #300]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 8004778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800477a:	f003 0302 	and.w	r3, r3, #2
 800477e:	2b00      	cmp	r3, #0
 8004780:	d0ee      	beq.n	8004760 <HAL_RCC_OscConfig+0x368>
 8004782:	e014      	b.n	80047ae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004784:	f7fe fb94 	bl	8002eb0 <HAL_GetTick>
 8004788:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800478a:	e00a      	b.n	80047a2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800478c:	f7fe fb90 	bl	8002eb0 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800479a:	4293      	cmp	r3, r2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e0c1      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047a2:	4b40      	ldr	r3, [pc, #256]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 80047a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1ee      	bne.n	800478c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047ae:	7dfb      	ldrb	r3, [r7, #23]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d105      	bne.n	80047c0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047b4:	4b3b      	ldr	r3, [pc, #236]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 80047b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b8:	4a3a      	ldr	r2, [pc, #232]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 80047ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 80ad 	beq.w	8004924 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047ca:	4b36      	ldr	r3, [pc, #216]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 030c 	and.w	r3, r3, #12
 80047d2:	2b08      	cmp	r3, #8
 80047d4:	d060      	beq.n	8004898 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d145      	bne.n	800486a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047de:	4b33      	ldr	r3, [pc, #204]	@ (80048ac <HAL_RCC_OscConfig+0x4b4>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e4:	f7fe fb64 	bl	8002eb0 <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ec:	f7fe fb60 	bl	8002eb0 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e093      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047fe:	4b29      	ldr	r3, [pc, #164]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1f0      	bne.n	80047ec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	69da      	ldr	r2, [r3, #28]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	431a      	orrs	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004818:	019b      	lsls	r3, r3, #6
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004820:	085b      	lsrs	r3, r3, #1
 8004822:	3b01      	subs	r3, #1
 8004824:	041b      	lsls	r3, r3, #16
 8004826:	431a      	orrs	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482c:	061b      	lsls	r3, r3, #24
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004834:	071b      	lsls	r3, r3, #28
 8004836:	491b      	ldr	r1, [pc, #108]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 8004838:	4313      	orrs	r3, r2
 800483a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800483c:	4b1b      	ldr	r3, [pc, #108]	@ (80048ac <HAL_RCC_OscConfig+0x4b4>)
 800483e:	2201      	movs	r2, #1
 8004840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004842:	f7fe fb35 	bl	8002eb0 <HAL_GetTick>
 8004846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004848:	e008      	b.n	800485c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800484a:	f7fe fb31 	bl	8002eb0 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	2b02      	cmp	r3, #2
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e064      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800485c:	4b11      	ldr	r3, [pc, #68]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0f0      	beq.n	800484a <HAL_RCC_OscConfig+0x452>
 8004868:	e05c      	b.n	8004924 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800486a:	4b10      	ldr	r3, [pc, #64]	@ (80048ac <HAL_RCC_OscConfig+0x4b4>)
 800486c:	2200      	movs	r2, #0
 800486e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004870:	f7fe fb1e 	bl	8002eb0 <HAL_GetTick>
 8004874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004876:	e008      	b.n	800488a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004878:	f7fe fb1a 	bl	8002eb0 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b02      	cmp	r3, #2
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e04d      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800488a:	4b06      	ldr	r3, [pc, #24]	@ (80048a4 <HAL_RCC_OscConfig+0x4ac>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1f0      	bne.n	8004878 <HAL_RCC_OscConfig+0x480>
 8004896:	e045      	b.n	8004924 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d107      	bne.n	80048b0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e040      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
 80048a4:	40023800 	.word	0x40023800
 80048a8:	40007000 	.word	0x40007000
 80048ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004930 <HAL_RCC_OscConfig+0x538>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d030      	beq.n	8004920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d129      	bne.n	8004920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d122      	bne.n	8004920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048e0:	4013      	ands	r3, r2
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d119      	bne.n	8004920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f6:	085b      	lsrs	r3, r3, #1
 80048f8:	3b01      	subs	r3, #1
 80048fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d10f      	bne.n	8004920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800490a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800490c:	429a      	cmp	r2, r3
 800490e:	d107      	bne.n	8004920 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800491a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800491c:	429a      	cmp	r2, r3
 800491e:	d001      	beq.n	8004924 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e000      	b.n	8004926 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	40023800 	.word	0x40023800

08004934 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e07b      	b.n	8004a3e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494a:	2b00      	cmp	r3, #0
 800494c:	d108      	bne.n	8004960 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004956:	d009      	beq.n	800496c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	61da      	str	r2, [r3, #28]
 800495e:	e005      	b.n	800496c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d106      	bne.n	800498c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f7fd ff7e 	bl	8002888 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80049b4:	431a      	orrs	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049be:	431a      	orrs	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	431a      	orrs	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	431a      	orrs	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049dc:	431a      	orrs	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049e6:	431a      	orrs	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a1b      	ldr	r3, [r3, #32]
 80049ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049f0:	ea42 0103 	orr.w	r1, r2, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	430a      	orrs	r2, r1
 8004a02:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	0c1b      	lsrs	r3, r3, #16
 8004a0a:	f003 0104 	and.w	r1, r3, #4
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a12:	f003 0210 	and.w	r2, r3, #16
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	69da      	ldr	r2, [r3, #28]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3708      	adds	r7, #8
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}

08004a46 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b088      	sub	sp, #32
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	60f8      	str	r0, [r7, #12]
 8004a4e:	60b9      	str	r1, [r7, #8]
 8004a50:	603b      	str	r3, [r7, #0]
 8004a52:	4613      	mov	r3, r2
 8004a54:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a56:	f7fe fa2b 	bl	8002eb0 <HAL_GetTick>
 8004a5a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004a5c:	88fb      	ldrh	r3, [r7, #6]
 8004a5e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d001      	beq.n	8004a70 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	e12a      	b.n	8004cc6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d002      	beq.n	8004a7c <HAL_SPI_Transmit+0x36>
 8004a76:	88fb      	ldrh	r3, [r7, #6]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e122      	b.n	8004cc6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d101      	bne.n	8004a8e <HAL_SPI_Transmit+0x48>
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	e11b      	b.n	8004cc6 <HAL_SPI_Transmit+0x280>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2203      	movs	r2, #3
 8004a9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	88fa      	ldrh	r2, [r7, #6]
 8004aae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	88fa      	ldrh	r2, [r7, #6]
 8004ab4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004adc:	d10f      	bne.n	8004afe <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004aec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004afc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b08:	2b40      	cmp	r3, #64	@ 0x40
 8004b0a:	d007      	beq.n	8004b1c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b24:	d152      	bne.n	8004bcc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d002      	beq.n	8004b34 <HAL_SPI_Transmit+0xee>
 8004b2e:	8b7b      	ldrh	r3, [r7, #26]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d145      	bne.n	8004bc0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b38:	881a      	ldrh	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b44:	1c9a      	adds	r2, r3, #2
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	3b01      	subs	r3, #1
 8004b52:	b29a      	uxth	r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b58:	e032      	b.n	8004bc0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d112      	bne.n	8004b8e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6c:	881a      	ldrh	r2, [r3, #0]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b78:	1c9a      	adds	r2, r3, #2
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	3b01      	subs	r3, #1
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004b8c:	e018      	b.n	8004bc0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b8e:	f7fe f98f 	bl	8002eb0 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d803      	bhi.n	8004ba6 <HAL_SPI_Transmit+0x160>
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba4:	d102      	bne.n	8004bac <HAL_SPI_Transmit+0x166>
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d109      	bne.n	8004bc0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e082      	b.n	8004cc6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1c7      	bne.n	8004b5a <HAL_SPI_Transmit+0x114>
 8004bca:	e053      	b.n	8004c74 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d002      	beq.n	8004bda <HAL_SPI_Transmit+0x194>
 8004bd4:	8b7b      	ldrh	r3, [r7, #26]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d147      	bne.n	8004c6a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	330c      	adds	r3, #12
 8004be4:	7812      	ldrb	r2, [r2, #0]
 8004be6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bec:	1c5a      	adds	r2, r3, #1
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	b29a      	uxth	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c00:	e033      	b.n	8004c6a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d113      	bne.n	8004c38 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	330c      	adds	r3, #12
 8004c1a:	7812      	ldrb	r2, [r2, #0]
 8004c1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c22:	1c5a      	adds	r2, r3, #1
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c36:	e018      	b.n	8004c6a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c38:	f7fe f93a 	bl	8002eb0 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d803      	bhi.n	8004c50 <HAL_SPI_Transmit+0x20a>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c4e:	d102      	bne.n	8004c56 <HAL_SPI_Transmit+0x210>
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d109      	bne.n	8004c6a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e02d      	b.n	8004cc6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1c6      	bne.n	8004c02 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c74:	69fa      	ldr	r2, [r7, #28]
 8004c76:	6839      	ldr	r1, [r7, #0]
 8004c78:	68f8      	ldr	r0, [r7, #12]
 8004c7a:	f000 fbd9 	bl	8005430 <SPI_EndRxTxTransaction>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2220      	movs	r2, #32
 8004c88:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10a      	bne.n	8004ca8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c92:	2300      	movs	r3, #0
 8004c94:	617b      	str	r3, [r7, #20]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	617b      	str	r3, [r7, #20]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	617b      	str	r3, [r7, #20]
 8004ca6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d001      	beq.n	8004cc4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e000      	b.n	8004cc6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
  }
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3720      	adds	r7, #32
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b088      	sub	sp, #32
 8004cd2:	af02      	add	r7, sp, #8
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	603b      	str	r3, [r7, #0]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d001      	beq.n	8004cee <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004cea:	2302      	movs	r3, #2
 8004cec:	e104      	b.n	8004ef8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cf6:	d112      	bne.n	8004d1e <HAL_SPI_Receive+0x50>
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d10e      	bne.n	8004d1e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2204      	movs	r2, #4
 8004d04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d08:	88fa      	ldrh	r2, [r7, #6]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	68ba      	ldr	r2, [r7, #8]
 8004d12:	68b9      	ldr	r1, [r7, #8]
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 f8f3 	bl	8004f00 <HAL_SPI_TransmitReceive>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	e0ec      	b.n	8004ef8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d1e:	f7fe f8c7 	bl	8002eb0 <HAL_GetTick>
 8004d22:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d002      	beq.n	8004d30 <HAL_SPI_Receive+0x62>
 8004d2a:	88fb      	ldrh	r3, [r7, #6]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e0e1      	b.n	8004ef8 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d101      	bne.n	8004d42 <HAL_SPI_Receive+0x74>
 8004d3e:	2302      	movs	r3, #2
 8004d40:	e0da      	b.n	8004ef8 <HAL_SPI_Receive+0x22a>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2204      	movs	r2, #4
 8004d4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	88fa      	ldrh	r2, [r7, #6]
 8004d62:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	88fa      	ldrh	r2, [r7, #6]
 8004d68:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d90:	d10f      	bne.n	8004db2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004da0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004db0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbc:	2b40      	cmp	r3, #64	@ 0x40
 8004dbe:	d007      	beq.n	8004dd0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d170      	bne.n	8004eba <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004dd8:	e035      	b.n	8004e46 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f003 0301 	and.w	r3, r3, #1
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d115      	bne.n	8004e14 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f103 020c 	add.w	r2, r3, #12
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df4:	7812      	ldrb	r2, [r2, #0]
 8004df6:	b2d2      	uxtb	r2, r2
 8004df8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dfe:	1c5a      	adds	r2, r3, #1
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	3b01      	subs	r3, #1
 8004e0c:	b29a      	uxth	r2, r3
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e12:	e018      	b.n	8004e46 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e14:	f7fe f84c 	bl	8002eb0 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d803      	bhi.n	8004e2c <HAL_SPI_Receive+0x15e>
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e2a:	d102      	bne.n	8004e32 <HAL_SPI_Receive+0x164>
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d109      	bne.n	8004e46 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e058      	b.n	8004ef8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1c4      	bne.n	8004dda <HAL_SPI_Receive+0x10c>
 8004e50:	e038      	b.n	8004ec4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f003 0301 	and.w	r3, r3, #1
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d113      	bne.n	8004e88 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68da      	ldr	r2, [r3, #12]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e6a:	b292      	uxth	r2, r2
 8004e6c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e72:	1c9a      	adds	r2, r3, #2
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e86:	e018      	b.n	8004eba <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e88:	f7fe f812 	bl	8002eb0 <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	683a      	ldr	r2, [r7, #0]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d803      	bhi.n	8004ea0 <HAL_SPI_Receive+0x1d2>
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e9e:	d102      	bne.n	8004ea6 <HAL_SPI_Receive+0x1d8>
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d109      	bne.n	8004eba <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e01e      	b.n	8004ef8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d1c6      	bne.n	8004e52 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	6839      	ldr	r1, [r7, #0]
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 fa4b 	bl	8005364 <SPI_EndRxTransaction>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d002      	beq.n	8004eda <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d001      	beq.n	8004ef6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e000      	b.n	8004ef8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
  }
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3718      	adds	r7, #24
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b08a      	sub	sp, #40	@ 0x28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	607a      	str	r2, [r7, #4]
 8004f0c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f12:	f7fd ffcd 	bl	8002eb0 <HAL_GetTick>
 8004f16:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f1e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004f26:	887b      	ldrh	r3, [r7, #2]
 8004f28:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f2a:	7ffb      	ldrb	r3, [r7, #31]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d00c      	beq.n	8004f4a <HAL_SPI_TransmitReceive+0x4a>
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f36:	d106      	bne.n	8004f46 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d102      	bne.n	8004f46 <HAL_SPI_TransmitReceive+0x46>
 8004f40:	7ffb      	ldrb	r3, [r7, #31]
 8004f42:	2b04      	cmp	r3, #4
 8004f44:	d001      	beq.n	8004f4a <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004f46:	2302      	movs	r3, #2
 8004f48:	e17f      	b.n	800524a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d005      	beq.n	8004f5c <HAL_SPI_TransmitReceive+0x5c>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d002      	beq.n	8004f5c <HAL_SPI_TransmitReceive+0x5c>
 8004f56:	887b      	ldrh	r3, [r7, #2]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e174      	b.n	800524a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d101      	bne.n	8004f6e <HAL_SPI_TransmitReceive+0x6e>
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	e16d      	b.n	800524a <HAL_SPI_TransmitReceive+0x34a>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2201      	movs	r2, #1
 8004f72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	2b04      	cmp	r3, #4
 8004f80:	d003      	beq.n	8004f8a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2205      	movs	r2, #5
 8004f86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	887a      	ldrh	r2, [r7, #2]
 8004f9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	887a      	ldrh	r2, [r7, #2]
 8004fa0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	68ba      	ldr	r2, [r7, #8]
 8004fa6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	887a      	ldrh	r2, [r7, #2]
 8004fac:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	887a      	ldrh	r2, [r7, #2]
 8004fb2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fca:	2b40      	cmp	r3, #64	@ 0x40
 8004fcc:	d007      	beq.n	8004fde <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fdc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fe6:	d17e      	bne.n	80050e6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d002      	beq.n	8004ff6 <HAL_SPI_TransmitReceive+0xf6>
 8004ff0:	8afb      	ldrh	r3, [r7, #22]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d16c      	bne.n	80050d0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ffa:	881a      	ldrh	r2, [r3, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005006:	1c9a      	adds	r2, r3, #2
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005010:	b29b      	uxth	r3, r3
 8005012:	3b01      	subs	r3, #1
 8005014:	b29a      	uxth	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800501a:	e059      	b.n	80050d0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f003 0302 	and.w	r3, r3, #2
 8005026:	2b02      	cmp	r3, #2
 8005028:	d11b      	bne.n	8005062 <HAL_SPI_TransmitReceive+0x162>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800502e:	b29b      	uxth	r3, r3
 8005030:	2b00      	cmp	r3, #0
 8005032:	d016      	beq.n	8005062 <HAL_SPI_TransmitReceive+0x162>
 8005034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005036:	2b01      	cmp	r3, #1
 8005038:	d113      	bne.n	8005062 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503e:	881a      	ldrh	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800504a:	1c9a      	adds	r2, r3, #2
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800505e:	2300      	movs	r3, #0
 8005060:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	2b01      	cmp	r3, #1
 800506e:	d119      	bne.n	80050a4 <HAL_SPI_TransmitReceive+0x1a4>
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005074:	b29b      	uxth	r3, r3
 8005076:	2b00      	cmp	r3, #0
 8005078:	d014      	beq.n	80050a4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68da      	ldr	r2, [r3, #12]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005084:	b292      	uxth	r2, r2
 8005086:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800508c:	1c9a      	adds	r2, r3, #2
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005096:	b29b      	uxth	r3, r3
 8005098:	3b01      	subs	r3, #1
 800509a:	b29a      	uxth	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050a0:	2301      	movs	r3, #1
 80050a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80050a4:	f7fd ff04 	bl	8002eb0 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	6a3b      	ldr	r3, [r7, #32]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d80d      	bhi.n	80050d0 <HAL_SPI_TransmitReceive+0x1d0>
 80050b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ba:	d009      	beq.n	80050d0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e0bc      	b.n	800524a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1a0      	bne.n	800501c <HAL_SPI_TransmitReceive+0x11c>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050de:	b29b      	uxth	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d19b      	bne.n	800501c <HAL_SPI_TransmitReceive+0x11c>
 80050e4:	e082      	b.n	80051ec <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <HAL_SPI_TransmitReceive+0x1f4>
 80050ee:	8afb      	ldrh	r3, [r7, #22]
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d171      	bne.n	80051d8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	330c      	adds	r3, #12
 80050fe:	7812      	ldrb	r2, [r2, #0]
 8005100:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005106:	1c5a      	adds	r2, r3, #1
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005110:	b29b      	uxth	r3, r3
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800511a:	e05d      	b.n	80051d8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b02      	cmp	r3, #2
 8005128:	d11c      	bne.n	8005164 <HAL_SPI_TransmitReceive+0x264>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800512e:	b29b      	uxth	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d017      	beq.n	8005164 <HAL_SPI_TransmitReceive+0x264>
 8005134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005136:	2b01      	cmp	r3, #1
 8005138:	d114      	bne.n	8005164 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	330c      	adds	r3, #12
 8005144:	7812      	ldrb	r2, [r2, #0]
 8005146:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514c:	1c5a      	adds	r2, r3, #1
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005156:	b29b      	uxth	r3, r3
 8005158:	3b01      	subs	r3, #1
 800515a:	b29a      	uxth	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005160:	2300      	movs	r3, #0
 8005162:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b01      	cmp	r3, #1
 8005170:	d119      	bne.n	80051a6 <HAL_SPI_TransmitReceive+0x2a6>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005176:	b29b      	uxth	r3, r3
 8005178:	2b00      	cmp	r3, #0
 800517a:	d014      	beq.n	80051a6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68da      	ldr	r2, [r3, #12]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005186:	b2d2      	uxtb	r2, r2
 8005188:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518e:	1c5a      	adds	r2, r3, #1
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005198:	b29b      	uxth	r3, r3
 800519a:	3b01      	subs	r3, #1
 800519c:	b29a      	uxth	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051a2:	2301      	movs	r3, #1
 80051a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80051a6:	f7fd fe83 	bl	8002eb0 <HAL_GetTick>
 80051aa:	4602      	mov	r2, r0
 80051ac:	6a3b      	ldr	r3, [r7, #32]
 80051ae:	1ad3      	subs	r3, r2, r3
 80051b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d803      	bhi.n	80051be <HAL_SPI_TransmitReceive+0x2be>
 80051b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051bc:	d102      	bne.n	80051c4 <HAL_SPI_TransmitReceive+0x2c4>
 80051be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d109      	bne.n	80051d8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e038      	b.n	800524a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d19c      	bne.n	800511c <HAL_SPI_TransmitReceive+0x21c>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d197      	bne.n	800511c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051ec:	6a3a      	ldr	r2, [r7, #32]
 80051ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f000 f91d 	bl	8005430 <SPI_EndRxTxTransaction>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d008      	beq.n	800520e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2220      	movs	r2, #32
 8005200:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e01d      	b.n	800524a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10a      	bne.n	800522c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005216:	2300      	movs	r3, #0
 8005218:	613b      	str	r3, [r7, #16]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	613b      	str	r3, [r7, #16]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	613b      	str	r3, [r7, #16]
 800522a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005240:	2b00      	cmp	r3, #0
 8005242:	d001      	beq.n	8005248 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e000      	b.n	800524a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005248:	2300      	movs	r3, #0
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	3728      	adds	r7, #40	@ 0x28
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
	...

08005254 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b088      	sub	sp, #32
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	603b      	str	r3, [r7, #0]
 8005260:	4613      	mov	r3, r2
 8005262:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005264:	f7fd fe24 	bl	8002eb0 <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526c:	1a9b      	subs	r3, r3, r2
 800526e:	683a      	ldr	r2, [r7, #0]
 8005270:	4413      	add	r3, r2
 8005272:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005274:	f7fd fe1c 	bl	8002eb0 <HAL_GetTick>
 8005278:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800527a:	4b39      	ldr	r3, [pc, #228]	@ (8005360 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	015b      	lsls	r3, r3, #5
 8005280:	0d1b      	lsrs	r3, r3, #20
 8005282:	69fa      	ldr	r2, [r7, #28]
 8005284:	fb02 f303 	mul.w	r3, r2, r3
 8005288:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800528a:	e054      	b.n	8005336 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005292:	d050      	beq.n	8005336 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005294:	f7fd fe0c 	bl	8002eb0 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	69fa      	ldr	r2, [r7, #28]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d902      	bls.n	80052aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d13d      	bne.n	8005326 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80052b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052c2:	d111      	bne.n	80052e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052cc:	d004      	beq.n	80052d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052d6:	d107      	bne.n	80052e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052f0:	d10f      	bne.n	8005312 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005300:	601a      	str	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005310:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e017      	b.n	8005356 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d101      	bne.n	8005330 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800532c:	2300      	movs	r3, #0
 800532e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	3b01      	subs	r3, #1
 8005334:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	4013      	ands	r3, r2
 8005340:	68ba      	ldr	r2, [r7, #8]
 8005342:	429a      	cmp	r2, r3
 8005344:	bf0c      	ite	eq
 8005346:	2301      	moveq	r3, #1
 8005348:	2300      	movne	r3, #0
 800534a:	b2db      	uxtb	r3, r3
 800534c:	461a      	mov	r2, r3
 800534e:	79fb      	ldrb	r3, [r7, #7]
 8005350:	429a      	cmp	r2, r3
 8005352:	d19b      	bne.n	800528c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3720      	adds	r7, #32
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	2000029c 	.word	0x2000029c

08005364 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af02      	add	r7, sp, #8
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005378:	d111      	bne.n	800539e <SPI_EndRxTransaction+0x3a>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005382:	d004      	beq.n	800538e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800538c:	d107      	bne.n	800539e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800539c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053a6:	d12a      	bne.n	80053fe <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053b0:	d012      	beq.n	80053d8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	2200      	movs	r2, #0
 80053ba:	2180      	movs	r1, #128	@ 0x80
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	f7ff ff49 	bl	8005254 <SPI_WaitFlagStateUntilTimeout>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d02d      	beq.n	8005424 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053cc:	f043 0220 	orr.w	r2, r3, #32
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e026      	b.n	8005426 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	9300      	str	r3, [sp, #0]
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2200      	movs	r2, #0
 80053e0:	2101      	movs	r1, #1
 80053e2:	68f8      	ldr	r0, [r7, #12]
 80053e4:	f7ff ff36 	bl	8005254 <SPI_WaitFlagStateUntilTimeout>
 80053e8:	4603      	mov	r3, r0
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d01a      	beq.n	8005424 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053f2:	f043 0220 	orr.w	r2, r3, #32
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e013      	b.n	8005426 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	9300      	str	r3, [sp, #0]
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2200      	movs	r2, #0
 8005406:	2101      	movs	r1, #1
 8005408:	68f8      	ldr	r0, [r7, #12]
 800540a:	f7ff ff23 	bl	8005254 <SPI_WaitFlagStateUntilTimeout>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d007      	beq.n	8005424 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005418:	f043 0220 	orr.w	r2, r3, #32
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e000      	b.n	8005426 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	3710      	adds	r7, #16
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
	...

08005430 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b088      	sub	sp, #32
 8005434:	af02      	add	r7, sp, #8
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	2201      	movs	r2, #1
 8005444:	2102      	movs	r1, #2
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f7ff ff04 	bl	8005254 <SPI_WaitFlagStateUntilTimeout>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d007      	beq.n	8005462 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005456:	f043 0220 	orr.w	r2, r3, #32
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e032      	b.n	80054c8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005462:	4b1b      	ldr	r3, [pc, #108]	@ (80054d0 <SPI_EndRxTxTransaction+0xa0>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a1b      	ldr	r2, [pc, #108]	@ (80054d4 <SPI_EndRxTxTransaction+0xa4>)
 8005468:	fba2 2303 	umull	r2, r3, r2, r3
 800546c:	0d5b      	lsrs	r3, r3, #21
 800546e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005472:	fb02 f303 	mul.w	r3, r2, r3
 8005476:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005480:	d112      	bne.n	80054a8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	9300      	str	r3, [sp, #0]
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	2200      	movs	r2, #0
 800548a:	2180      	movs	r1, #128	@ 0x80
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f7ff fee1 	bl	8005254 <SPI_WaitFlagStateUntilTimeout>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d016      	beq.n	80054c6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800549c:	f043 0220 	orr.w	r2, r3, #32
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80054a4:	2303      	movs	r3, #3
 80054a6:	e00f      	b.n	80054c8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00a      	beq.n	80054c4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	3b01      	subs	r3, #1
 80054b2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054be:	2b80      	cmp	r3, #128	@ 0x80
 80054c0:	d0f2      	beq.n	80054a8 <SPI_EndRxTxTransaction+0x78>
 80054c2:	e000      	b.n	80054c6 <SPI_EndRxTxTransaction+0x96>
        break;
 80054c4:	bf00      	nop
  }

  return HAL_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3718      	adds	r7, #24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	2000029c 	.word	0x2000029c
 80054d4:	165e9f81 	.word	0x165e9f81

080054d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e041      	b.n	800556e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d106      	bne.n	8005504 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f7fd fa40 	bl	8002984 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2202      	movs	r2, #2
 8005508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	3304      	adds	r3, #4
 8005514:	4619      	mov	r1, r3
 8005516:	4610      	mov	r0, r2
 8005518:	f000 f95e 	bl	80057d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3708      	adds	r7, #8
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
	...

08005578 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005586:	b2db      	uxtb	r3, r3
 8005588:	2b01      	cmp	r3, #1
 800558a:	d001      	beq.n	8005590 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e046      	b.n	800561e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2202      	movs	r2, #2
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a23      	ldr	r2, [pc, #140]	@ (800562c <HAL_TIM_Base_Start+0xb4>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d022      	beq.n	80055e8 <HAL_TIM_Base_Start+0x70>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055aa:	d01d      	beq.n	80055e8 <HAL_TIM_Base_Start+0x70>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a1f      	ldr	r2, [pc, #124]	@ (8005630 <HAL_TIM_Base_Start+0xb8>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d018      	beq.n	80055e8 <HAL_TIM_Base_Start+0x70>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a1e      	ldr	r2, [pc, #120]	@ (8005634 <HAL_TIM_Base_Start+0xbc>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d013      	beq.n	80055e8 <HAL_TIM_Base_Start+0x70>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a1c      	ldr	r2, [pc, #112]	@ (8005638 <HAL_TIM_Base_Start+0xc0>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d00e      	beq.n	80055e8 <HAL_TIM_Base_Start+0x70>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a1b      	ldr	r2, [pc, #108]	@ (800563c <HAL_TIM_Base_Start+0xc4>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d009      	beq.n	80055e8 <HAL_TIM_Base_Start+0x70>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a19      	ldr	r2, [pc, #100]	@ (8005640 <HAL_TIM_Base_Start+0xc8>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d004      	beq.n	80055e8 <HAL_TIM_Base_Start+0x70>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a18      	ldr	r2, [pc, #96]	@ (8005644 <HAL_TIM_Base_Start+0xcc>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d111      	bne.n	800560c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	f003 0307 	and.w	r3, r3, #7
 80055f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2b06      	cmp	r3, #6
 80055f8:	d010      	beq.n	800561c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f042 0201 	orr.w	r2, r2, #1
 8005608:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800560a:	e007      	b.n	800561c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f042 0201 	orr.w	r2, r2, #1
 800561a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	40010000 	.word	0x40010000
 8005630:	40000400 	.word	0x40000400
 8005634:	40000800 	.word	0x40000800
 8005638:	40000c00 	.word	0x40000c00
 800563c:	40010400 	.word	0x40010400
 8005640:	40014000 	.word	0x40014000
 8005644:	40001800 	.word	0x40001800

08005648 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005652:	2300      	movs	r3, #0
 8005654:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800565c:	2b01      	cmp	r3, #1
 800565e:	d101      	bne.n	8005664 <HAL_TIM_ConfigClockSource+0x1c>
 8005660:	2302      	movs	r3, #2
 8005662:	e0b4      	b.n	80057ce <HAL_TIM_ConfigClockSource+0x186>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2202      	movs	r2, #2
 8005670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800568a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68ba      	ldr	r2, [r7, #8]
 8005692:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800569c:	d03e      	beq.n	800571c <HAL_TIM_ConfigClockSource+0xd4>
 800569e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056a2:	f200 8087 	bhi.w	80057b4 <HAL_TIM_ConfigClockSource+0x16c>
 80056a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056aa:	f000 8086 	beq.w	80057ba <HAL_TIM_ConfigClockSource+0x172>
 80056ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056b2:	d87f      	bhi.n	80057b4 <HAL_TIM_ConfigClockSource+0x16c>
 80056b4:	2b70      	cmp	r3, #112	@ 0x70
 80056b6:	d01a      	beq.n	80056ee <HAL_TIM_ConfigClockSource+0xa6>
 80056b8:	2b70      	cmp	r3, #112	@ 0x70
 80056ba:	d87b      	bhi.n	80057b4 <HAL_TIM_ConfigClockSource+0x16c>
 80056bc:	2b60      	cmp	r3, #96	@ 0x60
 80056be:	d050      	beq.n	8005762 <HAL_TIM_ConfigClockSource+0x11a>
 80056c0:	2b60      	cmp	r3, #96	@ 0x60
 80056c2:	d877      	bhi.n	80057b4 <HAL_TIM_ConfigClockSource+0x16c>
 80056c4:	2b50      	cmp	r3, #80	@ 0x50
 80056c6:	d03c      	beq.n	8005742 <HAL_TIM_ConfigClockSource+0xfa>
 80056c8:	2b50      	cmp	r3, #80	@ 0x50
 80056ca:	d873      	bhi.n	80057b4 <HAL_TIM_ConfigClockSource+0x16c>
 80056cc:	2b40      	cmp	r3, #64	@ 0x40
 80056ce:	d058      	beq.n	8005782 <HAL_TIM_ConfigClockSource+0x13a>
 80056d0:	2b40      	cmp	r3, #64	@ 0x40
 80056d2:	d86f      	bhi.n	80057b4 <HAL_TIM_ConfigClockSource+0x16c>
 80056d4:	2b30      	cmp	r3, #48	@ 0x30
 80056d6:	d064      	beq.n	80057a2 <HAL_TIM_ConfigClockSource+0x15a>
 80056d8:	2b30      	cmp	r3, #48	@ 0x30
 80056da:	d86b      	bhi.n	80057b4 <HAL_TIM_ConfigClockSource+0x16c>
 80056dc:	2b20      	cmp	r3, #32
 80056de:	d060      	beq.n	80057a2 <HAL_TIM_ConfigClockSource+0x15a>
 80056e0:	2b20      	cmp	r3, #32
 80056e2:	d867      	bhi.n	80057b4 <HAL_TIM_ConfigClockSource+0x16c>
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d05c      	beq.n	80057a2 <HAL_TIM_ConfigClockSource+0x15a>
 80056e8:	2b10      	cmp	r3, #16
 80056ea:	d05a      	beq.n	80057a2 <HAL_TIM_ConfigClockSource+0x15a>
 80056ec:	e062      	b.n	80057b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056fe:	f000 f991 	bl	8005a24 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005710:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	609a      	str	r2, [r3, #8]
      break;
 800571a:	e04f      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800572c:	f000 f97a 	bl	8005a24 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689a      	ldr	r2, [r3, #8]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800573e:	609a      	str	r2, [r3, #8]
      break;
 8005740:	e03c      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800574e:	461a      	mov	r2, r3
 8005750:	f000 f8ee 	bl	8005930 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2150      	movs	r1, #80	@ 0x50
 800575a:	4618      	mov	r0, r3
 800575c:	f000 f947 	bl	80059ee <TIM_ITRx_SetConfig>
      break;
 8005760:	e02c      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800576e:	461a      	mov	r2, r3
 8005770:	f000 f90d 	bl	800598e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2160      	movs	r1, #96	@ 0x60
 800577a:	4618      	mov	r0, r3
 800577c:	f000 f937 	bl	80059ee <TIM_ITRx_SetConfig>
      break;
 8005780:	e01c      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800578e:	461a      	mov	r2, r3
 8005790:	f000 f8ce 	bl	8005930 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2140      	movs	r1, #64	@ 0x40
 800579a:	4618      	mov	r0, r3
 800579c:	f000 f927 	bl	80059ee <TIM_ITRx_SetConfig>
      break;
 80057a0:	e00c      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4619      	mov	r1, r3
 80057ac:	4610      	mov	r0, r2
 80057ae:	f000 f91e 	bl	80059ee <TIM_ITRx_SetConfig>
      break;
 80057b2:	e003      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	73fb      	strb	r3, [r7, #15]
      break;
 80057b8:	e000      	b.n	80057bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80057ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
	...

080057d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a46      	ldr	r2, [pc, #280]	@ (8005904 <TIM_Base_SetConfig+0x12c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d013      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057f6:	d00f      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a43      	ldr	r2, [pc, #268]	@ (8005908 <TIM_Base_SetConfig+0x130>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d00b      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a42      	ldr	r2, [pc, #264]	@ (800590c <TIM_Base_SetConfig+0x134>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d007      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a41      	ldr	r2, [pc, #260]	@ (8005910 <TIM_Base_SetConfig+0x138>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d003      	beq.n	8005818 <TIM_Base_SetConfig+0x40>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a40      	ldr	r2, [pc, #256]	@ (8005914 <TIM_Base_SetConfig+0x13c>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d108      	bne.n	800582a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800581e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	4313      	orrs	r3, r2
 8005828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a35      	ldr	r2, [pc, #212]	@ (8005904 <TIM_Base_SetConfig+0x12c>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d02b      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005838:	d027      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a32      	ldr	r2, [pc, #200]	@ (8005908 <TIM_Base_SetConfig+0x130>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d023      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a31      	ldr	r2, [pc, #196]	@ (800590c <TIM_Base_SetConfig+0x134>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d01f      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a30      	ldr	r2, [pc, #192]	@ (8005910 <TIM_Base_SetConfig+0x138>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d01b      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a2f      	ldr	r2, [pc, #188]	@ (8005914 <TIM_Base_SetConfig+0x13c>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d017      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a2e      	ldr	r2, [pc, #184]	@ (8005918 <TIM_Base_SetConfig+0x140>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d013      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a2d      	ldr	r2, [pc, #180]	@ (800591c <TIM_Base_SetConfig+0x144>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d00f      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a2c      	ldr	r2, [pc, #176]	@ (8005920 <TIM_Base_SetConfig+0x148>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d00b      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a2b      	ldr	r2, [pc, #172]	@ (8005924 <TIM_Base_SetConfig+0x14c>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d007      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a2a      	ldr	r2, [pc, #168]	@ (8005928 <TIM_Base_SetConfig+0x150>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d003      	beq.n	800588a <TIM_Base_SetConfig+0xb2>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a29      	ldr	r2, [pc, #164]	@ (800592c <TIM_Base_SetConfig+0x154>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d108      	bne.n	800589c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005890:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	4313      	orrs	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	695b      	ldr	r3, [r3, #20]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	689a      	ldr	r2, [r3, #8]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a10      	ldr	r2, [pc, #64]	@ (8005904 <TIM_Base_SetConfig+0x12c>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d003      	beq.n	80058d0 <TIM_Base_SetConfig+0xf8>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a12      	ldr	r2, [pc, #72]	@ (8005914 <TIM_Base_SetConfig+0x13c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d103      	bne.n	80058d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d105      	bne.n	80058f6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	f023 0201 	bic.w	r2, r3, #1
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	611a      	str	r2, [r3, #16]
  }
}
 80058f6:	bf00      	nop
 80058f8:	3714      	adds	r7, #20
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	40010000 	.word	0x40010000
 8005908:	40000400 	.word	0x40000400
 800590c:	40000800 	.word	0x40000800
 8005910:	40000c00 	.word	0x40000c00
 8005914:	40010400 	.word	0x40010400
 8005918:	40014000 	.word	0x40014000
 800591c:	40014400 	.word	0x40014400
 8005920:	40014800 	.word	0x40014800
 8005924:	40001800 	.word	0x40001800
 8005928:	40001c00 	.word	0x40001c00
 800592c:	40002000 	.word	0x40002000

08005930 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6a1b      	ldr	r3, [r3, #32]
 8005940:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6a1b      	ldr	r3, [r3, #32]
 8005946:	f023 0201 	bic.w	r2, r3, #1
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800595a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	011b      	lsls	r3, r3, #4
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	4313      	orrs	r3, r2
 8005964:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	f023 030a 	bic.w	r3, r3, #10
 800596c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800596e:	697a      	ldr	r2, [r7, #20]
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	4313      	orrs	r3, r2
 8005974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	621a      	str	r2, [r3, #32]
}
 8005982:	bf00      	nop
 8005984:	371c      	adds	r7, #28
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr

0800598e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800598e:	b480      	push	{r7}
 8005990:	b087      	sub	sp, #28
 8005992:	af00      	add	r7, sp, #0
 8005994:	60f8      	str	r0, [r7, #12]
 8005996:	60b9      	str	r1, [r7, #8]
 8005998:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6a1b      	ldr	r3, [r3, #32]
 800599e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6a1b      	ldr	r3, [r3, #32]
 80059a4:	f023 0210 	bic.w	r2, r3, #16
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80059b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	031b      	lsls	r3, r3, #12
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80059ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	011b      	lsls	r3, r3, #4
 80059d0:	697a      	ldr	r2, [r7, #20]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	621a      	str	r2, [r3, #32]
}
 80059e2:	bf00      	nop
 80059e4:	371c      	adds	r7, #28
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr

080059ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059ee:	b480      	push	{r7}
 80059f0:	b085      	sub	sp, #20
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
 80059f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	f043 0307 	orr.w	r3, r3, #7
 8005a10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	609a      	str	r2, [r3, #8]
}
 8005a18:	bf00      	nop
 8005a1a:	3714      	adds	r7, #20
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b087      	sub	sp, #28
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	607a      	str	r2, [r7, #4]
 8005a30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	021a      	lsls	r2, r3, #8
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	431a      	orrs	r2, r3
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	697a      	ldr	r2, [r7, #20]
 8005a56:	609a      	str	r2, [r3, #8]
}
 8005a58:	bf00      	nop
 8005a5a:	371c      	adds	r7, #28
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d101      	bne.n	8005a7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a78:	2302      	movs	r3, #2
 8005a7a:	e05a      	b.n	8005b32 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2202      	movs	r2, #2
 8005a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aa2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a21      	ldr	r2, [pc, #132]	@ (8005b40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d022      	beq.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac8:	d01d      	beq.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a1d      	ldr	r2, [pc, #116]	@ (8005b44 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d018      	beq.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8005b48 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d013      	beq.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a1a      	ldr	r2, [pc, #104]	@ (8005b4c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d00e      	beq.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a18      	ldr	r2, [pc, #96]	@ (8005b50 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d009      	beq.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a17      	ldr	r2, [pc, #92]	@ (8005b54 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d004      	beq.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a15      	ldr	r2, [pc, #84]	@ (8005b58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d10c      	bne.n	8005b20 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	68ba      	ldr	r2, [r7, #8]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3714      	adds	r7, #20
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop
 8005b40:	40010000 	.word	0x40010000
 8005b44:	40000400 	.word	0x40000400
 8005b48:	40000800 	.word	0x40000800
 8005b4c:	40000c00 	.word	0x40000c00
 8005b50:	40010400 	.word	0x40010400
 8005b54:	40014000 	.word	0x40014000
 8005b58:	40001800 	.word	0x40001800

08005b5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e042      	b.n	8005bf4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d106      	bne.n	8005b88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f7fc ff1e 	bl	80029c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2224      	movs	r2, #36	@ 0x24
 8005b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68da      	ldr	r2, [r3, #12]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f001 f8a3 	bl	8006cec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	691a      	ldr	r2, [r3, #16]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005bb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	695a      	ldr	r2, [r3, #20]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005bc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68da      	ldr	r2, [r3, #12]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005bd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2220      	movs	r2, #32
 8005be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005bf2:	2300      	movs	r3, #0
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}

08005bfc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b08a      	sub	sp, #40	@ 0x28
 8005c00:	af02      	add	r7, sp, #8
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	603b      	str	r3, [r7, #0]
 8005c08:	4613      	mov	r3, r2
 8005c0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	2b20      	cmp	r3, #32
 8005c1a:	d175      	bne.n	8005d08 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d002      	beq.n	8005c28 <HAL_UART_Transmit+0x2c>
 8005c22:	88fb      	ldrh	r3, [r7, #6]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e06e      	b.n	8005d0a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2221      	movs	r2, #33	@ 0x21
 8005c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c3a:	f7fd f939 	bl	8002eb0 <HAL_GetTick>
 8005c3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	88fa      	ldrh	r2, [r7, #6]
 8005c44:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	88fa      	ldrh	r2, [r7, #6]
 8005c4a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c54:	d108      	bne.n	8005c68 <HAL_UART_Transmit+0x6c>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d104      	bne.n	8005c68 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	61bb      	str	r3, [r7, #24]
 8005c66:	e003      	b.n	8005c70 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c70:	e02e      	b.n	8005cd0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2180      	movs	r1, #128	@ 0x80
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 fd7c 	bl	800677a <UART_WaitOnFlagUntilTimeout>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d005      	beq.n	8005c94 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2220      	movs	r2, #32
 8005c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e03a      	b.n	8005d0a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10b      	bne.n	8005cb2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	881b      	ldrh	r3, [r3, #0]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ca8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	3302      	adds	r3, #2
 8005cae:	61bb      	str	r3, [r7, #24]
 8005cb0:	e007      	b.n	8005cc2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	781a      	ldrb	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1cb      	bne.n	8005c72 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	9300      	str	r3, [sp, #0]
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	2140      	movs	r1, #64	@ 0x40
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f000 fd48 	bl	800677a <UART_WaitOnFlagUntilTimeout>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d005      	beq.n	8005cfc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2220      	movs	r2, #32
 8005cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e006      	b.n	8005d0a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2220      	movs	r2, #32
 8005d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005d04:	2300      	movs	r3, #0
 8005d06:	e000      	b.n	8005d0a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005d08:	2302      	movs	r3, #2
  }
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3720      	adds	r7, #32
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
	...

08005d14 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b08c      	sub	sp, #48	@ 0x30
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	4613      	mov	r3, r2
 8005d20:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	2b20      	cmp	r3, #32
 8005d2c:	d156      	bne.n	8005ddc <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <HAL_UART_Transmit_DMA+0x26>
 8005d34:	88fb      	ldrh	r3, [r7, #6]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d101      	bne.n	8005d3e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e04f      	b.n	8005dde <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	88fa      	ldrh	r2, [r7, #6]
 8005d48:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	88fa      	ldrh	r2, [r7, #6]
 8005d4e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2221      	movs	r2, #33	@ 0x21
 8005d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d62:	4a21      	ldr	r2, [pc, #132]	@ (8005de8 <HAL_UART_Transmit_DMA+0xd4>)
 8005d64:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d6a:	4a20      	ldr	r2, [pc, #128]	@ (8005dec <HAL_UART_Transmit_DMA+0xd8>)
 8005d6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d72:	4a1f      	ldr	r2, [pc, #124]	@ (8005df0 <HAL_UART_Transmit_DMA+0xdc>)
 8005d74:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8005d7e:	f107 0308 	add.w	r3, r7, #8
 8005d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8a:	6819      	ldr	r1, [r3, #0]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	3304      	adds	r3, #4
 8005d92:	461a      	mov	r2, r3
 8005d94:	88fb      	ldrh	r3, [r7, #6]
 8005d96:	f7fd fa7b 	bl	8003290 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005da2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	3314      	adds	r3, #20
 8005daa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	e853 3f00 	ldrex	r3, [r3]
 8005db2:	617b      	str	r3, [r7, #20]
   return(result);
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	3314      	adds	r3, #20
 8005dc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dc4:	627a      	str	r2, [r7, #36]	@ 0x24
 8005dc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc8:	6a39      	ldr	r1, [r7, #32]
 8005dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dcc:	e841 2300 	strex	r3, r2, [r1]
 8005dd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d1e5      	bne.n	8005da4 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	e000      	b.n	8005dde <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8005ddc:	2302      	movs	r3, #2
  }
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3730      	adds	r7, #48	@ 0x30
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	080064c9 	.word	0x080064c9
 8005dec:	08006563 	.word	0x08006563
 8005df0:	080066e7 	.word	0x080066e7

08005df4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b20      	cmp	r3, #32
 8005e0c:	d112      	bne.n	8005e34 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d002      	beq.n	8005e1a <HAL_UART_Receive_DMA+0x26>
 8005e14:	88fb      	ldrh	r3, [r7, #6]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d101      	bne.n	8005e1e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e00b      	b.n	8005e36 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2200      	movs	r2, #0
 8005e22:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005e24:	88fb      	ldrh	r3, [r7, #6]
 8005e26:	461a      	mov	r2, r3
 8005e28:	68b9      	ldr	r1, [r7, #8]
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 fcfe 	bl	800682c <UART_Start_Receive_DMA>
 8005e30:	4603      	mov	r3, r0
 8005e32:	e000      	b.n	8005e36 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005e34:	2302      	movs	r3, #2
  }
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b090      	sub	sp, #64	@ 0x40
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e46:	2300      	movs	r3, #0
 8005e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	695b      	ldr	r3, [r3, #20]
 8005e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e54:	2b80      	cmp	r3, #128	@ 0x80
 8005e56:	bf0c      	ite	eq
 8005e58:	2301      	moveq	r3, #1
 8005e5a:	2300      	movne	r3, #0
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	2b21      	cmp	r3, #33	@ 0x21
 8005e6a:	d128      	bne.n	8005ebe <HAL_UART_DMAStop+0x80>
 8005e6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d025      	beq.n	8005ebe <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3314      	adds	r3, #20
 8005e78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e7c:	e853 3f00 	ldrex	r3, [r3]
 8005e80:	623b      	str	r3, [r7, #32]
   return(result);
 8005e82:	6a3b      	ldr	r3, [r7, #32]
 8005e84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	3314      	adds	r3, #20
 8005e90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005e92:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e9a:	e841 2300 	strex	r3, r2, [r1]
 8005e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d1e5      	bne.n	8005e72 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d004      	beq.n	8005eb8 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fd fa44 	bl	8003340 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 fd51 	bl	8006960 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ec8:	2b40      	cmp	r3, #64	@ 0x40
 8005eca:	bf0c      	ite	eq
 8005ecc:	2301      	moveq	r3, #1
 8005ece:	2300      	movne	r3, #0
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b22      	cmp	r3, #34	@ 0x22
 8005ede:	d128      	bne.n	8005f32 <HAL_UART_DMAStop+0xf4>
 8005ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d025      	beq.n	8005f32 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	3314      	adds	r3, #20
 8005eec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	e853 3f00 	ldrex	r3, [r3]
 8005ef4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3314      	adds	r3, #20
 8005f04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f06:	61fa      	str	r2, [r7, #28]
 8005f08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f0a:	69b9      	ldr	r1, [r7, #24]
 8005f0c:	69fa      	ldr	r2, [r7, #28]
 8005f0e:	e841 2300 	strex	r3, r2, [r1]
 8005f12:	617b      	str	r3, [r7, #20]
   return(result);
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1e5      	bne.n	8005ee6 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d004      	beq.n	8005f2c <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fd fa0a 	bl	8003340 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 fd3f 	bl	80069b0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005f32:	2300      	movs	r3, #0
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3740      	adds	r7, #64	@ 0x40
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b0ba      	sub	sp, #232	@ 0xe8
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005f62:	2300      	movs	r3, #0
 8005f64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f72:	f003 030f 	and.w	r3, r3, #15
 8005f76:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005f7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10f      	bne.n	8005fa2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f86:	f003 0320 	and.w	r3, r3, #32
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d009      	beq.n	8005fa2 <HAL_UART_IRQHandler+0x66>
 8005f8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f92:	f003 0320 	and.w	r3, r3, #32
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fde7 	bl	8006b6e <UART_Receive_IT>
      return;
 8005fa0:	e25b      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005fa2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	f000 80de 	beq.w	8006168 <HAL_UART_IRQHandler+0x22c>
 8005fac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fb0:	f003 0301 	and.w	r3, r3, #1
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d106      	bne.n	8005fc6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fbc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 80d1 	beq.w	8006168 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005fc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00b      	beq.n	8005fea <HAL_UART_IRQHandler+0xae>
 8005fd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d005      	beq.n	8005fea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fe2:	f043 0201 	orr.w	r2, r3, #1
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fee:	f003 0304 	and.w	r3, r3, #4
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d00b      	beq.n	800600e <HAL_UART_IRQHandler+0xd2>
 8005ff6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ffa:	f003 0301 	and.w	r3, r3, #1
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d005      	beq.n	800600e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006006:	f043 0202 	orr.w	r2, r3, #2
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800600e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006012:	f003 0302 	and.w	r3, r3, #2
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00b      	beq.n	8006032 <HAL_UART_IRQHandler+0xf6>
 800601a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	2b00      	cmp	r3, #0
 8006024:	d005      	beq.n	8006032 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800602a:	f043 0204 	orr.w	r2, r3, #4
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006036:	f003 0308 	and.w	r3, r3, #8
 800603a:	2b00      	cmp	r3, #0
 800603c:	d011      	beq.n	8006062 <HAL_UART_IRQHandler+0x126>
 800603e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006042:	f003 0320 	and.w	r3, r3, #32
 8006046:	2b00      	cmp	r3, #0
 8006048:	d105      	bne.n	8006056 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800604a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b00      	cmp	r3, #0
 8006054:	d005      	beq.n	8006062 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800605a:	f043 0208 	orr.w	r2, r3, #8
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006066:	2b00      	cmp	r3, #0
 8006068:	f000 81f2 	beq.w	8006450 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800606c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006070:	f003 0320 	and.w	r3, r3, #32
 8006074:	2b00      	cmp	r3, #0
 8006076:	d008      	beq.n	800608a <HAL_UART_IRQHandler+0x14e>
 8006078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800607c:	f003 0320 	and.w	r3, r3, #32
 8006080:	2b00      	cmp	r3, #0
 8006082:	d002      	beq.n	800608a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fd72 	bl	8006b6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006094:	2b40      	cmp	r3, #64	@ 0x40
 8006096:	bf0c      	ite	eq
 8006098:	2301      	moveq	r3, #1
 800609a:	2300      	movne	r3, #0
 800609c:	b2db      	uxtb	r3, r3
 800609e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a6:	f003 0308 	and.w	r3, r3, #8
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d103      	bne.n	80060b6 <HAL_UART_IRQHandler+0x17a>
 80060ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d04f      	beq.n	8006156 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 fc7a 	bl	80069b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060c6:	2b40      	cmp	r3, #64	@ 0x40
 80060c8:	d141      	bne.n	800614e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	3314      	adds	r3, #20
 80060d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80060d8:	e853 3f00 	ldrex	r3, [r3]
 80060dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80060e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80060e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	3314      	adds	r3, #20
 80060f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80060f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80060fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006102:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006106:	e841 2300 	strex	r3, r2, [r1]
 800610a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800610e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1d9      	bne.n	80060ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800611a:	2b00      	cmp	r3, #0
 800611c:	d013      	beq.n	8006146 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006122:	4a7e      	ldr	r2, [pc, #504]	@ (800631c <HAL_UART_IRQHandler+0x3e0>)
 8006124:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800612a:	4618      	mov	r0, r3
 800612c:	f7fd f978 	bl	8003420 <HAL_DMA_Abort_IT>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d016      	beq.n	8006164 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800613a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006140:	4610      	mov	r0, r2
 8006142:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006144:	e00e      	b.n	8006164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 f9a8 	bl	800649c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800614c:	e00a      	b.n	8006164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f9a4 	bl	800649c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006154:	e006      	b.n	8006164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f9a0 	bl	800649c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006162:	e175      	b.n	8006450 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006164:	bf00      	nop
    return;
 8006166:	e173      	b.n	8006450 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800616c:	2b01      	cmp	r3, #1
 800616e:	f040 814f 	bne.w	8006410 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006176:	f003 0310 	and.w	r3, r3, #16
 800617a:	2b00      	cmp	r3, #0
 800617c:	f000 8148 	beq.w	8006410 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006184:	f003 0310 	and.w	r3, r3, #16
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 8141 	beq.w	8006410 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800618e:	2300      	movs	r3, #0
 8006190:	60bb      	str	r3, [r7, #8]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	60bb      	str	r3, [r7, #8]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	60bb      	str	r3, [r7, #8]
 80061a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ae:	2b40      	cmp	r3, #64	@ 0x40
 80061b0:	f040 80b6 	bne.w	8006320 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80061c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f000 8145 	beq.w	8006454 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061d2:	429a      	cmp	r2, r3
 80061d4:	f080 813e 	bcs.w	8006454 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061e4:	69db      	ldr	r3, [r3, #28]
 80061e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061ea:	f000 8088 	beq.w	80062fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	330c      	adds	r3, #12
 80061f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80061fc:	e853 3f00 	ldrex	r3, [r3]
 8006200:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006204:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800620c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	330c      	adds	r3, #12
 8006216:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800621a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800621e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006222:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006226:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800622a:	e841 2300 	strex	r3, r2, [r1]
 800622e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006232:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006236:	2b00      	cmp	r3, #0
 8006238:	d1d9      	bne.n	80061ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3314      	adds	r3, #20
 8006240:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006242:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006244:	e853 3f00 	ldrex	r3, [r3]
 8006248:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800624a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800624c:	f023 0301 	bic.w	r3, r3, #1
 8006250:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	3314      	adds	r3, #20
 800625a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800625e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006262:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006264:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006266:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800626a:	e841 2300 	strex	r3, r2, [r1]
 800626e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006270:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1e1      	bne.n	800623a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	3314      	adds	r3, #20
 800627c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006280:	e853 3f00 	ldrex	r3, [r3]
 8006284:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006288:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800628c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3314      	adds	r3, #20
 8006296:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800629a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800629c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80062a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80062a2:	e841 2300 	strex	r3, r2, [r1]
 80062a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80062a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1e3      	bne.n	8006276 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2220      	movs	r2, #32
 80062b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	330c      	adds	r3, #12
 80062c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062c6:	e853 3f00 	ldrex	r3, [r3]
 80062ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80062cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062ce:	f023 0310 	bic.w	r3, r3, #16
 80062d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	330c      	adds	r3, #12
 80062dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80062e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80062e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80062e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062e8:	e841 2300 	strex	r3, r2, [r1]
 80062ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80062ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1e3      	bne.n	80062bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062f8:	4618      	mov	r0, r3
 80062fa:	f7fd f821 	bl	8003340 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2202      	movs	r2, #2
 8006302:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800630c:	b29b      	uxth	r3, r3
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	b29b      	uxth	r3, r3
 8006312:	4619      	mov	r1, r3
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f8cb 	bl	80064b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800631a:	e09b      	b.n	8006454 <HAL_UART_IRQHandler+0x518>
 800631c:	08006a77 	.word	0x08006a77
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006328:	b29b      	uxth	r3, r3
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006334:	b29b      	uxth	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	f000 808e 	beq.w	8006458 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800633c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 8089 	beq.w	8006458 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	330c      	adds	r3, #12
 800634c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006350:	e853 3f00 	ldrex	r3, [r3]
 8006354:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006358:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800635c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	330c      	adds	r3, #12
 8006366:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800636a:	647a      	str	r2, [r7, #68]	@ 0x44
 800636c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006370:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006372:	e841 2300 	strex	r3, r2, [r1]
 8006376:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1e3      	bne.n	8006346 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	3314      	adds	r3, #20
 8006384:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006388:	e853 3f00 	ldrex	r3, [r3]
 800638c:	623b      	str	r3, [r7, #32]
   return(result);
 800638e:	6a3b      	ldr	r3, [r7, #32]
 8006390:	f023 0301 	bic.w	r3, r3, #1
 8006394:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	3314      	adds	r3, #20
 800639e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80063a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80063a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063aa:	e841 2300 	strex	r3, r2, [r1]
 80063ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1e3      	bne.n	800637e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2220      	movs	r2, #32
 80063ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	330c      	adds	r3, #12
 80063ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	e853 3f00 	ldrex	r3, [r3]
 80063d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f023 0310 	bic.w	r3, r3, #16
 80063da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	330c      	adds	r3, #12
 80063e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80063e8:	61fa      	str	r2, [r7, #28]
 80063ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ec:	69b9      	ldr	r1, [r7, #24]
 80063ee:	69fa      	ldr	r2, [r7, #28]
 80063f0:	e841 2300 	strex	r3, r2, [r1]
 80063f4:	617b      	str	r3, [r7, #20]
   return(result);
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1e3      	bne.n	80063c4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2202      	movs	r2, #2
 8006400:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006402:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006406:	4619      	mov	r1, r3
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 f851 	bl	80064b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800640e:	e023      	b.n	8006458 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006418:	2b00      	cmp	r3, #0
 800641a:	d009      	beq.n	8006430 <HAL_UART_IRQHandler+0x4f4>
 800641c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006420:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006424:	2b00      	cmp	r3, #0
 8006426:	d003      	beq.n	8006430 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f000 fb38 	bl	8006a9e <UART_Transmit_IT>
    return;
 800642e:	e014      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006430:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00e      	beq.n	800645a <HAL_UART_IRQHandler+0x51e>
 800643c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006444:	2b00      	cmp	r3, #0
 8006446:	d008      	beq.n	800645a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fb78 	bl	8006b3e <UART_EndTransmit_IT>
    return;
 800644e:	e004      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
    return;
 8006450:	bf00      	nop
 8006452:	e002      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
      return;
 8006454:	bf00      	nop
 8006456:	e000      	b.n	800645a <HAL_UART_IRQHandler+0x51e>
      return;
 8006458:	bf00      	nop
  }
}
 800645a:	37e8      	adds	r7, #232	@ 0xe8
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}

08006460 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800647c:	bf00      	nop
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	460b      	mov	r3, r1
 80064ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80064bc:	bf00      	nop
 80064be:	370c      	adds	r7, #12
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b090      	sub	sp, #64	@ 0x40
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d137      	bne.n	8006554 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80064e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064e6:	2200      	movs	r2, #0
 80064e8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80064ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3314      	adds	r3, #20
 80064f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f4:	e853 3f00 	ldrex	r3, [r3]
 80064f8:	623b      	str	r3, [r7, #32]
   return(result);
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006500:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006502:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	3314      	adds	r3, #20
 8006508:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800650a:	633a      	str	r2, [r7, #48]	@ 0x30
 800650c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006510:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006512:	e841 2300 	strex	r3, r2, [r1]
 8006516:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800651a:	2b00      	cmp	r3, #0
 800651c:	d1e5      	bne.n	80064ea <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800651e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	330c      	adds	r3, #12
 8006524:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	e853 3f00 	ldrex	r3, [r3]
 800652c:	60fb      	str	r3, [r7, #12]
   return(result);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006534:	637b      	str	r3, [r7, #52]	@ 0x34
 8006536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	330c      	adds	r3, #12
 800653c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800653e:	61fa      	str	r2, [r7, #28]
 8006540:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006542:	69b9      	ldr	r1, [r7, #24]
 8006544:	69fa      	ldr	r2, [r7, #28]
 8006546:	e841 2300 	strex	r3, r2, [r1]
 800654a:	617b      	str	r3, [r7, #20]
   return(result);
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1e5      	bne.n	800651e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006552:	e002      	b.n	800655a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006554:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006556:	f7fc f95f 	bl	8002818 <HAL_UART_TxCpltCallback>
}
 800655a:	bf00      	nop
 800655c:	3740      	adds	r7, #64	@ 0x40
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b084      	sub	sp, #16
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	f7ff ff75 	bl	8006460 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006576:	bf00      	nop
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b09c      	sub	sp, #112	@ 0x70
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800658a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006596:	2b00      	cmp	r3, #0
 8006598:	d172      	bne.n	8006680 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800659a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800659c:	2200      	movs	r2, #0
 800659e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	330c      	adds	r3, #12
 80065a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065aa:	e853 3f00 	ldrex	r3, [r3]
 80065ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80065b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	330c      	adds	r3, #12
 80065be:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80065c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80065c2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80065c8:	e841 2300 	strex	r3, r2, [r1]
 80065cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80065ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1e5      	bne.n	80065a0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	3314      	adds	r3, #20
 80065da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065de:	e853 3f00 	ldrex	r3, [r3]
 80065e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80065e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065e6:	f023 0301 	bic.w	r3, r3, #1
 80065ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80065ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	3314      	adds	r3, #20
 80065f2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80065f4:	647a      	str	r2, [r7, #68]	@ 0x44
 80065f6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065fc:	e841 2300 	strex	r3, r2, [r1]
 8006600:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006604:	2b00      	cmp	r3, #0
 8006606:	d1e5      	bne.n	80065d4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3314      	adds	r3, #20
 800660e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006612:	e853 3f00 	ldrex	r3, [r3]
 8006616:	623b      	str	r3, [r7, #32]
   return(result);
 8006618:	6a3b      	ldr	r3, [r7, #32]
 800661a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800661e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006620:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	3314      	adds	r3, #20
 8006626:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006628:	633a      	str	r2, [r7, #48]	@ 0x30
 800662a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800662e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006630:	e841 2300 	strex	r3, r2, [r1]
 8006634:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1e5      	bne.n	8006608 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800663c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800663e:	2220      	movs	r2, #32
 8006640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006644:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006648:	2b01      	cmp	r3, #1
 800664a:	d119      	bne.n	8006680 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800664c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	330c      	adds	r3, #12
 8006652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	e853 3f00 	ldrex	r3, [r3]
 800665a:	60fb      	str	r3, [r7, #12]
   return(result);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0310 	bic.w	r3, r3, #16
 8006662:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006664:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	330c      	adds	r3, #12
 800666a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800666c:	61fa      	str	r2, [r7, #28]
 800666e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006670:	69b9      	ldr	r1, [r7, #24]
 8006672:	69fa      	ldr	r2, [r7, #28]
 8006674:	e841 2300 	strex	r3, r2, [r1]
 8006678:	617b      	str	r3, [r7, #20]
   return(result);
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1e5      	bne.n	800664c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006680:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006682:	2200      	movs	r2, #0
 8006684:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006686:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800668a:	2b01      	cmp	r3, #1
 800668c:	d106      	bne.n	800669c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800668e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006690:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006692:	4619      	mov	r1, r3
 8006694:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006696:	f7ff ff0b 	bl	80064b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800669a:	e002      	b.n	80066a2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800669c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800669e:	f7ff fee9 	bl	8006474 <HAL_UART_RxCpltCallback>
}
 80066a2:	bf00      	nop
 80066a4:	3770      	adds	r7, #112	@ 0x70
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}

080066aa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80066aa:	b580      	push	{r7, lr}
 80066ac:	b084      	sub	sp, #16
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2201      	movs	r2, #1
 80066bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d108      	bne.n	80066d8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066ca:	085b      	lsrs	r3, r3, #1
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	4619      	mov	r1, r3
 80066d0:	68f8      	ldr	r0, [r7, #12]
 80066d2:	f7ff feed 	bl	80064b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80066d6:	e002      	b.n	80066de <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f7ff fed5 	bl	8006488 <HAL_UART_RxHalfCpltCallback>
}
 80066de:	bf00      	nop
 80066e0:	3710      	adds	r7, #16
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}

080066e6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80066e6:	b580      	push	{r7, lr}
 80066e8:	b084      	sub	sp, #16
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80066ee:	2300      	movs	r3, #0
 80066f0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	695b      	ldr	r3, [r3, #20]
 80066fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006702:	2b80      	cmp	r3, #128	@ 0x80
 8006704:	bf0c      	ite	eq
 8006706:	2301      	moveq	r3, #1
 8006708:	2300      	movne	r3, #0
 800670a:	b2db      	uxtb	r3, r3
 800670c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006714:	b2db      	uxtb	r3, r3
 8006716:	2b21      	cmp	r3, #33	@ 0x21
 8006718:	d108      	bne.n	800672c <UART_DMAError+0x46>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d005      	beq.n	800672c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	2200      	movs	r2, #0
 8006724:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006726:	68b8      	ldr	r0, [r7, #8]
 8006728:	f000 f91a 	bl	8006960 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	695b      	ldr	r3, [r3, #20]
 8006732:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006736:	2b40      	cmp	r3, #64	@ 0x40
 8006738:	bf0c      	ite	eq
 800673a:	2301      	moveq	r3, #1
 800673c:	2300      	movne	r3, #0
 800673e:	b2db      	uxtb	r3, r3
 8006740:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006748:	b2db      	uxtb	r3, r3
 800674a:	2b22      	cmp	r3, #34	@ 0x22
 800674c:	d108      	bne.n	8006760 <UART_DMAError+0x7a>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d005      	beq.n	8006760 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	2200      	movs	r2, #0
 8006758:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800675a:	68b8      	ldr	r0, [r7, #8]
 800675c:	f000 f928 	bl	80069b0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006764:	f043 0210 	orr.w	r2, r3, #16
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800676c:	68b8      	ldr	r0, [r7, #8]
 800676e:	f7ff fe95 	bl	800649c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006772:	bf00      	nop
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}

0800677a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800677a:	b580      	push	{r7, lr}
 800677c:	b086      	sub	sp, #24
 800677e:	af00      	add	r7, sp, #0
 8006780:	60f8      	str	r0, [r7, #12]
 8006782:	60b9      	str	r1, [r7, #8]
 8006784:	603b      	str	r3, [r7, #0]
 8006786:	4613      	mov	r3, r2
 8006788:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800678a:	e03b      	b.n	8006804 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800678c:	6a3b      	ldr	r3, [r7, #32]
 800678e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006792:	d037      	beq.n	8006804 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006794:	f7fc fb8c 	bl	8002eb0 <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	6a3a      	ldr	r2, [r7, #32]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d302      	bcc.n	80067aa <UART_WaitOnFlagUntilTimeout+0x30>
 80067a4:	6a3b      	ldr	r3, [r7, #32]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d101      	bne.n	80067ae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	e03a      	b.n	8006824 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	f003 0304 	and.w	r3, r3, #4
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d023      	beq.n	8006804 <UART_WaitOnFlagUntilTimeout+0x8a>
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	2b80      	cmp	r3, #128	@ 0x80
 80067c0:	d020      	beq.n	8006804 <UART_WaitOnFlagUntilTimeout+0x8a>
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	2b40      	cmp	r3, #64	@ 0x40
 80067c6:	d01d      	beq.n	8006804 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 0308 	and.w	r3, r3, #8
 80067d2:	2b08      	cmp	r3, #8
 80067d4:	d116      	bne.n	8006804 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80067d6:	2300      	movs	r3, #0
 80067d8:	617b      	str	r3, [r7, #20]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	617b      	str	r3, [r7, #20]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	617b      	str	r3, [r7, #20]
 80067ea:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	f000 f8df 	bl	80069b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2208      	movs	r2, #8
 80067f6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	e00f      	b.n	8006824 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	4013      	ands	r3, r2
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	429a      	cmp	r2, r3
 8006812:	bf0c      	ite	eq
 8006814:	2301      	moveq	r3, #1
 8006816:	2300      	movne	r3, #0
 8006818:	b2db      	uxtb	r3, r3
 800681a:	461a      	mov	r2, r3
 800681c:	79fb      	ldrb	r3, [r7, #7]
 800681e:	429a      	cmp	r2, r3
 8006820:	d0b4      	beq.n	800678c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3718      	adds	r7, #24
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b098      	sub	sp, #96	@ 0x60
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	4613      	mov	r3, r2
 8006838:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	88fa      	ldrh	r2, [r7, #6]
 8006844:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2222      	movs	r2, #34	@ 0x22
 8006850:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006858:	4a3e      	ldr	r2, [pc, #248]	@ (8006954 <UART_Start_Receive_DMA+0x128>)
 800685a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006860:	4a3d      	ldr	r2, [pc, #244]	@ (8006958 <UART_Start_Receive_DMA+0x12c>)
 8006862:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006868:	4a3c      	ldr	r2, [pc, #240]	@ (800695c <UART_Start_Receive_DMA+0x130>)
 800686a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006870:	2200      	movs	r2, #0
 8006872:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006874:	f107 0308 	add.w	r3, r7, #8
 8006878:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	3304      	adds	r3, #4
 8006884:	4619      	mov	r1, r3
 8006886:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	88fb      	ldrh	r3, [r7, #6]
 800688c:	f7fc fd00 	bl	8003290 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006890:	2300      	movs	r3, #0
 8006892:	613b      	str	r3, [r7, #16]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	613b      	str	r3, [r7, #16]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	613b      	str	r3, [r7, #16]
 80068a4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d019      	beq.n	80068e2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	330c      	adds	r3, #12
 80068b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068b8:	e853 3f00 	ldrex	r3, [r3]
 80068bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	330c      	adds	r3, #12
 80068cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068ce:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80068d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80068d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80068d6:	e841 2300 	strex	r3, r2, [r1]
 80068da:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80068dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1e5      	bne.n	80068ae <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	3314      	adds	r3, #20
 80068e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ec:	e853 3f00 	ldrex	r3, [r3]
 80068f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f4:	f043 0301 	orr.w	r3, r3, #1
 80068f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	3314      	adds	r3, #20
 8006900:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006902:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006904:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006906:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006908:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800690a:	e841 2300 	strex	r3, r2, [r1]
 800690e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1e5      	bne.n	80068e2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	3314      	adds	r3, #20
 800691c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	e853 3f00 	ldrex	r3, [r3]
 8006924:	617b      	str	r3, [r7, #20]
   return(result);
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800692c:	653b      	str	r3, [r7, #80]	@ 0x50
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	3314      	adds	r3, #20
 8006934:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006936:	627a      	str	r2, [r7, #36]	@ 0x24
 8006938:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693a:	6a39      	ldr	r1, [r7, #32]
 800693c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800693e:	e841 2300 	strex	r3, r2, [r1]
 8006942:	61fb      	str	r3, [r7, #28]
   return(result);
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d1e5      	bne.n	8006916 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800694a:	2300      	movs	r3, #0
}
 800694c:	4618      	mov	r0, r3
 800694e:	3760      	adds	r7, #96	@ 0x60
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}
 8006954:	0800657f 	.word	0x0800657f
 8006958:	080066ab 	.word	0x080066ab
 800695c:	080066e7 	.word	0x080066e7

08006960 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006960:	b480      	push	{r7}
 8006962:	b089      	sub	sp, #36	@ 0x24
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	330c      	adds	r3, #12
 800696e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	e853 3f00 	ldrex	r3, [r3]
 8006976:	60bb      	str	r3, [r7, #8]
   return(result);
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800697e:	61fb      	str	r3, [r7, #28]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	330c      	adds	r3, #12
 8006986:	69fa      	ldr	r2, [r7, #28]
 8006988:	61ba      	str	r2, [r7, #24]
 800698a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698c:	6979      	ldr	r1, [r7, #20]
 800698e:	69ba      	ldr	r2, [r7, #24]
 8006990:	e841 2300 	strex	r3, r2, [r1]
 8006994:	613b      	str	r3, [r7, #16]
   return(result);
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d1e5      	bne.n	8006968 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2220      	movs	r2, #32
 80069a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80069a4:	bf00      	nop
 80069a6:	3724      	adds	r7, #36	@ 0x24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b095      	sub	sp, #84	@ 0x54
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	330c      	adds	r3, #12
 80069be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069c2:	e853 3f00 	ldrex	r3, [r3]
 80069c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	330c      	adds	r3, #12
 80069d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069d8:	643a      	str	r2, [r7, #64]	@ 0x40
 80069da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069e0:	e841 2300 	strex	r3, r2, [r1]
 80069e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d1e5      	bne.n	80069b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3314      	adds	r3, #20
 80069f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f4:	6a3b      	ldr	r3, [r7, #32]
 80069f6:	e853 3f00 	ldrex	r3, [r3]
 80069fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	f023 0301 	bic.w	r3, r3, #1
 8006a02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	3314      	adds	r3, #20
 8006a0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a14:	e841 2300 	strex	r3, r2, [r1]
 8006a18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d1e5      	bne.n	80069ec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d119      	bne.n	8006a5c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	330c      	adds	r3, #12
 8006a2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	e853 3f00 	ldrex	r3, [r3]
 8006a36:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	f023 0310 	bic.w	r3, r3, #16
 8006a3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	330c      	adds	r3, #12
 8006a46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a48:	61ba      	str	r2, [r7, #24]
 8006a4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a4c:	6979      	ldr	r1, [r7, #20]
 8006a4e:	69ba      	ldr	r2, [r7, #24]
 8006a50:	e841 2300 	strex	r3, r2, [r1]
 8006a54:	613b      	str	r3, [r7, #16]
   return(result);
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d1e5      	bne.n	8006a28 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2220      	movs	r2, #32
 8006a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006a6a:	bf00      	nop
 8006a6c:	3754      	adds	r7, #84	@ 0x54
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr

08006a76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a76:	b580      	push	{r7, lr}
 8006a78:	b084      	sub	sp, #16
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2200      	movs	r2, #0
 8006a88:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f7ff fd03 	bl	800649c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a96:	bf00      	nop
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}

08006a9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a9e:	b480      	push	{r7}
 8006aa0:	b085      	sub	sp, #20
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	2b21      	cmp	r3, #33	@ 0x21
 8006ab0:	d13e      	bne.n	8006b30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aba:	d114      	bne.n	8006ae6 <UART_Transmit_IT+0x48>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d110      	bne.n	8006ae6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a1b      	ldr	r3, [r3, #32]
 8006ac8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	881b      	ldrh	r3, [r3, #0]
 8006ace:	461a      	mov	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ad8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a1b      	ldr	r3, [r3, #32]
 8006ade:	1c9a      	adds	r2, r3, #2
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	621a      	str	r2, [r3, #32]
 8006ae4:	e008      	b.n	8006af8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	1c59      	adds	r1, r3, #1
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	6211      	str	r1, [r2, #32]
 8006af0:	781a      	ldrb	r2, [r3, #0]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	3b01      	subs	r3, #1
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	4619      	mov	r1, r3
 8006b06:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d10f      	bne.n	8006b2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68da      	ldr	r2, [r3, #12]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68da      	ldr	r2, [r3, #12]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	e000      	b.n	8006b32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006b30:	2302      	movs	r3, #2
  }
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr

08006b3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b082      	sub	sp, #8
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68da      	ldr	r2, [r3, #12]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2220      	movs	r2, #32
 8006b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f7fb fe5a 	bl	8002818 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3708      	adds	r7, #8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}

08006b6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b08c      	sub	sp, #48	@ 0x30
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	2b22      	cmp	r3, #34	@ 0x22
 8006b80:	f040 80ae 	bne.w	8006ce0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b8c:	d117      	bne.n	8006bbe <UART_Receive_IT+0x50>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d113      	bne.n	8006bbe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006b96:	2300      	movs	r3, #0
 8006b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb6:	1c9a      	adds	r2, r3, #2
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	629a      	str	r2, [r3, #40]	@ 0x28
 8006bbc:	e026      	b.n	8006c0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bd0:	d007      	beq.n	8006be2 <UART_Receive_IT+0x74>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d10a      	bne.n	8006bf0 <UART_Receive_IT+0x82>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d106      	bne.n	8006bf0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	b2da      	uxtb	r2, r3
 8006bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bec:	701a      	strb	r2, [r3, #0]
 8006bee:	e008      	b.n	8006c02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bfc:	b2da      	uxtb	r2, r3
 8006bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c06:	1c5a      	adds	r2, r3, #1
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	3b01      	subs	r3, #1
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	4619      	mov	r1, r3
 8006c1a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d15d      	bne.n	8006cdc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68da      	ldr	r2, [r3, #12]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 0220 	bic.w	r2, r2, #32
 8006c2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	68da      	ldr	r2, [r3, #12]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	695a      	ldr	r2, [r3, #20]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f022 0201 	bic.w	r2, r2, #1
 8006c4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2220      	movs	r2, #32
 8006c54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d135      	bne.n	8006cd2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	330c      	adds	r3, #12
 8006c72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	e853 3f00 	ldrex	r3, [r3]
 8006c7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	f023 0310 	bic.w	r3, r3, #16
 8006c82:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	330c      	adds	r3, #12
 8006c8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c8c:	623a      	str	r2, [r7, #32]
 8006c8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c90:	69f9      	ldr	r1, [r7, #28]
 8006c92:	6a3a      	ldr	r2, [r7, #32]
 8006c94:	e841 2300 	strex	r3, r2, [r1]
 8006c98:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1e5      	bne.n	8006c6c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f003 0310 	and.w	r3, r3, #16
 8006caa:	2b10      	cmp	r3, #16
 8006cac:	d10a      	bne.n	8006cc4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006cae:	2300      	movs	r3, #0
 8006cb0:	60fb      	str	r3, [r7, #12]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	60fb      	str	r3, [r7, #12]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	60fb      	str	r3, [r7, #12]
 8006cc2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006cc8:	4619      	mov	r1, r3
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f7ff fbf0 	bl	80064b0 <HAL_UARTEx_RxEventCallback>
 8006cd0:	e002      	b.n	8006cd8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f7ff fbce 	bl	8006474 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	e002      	b.n	8006ce2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	e000      	b.n	8006ce2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006ce0:	2302      	movs	r3, #2
  }
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3730      	adds	r7, #48	@ 0x30
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
	...

08006cec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cf0:	b0c0      	sub	sp, #256	@ 0x100
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	691b      	ldr	r3, [r3, #16]
 8006d00:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d08:	68d9      	ldr	r1, [r3, #12]
 8006d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	ea40 0301 	orr.w	r3, r0, r1
 8006d14:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d1a:	689a      	ldr	r2, [r3, #8]
 8006d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d20:	691b      	ldr	r3, [r3, #16]
 8006d22:	431a      	orrs	r2, r3
 8006d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d28:	695b      	ldr	r3, [r3, #20]
 8006d2a:	431a      	orrs	r2, r3
 8006d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d30:	69db      	ldr	r3, [r3, #28]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006d44:	f021 010c 	bic.w	r1, r1, #12
 8006d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006d52:	430b      	orrs	r3, r1
 8006d54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	695b      	ldr	r3, [r3, #20]
 8006d5e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d66:	6999      	ldr	r1, [r3, #24]
 8006d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	ea40 0301 	orr.w	r3, r0, r1
 8006d72:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	4b8f      	ldr	r3, [pc, #572]	@ (8006fb8 <UART_SetConfig+0x2cc>)
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d005      	beq.n	8006d8c <UART_SetConfig+0xa0>
 8006d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	4b8d      	ldr	r3, [pc, #564]	@ (8006fbc <UART_SetConfig+0x2d0>)
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d104      	bne.n	8006d96 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d8c:	f7fd f8f0 	bl	8003f70 <HAL_RCC_GetPCLK2Freq>
 8006d90:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006d94:	e003      	b.n	8006d9e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d96:	f7fd f8d7 	bl	8003f48 <HAL_RCC_GetPCLK1Freq>
 8006d9a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006da2:	69db      	ldr	r3, [r3, #28]
 8006da4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006da8:	f040 810c 	bne.w	8006fc4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006dac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006db0:	2200      	movs	r2, #0
 8006db2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006db6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006dba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006dbe:	4622      	mov	r2, r4
 8006dc0:	462b      	mov	r3, r5
 8006dc2:	1891      	adds	r1, r2, r2
 8006dc4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006dc6:	415b      	adcs	r3, r3
 8006dc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006dca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006dce:	4621      	mov	r1, r4
 8006dd0:	eb12 0801 	adds.w	r8, r2, r1
 8006dd4:	4629      	mov	r1, r5
 8006dd6:	eb43 0901 	adc.w	r9, r3, r1
 8006dda:	f04f 0200 	mov.w	r2, #0
 8006dde:	f04f 0300 	mov.w	r3, #0
 8006de2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006de6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006dea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006dee:	4690      	mov	r8, r2
 8006df0:	4699      	mov	r9, r3
 8006df2:	4623      	mov	r3, r4
 8006df4:	eb18 0303 	adds.w	r3, r8, r3
 8006df8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006dfc:	462b      	mov	r3, r5
 8006dfe:	eb49 0303 	adc.w	r3, r9, r3
 8006e02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e12:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006e16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	18db      	adds	r3, r3, r3
 8006e1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e20:	4613      	mov	r3, r2
 8006e22:	eb42 0303 	adc.w	r3, r2, r3
 8006e26:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e28:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006e2c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006e30:	f7f9 feea 	bl	8000c08 <__aeabi_uldivmod>
 8006e34:	4602      	mov	r2, r0
 8006e36:	460b      	mov	r3, r1
 8006e38:	4b61      	ldr	r3, [pc, #388]	@ (8006fc0 <UART_SetConfig+0x2d4>)
 8006e3a:	fba3 2302 	umull	r2, r3, r3, r2
 8006e3e:	095b      	lsrs	r3, r3, #5
 8006e40:	011c      	lsls	r4, r3, #4
 8006e42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e46:	2200      	movs	r2, #0
 8006e48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e4c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006e50:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006e54:	4642      	mov	r2, r8
 8006e56:	464b      	mov	r3, r9
 8006e58:	1891      	adds	r1, r2, r2
 8006e5a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006e5c:	415b      	adcs	r3, r3
 8006e5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e60:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006e64:	4641      	mov	r1, r8
 8006e66:	eb12 0a01 	adds.w	sl, r2, r1
 8006e6a:	4649      	mov	r1, r9
 8006e6c:	eb43 0b01 	adc.w	fp, r3, r1
 8006e70:	f04f 0200 	mov.w	r2, #0
 8006e74:	f04f 0300 	mov.w	r3, #0
 8006e78:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e7c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e84:	4692      	mov	sl, r2
 8006e86:	469b      	mov	fp, r3
 8006e88:	4643      	mov	r3, r8
 8006e8a:	eb1a 0303 	adds.w	r3, sl, r3
 8006e8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e92:	464b      	mov	r3, r9
 8006e94:	eb4b 0303 	adc.w	r3, fp, r3
 8006e98:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ea8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006eac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	18db      	adds	r3, r3, r3
 8006eb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	eb42 0303 	adc.w	r3, r2, r3
 8006ebc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ebe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006ec2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006ec6:	f7f9 fe9f 	bl	8000c08 <__aeabi_uldivmod>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	460b      	mov	r3, r1
 8006ece:	4611      	mov	r1, r2
 8006ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8006fc0 <UART_SetConfig+0x2d4>)
 8006ed2:	fba3 2301 	umull	r2, r3, r3, r1
 8006ed6:	095b      	lsrs	r3, r3, #5
 8006ed8:	2264      	movs	r2, #100	@ 0x64
 8006eda:	fb02 f303 	mul.w	r3, r2, r3
 8006ede:	1acb      	subs	r3, r1, r3
 8006ee0:	00db      	lsls	r3, r3, #3
 8006ee2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006ee6:	4b36      	ldr	r3, [pc, #216]	@ (8006fc0 <UART_SetConfig+0x2d4>)
 8006ee8:	fba3 2302 	umull	r2, r3, r3, r2
 8006eec:	095b      	lsrs	r3, r3, #5
 8006eee:	005b      	lsls	r3, r3, #1
 8006ef0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006ef4:	441c      	add	r4, r3
 8006ef6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006efa:	2200      	movs	r2, #0
 8006efc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f00:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006f04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006f08:	4642      	mov	r2, r8
 8006f0a:	464b      	mov	r3, r9
 8006f0c:	1891      	adds	r1, r2, r2
 8006f0e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006f10:	415b      	adcs	r3, r3
 8006f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006f18:	4641      	mov	r1, r8
 8006f1a:	1851      	adds	r1, r2, r1
 8006f1c:	6339      	str	r1, [r7, #48]	@ 0x30
 8006f1e:	4649      	mov	r1, r9
 8006f20:	414b      	adcs	r3, r1
 8006f22:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f24:	f04f 0200 	mov.w	r2, #0
 8006f28:	f04f 0300 	mov.w	r3, #0
 8006f2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006f30:	4659      	mov	r1, fp
 8006f32:	00cb      	lsls	r3, r1, #3
 8006f34:	4651      	mov	r1, sl
 8006f36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f3a:	4651      	mov	r1, sl
 8006f3c:	00ca      	lsls	r2, r1, #3
 8006f3e:	4610      	mov	r0, r2
 8006f40:	4619      	mov	r1, r3
 8006f42:	4603      	mov	r3, r0
 8006f44:	4642      	mov	r2, r8
 8006f46:	189b      	adds	r3, r3, r2
 8006f48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f4c:	464b      	mov	r3, r9
 8006f4e:	460a      	mov	r2, r1
 8006f50:	eb42 0303 	adc.w	r3, r2, r3
 8006f54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006f64:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006f68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	18db      	adds	r3, r3, r3
 8006f70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f72:	4613      	mov	r3, r2
 8006f74:	eb42 0303 	adc.w	r3, r2, r3
 8006f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006f7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006f82:	f7f9 fe41 	bl	8000c08 <__aeabi_uldivmod>
 8006f86:	4602      	mov	r2, r0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc0 <UART_SetConfig+0x2d4>)
 8006f8c:	fba3 1302 	umull	r1, r3, r3, r2
 8006f90:	095b      	lsrs	r3, r3, #5
 8006f92:	2164      	movs	r1, #100	@ 0x64
 8006f94:	fb01 f303 	mul.w	r3, r1, r3
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	00db      	lsls	r3, r3, #3
 8006f9c:	3332      	adds	r3, #50	@ 0x32
 8006f9e:	4a08      	ldr	r2, [pc, #32]	@ (8006fc0 <UART_SetConfig+0x2d4>)
 8006fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa4:	095b      	lsrs	r3, r3, #5
 8006fa6:	f003 0207 	and.w	r2, r3, #7
 8006faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4422      	add	r2, r4
 8006fb2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006fb4:	e106      	b.n	80071c4 <UART_SetConfig+0x4d8>
 8006fb6:	bf00      	nop
 8006fb8:	40011000 	.word	0x40011000
 8006fbc:	40011400 	.word	0x40011400
 8006fc0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006fc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006fce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006fd2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006fd6:	4642      	mov	r2, r8
 8006fd8:	464b      	mov	r3, r9
 8006fda:	1891      	adds	r1, r2, r2
 8006fdc:	6239      	str	r1, [r7, #32]
 8006fde:	415b      	adcs	r3, r3
 8006fe0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fe2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006fe6:	4641      	mov	r1, r8
 8006fe8:	1854      	adds	r4, r2, r1
 8006fea:	4649      	mov	r1, r9
 8006fec:	eb43 0501 	adc.w	r5, r3, r1
 8006ff0:	f04f 0200 	mov.w	r2, #0
 8006ff4:	f04f 0300 	mov.w	r3, #0
 8006ff8:	00eb      	lsls	r3, r5, #3
 8006ffa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ffe:	00e2      	lsls	r2, r4, #3
 8007000:	4614      	mov	r4, r2
 8007002:	461d      	mov	r5, r3
 8007004:	4643      	mov	r3, r8
 8007006:	18e3      	adds	r3, r4, r3
 8007008:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800700c:	464b      	mov	r3, r9
 800700e:	eb45 0303 	adc.w	r3, r5, r3
 8007012:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007022:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007026:	f04f 0200 	mov.w	r2, #0
 800702a:	f04f 0300 	mov.w	r3, #0
 800702e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007032:	4629      	mov	r1, r5
 8007034:	008b      	lsls	r3, r1, #2
 8007036:	4621      	mov	r1, r4
 8007038:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800703c:	4621      	mov	r1, r4
 800703e:	008a      	lsls	r2, r1, #2
 8007040:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007044:	f7f9 fde0 	bl	8000c08 <__aeabi_uldivmod>
 8007048:	4602      	mov	r2, r0
 800704a:	460b      	mov	r3, r1
 800704c:	4b60      	ldr	r3, [pc, #384]	@ (80071d0 <UART_SetConfig+0x4e4>)
 800704e:	fba3 2302 	umull	r2, r3, r3, r2
 8007052:	095b      	lsrs	r3, r3, #5
 8007054:	011c      	lsls	r4, r3, #4
 8007056:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800705a:	2200      	movs	r2, #0
 800705c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007060:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007064:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007068:	4642      	mov	r2, r8
 800706a:	464b      	mov	r3, r9
 800706c:	1891      	adds	r1, r2, r2
 800706e:	61b9      	str	r1, [r7, #24]
 8007070:	415b      	adcs	r3, r3
 8007072:	61fb      	str	r3, [r7, #28]
 8007074:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007078:	4641      	mov	r1, r8
 800707a:	1851      	adds	r1, r2, r1
 800707c:	6139      	str	r1, [r7, #16]
 800707e:	4649      	mov	r1, r9
 8007080:	414b      	adcs	r3, r1
 8007082:	617b      	str	r3, [r7, #20]
 8007084:	f04f 0200 	mov.w	r2, #0
 8007088:	f04f 0300 	mov.w	r3, #0
 800708c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007090:	4659      	mov	r1, fp
 8007092:	00cb      	lsls	r3, r1, #3
 8007094:	4651      	mov	r1, sl
 8007096:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800709a:	4651      	mov	r1, sl
 800709c:	00ca      	lsls	r2, r1, #3
 800709e:	4610      	mov	r0, r2
 80070a0:	4619      	mov	r1, r3
 80070a2:	4603      	mov	r3, r0
 80070a4:	4642      	mov	r2, r8
 80070a6:	189b      	adds	r3, r3, r2
 80070a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80070ac:	464b      	mov	r3, r9
 80070ae:	460a      	mov	r2, r1
 80070b0:	eb42 0303 	adc.w	r3, r2, r3
 80070b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80070b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80070c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80070c4:	f04f 0200 	mov.w	r2, #0
 80070c8:	f04f 0300 	mov.w	r3, #0
 80070cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80070d0:	4649      	mov	r1, r9
 80070d2:	008b      	lsls	r3, r1, #2
 80070d4:	4641      	mov	r1, r8
 80070d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070da:	4641      	mov	r1, r8
 80070dc:	008a      	lsls	r2, r1, #2
 80070de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80070e2:	f7f9 fd91 	bl	8000c08 <__aeabi_uldivmod>
 80070e6:	4602      	mov	r2, r0
 80070e8:	460b      	mov	r3, r1
 80070ea:	4611      	mov	r1, r2
 80070ec:	4b38      	ldr	r3, [pc, #224]	@ (80071d0 <UART_SetConfig+0x4e4>)
 80070ee:	fba3 2301 	umull	r2, r3, r3, r1
 80070f2:	095b      	lsrs	r3, r3, #5
 80070f4:	2264      	movs	r2, #100	@ 0x64
 80070f6:	fb02 f303 	mul.w	r3, r2, r3
 80070fa:	1acb      	subs	r3, r1, r3
 80070fc:	011b      	lsls	r3, r3, #4
 80070fe:	3332      	adds	r3, #50	@ 0x32
 8007100:	4a33      	ldr	r2, [pc, #204]	@ (80071d0 <UART_SetConfig+0x4e4>)
 8007102:	fba2 2303 	umull	r2, r3, r2, r3
 8007106:	095b      	lsrs	r3, r3, #5
 8007108:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800710c:	441c      	add	r4, r3
 800710e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007112:	2200      	movs	r2, #0
 8007114:	673b      	str	r3, [r7, #112]	@ 0x70
 8007116:	677a      	str	r2, [r7, #116]	@ 0x74
 8007118:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800711c:	4642      	mov	r2, r8
 800711e:	464b      	mov	r3, r9
 8007120:	1891      	adds	r1, r2, r2
 8007122:	60b9      	str	r1, [r7, #8]
 8007124:	415b      	adcs	r3, r3
 8007126:	60fb      	str	r3, [r7, #12]
 8007128:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800712c:	4641      	mov	r1, r8
 800712e:	1851      	adds	r1, r2, r1
 8007130:	6039      	str	r1, [r7, #0]
 8007132:	4649      	mov	r1, r9
 8007134:	414b      	adcs	r3, r1
 8007136:	607b      	str	r3, [r7, #4]
 8007138:	f04f 0200 	mov.w	r2, #0
 800713c:	f04f 0300 	mov.w	r3, #0
 8007140:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007144:	4659      	mov	r1, fp
 8007146:	00cb      	lsls	r3, r1, #3
 8007148:	4651      	mov	r1, sl
 800714a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800714e:	4651      	mov	r1, sl
 8007150:	00ca      	lsls	r2, r1, #3
 8007152:	4610      	mov	r0, r2
 8007154:	4619      	mov	r1, r3
 8007156:	4603      	mov	r3, r0
 8007158:	4642      	mov	r2, r8
 800715a:	189b      	adds	r3, r3, r2
 800715c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800715e:	464b      	mov	r3, r9
 8007160:	460a      	mov	r2, r1
 8007162:	eb42 0303 	adc.w	r3, r2, r3
 8007166:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	663b      	str	r3, [r7, #96]	@ 0x60
 8007172:	667a      	str	r2, [r7, #100]	@ 0x64
 8007174:	f04f 0200 	mov.w	r2, #0
 8007178:	f04f 0300 	mov.w	r3, #0
 800717c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007180:	4649      	mov	r1, r9
 8007182:	008b      	lsls	r3, r1, #2
 8007184:	4641      	mov	r1, r8
 8007186:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800718a:	4641      	mov	r1, r8
 800718c:	008a      	lsls	r2, r1, #2
 800718e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007192:	f7f9 fd39 	bl	8000c08 <__aeabi_uldivmod>
 8007196:	4602      	mov	r2, r0
 8007198:	460b      	mov	r3, r1
 800719a:	4b0d      	ldr	r3, [pc, #52]	@ (80071d0 <UART_SetConfig+0x4e4>)
 800719c:	fba3 1302 	umull	r1, r3, r3, r2
 80071a0:	095b      	lsrs	r3, r3, #5
 80071a2:	2164      	movs	r1, #100	@ 0x64
 80071a4:	fb01 f303 	mul.w	r3, r1, r3
 80071a8:	1ad3      	subs	r3, r2, r3
 80071aa:	011b      	lsls	r3, r3, #4
 80071ac:	3332      	adds	r3, #50	@ 0x32
 80071ae:	4a08      	ldr	r2, [pc, #32]	@ (80071d0 <UART_SetConfig+0x4e4>)
 80071b0:	fba2 2303 	umull	r2, r3, r2, r3
 80071b4:	095b      	lsrs	r3, r3, #5
 80071b6:	f003 020f 	and.w	r2, r3, #15
 80071ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4422      	add	r2, r4
 80071c2:	609a      	str	r2, [r3, #8]
}
 80071c4:	bf00      	nop
 80071c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80071ca:	46bd      	mov	sp, r7
 80071cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071d0:	51eb851f 	.word	0x51eb851f

080071d4 <malloc>:
 80071d4:	4b02      	ldr	r3, [pc, #8]	@ (80071e0 <malloc+0xc>)
 80071d6:	4601      	mov	r1, r0
 80071d8:	6818      	ldr	r0, [r3, #0]
 80071da:	f000 b82d 	b.w	8007238 <_malloc_r>
 80071de:	bf00      	nop
 80071e0:	200002b4 	.word	0x200002b4

080071e4 <free>:
 80071e4:	4b02      	ldr	r3, [pc, #8]	@ (80071f0 <free+0xc>)
 80071e6:	4601      	mov	r1, r0
 80071e8:	6818      	ldr	r0, [r3, #0]
 80071ea:	f001 bdb1 	b.w	8008d50 <_free_r>
 80071ee:	bf00      	nop
 80071f0:	200002b4 	.word	0x200002b4

080071f4 <sbrk_aligned>:
 80071f4:	b570      	push	{r4, r5, r6, lr}
 80071f6:	4e0f      	ldr	r6, [pc, #60]	@ (8007234 <sbrk_aligned+0x40>)
 80071f8:	460c      	mov	r4, r1
 80071fa:	6831      	ldr	r1, [r6, #0]
 80071fc:	4605      	mov	r5, r0
 80071fe:	b911      	cbnz	r1, 8007206 <sbrk_aligned+0x12>
 8007200:	f000 fefc 	bl	8007ffc <_sbrk_r>
 8007204:	6030      	str	r0, [r6, #0]
 8007206:	4621      	mov	r1, r4
 8007208:	4628      	mov	r0, r5
 800720a:	f000 fef7 	bl	8007ffc <_sbrk_r>
 800720e:	1c43      	adds	r3, r0, #1
 8007210:	d103      	bne.n	800721a <sbrk_aligned+0x26>
 8007212:	f04f 34ff 	mov.w	r4, #4294967295
 8007216:	4620      	mov	r0, r4
 8007218:	bd70      	pop	{r4, r5, r6, pc}
 800721a:	1cc4      	adds	r4, r0, #3
 800721c:	f024 0403 	bic.w	r4, r4, #3
 8007220:	42a0      	cmp	r0, r4
 8007222:	d0f8      	beq.n	8007216 <sbrk_aligned+0x22>
 8007224:	1a21      	subs	r1, r4, r0
 8007226:	4628      	mov	r0, r5
 8007228:	f000 fee8 	bl	8007ffc <_sbrk_r>
 800722c:	3001      	adds	r0, #1
 800722e:	d1f2      	bne.n	8007216 <sbrk_aligned+0x22>
 8007230:	e7ef      	b.n	8007212 <sbrk_aligned+0x1e>
 8007232:	bf00      	nop
 8007234:	2000110c 	.word	0x2000110c

08007238 <_malloc_r>:
 8007238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800723c:	1ccd      	adds	r5, r1, #3
 800723e:	f025 0503 	bic.w	r5, r5, #3
 8007242:	3508      	adds	r5, #8
 8007244:	2d0c      	cmp	r5, #12
 8007246:	bf38      	it	cc
 8007248:	250c      	movcc	r5, #12
 800724a:	2d00      	cmp	r5, #0
 800724c:	4606      	mov	r6, r0
 800724e:	db01      	blt.n	8007254 <_malloc_r+0x1c>
 8007250:	42a9      	cmp	r1, r5
 8007252:	d904      	bls.n	800725e <_malloc_r+0x26>
 8007254:	230c      	movs	r3, #12
 8007256:	6033      	str	r3, [r6, #0]
 8007258:	2000      	movs	r0, #0
 800725a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800725e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007334 <_malloc_r+0xfc>
 8007262:	f000 f869 	bl	8007338 <__malloc_lock>
 8007266:	f8d8 3000 	ldr.w	r3, [r8]
 800726a:	461c      	mov	r4, r3
 800726c:	bb44      	cbnz	r4, 80072c0 <_malloc_r+0x88>
 800726e:	4629      	mov	r1, r5
 8007270:	4630      	mov	r0, r6
 8007272:	f7ff ffbf 	bl	80071f4 <sbrk_aligned>
 8007276:	1c43      	adds	r3, r0, #1
 8007278:	4604      	mov	r4, r0
 800727a:	d158      	bne.n	800732e <_malloc_r+0xf6>
 800727c:	f8d8 4000 	ldr.w	r4, [r8]
 8007280:	4627      	mov	r7, r4
 8007282:	2f00      	cmp	r7, #0
 8007284:	d143      	bne.n	800730e <_malloc_r+0xd6>
 8007286:	2c00      	cmp	r4, #0
 8007288:	d04b      	beq.n	8007322 <_malloc_r+0xea>
 800728a:	6823      	ldr	r3, [r4, #0]
 800728c:	4639      	mov	r1, r7
 800728e:	4630      	mov	r0, r6
 8007290:	eb04 0903 	add.w	r9, r4, r3
 8007294:	f000 feb2 	bl	8007ffc <_sbrk_r>
 8007298:	4581      	cmp	r9, r0
 800729a:	d142      	bne.n	8007322 <_malloc_r+0xea>
 800729c:	6821      	ldr	r1, [r4, #0]
 800729e:	1a6d      	subs	r5, r5, r1
 80072a0:	4629      	mov	r1, r5
 80072a2:	4630      	mov	r0, r6
 80072a4:	f7ff ffa6 	bl	80071f4 <sbrk_aligned>
 80072a8:	3001      	adds	r0, #1
 80072aa:	d03a      	beq.n	8007322 <_malloc_r+0xea>
 80072ac:	6823      	ldr	r3, [r4, #0]
 80072ae:	442b      	add	r3, r5
 80072b0:	6023      	str	r3, [r4, #0]
 80072b2:	f8d8 3000 	ldr.w	r3, [r8]
 80072b6:	685a      	ldr	r2, [r3, #4]
 80072b8:	bb62      	cbnz	r2, 8007314 <_malloc_r+0xdc>
 80072ba:	f8c8 7000 	str.w	r7, [r8]
 80072be:	e00f      	b.n	80072e0 <_malloc_r+0xa8>
 80072c0:	6822      	ldr	r2, [r4, #0]
 80072c2:	1b52      	subs	r2, r2, r5
 80072c4:	d420      	bmi.n	8007308 <_malloc_r+0xd0>
 80072c6:	2a0b      	cmp	r2, #11
 80072c8:	d917      	bls.n	80072fa <_malloc_r+0xc2>
 80072ca:	1961      	adds	r1, r4, r5
 80072cc:	42a3      	cmp	r3, r4
 80072ce:	6025      	str	r5, [r4, #0]
 80072d0:	bf18      	it	ne
 80072d2:	6059      	strne	r1, [r3, #4]
 80072d4:	6863      	ldr	r3, [r4, #4]
 80072d6:	bf08      	it	eq
 80072d8:	f8c8 1000 	streq.w	r1, [r8]
 80072dc:	5162      	str	r2, [r4, r5]
 80072de:	604b      	str	r3, [r1, #4]
 80072e0:	4630      	mov	r0, r6
 80072e2:	f000 f82f 	bl	8007344 <__malloc_unlock>
 80072e6:	f104 000b 	add.w	r0, r4, #11
 80072ea:	1d23      	adds	r3, r4, #4
 80072ec:	f020 0007 	bic.w	r0, r0, #7
 80072f0:	1ac2      	subs	r2, r0, r3
 80072f2:	bf1c      	itt	ne
 80072f4:	1a1b      	subne	r3, r3, r0
 80072f6:	50a3      	strne	r3, [r4, r2]
 80072f8:	e7af      	b.n	800725a <_malloc_r+0x22>
 80072fa:	6862      	ldr	r2, [r4, #4]
 80072fc:	42a3      	cmp	r3, r4
 80072fe:	bf0c      	ite	eq
 8007300:	f8c8 2000 	streq.w	r2, [r8]
 8007304:	605a      	strne	r2, [r3, #4]
 8007306:	e7eb      	b.n	80072e0 <_malloc_r+0xa8>
 8007308:	4623      	mov	r3, r4
 800730a:	6864      	ldr	r4, [r4, #4]
 800730c:	e7ae      	b.n	800726c <_malloc_r+0x34>
 800730e:	463c      	mov	r4, r7
 8007310:	687f      	ldr	r7, [r7, #4]
 8007312:	e7b6      	b.n	8007282 <_malloc_r+0x4a>
 8007314:	461a      	mov	r2, r3
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	42a3      	cmp	r3, r4
 800731a:	d1fb      	bne.n	8007314 <_malloc_r+0xdc>
 800731c:	2300      	movs	r3, #0
 800731e:	6053      	str	r3, [r2, #4]
 8007320:	e7de      	b.n	80072e0 <_malloc_r+0xa8>
 8007322:	230c      	movs	r3, #12
 8007324:	6033      	str	r3, [r6, #0]
 8007326:	4630      	mov	r0, r6
 8007328:	f000 f80c 	bl	8007344 <__malloc_unlock>
 800732c:	e794      	b.n	8007258 <_malloc_r+0x20>
 800732e:	6005      	str	r5, [r0, #0]
 8007330:	e7d6      	b.n	80072e0 <_malloc_r+0xa8>
 8007332:	bf00      	nop
 8007334:	20001110 	.word	0x20001110

08007338 <__malloc_lock>:
 8007338:	4801      	ldr	r0, [pc, #4]	@ (8007340 <__malloc_lock+0x8>)
 800733a:	f000 beac 	b.w	8008096 <__retarget_lock_acquire_recursive>
 800733e:	bf00      	nop
 8007340:	20001254 	.word	0x20001254

08007344 <__malloc_unlock>:
 8007344:	4801      	ldr	r0, [pc, #4]	@ (800734c <__malloc_unlock+0x8>)
 8007346:	f000 bea7 	b.w	8008098 <__retarget_lock_release_recursive>
 800734a:	bf00      	nop
 800734c:	20001254 	.word	0x20001254

08007350 <_strtoul_l.constprop.0>:
 8007350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007354:	4e34      	ldr	r6, [pc, #208]	@ (8007428 <_strtoul_l.constprop.0+0xd8>)
 8007356:	4686      	mov	lr, r0
 8007358:	460d      	mov	r5, r1
 800735a:	4628      	mov	r0, r5
 800735c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007360:	5d37      	ldrb	r7, [r6, r4]
 8007362:	f017 0708 	ands.w	r7, r7, #8
 8007366:	d1f8      	bne.n	800735a <_strtoul_l.constprop.0+0xa>
 8007368:	2c2d      	cmp	r4, #45	@ 0x2d
 800736a:	d12f      	bne.n	80073cc <_strtoul_l.constprop.0+0x7c>
 800736c:	782c      	ldrb	r4, [r5, #0]
 800736e:	2701      	movs	r7, #1
 8007370:	1c85      	adds	r5, r0, #2
 8007372:	f033 0010 	bics.w	r0, r3, #16
 8007376:	d109      	bne.n	800738c <_strtoul_l.constprop.0+0x3c>
 8007378:	2c30      	cmp	r4, #48	@ 0x30
 800737a:	d12c      	bne.n	80073d6 <_strtoul_l.constprop.0+0x86>
 800737c:	7828      	ldrb	r0, [r5, #0]
 800737e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007382:	2858      	cmp	r0, #88	@ 0x58
 8007384:	d127      	bne.n	80073d6 <_strtoul_l.constprop.0+0x86>
 8007386:	786c      	ldrb	r4, [r5, #1]
 8007388:	2310      	movs	r3, #16
 800738a:	3502      	adds	r5, #2
 800738c:	f04f 38ff 	mov.w	r8, #4294967295
 8007390:	2600      	movs	r6, #0
 8007392:	fbb8 f8f3 	udiv	r8, r8, r3
 8007396:	fb03 f908 	mul.w	r9, r3, r8
 800739a:	ea6f 0909 	mvn.w	r9, r9
 800739e:	4630      	mov	r0, r6
 80073a0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80073a4:	f1bc 0f09 	cmp.w	ip, #9
 80073a8:	d81c      	bhi.n	80073e4 <_strtoul_l.constprop.0+0x94>
 80073aa:	4664      	mov	r4, ip
 80073ac:	42a3      	cmp	r3, r4
 80073ae:	dd2a      	ble.n	8007406 <_strtoul_l.constprop.0+0xb6>
 80073b0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80073b4:	d007      	beq.n	80073c6 <_strtoul_l.constprop.0+0x76>
 80073b6:	4580      	cmp	r8, r0
 80073b8:	d322      	bcc.n	8007400 <_strtoul_l.constprop.0+0xb0>
 80073ba:	d101      	bne.n	80073c0 <_strtoul_l.constprop.0+0x70>
 80073bc:	45a1      	cmp	r9, r4
 80073be:	db1f      	blt.n	8007400 <_strtoul_l.constprop.0+0xb0>
 80073c0:	fb00 4003 	mla	r0, r0, r3, r4
 80073c4:	2601      	movs	r6, #1
 80073c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80073ca:	e7e9      	b.n	80073a0 <_strtoul_l.constprop.0+0x50>
 80073cc:	2c2b      	cmp	r4, #43	@ 0x2b
 80073ce:	bf04      	itt	eq
 80073d0:	782c      	ldrbeq	r4, [r5, #0]
 80073d2:	1c85      	addeq	r5, r0, #2
 80073d4:	e7cd      	b.n	8007372 <_strtoul_l.constprop.0+0x22>
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1d8      	bne.n	800738c <_strtoul_l.constprop.0+0x3c>
 80073da:	2c30      	cmp	r4, #48	@ 0x30
 80073dc:	bf0c      	ite	eq
 80073de:	2308      	moveq	r3, #8
 80073e0:	230a      	movne	r3, #10
 80073e2:	e7d3      	b.n	800738c <_strtoul_l.constprop.0+0x3c>
 80073e4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80073e8:	f1bc 0f19 	cmp.w	ip, #25
 80073ec:	d801      	bhi.n	80073f2 <_strtoul_l.constprop.0+0xa2>
 80073ee:	3c37      	subs	r4, #55	@ 0x37
 80073f0:	e7dc      	b.n	80073ac <_strtoul_l.constprop.0+0x5c>
 80073f2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80073f6:	f1bc 0f19 	cmp.w	ip, #25
 80073fa:	d804      	bhi.n	8007406 <_strtoul_l.constprop.0+0xb6>
 80073fc:	3c57      	subs	r4, #87	@ 0x57
 80073fe:	e7d5      	b.n	80073ac <_strtoul_l.constprop.0+0x5c>
 8007400:	f04f 36ff 	mov.w	r6, #4294967295
 8007404:	e7df      	b.n	80073c6 <_strtoul_l.constprop.0+0x76>
 8007406:	1c73      	adds	r3, r6, #1
 8007408:	d106      	bne.n	8007418 <_strtoul_l.constprop.0+0xc8>
 800740a:	2322      	movs	r3, #34	@ 0x22
 800740c:	f8ce 3000 	str.w	r3, [lr]
 8007410:	4630      	mov	r0, r6
 8007412:	b932      	cbnz	r2, 8007422 <_strtoul_l.constprop.0+0xd2>
 8007414:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007418:	b107      	cbz	r7, 800741c <_strtoul_l.constprop.0+0xcc>
 800741a:	4240      	negs	r0, r0
 800741c:	2a00      	cmp	r2, #0
 800741e:	d0f9      	beq.n	8007414 <_strtoul_l.constprop.0+0xc4>
 8007420:	b106      	cbz	r6, 8007424 <_strtoul_l.constprop.0+0xd4>
 8007422:	1e69      	subs	r1, r5, #1
 8007424:	6011      	str	r1, [r2, #0]
 8007426:	e7f5      	b.n	8007414 <_strtoul_l.constprop.0+0xc4>
 8007428:	0800a145 	.word	0x0800a145

0800742c <strtoul>:
 800742c:	4613      	mov	r3, r2
 800742e:	460a      	mov	r2, r1
 8007430:	4601      	mov	r1, r0
 8007432:	4802      	ldr	r0, [pc, #8]	@ (800743c <strtoul+0x10>)
 8007434:	6800      	ldr	r0, [r0, #0]
 8007436:	f7ff bf8b 	b.w	8007350 <_strtoul_l.constprop.0>
 800743a:	bf00      	nop
 800743c:	200002b4 	.word	0x200002b4

08007440 <__cvt>:
 8007440:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007444:	ec57 6b10 	vmov	r6, r7, d0
 8007448:	2f00      	cmp	r7, #0
 800744a:	460c      	mov	r4, r1
 800744c:	4619      	mov	r1, r3
 800744e:	463b      	mov	r3, r7
 8007450:	bfbb      	ittet	lt
 8007452:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007456:	461f      	movlt	r7, r3
 8007458:	2300      	movge	r3, #0
 800745a:	232d      	movlt	r3, #45	@ 0x2d
 800745c:	700b      	strb	r3, [r1, #0]
 800745e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007460:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007464:	4691      	mov	r9, r2
 8007466:	f023 0820 	bic.w	r8, r3, #32
 800746a:	bfbc      	itt	lt
 800746c:	4632      	movlt	r2, r6
 800746e:	4616      	movlt	r6, r2
 8007470:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007474:	d005      	beq.n	8007482 <__cvt+0x42>
 8007476:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800747a:	d100      	bne.n	800747e <__cvt+0x3e>
 800747c:	3401      	adds	r4, #1
 800747e:	2102      	movs	r1, #2
 8007480:	e000      	b.n	8007484 <__cvt+0x44>
 8007482:	2103      	movs	r1, #3
 8007484:	ab03      	add	r3, sp, #12
 8007486:	9301      	str	r3, [sp, #4]
 8007488:	ab02      	add	r3, sp, #8
 800748a:	9300      	str	r3, [sp, #0]
 800748c:	ec47 6b10 	vmov	d0, r6, r7
 8007490:	4653      	mov	r3, sl
 8007492:	4622      	mov	r2, r4
 8007494:	f000 fe98 	bl	80081c8 <_dtoa_r>
 8007498:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800749c:	4605      	mov	r5, r0
 800749e:	d119      	bne.n	80074d4 <__cvt+0x94>
 80074a0:	f019 0f01 	tst.w	r9, #1
 80074a4:	d00e      	beq.n	80074c4 <__cvt+0x84>
 80074a6:	eb00 0904 	add.w	r9, r0, r4
 80074aa:	2200      	movs	r2, #0
 80074ac:	2300      	movs	r3, #0
 80074ae:	4630      	mov	r0, r6
 80074b0:	4639      	mov	r1, r7
 80074b2:	f7f9 fb39 	bl	8000b28 <__aeabi_dcmpeq>
 80074b6:	b108      	cbz	r0, 80074bc <__cvt+0x7c>
 80074b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80074bc:	2230      	movs	r2, #48	@ 0x30
 80074be:	9b03      	ldr	r3, [sp, #12]
 80074c0:	454b      	cmp	r3, r9
 80074c2:	d31e      	bcc.n	8007502 <__cvt+0xc2>
 80074c4:	9b03      	ldr	r3, [sp, #12]
 80074c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074c8:	1b5b      	subs	r3, r3, r5
 80074ca:	4628      	mov	r0, r5
 80074cc:	6013      	str	r3, [r2, #0]
 80074ce:	b004      	add	sp, #16
 80074d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80074d8:	eb00 0904 	add.w	r9, r0, r4
 80074dc:	d1e5      	bne.n	80074aa <__cvt+0x6a>
 80074de:	7803      	ldrb	r3, [r0, #0]
 80074e0:	2b30      	cmp	r3, #48	@ 0x30
 80074e2:	d10a      	bne.n	80074fa <__cvt+0xba>
 80074e4:	2200      	movs	r2, #0
 80074e6:	2300      	movs	r3, #0
 80074e8:	4630      	mov	r0, r6
 80074ea:	4639      	mov	r1, r7
 80074ec:	f7f9 fb1c 	bl	8000b28 <__aeabi_dcmpeq>
 80074f0:	b918      	cbnz	r0, 80074fa <__cvt+0xba>
 80074f2:	f1c4 0401 	rsb	r4, r4, #1
 80074f6:	f8ca 4000 	str.w	r4, [sl]
 80074fa:	f8da 3000 	ldr.w	r3, [sl]
 80074fe:	4499      	add	r9, r3
 8007500:	e7d3      	b.n	80074aa <__cvt+0x6a>
 8007502:	1c59      	adds	r1, r3, #1
 8007504:	9103      	str	r1, [sp, #12]
 8007506:	701a      	strb	r2, [r3, #0]
 8007508:	e7d9      	b.n	80074be <__cvt+0x7e>

0800750a <__exponent>:
 800750a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800750c:	2900      	cmp	r1, #0
 800750e:	bfba      	itte	lt
 8007510:	4249      	neglt	r1, r1
 8007512:	232d      	movlt	r3, #45	@ 0x2d
 8007514:	232b      	movge	r3, #43	@ 0x2b
 8007516:	2909      	cmp	r1, #9
 8007518:	7002      	strb	r2, [r0, #0]
 800751a:	7043      	strb	r3, [r0, #1]
 800751c:	dd29      	ble.n	8007572 <__exponent+0x68>
 800751e:	f10d 0307 	add.w	r3, sp, #7
 8007522:	461d      	mov	r5, r3
 8007524:	270a      	movs	r7, #10
 8007526:	461a      	mov	r2, r3
 8007528:	fbb1 f6f7 	udiv	r6, r1, r7
 800752c:	fb07 1416 	mls	r4, r7, r6, r1
 8007530:	3430      	adds	r4, #48	@ 0x30
 8007532:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007536:	460c      	mov	r4, r1
 8007538:	2c63      	cmp	r4, #99	@ 0x63
 800753a:	f103 33ff 	add.w	r3, r3, #4294967295
 800753e:	4631      	mov	r1, r6
 8007540:	dcf1      	bgt.n	8007526 <__exponent+0x1c>
 8007542:	3130      	adds	r1, #48	@ 0x30
 8007544:	1e94      	subs	r4, r2, #2
 8007546:	f803 1c01 	strb.w	r1, [r3, #-1]
 800754a:	1c41      	adds	r1, r0, #1
 800754c:	4623      	mov	r3, r4
 800754e:	42ab      	cmp	r3, r5
 8007550:	d30a      	bcc.n	8007568 <__exponent+0x5e>
 8007552:	f10d 0309 	add.w	r3, sp, #9
 8007556:	1a9b      	subs	r3, r3, r2
 8007558:	42ac      	cmp	r4, r5
 800755a:	bf88      	it	hi
 800755c:	2300      	movhi	r3, #0
 800755e:	3302      	adds	r3, #2
 8007560:	4403      	add	r3, r0
 8007562:	1a18      	subs	r0, r3, r0
 8007564:	b003      	add	sp, #12
 8007566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007568:	f813 6b01 	ldrb.w	r6, [r3], #1
 800756c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007570:	e7ed      	b.n	800754e <__exponent+0x44>
 8007572:	2330      	movs	r3, #48	@ 0x30
 8007574:	3130      	adds	r1, #48	@ 0x30
 8007576:	7083      	strb	r3, [r0, #2]
 8007578:	70c1      	strb	r1, [r0, #3]
 800757a:	1d03      	adds	r3, r0, #4
 800757c:	e7f1      	b.n	8007562 <__exponent+0x58>
	...

08007580 <_printf_float>:
 8007580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007584:	b08d      	sub	sp, #52	@ 0x34
 8007586:	460c      	mov	r4, r1
 8007588:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800758c:	4616      	mov	r6, r2
 800758e:	461f      	mov	r7, r3
 8007590:	4605      	mov	r5, r0
 8007592:	f000 fcfb 	bl	8007f8c <_localeconv_r>
 8007596:	6803      	ldr	r3, [r0, #0]
 8007598:	9304      	str	r3, [sp, #16]
 800759a:	4618      	mov	r0, r3
 800759c:	f7f8 fe98 	bl	80002d0 <strlen>
 80075a0:	2300      	movs	r3, #0
 80075a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80075a4:	f8d8 3000 	ldr.w	r3, [r8]
 80075a8:	9005      	str	r0, [sp, #20]
 80075aa:	3307      	adds	r3, #7
 80075ac:	f023 0307 	bic.w	r3, r3, #7
 80075b0:	f103 0208 	add.w	r2, r3, #8
 80075b4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80075b8:	f8d4 b000 	ldr.w	fp, [r4]
 80075bc:	f8c8 2000 	str.w	r2, [r8]
 80075c0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075c4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80075c8:	9307      	str	r3, [sp, #28]
 80075ca:	f8cd 8018 	str.w	r8, [sp, #24]
 80075ce:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80075d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075d6:	4b9c      	ldr	r3, [pc, #624]	@ (8007848 <_printf_float+0x2c8>)
 80075d8:	f04f 32ff 	mov.w	r2, #4294967295
 80075dc:	f7f9 fad6 	bl	8000b8c <__aeabi_dcmpun>
 80075e0:	bb70      	cbnz	r0, 8007640 <_printf_float+0xc0>
 80075e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075e6:	4b98      	ldr	r3, [pc, #608]	@ (8007848 <_printf_float+0x2c8>)
 80075e8:	f04f 32ff 	mov.w	r2, #4294967295
 80075ec:	f7f9 fab0 	bl	8000b50 <__aeabi_dcmple>
 80075f0:	bb30      	cbnz	r0, 8007640 <_printf_float+0xc0>
 80075f2:	2200      	movs	r2, #0
 80075f4:	2300      	movs	r3, #0
 80075f6:	4640      	mov	r0, r8
 80075f8:	4649      	mov	r1, r9
 80075fa:	f7f9 fa9f 	bl	8000b3c <__aeabi_dcmplt>
 80075fe:	b110      	cbz	r0, 8007606 <_printf_float+0x86>
 8007600:	232d      	movs	r3, #45	@ 0x2d
 8007602:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007606:	4a91      	ldr	r2, [pc, #580]	@ (800784c <_printf_float+0x2cc>)
 8007608:	4b91      	ldr	r3, [pc, #580]	@ (8007850 <_printf_float+0x2d0>)
 800760a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800760e:	bf94      	ite	ls
 8007610:	4690      	movls	r8, r2
 8007612:	4698      	movhi	r8, r3
 8007614:	2303      	movs	r3, #3
 8007616:	6123      	str	r3, [r4, #16]
 8007618:	f02b 0304 	bic.w	r3, fp, #4
 800761c:	6023      	str	r3, [r4, #0]
 800761e:	f04f 0900 	mov.w	r9, #0
 8007622:	9700      	str	r7, [sp, #0]
 8007624:	4633      	mov	r3, r6
 8007626:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007628:	4621      	mov	r1, r4
 800762a:	4628      	mov	r0, r5
 800762c:	f000 f9d2 	bl	80079d4 <_printf_common>
 8007630:	3001      	adds	r0, #1
 8007632:	f040 808d 	bne.w	8007750 <_printf_float+0x1d0>
 8007636:	f04f 30ff 	mov.w	r0, #4294967295
 800763a:	b00d      	add	sp, #52	@ 0x34
 800763c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007640:	4642      	mov	r2, r8
 8007642:	464b      	mov	r3, r9
 8007644:	4640      	mov	r0, r8
 8007646:	4649      	mov	r1, r9
 8007648:	f7f9 faa0 	bl	8000b8c <__aeabi_dcmpun>
 800764c:	b140      	cbz	r0, 8007660 <_printf_float+0xe0>
 800764e:	464b      	mov	r3, r9
 8007650:	2b00      	cmp	r3, #0
 8007652:	bfbc      	itt	lt
 8007654:	232d      	movlt	r3, #45	@ 0x2d
 8007656:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800765a:	4a7e      	ldr	r2, [pc, #504]	@ (8007854 <_printf_float+0x2d4>)
 800765c:	4b7e      	ldr	r3, [pc, #504]	@ (8007858 <_printf_float+0x2d8>)
 800765e:	e7d4      	b.n	800760a <_printf_float+0x8a>
 8007660:	6863      	ldr	r3, [r4, #4]
 8007662:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007666:	9206      	str	r2, [sp, #24]
 8007668:	1c5a      	adds	r2, r3, #1
 800766a:	d13b      	bne.n	80076e4 <_printf_float+0x164>
 800766c:	2306      	movs	r3, #6
 800766e:	6063      	str	r3, [r4, #4]
 8007670:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007674:	2300      	movs	r3, #0
 8007676:	6022      	str	r2, [r4, #0]
 8007678:	9303      	str	r3, [sp, #12]
 800767a:	ab0a      	add	r3, sp, #40	@ 0x28
 800767c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007680:	ab09      	add	r3, sp, #36	@ 0x24
 8007682:	9300      	str	r3, [sp, #0]
 8007684:	6861      	ldr	r1, [r4, #4]
 8007686:	ec49 8b10 	vmov	d0, r8, r9
 800768a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800768e:	4628      	mov	r0, r5
 8007690:	f7ff fed6 	bl	8007440 <__cvt>
 8007694:	9b06      	ldr	r3, [sp, #24]
 8007696:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007698:	2b47      	cmp	r3, #71	@ 0x47
 800769a:	4680      	mov	r8, r0
 800769c:	d129      	bne.n	80076f2 <_printf_float+0x172>
 800769e:	1cc8      	adds	r0, r1, #3
 80076a0:	db02      	blt.n	80076a8 <_printf_float+0x128>
 80076a2:	6863      	ldr	r3, [r4, #4]
 80076a4:	4299      	cmp	r1, r3
 80076a6:	dd41      	ble.n	800772c <_printf_float+0x1ac>
 80076a8:	f1aa 0a02 	sub.w	sl, sl, #2
 80076ac:	fa5f fa8a 	uxtb.w	sl, sl
 80076b0:	3901      	subs	r1, #1
 80076b2:	4652      	mov	r2, sl
 80076b4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80076b8:	9109      	str	r1, [sp, #36]	@ 0x24
 80076ba:	f7ff ff26 	bl	800750a <__exponent>
 80076be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076c0:	1813      	adds	r3, r2, r0
 80076c2:	2a01      	cmp	r2, #1
 80076c4:	4681      	mov	r9, r0
 80076c6:	6123      	str	r3, [r4, #16]
 80076c8:	dc02      	bgt.n	80076d0 <_printf_float+0x150>
 80076ca:	6822      	ldr	r2, [r4, #0]
 80076cc:	07d2      	lsls	r2, r2, #31
 80076ce:	d501      	bpl.n	80076d4 <_printf_float+0x154>
 80076d0:	3301      	adds	r3, #1
 80076d2:	6123      	str	r3, [r4, #16]
 80076d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d0a2      	beq.n	8007622 <_printf_float+0xa2>
 80076dc:	232d      	movs	r3, #45	@ 0x2d
 80076de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076e2:	e79e      	b.n	8007622 <_printf_float+0xa2>
 80076e4:	9a06      	ldr	r2, [sp, #24]
 80076e6:	2a47      	cmp	r2, #71	@ 0x47
 80076e8:	d1c2      	bne.n	8007670 <_printf_float+0xf0>
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1c0      	bne.n	8007670 <_printf_float+0xf0>
 80076ee:	2301      	movs	r3, #1
 80076f0:	e7bd      	b.n	800766e <_printf_float+0xee>
 80076f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80076f6:	d9db      	bls.n	80076b0 <_printf_float+0x130>
 80076f8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80076fc:	d118      	bne.n	8007730 <_printf_float+0x1b0>
 80076fe:	2900      	cmp	r1, #0
 8007700:	6863      	ldr	r3, [r4, #4]
 8007702:	dd0b      	ble.n	800771c <_printf_float+0x19c>
 8007704:	6121      	str	r1, [r4, #16]
 8007706:	b913      	cbnz	r3, 800770e <_printf_float+0x18e>
 8007708:	6822      	ldr	r2, [r4, #0]
 800770a:	07d0      	lsls	r0, r2, #31
 800770c:	d502      	bpl.n	8007714 <_printf_float+0x194>
 800770e:	3301      	adds	r3, #1
 8007710:	440b      	add	r3, r1
 8007712:	6123      	str	r3, [r4, #16]
 8007714:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007716:	f04f 0900 	mov.w	r9, #0
 800771a:	e7db      	b.n	80076d4 <_printf_float+0x154>
 800771c:	b913      	cbnz	r3, 8007724 <_printf_float+0x1a4>
 800771e:	6822      	ldr	r2, [r4, #0]
 8007720:	07d2      	lsls	r2, r2, #31
 8007722:	d501      	bpl.n	8007728 <_printf_float+0x1a8>
 8007724:	3302      	adds	r3, #2
 8007726:	e7f4      	b.n	8007712 <_printf_float+0x192>
 8007728:	2301      	movs	r3, #1
 800772a:	e7f2      	b.n	8007712 <_printf_float+0x192>
 800772c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007730:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007732:	4299      	cmp	r1, r3
 8007734:	db05      	blt.n	8007742 <_printf_float+0x1c2>
 8007736:	6823      	ldr	r3, [r4, #0]
 8007738:	6121      	str	r1, [r4, #16]
 800773a:	07d8      	lsls	r0, r3, #31
 800773c:	d5ea      	bpl.n	8007714 <_printf_float+0x194>
 800773e:	1c4b      	adds	r3, r1, #1
 8007740:	e7e7      	b.n	8007712 <_printf_float+0x192>
 8007742:	2900      	cmp	r1, #0
 8007744:	bfd4      	ite	le
 8007746:	f1c1 0202 	rsble	r2, r1, #2
 800774a:	2201      	movgt	r2, #1
 800774c:	4413      	add	r3, r2
 800774e:	e7e0      	b.n	8007712 <_printf_float+0x192>
 8007750:	6823      	ldr	r3, [r4, #0]
 8007752:	055a      	lsls	r2, r3, #21
 8007754:	d407      	bmi.n	8007766 <_printf_float+0x1e6>
 8007756:	6923      	ldr	r3, [r4, #16]
 8007758:	4642      	mov	r2, r8
 800775a:	4631      	mov	r1, r6
 800775c:	4628      	mov	r0, r5
 800775e:	47b8      	blx	r7
 8007760:	3001      	adds	r0, #1
 8007762:	d12b      	bne.n	80077bc <_printf_float+0x23c>
 8007764:	e767      	b.n	8007636 <_printf_float+0xb6>
 8007766:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800776a:	f240 80dd 	bls.w	8007928 <_printf_float+0x3a8>
 800776e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007772:	2200      	movs	r2, #0
 8007774:	2300      	movs	r3, #0
 8007776:	f7f9 f9d7 	bl	8000b28 <__aeabi_dcmpeq>
 800777a:	2800      	cmp	r0, #0
 800777c:	d033      	beq.n	80077e6 <_printf_float+0x266>
 800777e:	4a37      	ldr	r2, [pc, #220]	@ (800785c <_printf_float+0x2dc>)
 8007780:	2301      	movs	r3, #1
 8007782:	4631      	mov	r1, r6
 8007784:	4628      	mov	r0, r5
 8007786:	47b8      	blx	r7
 8007788:	3001      	adds	r0, #1
 800778a:	f43f af54 	beq.w	8007636 <_printf_float+0xb6>
 800778e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007792:	4543      	cmp	r3, r8
 8007794:	db02      	blt.n	800779c <_printf_float+0x21c>
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	07d8      	lsls	r0, r3, #31
 800779a:	d50f      	bpl.n	80077bc <_printf_float+0x23c>
 800779c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077a0:	4631      	mov	r1, r6
 80077a2:	4628      	mov	r0, r5
 80077a4:	47b8      	blx	r7
 80077a6:	3001      	adds	r0, #1
 80077a8:	f43f af45 	beq.w	8007636 <_printf_float+0xb6>
 80077ac:	f04f 0900 	mov.w	r9, #0
 80077b0:	f108 38ff 	add.w	r8, r8, #4294967295
 80077b4:	f104 0a1a 	add.w	sl, r4, #26
 80077b8:	45c8      	cmp	r8, r9
 80077ba:	dc09      	bgt.n	80077d0 <_printf_float+0x250>
 80077bc:	6823      	ldr	r3, [r4, #0]
 80077be:	079b      	lsls	r3, r3, #30
 80077c0:	f100 8103 	bmi.w	80079ca <_printf_float+0x44a>
 80077c4:	68e0      	ldr	r0, [r4, #12]
 80077c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077c8:	4298      	cmp	r0, r3
 80077ca:	bfb8      	it	lt
 80077cc:	4618      	movlt	r0, r3
 80077ce:	e734      	b.n	800763a <_printf_float+0xba>
 80077d0:	2301      	movs	r3, #1
 80077d2:	4652      	mov	r2, sl
 80077d4:	4631      	mov	r1, r6
 80077d6:	4628      	mov	r0, r5
 80077d8:	47b8      	blx	r7
 80077da:	3001      	adds	r0, #1
 80077dc:	f43f af2b 	beq.w	8007636 <_printf_float+0xb6>
 80077e0:	f109 0901 	add.w	r9, r9, #1
 80077e4:	e7e8      	b.n	80077b8 <_printf_float+0x238>
 80077e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	dc39      	bgt.n	8007860 <_printf_float+0x2e0>
 80077ec:	4a1b      	ldr	r2, [pc, #108]	@ (800785c <_printf_float+0x2dc>)
 80077ee:	2301      	movs	r3, #1
 80077f0:	4631      	mov	r1, r6
 80077f2:	4628      	mov	r0, r5
 80077f4:	47b8      	blx	r7
 80077f6:	3001      	adds	r0, #1
 80077f8:	f43f af1d 	beq.w	8007636 <_printf_float+0xb6>
 80077fc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007800:	ea59 0303 	orrs.w	r3, r9, r3
 8007804:	d102      	bne.n	800780c <_printf_float+0x28c>
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	07d9      	lsls	r1, r3, #31
 800780a:	d5d7      	bpl.n	80077bc <_printf_float+0x23c>
 800780c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007810:	4631      	mov	r1, r6
 8007812:	4628      	mov	r0, r5
 8007814:	47b8      	blx	r7
 8007816:	3001      	adds	r0, #1
 8007818:	f43f af0d 	beq.w	8007636 <_printf_float+0xb6>
 800781c:	f04f 0a00 	mov.w	sl, #0
 8007820:	f104 0b1a 	add.w	fp, r4, #26
 8007824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007826:	425b      	negs	r3, r3
 8007828:	4553      	cmp	r3, sl
 800782a:	dc01      	bgt.n	8007830 <_printf_float+0x2b0>
 800782c:	464b      	mov	r3, r9
 800782e:	e793      	b.n	8007758 <_printf_float+0x1d8>
 8007830:	2301      	movs	r3, #1
 8007832:	465a      	mov	r2, fp
 8007834:	4631      	mov	r1, r6
 8007836:	4628      	mov	r0, r5
 8007838:	47b8      	blx	r7
 800783a:	3001      	adds	r0, #1
 800783c:	f43f aefb 	beq.w	8007636 <_printf_float+0xb6>
 8007840:	f10a 0a01 	add.w	sl, sl, #1
 8007844:	e7ee      	b.n	8007824 <_printf_float+0x2a4>
 8007846:	bf00      	nop
 8007848:	7fefffff 	.word	0x7fefffff
 800784c:	0800a245 	.word	0x0800a245
 8007850:	0800a249 	.word	0x0800a249
 8007854:	0800a24d 	.word	0x0800a24d
 8007858:	0800a251 	.word	0x0800a251
 800785c:	0800a255 	.word	0x0800a255
 8007860:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007862:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007866:	4553      	cmp	r3, sl
 8007868:	bfa8      	it	ge
 800786a:	4653      	movge	r3, sl
 800786c:	2b00      	cmp	r3, #0
 800786e:	4699      	mov	r9, r3
 8007870:	dc36      	bgt.n	80078e0 <_printf_float+0x360>
 8007872:	f04f 0b00 	mov.w	fp, #0
 8007876:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800787a:	f104 021a 	add.w	r2, r4, #26
 800787e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007880:	9306      	str	r3, [sp, #24]
 8007882:	eba3 0309 	sub.w	r3, r3, r9
 8007886:	455b      	cmp	r3, fp
 8007888:	dc31      	bgt.n	80078ee <_printf_float+0x36e>
 800788a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800788c:	459a      	cmp	sl, r3
 800788e:	dc3a      	bgt.n	8007906 <_printf_float+0x386>
 8007890:	6823      	ldr	r3, [r4, #0]
 8007892:	07da      	lsls	r2, r3, #31
 8007894:	d437      	bmi.n	8007906 <_printf_float+0x386>
 8007896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007898:	ebaa 0903 	sub.w	r9, sl, r3
 800789c:	9b06      	ldr	r3, [sp, #24]
 800789e:	ebaa 0303 	sub.w	r3, sl, r3
 80078a2:	4599      	cmp	r9, r3
 80078a4:	bfa8      	it	ge
 80078a6:	4699      	movge	r9, r3
 80078a8:	f1b9 0f00 	cmp.w	r9, #0
 80078ac:	dc33      	bgt.n	8007916 <_printf_float+0x396>
 80078ae:	f04f 0800 	mov.w	r8, #0
 80078b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078b6:	f104 0b1a 	add.w	fp, r4, #26
 80078ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078bc:	ebaa 0303 	sub.w	r3, sl, r3
 80078c0:	eba3 0309 	sub.w	r3, r3, r9
 80078c4:	4543      	cmp	r3, r8
 80078c6:	f77f af79 	ble.w	80077bc <_printf_float+0x23c>
 80078ca:	2301      	movs	r3, #1
 80078cc:	465a      	mov	r2, fp
 80078ce:	4631      	mov	r1, r6
 80078d0:	4628      	mov	r0, r5
 80078d2:	47b8      	blx	r7
 80078d4:	3001      	adds	r0, #1
 80078d6:	f43f aeae 	beq.w	8007636 <_printf_float+0xb6>
 80078da:	f108 0801 	add.w	r8, r8, #1
 80078de:	e7ec      	b.n	80078ba <_printf_float+0x33a>
 80078e0:	4642      	mov	r2, r8
 80078e2:	4631      	mov	r1, r6
 80078e4:	4628      	mov	r0, r5
 80078e6:	47b8      	blx	r7
 80078e8:	3001      	adds	r0, #1
 80078ea:	d1c2      	bne.n	8007872 <_printf_float+0x2f2>
 80078ec:	e6a3      	b.n	8007636 <_printf_float+0xb6>
 80078ee:	2301      	movs	r3, #1
 80078f0:	4631      	mov	r1, r6
 80078f2:	4628      	mov	r0, r5
 80078f4:	9206      	str	r2, [sp, #24]
 80078f6:	47b8      	blx	r7
 80078f8:	3001      	adds	r0, #1
 80078fa:	f43f ae9c 	beq.w	8007636 <_printf_float+0xb6>
 80078fe:	9a06      	ldr	r2, [sp, #24]
 8007900:	f10b 0b01 	add.w	fp, fp, #1
 8007904:	e7bb      	b.n	800787e <_printf_float+0x2fe>
 8007906:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800790a:	4631      	mov	r1, r6
 800790c:	4628      	mov	r0, r5
 800790e:	47b8      	blx	r7
 8007910:	3001      	adds	r0, #1
 8007912:	d1c0      	bne.n	8007896 <_printf_float+0x316>
 8007914:	e68f      	b.n	8007636 <_printf_float+0xb6>
 8007916:	9a06      	ldr	r2, [sp, #24]
 8007918:	464b      	mov	r3, r9
 800791a:	4442      	add	r2, r8
 800791c:	4631      	mov	r1, r6
 800791e:	4628      	mov	r0, r5
 8007920:	47b8      	blx	r7
 8007922:	3001      	adds	r0, #1
 8007924:	d1c3      	bne.n	80078ae <_printf_float+0x32e>
 8007926:	e686      	b.n	8007636 <_printf_float+0xb6>
 8007928:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800792c:	f1ba 0f01 	cmp.w	sl, #1
 8007930:	dc01      	bgt.n	8007936 <_printf_float+0x3b6>
 8007932:	07db      	lsls	r3, r3, #31
 8007934:	d536      	bpl.n	80079a4 <_printf_float+0x424>
 8007936:	2301      	movs	r3, #1
 8007938:	4642      	mov	r2, r8
 800793a:	4631      	mov	r1, r6
 800793c:	4628      	mov	r0, r5
 800793e:	47b8      	blx	r7
 8007940:	3001      	adds	r0, #1
 8007942:	f43f ae78 	beq.w	8007636 <_printf_float+0xb6>
 8007946:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800794a:	4631      	mov	r1, r6
 800794c:	4628      	mov	r0, r5
 800794e:	47b8      	blx	r7
 8007950:	3001      	adds	r0, #1
 8007952:	f43f ae70 	beq.w	8007636 <_printf_float+0xb6>
 8007956:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800795a:	2200      	movs	r2, #0
 800795c:	2300      	movs	r3, #0
 800795e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007962:	f7f9 f8e1 	bl	8000b28 <__aeabi_dcmpeq>
 8007966:	b9c0      	cbnz	r0, 800799a <_printf_float+0x41a>
 8007968:	4653      	mov	r3, sl
 800796a:	f108 0201 	add.w	r2, r8, #1
 800796e:	4631      	mov	r1, r6
 8007970:	4628      	mov	r0, r5
 8007972:	47b8      	blx	r7
 8007974:	3001      	adds	r0, #1
 8007976:	d10c      	bne.n	8007992 <_printf_float+0x412>
 8007978:	e65d      	b.n	8007636 <_printf_float+0xb6>
 800797a:	2301      	movs	r3, #1
 800797c:	465a      	mov	r2, fp
 800797e:	4631      	mov	r1, r6
 8007980:	4628      	mov	r0, r5
 8007982:	47b8      	blx	r7
 8007984:	3001      	adds	r0, #1
 8007986:	f43f ae56 	beq.w	8007636 <_printf_float+0xb6>
 800798a:	f108 0801 	add.w	r8, r8, #1
 800798e:	45d0      	cmp	r8, sl
 8007990:	dbf3      	blt.n	800797a <_printf_float+0x3fa>
 8007992:	464b      	mov	r3, r9
 8007994:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007998:	e6df      	b.n	800775a <_printf_float+0x1da>
 800799a:	f04f 0800 	mov.w	r8, #0
 800799e:	f104 0b1a 	add.w	fp, r4, #26
 80079a2:	e7f4      	b.n	800798e <_printf_float+0x40e>
 80079a4:	2301      	movs	r3, #1
 80079a6:	4642      	mov	r2, r8
 80079a8:	e7e1      	b.n	800796e <_printf_float+0x3ee>
 80079aa:	2301      	movs	r3, #1
 80079ac:	464a      	mov	r2, r9
 80079ae:	4631      	mov	r1, r6
 80079b0:	4628      	mov	r0, r5
 80079b2:	47b8      	blx	r7
 80079b4:	3001      	adds	r0, #1
 80079b6:	f43f ae3e 	beq.w	8007636 <_printf_float+0xb6>
 80079ba:	f108 0801 	add.w	r8, r8, #1
 80079be:	68e3      	ldr	r3, [r4, #12]
 80079c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079c2:	1a5b      	subs	r3, r3, r1
 80079c4:	4543      	cmp	r3, r8
 80079c6:	dcf0      	bgt.n	80079aa <_printf_float+0x42a>
 80079c8:	e6fc      	b.n	80077c4 <_printf_float+0x244>
 80079ca:	f04f 0800 	mov.w	r8, #0
 80079ce:	f104 0919 	add.w	r9, r4, #25
 80079d2:	e7f4      	b.n	80079be <_printf_float+0x43e>

080079d4 <_printf_common>:
 80079d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d8:	4616      	mov	r6, r2
 80079da:	4698      	mov	r8, r3
 80079dc:	688a      	ldr	r2, [r1, #8]
 80079de:	690b      	ldr	r3, [r1, #16]
 80079e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80079e4:	4293      	cmp	r3, r2
 80079e6:	bfb8      	it	lt
 80079e8:	4613      	movlt	r3, r2
 80079ea:	6033      	str	r3, [r6, #0]
 80079ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80079f0:	4607      	mov	r7, r0
 80079f2:	460c      	mov	r4, r1
 80079f4:	b10a      	cbz	r2, 80079fa <_printf_common+0x26>
 80079f6:	3301      	adds	r3, #1
 80079f8:	6033      	str	r3, [r6, #0]
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	0699      	lsls	r1, r3, #26
 80079fe:	bf42      	ittt	mi
 8007a00:	6833      	ldrmi	r3, [r6, #0]
 8007a02:	3302      	addmi	r3, #2
 8007a04:	6033      	strmi	r3, [r6, #0]
 8007a06:	6825      	ldr	r5, [r4, #0]
 8007a08:	f015 0506 	ands.w	r5, r5, #6
 8007a0c:	d106      	bne.n	8007a1c <_printf_common+0x48>
 8007a0e:	f104 0a19 	add.w	sl, r4, #25
 8007a12:	68e3      	ldr	r3, [r4, #12]
 8007a14:	6832      	ldr	r2, [r6, #0]
 8007a16:	1a9b      	subs	r3, r3, r2
 8007a18:	42ab      	cmp	r3, r5
 8007a1a:	dc26      	bgt.n	8007a6a <_printf_common+0x96>
 8007a1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a20:	6822      	ldr	r2, [r4, #0]
 8007a22:	3b00      	subs	r3, #0
 8007a24:	bf18      	it	ne
 8007a26:	2301      	movne	r3, #1
 8007a28:	0692      	lsls	r2, r2, #26
 8007a2a:	d42b      	bmi.n	8007a84 <_printf_common+0xb0>
 8007a2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a30:	4641      	mov	r1, r8
 8007a32:	4638      	mov	r0, r7
 8007a34:	47c8      	blx	r9
 8007a36:	3001      	adds	r0, #1
 8007a38:	d01e      	beq.n	8007a78 <_printf_common+0xa4>
 8007a3a:	6823      	ldr	r3, [r4, #0]
 8007a3c:	6922      	ldr	r2, [r4, #16]
 8007a3e:	f003 0306 	and.w	r3, r3, #6
 8007a42:	2b04      	cmp	r3, #4
 8007a44:	bf02      	ittt	eq
 8007a46:	68e5      	ldreq	r5, [r4, #12]
 8007a48:	6833      	ldreq	r3, [r6, #0]
 8007a4a:	1aed      	subeq	r5, r5, r3
 8007a4c:	68a3      	ldr	r3, [r4, #8]
 8007a4e:	bf0c      	ite	eq
 8007a50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a54:	2500      	movne	r5, #0
 8007a56:	4293      	cmp	r3, r2
 8007a58:	bfc4      	itt	gt
 8007a5a:	1a9b      	subgt	r3, r3, r2
 8007a5c:	18ed      	addgt	r5, r5, r3
 8007a5e:	2600      	movs	r6, #0
 8007a60:	341a      	adds	r4, #26
 8007a62:	42b5      	cmp	r5, r6
 8007a64:	d11a      	bne.n	8007a9c <_printf_common+0xc8>
 8007a66:	2000      	movs	r0, #0
 8007a68:	e008      	b.n	8007a7c <_printf_common+0xa8>
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	4652      	mov	r2, sl
 8007a6e:	4641      	mov	r1, r8
 8007a70:	4638      	mov	r0, r7
 8007a72:	47c8      	blx	r9
 8007a74:	3001      	adds	r0, #1
 8007a76:	d103      	bne.n	8007a80 <_printf_common+0xac>
 8007a78:	f04f 30ff 	mov.w	r0, #4294967295
 8007a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a80:	3501      	adds	r5, #1
 8007a82:	e7c6      	b.n	8007a12 <_printf_common+0x3e>
 8007a84:	18e1      	adds	r1, r4, r3
 8007a86:	1c5a      	adds	r2, r3, #1
 8007a88:	2030      	movs	r0, #48	@ 0x30
 8007a8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007a8e:	4422      	add	r2, r4
 8007a90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007a94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007a98:	3302      	adds	r3, #2
 8007a9a:	e7c7      	b.n	8007a2c <_printf_common+0x58>
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	4622      	mov	r2, r4
 8007aa0:	4641      	mov	r1, r8
 8007aa2:	4638      	mov	r0, r7
 8007aa4:	47c8      	blx	r9
 8007aa6:	3001      	adds	r0, #1
 8007aa8:	d0e6      	beq.n	8007a78 <_printf_common+0xa4>
 8007aaa:	3601      	adds	r6, #1
 8007aac:	e7d9      	b.n	8007a62 <_printf_common+0x8e>
	...

08007ab0 <_printf_i>:
 8007ab0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ab4:	7e0f      	ldrb	r7, [r1, #24]
 8007ab6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ab8:	2f78      	cmp	r7, #120	@ 0x78
 8007aba:	4691      	mov	r9, r2
 8007abc:	4680      	mov	r8, r0
 8007abe:	460c      	mov	r4, r1
 8007ac0:	469a      	mov	sl, r3
 8007ac2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ac6:	d807      	bhi.n	8007ad8 <_printf_i+0x28>
 8007ac8:	2f62      	cmp	r7, #98	@ 0x62
 8007aca:	d80a      	bhi.n	8007ae2 <_printf_i+0x32>
 8007acc:	2f00      	cmp	r7, #0
 8007ace:	f000 80d2 	beq.w	8007c76 <_printf_i+0x1c6>
 8007ad2:	2f58      	cmp	r7, #88	@ 0x58
 8007ad4:	f000 80b9 	beq.w	8007c4a <_printf_i+0x19a>
 8007ad8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007adc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007ae0:	e03a      	b.n	8007b58 <_printf_i+0xa8>
 8007ae2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007ae6:	2b15      	cmp	r3, #21
 8007ae8:	d8f6      	bhi.n	8007ad8 <_printf_i+0x28>
 8007aea:	a101      	add	r1, pc, #4	@ (adr r1, 8007af0 <_printf_i+0x40>)
 8007aec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007af0:	08007b49 	.word	0x08007b49
 8007af4:	08007b5d 	.word	0x08007b5d
 8007af8:	08007ad9 	.word	0x08007ad9
 8007afc:	08007ad9 	.word	0x08007ad9
 8007b00:	08007ad9 	.word	0x08007ad9
 8007b04:	08007ad9 	.word	0x08007ad9
 8007b08:	08007b5d 	.word	0x08007b5d
 8007b0c:	08007ad9 	.word	0x08007ad9
 8007b10:	08007ad9 	.word	0x08007ad9
 8007b14:	08007ad9 	.word	0x08007ad9
 8007b18:	08007ad9 	.word	0x08007ad9
 8007b1c:	08007c5d 	.word	0x08007c5d
 8007b20:	08007b87 	.word	0x08007b87
 8007b24:	08007c17 	.word	0x08007c17
 8007b28:	08007ad9 	.word	0x08007ad9
 8007b2c:	08007ad9 	.word	0x08007ad9
 8007b30:	08007c7f 	.word	0x08007c7f
 8007b34:	08007ad9 	.word	0x08007ad9
 8007b38:	08007b87 	.word	0x08007b87
 8007b3c:	08007ad9 	.word	0x08007ad9
 8007b40:	08007ad9 	.word	0x08007ad9
 8007b44:	08007c1f 	.word	0x08007c1f
 8007b48:	6833      	ldr	r3, [r6, #0]
 8007b4a:	1d1a      	adds	r2, r3, #4
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	6032      	str	r2, [r6, #0]
 8007b50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e09d      	b.n	8007c98 <_printf_i+0x1e8>
 8007b5c:	6833      	ldr	r3, [r6, #0]
 8007b5e:	6820      	ldr	r0, [r4, #0]
 8007b60:	1d19      	adds	r1, r3, #4
 8007b62:	6031      	str	r1, [r6, #0]
 8007b64:	0606      	lsls	r6, r0, #24
 8007b66:	d501      	bpl.n	8007b6c <_printf_i+0xbc>
 8007b68:	681d      	ldr	r5, [r3, #0]
 8007b6a:	e003      	b.n	8007b74 <_printf_i+0xc4>
 8007b6c:	0645      	lsls	r5, r0, #25
 8007b6e:	d5fb      	bpl.n	8007b68 <_printf_i+0xb8>
 8007b70:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b74:	2d00      	cmp	r5, #0
 8007b76:	da03      	bge.n	8007b80 <_printf_i+0xd0>
 8007b78:	232d      	movs	r3, #45	@ 0x2d
 8007b7a:	426d      	negs	r5, r5
 8007b7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b80:	4859      	ldr	r0, [pc, #356]	@ (8007ce8 <_printf_i+0x238>)
 8007b82:	230a      	movs	r3, #10
 8007b84:	e011      	b.n	8007baa <_printf_i+0xfa>
 8007b86:	6821      	ldr	r1, [r4, #0]
 8007b88:	6833      	ldr	r3, [r6, #0]
 8007b8a:	0608      	lsls	r0, r1, #24
 8007b8c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007b90:	d402      	bmi.n	8007b98 <_printf_i+0xe8>
 8007b92:	0649      	lsls	r1, r1, #25
 8007b94:	bf48      	it	mi
 8007b96:	b2ad      	uxthmi	r5, r5
 8007b98:	2f6f      	cmp	r7, #111	@ 0x6f
 8007b9a:	4853      	ldr	r0, [pc, #332]	@ (8007ce8 <_printf_i+0x238>)
 8007b9c:	6033      	str	r3, [r6, #0]
 8007b9e:	bf14      	ite	ne
 8007ba0:	230a      	movne	r3, #10
 8007ba2:	2308      	moveq	r3, #8
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007baa:	6866      	ldr	r6, [r4, #4]
 8007bac:	60a6      	str	r6, [r4, #8]
 8007bae:	2e00      	cmp	r6, #0
 8007bb0:	bfa2      	ittt	ge
 8007bb2:	6821      	ldrge	r1, [r4, #0]
 8007bb4:	f021 0104 	bicge.w	r1, r1, #4
 8007bb8:	6021      	strge	r1, [r4, #0]
 8007bba:	b90d      	cbnz	r5, 8007bc0 <_printf_i+0x110>
 8007bbc:	2e00      	cmp	r6, #0
 8007bbe:	d04b      	beq.n	8007c58 <_printf_i+0x1a8>
 8007bc0:	4616      	mov	r6, r2
 8007bc2:	fbb5 f1f3 	udiv	r1, r5, r3
 8007bc6:	fb03 5711 	mls	r7, r3, r1, r5
 8007bca:	5dc7      	ldrb	r7, [r0, r7]
 8007bcc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007bd0:	462f      	mov	r7, r5
 8007bd2:	42bb      	cmp	r3, r7
 8007bd4:	460d      	mov	r5, r1
 8007bd6:	d9f4      	bls.n	8007bc2 <_printf_i+0x112>
 8007bd8:	2b08      	cmp	r3, #8
 8007bda:	d10b      	bne.n	8007bf4 <_printf_i+0x144>
 8007bdc:	6823      	ldr	r3, [r4, #0]
 8007bde:	07df      	lsls	r7, r3, #31
 8007be0:	d508      	bpl.n	8007bf4 <_printf_i+0x144>
 8007be2:	6923      	ldr	r3, [r4, #16]
 8007be4:	6861      	ldr	r1, [r4, #4]
 8007be6:	4299      	cmp	r1, r3
 8007be8:	bfde      	ittt	le
 8007bea:	2330      	movle	r3, #48	@ 0x30
 8007bec:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007bf0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007bf4:	1b92      	subs	r2, r2, r6
 8007bf6:	6122      	str	r2, [r4, #16]
 8007bf8:	f8cd a000 	str.w	sl, [sp]
 8007bfc:	464b      	mov	r3, r9
 8007bfe:	aa03      	add	r2, sp, #12
 8007c00:	4621      	mov	r1, r4
 8007c02:	4640      	mov	r0, r8
 8007c04:	f7ff fee6 	bl	80079d4 <_printf_common>
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d14a      	bne.n	8007ca2 <_printf_i+0x1f2>
 8007c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c10:	b004      	add	sp, #16
 8007c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c16:	6823      	ldr	r3, [r4, #0]
 8007c18:	f043 0320 	orr.w	r3, r3, #32
 8007c1c:	6023      	str	r3, [r4, #0]
 8007c1e:	4833      	ldr	r0, [pc, #204]	@ (8007cec <_printf_i+0x23c>)
 8007c20:	2778      	movs	r7, #120	@ 0x78
 8007c22:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c26:	6823      	ldr	r3, [r4, #0]
 8007c28:	6831      	ldr	r1, [r6, #0]
 8007c2a:	061f      	lsls	r7, r3, #24
 8007c2c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c30:	d402      	bmi.n	8007c38 <_printf_i+0x188>
 8007c32:	065f      	lsls	r7, r3, #25
 8007c34:	bf48      	it	mi
 8007c36:	b2ad      	uxthmi	r5, r5
 8007c38:	6031      	str	r1, [r6, #0]
 8007c3a:	07d9      	lsls	r1, r3, #31
 8007c3c:	bf44      	itt	mi
 8007c3e:	f043 0320 	orrmi.w	r3, r3, #32
 8007c42:	6023      	strmi	r3, [r4, #0]
 8007c44:	b11d      	cbz	r5, 8007c4e <_printf_i+0x19e>
 8007c46:	2310      	movs	r3, #16
 8007c48:	e7ac      	b.n	8007ba4 <_printf_i+0xf4>
 8007c4a:	4827      	ldr	r0, [pc, #156]	@ (8007ce8 <_printf_i+0x238>)
 8007c4c:	e7e9      	b.n	8007c22 <_printf_i+0x172>
 8007c4e:	6823      	ldr	r3, [r4, #0]
 8007c50:	f023 0320 	bic.w	r3, r3, #32
 8007c54:	6023      	str	r3, [r4, #0]
 8007c56:	e7f6      	b.n	8007c46 <_printf_i+0x196>
 8007c58:	4616      	mov	r6, r2
 8007c5a:	e7bd      	b.n	8007bd8 <_printf_i+0x128>
 8007c5c:	6833      	ldr	r3, [r6, #0]
 8007c5e:	6825      	ldr	r5, [r4, #0]
 8007c60:	6961      	ldr	r1, [r4, #20]
 8007c62:	1d18      	adds	r0, r3, #4
 8007c64:	6030      	str	r0, [r6, #0]
 8007c66:	062e      	lsls	r6, r5, #24
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	d501      	bpl.n	8007c70 <_printf_i+0x1c0>
 8007c6c:	6019      	str	r1, [r3, #0]
 8007c6e:	e002      	b.n	8007c76 <_printf_i+0x1c6>
 8007c70:	0668      	lsls	r0, r5, #25
 8007c72:	d5fb      	bpl.n	8007c6c <_printf_i+0x1bc>
 8007c74:	8019      	strh	r1, [r3, #0]
 8007c76:	2300      	movs	r3, #0
 8007c78:	6123      	str	r3, [r4, #16]
 8007c7a:	4616      	mov	r6, r2
 8007c7c:	e7bc      	b.n	8007bf8 <_printf_i+0x148>
 8007c7e:	6833      	ldr	r3, [r6, #0]
 8007c80:	1d1a      	adds	r2, r3, #4
 8007c82:	6032      	str	r2, [r6, #0]
 8007c84:	681e      	ldr	r6, [r3, #0]
 8007c86:	6862      	ldr	r2, [r4, #4]
 8007c88:	2100      	movs	r1, #0
 8007c8a:	4630      	mov	r0, r6
 8007c8c:	f7f8 fad0 	bl	8000230 <memchr>
 8007c90:	b108      	cbz	r0, 8007c96 <_printf_i+0x1e6>
 8007c92:	1b80      	subs	r0, r0, r6
 8007c94:	6060      	str	r0, [r4, #4]
 8007c96:	6863      	ldr	r3, [r4, #4]
 8007c98:	6123      	str	r3, [r4, #16]
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ca0:	e7aa      	b.n	8007bf8 <_printf_i+0x148>
 8007ca2:	6923      	ldr	r3, [r4, #16]
 8007ca4:	4632      	mov	r2, r6
 8007ca6:	4649      	mov	r1, r9
 8007ca8:	4640      	mov	r0, r8
 8007caa:	47d0      	blx	sl
 8007cac:	3001      	adds	r0, #1
 8007cae:	d0ad      	beq.n	8007c0c <_printf_i+0x15c>
 8007cb0:	6823      	ldr	r3, [r4, #0]
 8007cb2:	079b      	lsls	r3, r3, #30
 8007cb4:	d413      	bmi.n	8007cde <_printf_i+0x22e>
 8007cb6:	68e0      	ldr	r0, [r4, #12]
 8007cb8:	9b03      	ldr	r3, [sp, #12]
 8007cba:	4298      	cmp	r0, r3
 8007cbc:	bfb8      	it	lt
 8007cbe:	4618      	movlt	r0, r3
 8007cc0:	e7a6      	b.n	8007c10 <_printf_i+0x160>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	4632      	mov	r2, r6
 8007cc6:	4649      	mov	r1, r9
 8007cc8:	4640      	mov	r0, r8
 8007cca:	47d0      	blx	sl
 8007ccc:	3001      	adds	r0, #1
 8007cce:	d09d      	beq.n	8007c0c <_printf_i+0x15c>
 8007cd0:	3501      	adds	r5, #1
 8007cd2:	68e3      	ldr	r3, [r4, #12]
 8007cd4:	9903      	ldr	r1, [sp, #12]
 8007cd6:	1a5b      	subs	r3, r3, r1
 8007cd8:	42ab      	cmp	r3, r5
 8007cda:	dcf2      	bgt.n	8007cc2 <_printf_i+0x212>
 8007cdc:	e7eb      	b.n	8007cb6 <_printf_i+0x206>
 8007cde:	2500      	movs	r5, #0
 8007ce0:	f104 0619 	add.w	r6, r4, #25
 8007ce4:	e7f5      	b.n	8007cd2 <_printf_i+0x222>
 8007ce6:	bf00      	nop
 8007ce8:	0800a257 	.word	0x0800a257
 8007cec:	0800a268 	.word	0x0800a268

08007cf0 <std>:
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	b510      	push	{r4, lr}
 8007cf4:	4604      	mov	r4, r0
 8007cf6:	e9c0 3300 	strd	r3, r3, [r0]
 8007cfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007cfe:	6083      	str	r3, [r0, #8]
 8007d00:	8181      	strh	r1, [r0, #12]
 8007d02:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d04:	81c2      	strh	r2, [r0, #14]
 8007d06:	6183      	str	r3, [r0, #24]
 8007d08:	4619      	mov	r1, r3
 8007d0a:	2208      	movs	r2, #8
 8007d0c:	305c      	adds	r0, #92	@ 0x5c
 8007d0e:	f000 f914 	bl	8007f3a <memset>
 8007d12:	4b0d      	ldr	r3, [pc, #52]	@ (8007d48 <std+0x58>)
 8007d14:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d16:	4b0d      	ldr	r3, [pc, #52]	@ (8007d4c <std+0x5c>)
 8007d18:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d50 <std+0x60>)
 8007d1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d54 <std+0x64>)
 8007d20:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d22:	4b0d      	ldr	r3, [pc, #52]	@ (8007d58 <std+0x68>)
 8007d24:	6224      	str	r4, [r4, #32]
 8007d26:	429c      	cmp	r4, r3
 8007d28:	d006      	beq.n	8007d38 <std+0x48>
 8007d2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d2e:	4294      	cmp	r4, r2
 8007d30:	d002      	beq.n	8007d38 <std+0x48>
 8007d32:	33d0      	adds	r3, #208	@ 0xd0
 8007d34:	429c      	cmp	r4, r3
 8007d36:	d105      	bne.n	8007d44 <std+0x54>
 8007d38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d40:	f000 b9a8 	b.w	8008094 <__retarget_lock_init_recursive>
 8007d44:	bd10      	pop	{r4, pc}
 8007d46:	bf00      	nop
 8007d48:	08007eb5 	.word	0x08007eb5
 8007d4c:	08007ed7 	.word	0x08007ed7
 8007d50:	08007f0f 	.word	0x08007f0f
 8007d54:	08007f33 	.word	0x08007f33
 8007d58:	20001114 	.word	0x20001114

08007d5c <stdio_exit_handler>:
 8007d5c:	4a02      	ldr	r2, [pc, #8]	@ (8007d68 <stdio_exit_handler+0xc>)
 8007d5e:	4903      	ldr	r1, [pc, #12]	@ (8007d6c <stdio_exit_handler+0x10>)
 8007d60:	4803      	ldr	r0, [pc, #12]	@ (8007d70 <stdio_exit_handler+0x14>)
 8007d62:	f000 b869 	b.w	8007e38 <_fwalk_sglue>
 8007d66:	bf00      	nop
 8007d68:	200002a8 	.word	0x200002a8
 8007d6c:	080098a1 	.word	0x080098a1
 8007d70:	200002b8 	.word	0x200002b8

08007d74 <cleanup_stdio>:
 8007d74:	6841      	ldr	r1, [r0, #4]
 8007d76:	4b0c      	ldr	r3, [pc, #48]	@ (8007da8 <cleanup_stdio+0x34>)
 8007d78:	4299      	cmp	r1, r3
 8007d7a:	b510      	push	{r4, lr}
 8007d7c:	4604      	mov	r4, r0
 8007d7e:	d001      	beq.n	8007d84 <cleanup_stdio+0x10>
 8007d80:	f001 fd8e 	bl	80098a0 <_fflush_r>
 8007d84:	68a1      	ldr	r1, [r4, #8]
 8007d86:	4b09      	ldr	r3, [pc, #36]	@ (8007dac <cleanup_stdio+0x38>)
 8007d88:	4299      	cmp	r1, r3
 8007d8a:	d002      	beq.n	8007d92 <cleanup_stdio+0x1e>
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	f001 fd87 	bl	80098a0 <_fflush_r>
 8007d92:	68e1      	ldr	r1, [r4, #12]
 8007d94:	4b06      	ldr	r3, [pc, #24]	@ (8007db0 <cleanup_stdio+0x3c>)
 8007d96:	4299      	cmp	r1, r3
 8007d98:	d004      	beq.n	8007da4 <cleanup_stdio+0x30>
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007da0:	f001 bd7e 	b.w	80098a0 <_fflush_r>
 8007da4:	bd10      	pop	{r4, pc}
 8007da6:	bf00      	nop
 8007da8:	20001114 	.word	0x20001114
 8007dac:	2000117c 	.word	0x2000117c
 8007db0:	200011e4 	.word	0x200011e4

08007db4 <global_stdio_init.part.0>:
 8007db4:	b510      	push	{r4, lr}
 8007db6:	4b0b      	ldr	r3, [pc, #44]	@ (8007de4 <global_stdio_init.part.0+0x30>)
 8007db8:	4c0b      	ldr	r4, [pc, #44]	@ (8007de8 <global_stdio_init.part.0+0x34>)
 8007dba:	4a0c      	ldr	r2, [pc, #48]	@ (8007dec <global_stdio_init.part.0+0x38>)
 8007dbc:	601a      	str	r2, [r3, #0]
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	2104      	movs	r1, #4
 8007dc4:	f7ff ff94 	bl	8007cf0 <std>
 8007dc8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007dcc:	2201      	movs	r2, #1
 8007dce:	2109      	movs	r1, #9
 8007dd0:	f7ff ff8e 	bl	8007cf0 <std>
 8007dd4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007dd8:	2202      	movs	r2, #2
 8007dda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dde:	2112      	movs	r1, #18
 8007de0:	f7ff bf86 	b.w	8007cf0 <std>
 8007de4:	2000124c 	.word	0x2000124c
 8007de8:	20001114 	.word	0x20001114
 8007dec:	08007d5d 	.word	0x08007d5d

08007df0 <__sfp_lock_acquire>:
 8007df0:	4801      	ldr	r0, [pc, #4]	@ (8007df8 <__sfp_lock_acquire+0x8>)
 8007df2:	f000 b950 	b.w	8008096 <__retarget_lock_acquire_recursive>
 8007df6:	bf00      	nop
 8007df8:	20001255 	.word	0x20001255

08007dfc <__sfp_lock_release>:
 8007dfc:	4801      	ldr	r0, [pc, #4]	@ (8007e04 <__sfp_lock_release+0x8>)
 8007dfe:	f000 b94b 	b.w	8008098 <__retarget_lock_release_recursive>
 8007e02:	bf00      	nop
 8007e04:	20001255 	.word	0x20001255

08007e08 <__sinit>:
 8007e08:	b510      	push	{r4, lr}
 8007e0a:	4604      	mov	r4, r0
 8007e0c:	f7ff fff0 	bl	8007df0 <__sfp_lock_acquire>
 8007e10:	6a23      	ldr	r3, [r4, #32]
 8007e12:	b11b      	cbz	r3, 8007e1c <__sinit+0x14>
 8007e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e18:	f7ff bff0 	b.w	8007dfc <__sfp_lock_release>
 8007e1c:	4b04      	ldr	r3, [pc, #16]	@ (8007e30 <__sinit+0x28>)
 8007e1e:	6223      	str	r3, [r4, #32]
 8007e20:	4b04      	ldr	r3, [pc, #16]	@ (8007e34 <__sinit+0x2c>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1f5      	bne.n	8007e14 <__sinit+0xc>
 8007e28:	f7ff ffc4 	bl	8007db4 <global_stdio_init.part.0>
 8007e2c:	e7f2      	b.n	8007e14 <__sinit+0xc>
 8007e2e:	bf00      	nop
 8007e30:	08007d75 	.word	0x08007d75
 8007e34:	2000124c 	.word	0x2000124c

08007e38 <_fwalk_sglue>:
 8007e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e3c:	4607      	mov	r7, r0
 8007e3e:	4688      	mov	r8, r1
 8007e40:	4614      	mov	r4, r2
 8007e42:	2600      	movs	r6, #0
 8007e44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e48:	f1b9 0901 	subs.w	r9, r9, #1
 8007e4c:	d505      	bpl.n	8007e5a <_fwalk_sglue+0x22>
 8007e4e:	6824      	ldr	r4, [r4, #0]
 8007e50:	2c00      	cmp	r4, #0
 8007e52:	d1f7      	bne.n	8007e44 <_fwalk_sglue+0xc>
 8007e54:	4630      	mov	r0, r6
 8007e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e5a:	89ab      	ldrh	r3, [r5, #12]
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d907      	bls.n	8007e70 <_fwalk_sglue+0x38>
 8007e60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e64:	3301      	adds	r3, #1
 8007e66:	d003      	beq.n	8007e70 <_fwalk_sglue+0x38>
 8007e68:	4629      	mov	r1, r5
 8007e6a:	4638      	mov	r0, r7
 8007e6c:	47c0      	blx	r8
 8007e6e:	4306      	orrs	r6, r0
 8007e70:	3568      	adds	r5, #104	@ 0x68
 8007e72:	e7e9      	b.n	8007e48 <_fwalk_sglue+0x10>

08007e74 <siprintf>:
 8007e74:	b40e      	push	{r1, r2, r3}
 8007e76:	b500      	push	{lr}
 8007e78:	b09c      	sub	sp, #112	@ 0x70
 8007e7a:	ab1d      	add	r3, sp, #116	@ 0x74
 8007e7c:	9002      	str	r0, [sp, #8]
 8007e7e:	9006      	str	r0, [sp, #24]
 8007e80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e84:	4809      	ldr	r0, [pc, #36]	@ (8007eac <siprintf+0x38>)
 8007e86:	9107      	str	r1, [sp, #28]
 8007e88:	9104      	str	r1, [sp, #16]
 8007e8a:	4909      	ldr	r1, [pc, #36]	@ (8007eb0 <siprintf+0x3c>)
 8007e8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e90:	9105      	str	r1, [sp, #20]
 8007e92:	6800      	ldr	r0, [r0, #0]
 8007e94:	9301      	str	r3, [sp, #4]
 8007e96:	a902      	add	r1, sp, #8
 8007e98:	f001 fb82 	bl	80095a0 <_svfiprintf_r>
 8007e9c:	9b02      	ldr	r3, [sp, #8]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	701a      	strb	r2, [r3, #0]
 8007ea2:	b01c      	add	sp, #112	@ 0x70
 8007ea4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ea8:	b003      	add	sp, #12
 8007eaa:	4770      	bx	lr
 8007eac:	200002b4 	.word	0x200002b4
 8007eb0:	ffff0208 	.word	0xffff0208

08007eb4 <__sread>:
 8007eb4:	b510      	push	{r4, lr}
 8007eb6:	460c      	mov	r4, r1
 8007eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ebc:	f000 f88c 	bl	8007fd8 <_read_r>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	bfab      	itete	ge
 8007ec4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ec6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ec8:	181b      	addge	r3, r3, r0
 8007eca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ece:	bfac      	ite	ge
 8007ed0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ed2:	81a3      	strhlt	r3, [r4, #12]
 8007ed4:	bd10      	pop	{r4, pc}

08007ed6 <__swrite>:
 8007ed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eda:	461f      	mov	r7, r3
 8007edc:	898b      	ldrh	r3, [r1, #12]
 8007ede:	05db      	lsls	r3, r3, #23
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	460c      	mov	r4, r1
 8007ee4:	4616      	mov	r6, r2
 8007ee6:	d505      	bpl.n	8007ef4 <__swrite+0x1e>
 8007ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eec:	2302      	movs	r3, #2
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f000 f860 	bl	8007fb4 <_lseek_r>
 8007ef4:	89a3      	ldrh	r3, [r4, #12]
 8007ef6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007efa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007efe:	81a3      	strh	r3, [r4, #12]
 8007f00:	4632      	mov	r2, r6
 8007f02:	463b      	mov	r3, r7
 8007f04:	4628      	mov	r0, r5
 8007f06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f0a:	f000 b887 	b.w	800801c <_write_r>

08007f0e <__sseek>:
 8007f0e:	b510      	push	{r4, lr}
 8007f10:	460c      	mov	r4, r1
 8007f12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f16:	f000 f84d 	bl	8007fb4 <_lseek_r>
 8007f1a:	1c43      	adds	r3, r0, #1
 8007f1c:	89a3      	ldrh	r3, [r4, #12]
 8007f1e:	bf15      	itete	ne
 8007f20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f2a:	81a3      	strheq	r3, [r4, #12]
 8007f2c:	bf18      	it	ne
 8007f2e:	81a3      	strhne	r3, [r4, #12]
 8007f30:	bd10      	pop	{r4, pc}

08007f32 <__sclose>:
 8007f32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f36:	f000 b82d 	b.w	8007f94 <_close_r>

08007f3a <memset>:
 8007f3a:	4402      	add	r2, r0
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d100      	bne.n	8007f44 <memset+0xa>
 8007f42:	4770      	bx	lr
 8007f44:	f803 1b01 	strb.w	r1, [r3], #1
 8007f48:	e7f9      	b.n	8007f3e <memset+0x4>

08007f4a <strchr>:
 8007f4a:	b2c9      	uxtb	r1, r1
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f54:	b112      	cbz	r2, 8007f5c <strchr+0x12>
 8007f56:	428a      	cmp	r2, r1
 8007f58:	d1f9      	bne.n	8007f4e <strchr+0x4>
 8007f5a:	4770      	bx	lr
 8007f5c:	2900      	cmp	r1, #0
 8007f5e:	bf18      	it	ne
 8007f60:	2000      	movne	r0, #0
 8007f62:	4770      	bx	lr

08007f64 <strncpy>:
 8007f64:	b510      	push	{r4, lr}
 8007f66:	3901      	subs	r1, #1
 8007f68:	4603      	mov	r3, r0
 8007f6a:	b132      	cbz	r2, 8007f7a <strncpy+0x16>
 8007f6c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007f70:	f803 4b01 	strb.w	r4, [r3], #1
 8007f74:	3a01      	subs	r2, #1
 8007f76:	2c00      	cmp	r4, #0
 8007f78:	d1f7      	bne.n	8007f6a <strncpy+0x6>
 8007f7a:	441a      	add	r2, r3
 8007f7c:	2100      	movs	r1, #0
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d100      	bne.n	8007f84 <strncpy+0x20>
 8007f82:	bd10      	pop	{r4, pc}
 8007f84:	f803 1b01 	strb.w	r1, [r3], #1
 8007f88:	e7f9      	b.n	8007f7e <strncpy+0x1a>
	...

08007f8c <_localeconv_r>:
 8007f8c:	4800      	ldr	r0, [pc, #0]	@ (8007f90 <_localeconv_r+0x4>)
 8007f8e:	4770      	bx	lr
 8007f90:	200003f4 	.word	0x200003f4

08007f94 <_close_r>:
 8007f94:	b538      	push	{r3, r4, r5, lr}
 8007f96:	4d06      	ldr	r5, [pc, #24]	@ (8007fb0 <_close_r+0x1c>)
 8007f98:	2300      	movs	r3, #0
 8007f9a:	4604      	mov	r4, r0
 8007f9c:	4608      	mov	r0, r1
 8007f9e:	602b      	str	r3, [r5, #0]
 8007fa0:	f7fa fe80 	bl	8002ca4 <_close>
 8007fa4:	1c43      	adds	r3, r0, #1
 8007fa6:	d102      	bne.n	8007fae <_close_r+0x1a>
 8007fa8:	682b      	ldr	r3, [r5, #0]
 8007faa:	b103      	cbz	r3, 8007fae <_close_r+0x1a>
 8007fac:	6023      	str	r3, [r4, #0]
 8007fae:	bd38      	pop	{r3, r4, r5, pc}
 8007fb0:	20001250 	.word	0x20001250

08007fb4 <_lseek_r>:
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	4d07      	ldr	r5, [pc, #28]	@ (8007fd4 <_lseek_r+0x20>)
 8007fb8:	4604      	mov	r4, r0
 8007fba:	4608      	mov	r0, r1
 8007fbc:	4611      	mov	r1, r2
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	602a      	str	r2, [r5, #0]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	f7fa fe95 	bl	8002cf2 <_lseek>
 8007fc8:	1c43      	adds	r3, r0, #1
 8007fca:	d102      	bne.n	8007fd2 <_lseek_r+0x1e>
 8007fcc:	682b      	ldr	r3, [r5, #0]
 8007fce:	b103      	cbz	r3, 8007fd2 <_lseek_r+0x1e>
 8007fd0:	6023      	str	r3, [r4, #0]
 8007fd2:	bd38      	pop	{r3, r4, r5, pc}
 8007fd4:	20001250 	.word	0x20001250

08007fd8 <_read_r>:
 8007fd8:	b538      	push	{r3, r4, r5, lr}
 8007fda:	4d07      	ldr	r5, [pc, #28]	@ (8007ff8 <_read_r+0x20>)
 8007fdc:	4604      	mov	r4, r0
 8007fde:	4608      	mov	r0, r1
 8007fe0:	4611      	mov	r1, r2
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	602a      	str	r2, [r5, #0]
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	f7fa fe23 	bl	8002c32 <_read>
 8007fec:	1c43      	adds	r3, r0, #1
 8007fee:	d102      	bne.n	8007ff6 <_read_r+0x1e>
 8007ff0:	682b      	ldr	r3, [r5, #0]
 8007ff2:	b103      	cbz	r3, 8007ff6 <_read_r+0x1e>
 8007ff4:	6023      	str	r3, [r4, #0]
 8007ff6:	bd38      	pop	{r3, r4, r5, pc}
 8007ff8:	20001250 	.word	0x20001250

08007ffc <_sbrk_r>:
 8007ffc:	b538      	push	{r3, r4, r5, lr}
 8007ffe:	4d06      	ldr	r5, [pc, #24]	@ (8008018 <_sbrk_r+0x1c>)
 8008000:	2300      	movs	r3, #0
 8008002:	4604      	mov	r4, r0
 8008004:	4608      	mov	r0, r1
 8008006:	602b      	str	r3, [r5, #0]
 8008008:	f7fa fe80 	bl	8002d0c <_sbrk>
 800800c:	1c43      	adds	r3, r0, #1
 800800e:	d102      	bne.n	8008016 <_sbrk_r+0x1a>
 8008010:	682b      	ldr	r3, [r5, #0]
 8008012:	b103      	cbz	r3, 8008016 <_sbrk_r+0x1a>
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	bd38      	pop	{r3, r4, r5, pc}
 8008018:	20001250 	.word	0x20001250

0800801c <_write_r>:
 800801c:	b538      	push	{r3, r4, r5, lr}
 800801e:	4d07      	ldr	r5, [pc, #28]	@ (800803c <_write_r+0x20>)
 8008020:	4604      	mov	r4, r0
 8008022:	4608      	mov	r0, r1
 8008024:	4611      	mov	r1, r2
 8008026:	2200      	movs	r2, #0
 8008028:	602a      	str	r2, [r5, #0]
 800802a:	461a      	mov	r2, r3
 800802c:	f7fa fe1e 	bl	8002c6c <_write>
 8008030:	1c43      	adds	r3, r0, #1
 8008032:	d102      	bne.n	800803a <_write_r+0x1e>
 8008034:	682b      	ldr	r3, [r5, #0]
 8008036:	b103      	cbz	r3, 800803a <_write_r+0x1e>
 8008038:	6023      	str	r3, [r4, #0]
 800803a:	bd38      	pop	{r3, r4, r5, pc}
 800803c:	20001250 	.word	0x20001250

08008040 <__errno>:
 8008040:	4b01      	ldr	r3, [pc, #4]	@ (8008048 <__errno+0x8>)
 8008042:	6818      	ldr	r0, [r3, #0]
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	200002b4 	.word	0x200002b4

0800804c <__libc_init_array>:
 800804c:	b570      	push	{r4, r5, r6, lr}
 800804e:	4d0d      	ldr	r5, [pc, #52]	@ (8008084 <__libc_init_array+0x38>)
 8008050:	4c0d      	ldr	r4, [pc, #52]	@ (8008088 <__libc_init_array+0x3c>)
 8008052:	1b64      	subs	r4, r4, r5
 8008054:	10a4      	asrs	r4, r4, #2
 8008056:	2600      	movs	r6, #0
 8008058:	42a6      	cmp	r6, r4
 800805a:	d109      	bne.n	8008070 <__libc_init_array+0x24>
 800805c:	4d0b      	ldr	r5, [pc, #44]	@ (800808c <__libc_init_array+0x40>)
 800805e:	4c0c      	ldr	r4, [pc, #48]	@ (8008090 <__libc_init_array+0x44>)
 8008060:	f001 ff9e 	bl	8009fa0 <_init>
 8008064:	1b64      	subs	r4, r4, r5
 8008066:	10a4      	asrs	r4, r4, #2
 8008068:	2600      	movs	r6, #0
 800806a:	42a6      	cmp	r6, r4
 800806c:	d105      	bne.n	800807a <__libc_init_array+0x2e>
 800806e:	bd70      	pop	{r4, r5, r6, pc}
 8008070:	f855 3b04 	ldr.w	r3, [r5], #4
 8008074:	4798      	blx	r3
 8008076:	3601      	adds	r6, #1
 8008078:	e7ee      	b.n	8008058 <__libc_init_array+0xc>
 800807a:	f855 3b04 	ldr.w	r3, [r5], #4
 800807e:	4798      	blx	r3
 8008080:	3601      	adds	r6, #1
 8008082:	e7f2      	b.n	800806a <__libc_init_array+0x1e>
 8008084:	0800a4c0 	.word	0x0800a4c0
 8008088:	0800a4c0 	.word	0x0800a4c0
 800808c:	0800a4c0 	.word	0x0800a4c0
 8008090:	0800a4c4 	.word	0x0800a4c4

08008094 <__retarget_lock_init_recursive>:
 8008094:	4770      	bx	lr

08008096 <__retarget_lock_acquire_recursive>:
 8008096:	4770      	bx	lr

08008098 <__retarget_lock_release_recursive>:
 8008098:	4770      	bx	lr

0800809a <memcpy>:
 800809a:	440a      	add	r2, r1
 800809c:	4291      	cmp	r1, r2
 800809e:	f100 33ff 	add.w	r3, r0, #4294967295
 80080a2:	d100      	bne.n	80080a6 <memcpy+0xc>
 80080a4:	4770      	bx	lr
 80080a6:	b510      	push	{r4, lr}
 80080a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080b0:	4291      	cmp	r1, r2
 80080b2:	d1f9      	bne.n	80080a8 <memcpy+0xe>
 80080b4:	bd10      	pop	{r4, pc}

080080b6 <quorem>:
 80080b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ba:	6903      	ldr	r3, [r0, #16]
 80080bc:	690c      	ldr	r4, [r1, #16]
 80080be:	42a3      	cmp	r3, r4
 80080c0:	4607      	mov	r7, r0
 80080c2:	db7e      	blt.n	80081c2 <quorem+0x10c>
 80080c4:	3c01      	subs	r4, #1
 80080c6:	f101 0814 	add.w	r8, r1, #20
 80080ca:	00a3      	lsls	r3, r4, #2
 80080cc:	f100 0514 	add.w	r5, r0, #20
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080d6:	9301      	str	r3, [sp, #4]
 80080d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080e0:	3301      	adds	r3, #1
 80080e2:	429a      	cmp	r2, r3
 80080e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80080ec:	d32e      	bcc.n	800814c <quorem+0x96>
 80080ee:	f04f 0a00 	mov.w	sl, #0
 80080f2:	46c4      	mov	ip, r8
 80080f4:	46ae      	mov	lr, r5
 80080f6:	46d3      	mov	fp, sl
 80080f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080fc:	b298      	uxth	r0, r3
 80080fe:	fb06 a000 	mla	r0, r6, r0, sl
 8008102:	0c02      	lsrs	r2, r0, #16
 8008104:	0c1b      	lsrs	r3, r3, #16
 8008106:	fb06 2303 	mla	r3, r6, r3, r2
 800810a:	f8de 2000 	ldr.w	r2, [lr]
 800810e:	b280      	uxth	r0, r0
 8008110:	b292      	uxth	r2, r2
 8008112:	1a12      	subs	r2, r2, r0
 8008114:	445a      	add	r2, fp
 8008116:	f8de 0000 	ldr.w	r0, [lr]
 800811a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800811e:	b29b      	uxth	r3, r3
 8008120:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008124:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008128:	b292      	uxth	r2, r2
 800812a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800812e:	45e1      	cmp	r9, ip
 8008130:	f84e 2b04 	str.w	r2, [lr], #4
 8008134:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008138:	d2de      	bcs.n	80080f8 <quorem+0x42>
 800813a:	9b00      	ldr	r3, [sp, #0]
 800813c:	58eb      	ldr	r3, [r5, r3]
 800813e:	b92b      	cbnz	r3, 800814c <quorem+0x96>
 8008140:	9b01      	ldr	r3, [sp, #4]
 8008142:	3b04      	subs	r3, #4
 8008144:	429d      	cmp	r5, r3
 8008146:	461a      	mov	r2, r3
 8008148:	d32f      	bcc.n	80081aa <quorem+0xf4>
 800814a:	613c      	str	r4, [r7, #16]
 800814c:	4638      	mov	r0, r7
 800814e:	f001 f8c3 	bl	80092d8 <__mcmp>
 8008152:	2800      	cmp	r0, #0
 8008154:	db25      	blt.n	80081a2 <quorem+0xec>
 8008156:	4629      	mov	r1, r5
 8008158:	2000      	movs	r0, #0
 800815a:	f858 2b04 	ldr.w	r2, [r8], #4
 800815e:	f8d1 c000 	ldr.w	ip, [r1]
 8008162:	fa1f fe82 	uxth.w	lr, r2
 8008166:	fa1f f38c 	uxth.w	r3, ip
 800816a:	eba3 030e 	sub.w	r3, r3, lr
 800816e:	4403      	add	r3, r0
 8008170:	0c12      	lsrs	r2, r2, #16
 8008172:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008176:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800817a:	b29b      	uxth	r3, r3
 800817c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008180:	45c1      	cmp	r9, r8
 8008182:	f841 3b04 	str.w	r3, [r1], #4
 8008186:	ea4f 4022 	mov.w	r0, r2, asr #16
 800818a:	d2e6      	bcs.n	800815a <quorem+0xa4>
 800818c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008190:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008194:	b922      	cbnz	r2, 80081a0 <quorem+0xea>
 8008196:	3b04      	subs	r3, #4
 8008198:	429d      	cmp	r5, r3
 800819a:	461a      	mov	r2, r3
 800819c:	d30b      	bcc.n	80081b6 <quorem+0x100>
 800819e:	613c      	str	r4, [r7, #16]
 80081a0:	3601      	adds	r6, #1
 80081a2:	4630      	mov	r0, r6
 80081a4:	b003      	add	sp, #12
 80081a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081aa:	6812      	ldr	r2, [r2, #0]
 80081ac:	3b04      	subs	r3, #4
 80081ae:	2a00      	cmp	r2, #0
 80081b0:	d1cb      	bne.n	800814a <quorem+0x94>
 80081b2:	3c01      	subs	r4, #1
 80081b4:	e7c6      	b.n	8008144 <quorem+0x8e>
 80081b6:	6812      	ldr	r2, [r2, #0]
 80081b8:	3b04      	subs	r3, #4
 80081ba:	2a00      	cmp	r2, #0
 80081bc:	d1ef      	bne.n	800819e <quorem+0xe8>
 80081be:	3c01      	subs	r4, #1
 80081c0:	e7ea      	b.n	8008198 <quorem+0xe2>
 80081c2:	2000      	movs	r0, #0
 80081c4:	e7ee      	b.n	80081a4 <quorem+0xee>
	...

080081c8 <_dtoa_r>:
 80081c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081cc:	69c7      	ldr	r7, [r0, #28]
 80081ce:	b099      	sub	sp, #100	@ 0x64
 80081d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80081d4:	ec55 4b10 	vmov	r4, r5, d0
 80081d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80081da:	9109      	str	r1, [sp, #36]	@ 0x24
 80081dc:	4683      	mov	fp, r0
 80081de:	920e      	str	r2, [sp, #56]	@ 0x38
 80081e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80081e2:	b97f      	cbnz	r7, 8008204 <_dtoa_r+0x3c>
 80081e4:	2010      	movs	r0, #16
 80081e6:	f7fe fff5 	bl	80071d4 <malloc>
 80081ea:	4602      	mov	r2, r0
 80081ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80081f0:	b920      	cbnz	r0, 80081fc <_dtoa_r+0x34>
 80081f2:	4ba7      	ldr	r3, [pc, #668]	@ (8008490 <_dtoa_r+0x2c8>)
 80081f4:	21ef      	movs	r1, #239	@ 0xef
 80081f6:	48a7      	ldr	r0, [pc, #668]	@ (8008494 <_dtoa_r+0x2cc>)
 80081f8:	f001 fb94 	bl	8009924 <__assert_func>
 80081fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008200:	6007      	str	r7, [r0, #0]
 8008202:	60c7      	str	r7, [r0, #12]
 8008204:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008208:	6819      	ldr	r1, [r3, #0]
 800820a:	b159      	cbz	r1, 8008224 <_dtoa_r+0x5c>
 800820c:	685a      	ldr	r2, [r3, #4]
 800820e:	604a      	str	r2, [r1, #4]
 8008210:	2301      	movs	r3, #1
 8008212:	4093      	lsls	r3, r2
 8008214:	608b      	str	r3, [r1, #8]
 8008216:	4658      	mov	r0, fp
 8008218:	f000 fe24 	bl	8008e64 <_Bfree>
 800821c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008220:	2200      	movs	r2, #0
 8008222:	601a      	str	r2, [r3, #0]
 8008224:	1e2b      	subs	r3, r5, #0
 8008226:	bfb9      	ittee	lt
 8008228:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800822c:	9303      	strlt	r3, [sp, #12]
 800822e:	2300      	movge	r3, #0
 8008230:	6033      	strge	r3, [r6, #0]
 8008232:	9f03      	ldr	r7, [sp, #12]
 8008234:	4b98      	ldr	r3, [pc, #608]	@ (8008498 <_dtoa_r+0x2d0>)
 8008236:	bfbc      	itt	lt
 8008238:	2201      	movlt	r2, #1
 800823a:	6032      	strlt	r2, [r6, #0]
 800823c:	43bb      	bics	r3, r7
 800823e:	d112      	bne.n	8008266 <_dtoa_r+0x9e>
 8008240:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008242:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008246:	6013      	str	r3, [r2, #0]
 8008248:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800824c:	4323      	orrs	r3, r4
 800824e:	f000 854d 	beq.w	8008cec <_dtoa_r+0xb24>
 8008252:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008254:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80084ac <_dtoa_r+0x2e4>
 8008258:	2b00      	cmp	r3, #0
 800825a:	f000 854f 	beq.w	8008cfc <_dtoa_r+0xb34>
 800825e:	f10a 0303 	add.w	r3, sl, #3
 8008262:	f000 bd49 	b.w	8008cf8 <_dtoa_r+0xb30>
 8008266:	ed9d 7b02 	vldr	d7, [sp, #8]
 800826a:	2200      	movs	r2, #0
 800826c:	ec51 0b17 	vmov	r0, r1, d7
 8008270:	2300      	movs	r3, #0
 8008272:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008276:	f7f8 fc57 	bl	8000b28 <__aeabi_dcmpeq>
 800827a:	4680      	mov	r8, r0
 800827c:	b158      	cbz	r0, 8008296 <_dtoa_r+0xce>
 800827e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008280:	2301      	movs	r3, #1
 8008282:	6013      	str	r3, [r2, #0]
 8008284:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008286:	b113      	cbz	r3, 800828e <_dtoa_r+0xc6>
 8008288:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800828a:	4b84      	ldr	r3, [pc, #528]	@ (800849c <_dtoa_r+0x2d4>)
 800828c:	6013      	str	r3, [r2, #0]
 800828e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80084b0 <_dtoa_r+0x2e8>
 8008292:	f000 bd33 	b.w	8008cfc <_dtoa_r+0xb34>
 8008296:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800829a:	aa16      	add	r2, sp, #88	@ 0x58
 800829c:	a917      	add	r1, sp, #92	@ 0x5c
 800829e:	4658      	mov	r0, fp
 80082a0:	f001 f8ca 	bl	8009438 <__d2b>
 80082a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80082a8:	4681      	mov	r9, r0
 80082aa:	2e00      	cmp	r6, #0
 80082ac:	d077      	beq.n	800839e <_dtoa_r+0x1d6>
 80082ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80082b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80082c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80082c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80082c8:	4619      	mov	r1, r3
 80082ca:	2200      	movs	r2, #0
 80082cc:	4b74      	ldr	r3, [pc, #464]	@ (80084a0 <_dtoa_r+0x2d8>)
 80082ce:	f7f8 f80b 	bl	80002e8 <__aeabi_dsub>
 80082d2:	a369      	add	r3, pc, #420	@ (adr r3, 8008478 <_dtoa_r+0x2b0>)
 80082d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d8:	f7f8 f9be 	bl	8000658 <__aeabi_dmul>
 80082dc:	a368      	add	r3, pc, #416	@ (adr r3, 8008480 <_dtoa_r+0x2b8>)
 80082de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e2:	f7f8 f803 	bl	80002ec <__adddf3>
 80082e6:	4604      	mov	r4, r0
 80082e8:	4630      	mov	r0, r6
 80082ea:	460d      	mov	r5, r1
 80082ec:	f7f8 f94a 	bl	8000584 <__aeabi_i2d>
 80082f0:	a365      	add	r3, pc, #404	@ (adr r3, 8008488 <_dtoa_r+0x2c0>)
 80082f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f6:	f7f8 f9af 	bl	8000658 <__aeabi_dmul>
 80082fa:	4602      	mov	r2, r0
 80082fc:	460b      	mov	r3, r1
 80082fe:	4620      	mov	r0, r4
 8008300:	4629      	mov	r1, r5
 8008302:	f7f7 fff3 	bl	80002ec <__adddf3>
 8008306:	4604      	mov	r4, r0
 8008308:	460d      	mov	r5, r1
 800830a:	f7f8 fc55 	bl	8000bb8 <__aeabi_d2iz>
 800830e:	2200      	movs	r2, #0
 8008310:	4607      	mov	r7, r0
 8008312:	2300      	movs	r3, #0
 8008314:	4620      	mov	r0, r4
 8008316:	4629      	mov	r1, r5
 8008318:	f7f8 fc10 	bl	8000b3c <__aeabi_dcmplt>
 800831c:	b140      	cbz	r0, 8008330 <_dtoa_r+0x168>
 800831e:	4638      	mov	r0, r7
 8008320:	f7f8 f930 	bl	8000584 <__aeabi_i2d>
 8008324:	4622      	mov	r2, r4
 8008326:	462b      	mov	r3, r5
 8008328:	f7f8 fbfe 	bl	8000b28 <__aeabi_dcmpeq>
 800832c:	b900      	cbnz	r0, 8008330 <_dtoa_r+0x168>
 800832e:	3f01      	subs	r7, #1
 8008330:	2f16      	cmp	r7, #22
 8008332:	d851      	bhi.n	80083d8 <_dtoa_r+0x210>
 8008334:	4b5b      	ldr	r3, [pc, #364]	@ (80084a4 <_dtoa_r+0x2dc>)
 8008336:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800833a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008342:	f7f8 fbfb 	bl	8000b3c <__aeabi_dcmplt>
 8008346:	2800      	cmp	r0, #0
 8008348:	d048      	beq.n	80083dc <_dtoa_r+0x214>
 800834a:	3f01      	subs	r7, #1
 800834c:	2300      	movs	r3, #0
 800834e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008350:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008352:	1b9b      	subs	r3, r3, r6
 8008354:	1e5a      	subs	r2, r3, #1
 8008356:	bf44      	itt	mi
 8008358:	f1c3 0801 	rsbmi	r8, r3, #1
 800835c:	2300      	movmi	r3, #0
 800835e:	9208      	str	r2, [sp, #32]
 8008360:	bf54      	ite	pl
 8008362:	f04f 0800 	movpl.w	r8, #0
 8008366:	9308      	strmi	r3, [sp, #32]
 8008368:	2f00      	cmp	r7, #0
 800836a:	db39      	blt.n	80083e0 <_dtoa_r+0x218>
 800836c:	9b08      	ldr	r3, [sp, #32]
 800836e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008370:	443b      	add	r3, r7
 8008372:	9308      	str	r3, [sp, #32]
 8008374:	2300      	movs	r3, #0
 8008376:	930a      	str	r3, [sp, #40]	@ 0x28
 8008378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800837a:	2b09      	cmp	r3, #9
 800837c:	d864      	bhi.n	8008448 <_dtoa_r+0x280>
 800837e:	2b05      	cmp	r3, #5
 8008380:	bfc4      	itt	gt
 8008382:	3b04      	subgt	r3, #4
 8008384:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008388:	f1a3 0302 	sub.w	r3, r3, #2
 800838c:	bfcc      	ite	gt
 800838e:	2400      	movgt	r4, #0
 8008390:	2401      	movle	r4, #1
 8008392:	2b03      	cmp	r3, #3
 8008394:	d863      	bhi.n	800845e <_dtoa_r+0x296>
 8008396:	e8df f003 	tbb	[pc, r3]
 800839a:	372a      	.short	0x372a
 800839c:	5535      	.short	0x5535
 800839e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80083a2:	441e      	add	r6, r3
 80083a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80083a8:	2b20      	cmp	r3, #32
 80083aa:	bfc1      	itttt	gt
 80083ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80083b0:	409f      	lslgt	r7, r3
 80083b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80083b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80083ba:	bfd6      	itet	le
 80083bc:	f1c3 0320 	rsble	r3, r3, #32
 80083c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80083c4:	fa04 f003 	lslle.w	r0, r4, r3
 80083c8:	f7f8 f8cc 	bl	8000564 <__aeabi_ui2d>
 80083cc:	2201      	movs	r2, #1
 80083ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80083d2:	3e01      	subs	r6, #1
 80083d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80083d6:	e777      	b.n	80082c8 <_dtoa_r+0x100>
 80083d8:	2301      	movs	r3, #1
 80083da:	e7b8      	b.n	800834e <_dtoa_r+0x186>
 80083dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80083de:	e7b7      	b.n	8008350 <_dtoa_r+0x188>
 80083e0:	427b      	negs	r3, r7
 80083e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80083e4:	2300      	movs	r3, #0
 80083e6:	eba8 0807 	sub.w	r8, r8, r7
 80083ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083ec:	e7c4      	b.n	8008378 <_dtoa_r+0x1b0>
 80083ee:	2300      	movs	r3, #0
 80083f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	dc35      	bgt.n	8008464 <_dtoa_r+0x29c>
 80083f8:	2301      	movs	r3, #1
 80083fa:	9300      	str	r3, [sp, #0]
 80083fc:	9307      	str	r3, [sp, #28]
 80083fe:	461a      	mov	r2, r3
 8008400:	920e      	str	r2, [sp, #56]	@ 0x38
 8008402:	e00b      	b.n	800841c <_dtoa_r+0x254>
 8008404:	2301      	movs	r3, #1
 8008406:	e7f3      	b.n	80083f0 <_dtoa_r+0x228>
 8008408:	2300      	movs	r3, #0
 800840a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800840c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800840e:	18fb      	adds	r3, r7, r3
 8008410:	9300      	str	r3, [sp, #0]
 8008412:	3301      	adds	r3, #1
 8008414:	2b01      	cmp	r3, #1
 8008416:	9307      	str	r3, [sp, #28]
 8008418:	bfb8      	it	lt
 800841a:	2301      	movlt	r3, #1
 800841c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008420:	2100      	movs	r1, #0
 8008422:	2204      	movs	r2, #4
 8008424:	f102 0514 	add.w	r5, r2, #20
 8008428:	429d      	cmp	r5, r3
 800842a:	d91f      	bls.n	800846c <_dtoa_r+0x2a4>
 800842c:	6041      	str	r1, [r0, #4]
 800842e:	4658      	mov	r0, fp
 8008430:	f000 fcd8 	bl	8008de4 <_Balloc>
 8008434:	4682      	mov	sl, r0
 8008436:	2800      	cmp	r0, #0
 8008438:	d13c      	bne.n	80084b4 <_dtoa_r+0x2ec>
 800843a:	4b1b      	ldr	r3, [pc, #108]	@ (80084a8 <_dtoa_r+0x2e0>)
 800843c:	4602      	mov	r2, r0
 800843e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008442:	e6d8      	b.n	80081f6 <_dtoa_r+0x2e>
 8008444:	2301      	movs	r3, #1
 8008446:	e7e0      	b.n	800840a <_dtoa_r+0x242>
 8008448:	2401      	movs	r4, #1
 800844a:	2300      	movs	r3, #0
 800844c:	9309      	str	r3, [sp, #36]	@ 0x24
 800844e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008450:	f04f 33ff 	mov.w	r3, #4294967295
 8008454:	9300      	str	r3, [sp, #0]
 8008456:	9307      	str	r3, [sp, #28]
 8008458:	2200      	movs	r2, #0
 800845a:	2312      	movs	r3, #18
 800845c:	e7d0      	b.n	8008400 <_dtoa_r+0x238>
 800845e:	2301      	movs	r3, #1
 8008460:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008462:	e7f5      	b.n	8008450 <_dtoa_r+0x288>
 8008464:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008466:	9300      	str	r3, [sp, #0]
 8008468:	9307      	str	r3, [sp, #28]
 800846a:	e7d7      	b.n	800841c <_dtoa_r+0x254>
 800846c:	3101      	adds	r1, #1
 800846e:	0052      	lsls	r2, r2, #1
 8008470:	e7d8      	b.n	8008424 <_dtoa_r+0x25c>
 8008472:	bf00      	nop
 8008474:	f3af 8000 	nop.w
 8008478:	636f4361 	.word	0x636f4361
 800847c:	3fd287a7 	.word	0x3fd287a7
 8008480:	8b60c8b3 	.word	0x8b60c8b3
 8008484:	3fc68a28 	.word	0x3fc68a28
 8008488:	509f79fb 	.word	0x509f79fb
 800848c:	3fd34413 	.word	0x3fd34413
 8008490:	0800a286 	.word	0x0800a286
 8008494:	0800a29d 	.word	0x0800a29d
 8008498:	7ff00000 	.word	0x7ff00000
 800849c:	0800a256 	.word	0x0800a256
 80084a0:	3ff80000 	.word	0x3ff80000
 80084a4:	0800a398 	.word	0x0800a398
 80084a8:	0800a2f5 	.word	0x0800a2f5
 80084ac:	0800a282 	.word	0x0800a282
 80084b0:	0800a255 	.word	0x0800a255
 80084b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80084b8:	6018      	str	r0, [r3, #0]
 80084ba:	9b07      	ldr	r3, [sp, #28]
 80084bc:	2b0e      	cmp	r3, #14
 80084be:	f200 80a4 	bhi.w	800860a <_dtoa_r+0x442>
 80084c2:	2c00      	cmp	r4, #0
 80084c4:	f000 80a1 	beq.w	800860a <_dtoa_r+0x442>
 80084c8:	2f00      	cmp	r7, #0
 80084ca:	dd33      	ble.n	8008534 <_dtoa_r+0x36c>
 80084cc:	4bad      	ldr	r3, [pc, #692]	@ (8008784 <_dtoa_r+0x5bc>)
 80084ce:	f007 020f 	and.w	r2, r7, #15
 80084d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084d6:	ed93 7b00 	vldr	d7, [r3]
 80084da:	05f8      	lsls	r0, r7, #23
 80084dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80084e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80084e4:	d516      	bpl.n	8008514 <_dtoa_r+0x34c>
 80084e6:	4ba8      	ldr	r3, [pc, #672]	@ (8008788 <_dtoa_r+0x5c0>)
 80084e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084f0:	f7f8 f9dc 	bl	80008ac <__aeabi_ddiv>
 80084f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084f8:	f004 040f 	and.w	r4, r4, #15
 80084fc:	2603      	movs	r6, #3
 80084fe:	4da2      	ldr	r5, [pc, #648]	@ (8008788 <_dtoa_r+0x5c0>)
 8008500:	b954      	cbnz	r4, 8008518 <_dtoa_r+0x350>
 8008502:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800850a:	f7f8 f9cf 	bl	80008ac <__aeabi_ddiv>
 800850e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008512:	e028      	b.n	8008566 <_dtoa_r+0x39e>
 8008514:	2602      	movs	r6, #2
 8008516:	e7f2      	b.n	80084fe <_dtoa_r+0x336>
 8008518:	07e1      	lsls	r1, r4, #31
 800851a:	d508      	bpl.n	800852e <_dtoa_r+0x366>
 800851c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008520:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008524:	f7f8 f898 	bl	8000658 <__aeabi_dmul>
 8008528:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800852c:	3601      	adds	r6, #1
 800852e:	1064      	asrs	r4, r4, #1
 8008530:	3508      	adds	r5, #8
 8008532:	e7e5      	b.n	8008500 <_dtoa_r+0x338>
 8008534:	f000 80d2 	beq.w	80086dc <_dtoa_r+0x514>
 8008538:	427c      	negs	r4, r7
 800853a:	4b92      	ldr	r3, [pc, #584]	@ (8008784 <_dtoa_r+0x5bc>)
 800853c:	4d92      	ldr	r5, [pc, #584]	@ (8008788 <_dtoa_r+0x5c0>)
 800853e:	f004 020f 	and.w	r2, r4, #15
 8008542:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800854e:	f7f8 f883 	bl	8000658 <__aeabi_dmul>
 8008552:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008556:	1124      	asrs	r4, r4, #4
 8008558:	2300      	movs	r3, #0
 800855a:	2602      	movs	r6, #2
 800855c:	2c00      	cmp	r4, #0
 800855e:	f040 80b2 	bne.w	80086c6 <_dtoa_r+0x4fe>
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1d3      	bne.n	800850e <_dtoa_r+0x346>
 8008566:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008568:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800856c:	2b00      	cmp	r3, #0
 800856e:	f000 80b7 	beq.w	80086e0 <_dtoa_r+0x518>
 8008572:	4b86      	ldr	r3, [pc, #536]	@ (800878c <_dtoa_r+0x5c4>)
 8008574:	2200      	movs	r2, #0
 8008576:	4620      	mov	r0, r4
 8008578:	4629      	mov	r1, r5
 800857a:	f7f8 fadf 	bl	8000b3c <__aeabi_dcmplt>
 800857e:	2800      	cmp	r0, #0
 8008580:	f000 80ae 	beq.w	80086e0 <_dtoa_r+0x518>
 8008584:	9b07      	ldr	r3, [sp, #28]
 8008586:	2b00      	cmp	r3, #0
 8008588:	f000 80aa 	beq.w	80086e0 <_dtoa_r+0x518>
 800858c:	9b00      	ldr	r3, [sp, #0]
 800858e:	2b00      	cmp	r3, #0
 8008590:	dd37      	ble.n	8008602 <_dtoa_r+0x43a>
 8008592:	1e7b      	subs	r3, r7, #1
 8008594:	9304      	str	r3, [sp, #16]
 8008596:	4620      	mov	r0, r4
 8008598:	4b7d      	ldr	r3, [pc, #500]	@ (8008790 <_dtoa_r+0x5c8>)
 800859a:	2200      	movs	r2, #0
 800859c:	4629      	mov	r1, r5
 800859e:	f7f8 f85b 	bl	8000658 <__aeabi_dmul>
 80085a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085a6:	9c00      	ldr	r4, [sp, #0]
 80085a8:	3601      	adds	r6, #1
 80085aa:	4630      	mov	r0, r6
 80085ac:	f7f7 ffea 	bl	8000584 <__aeabi_i2d>
 80085b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085b4:	f7f8 f850 	bl	8000658 <__aeabi_dmul>
 80085b8:	4b76      	ldr	r3, [pc, #472]	@ (8008794 <_dtoa_r+0x5cc>)
 80085ba:	2200      	movs	r2, #0
 80085bc:	f7f7 fe96 	bl	80002ec <__adddf3>
 80085c0:	4605      	mov	r5, r0
 80085c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80085c6:	2c00      	cmp	r4, #0
 80085c8:	f040 808d 	bne.w	80086e6 <_dtoa_r+0x51e>
 80085cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085d0:	4b71      	ldr	r3, [pc, #452]	@ (8008798 <_dtoa_r+0x5d0>)
 80085d2:	2200      	movs	r2, #0
 80085d4:	f7f7 fe88 	bl	80002e8 <__aeabi_dsub>
 80085d8:	4602      	mov	r2, r0
 80085da:	460b      	mov	r3, r1
 80085dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80085e0:	462a      	mov	r2, r5
 80085e2:	4633      	mov	r3, r6
 80085e4:	f7f8 fac8 	bl	8000b78 <__aeabi_dcmpgt>
 80085e8:	2800      	cmp	r0, #0
 80085ea:	f040 828b 	bne.w	8008b04 <_dtoa_r+0x93c>
 80085ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085f2:	462a      	mov	r2, r5
 80085f4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80085f8:	f7f8 faa0 	bl	8000b3c <__aeabi_dcmplt>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	f040 8128 	bne.w	8008852 <_dtoa_r+0x68a>
 8008602:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008606:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800860a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800860c:	2b00      	cmp	r3, #0
 800860e:	f2c0 815a 	blt.w	80088c6 <_dtoa_r+0x6fe>
 8008612:	2f0e      	cmp	r7, #14
 8008614:	f300 8157 	bgt.w	80088c6 <_dtoa_r+0x6fe>
 8008618:	4b5a      	ldr	r3, [pc, #360]	@ (8008784 <_dtoa_r+0x5bc>)
 800861a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800861e:	ed93 7b00 	vldr	d7, [r3]
 8008622:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008624:	2b00      	cmp	r3, #0
 8008626:	ed8d 7b00 	vstr	d7, [sp]
 800862a:	da03      	bge.n	8008634 <_dtoa_r+0x46c>
 800862c:	9b07      	ldr	r3, [sp, #28]
 800862e:	2b00      	cmp	r3, #0
 8008630:	f340 8101 	ble.w	8008836 <_dtoa_r+0x66e>
 8008634:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008638:	4656      	mov	r6, sl
 800863a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800863e:	4620      	mov	r0, r4
 8008640:	4629      	mov	r1, r5
 8008642:	f7f8 f933 	bl	80008ac <__aeabi_ddiv>
 8008646:	f7f8 fab7 	bl	8000bb8 <__aeabi_d2iz>
 800864a:	4680      	mov	r8, r0
 800864c:	f7f7 ff9a 	bl	8000584 <__aeabi_i2d>
 8008650:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008654:	f7f8 f800 	bl	8000658 <__aeabi_dmul>
 8008658:	4602      	mov	r2, r0
 800865a:	460b      	mov	r3, r1
 800865c:	4620      	mov	r0, r4
 800865e:	4629      	mov	r1, r5
 8008660:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008664:	f7f7 fe40 	bl	80002e8 <__aeabi_dsub>
 8008668:	f806 4b01 	strb.w	r4, [r6], #1
 800866c:	9d07      	ldr	r5, [sp, #28]
 800866e:	eba6 040a 	sub.w	r4, r6, sl
 8008672:	42a5      	cmp	r5, r4
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	f040 8117 	bne.w	80088aa <_dtoa_r+0x6e2>
 800867c:	f7f7 fe36 	bl	80002ec <__adddf3>
 8008680:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008684:	4604      	mov	r4, r0
 8008686:	460d      	mov	r5, r1
 8008688:	f7f8 fa76 	bl	8000b78 <__aeabi_dcmpgt>
 800868c:	2800      	cmp	r0, #0
 800868e:	f040 80f9 	bne.w	8008884 <_dtoa_r+0x6bc>
 8008692:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008696:	4620      	mov	r0, r4
 8008698:	4629      	mov	r1, r5
 800869a:	f7f8 fa45 	bl	8000b28 <__aeabi_dcmpeq>
 800869e:	b118      	cbz	r0, 80086a8 <_dtoa_r+0x4e0>
 80086a0:	f018 0f01 	tst.w	r8, #1
 80086a4:	f040 80ee 	bne.w	8008884 <_dtoa_r+0x6bc>
 80086a8:	4649      	mov	r1, r9
 80086aa:	4658      	mov	r0, fp
 80086ac:	f000 fbda 	bl	8008e64 <_Bfree>
 80086b0:	2300      	movs	r3, #0
 80086b2:	7033      	strb	r3, [r6, #0]
 80086b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80086b6:	3701      	adds	r7, #1
 80086b8:	601f      	str	r7, [r3, #0]
 80086ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80086bc:	2b00      	cmp	r3, #0
 80086be:	f000 831d 	beq.w	8008cfc <_dtoa_r+0xb34>
 80086c2:	601e      	str	r6, [r3, #0]
 80086c4:	e31a      	b.n	8008cfc <_dtoa_r+0xb34>
 80086c6:	07e2      	lsls	r2, r4, #31
 80086c8:	d505      	bpl.n	80086d6 <_dtoa_r+0x50e>
 80086ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80086ce:	f7f7 ffc3 	bl	8000658 <__aeabi_dmul>
 80086d2:	3601      	adds	r6, #1
 80086d4:	2301      	movs	r3, #1
 80086d6:	1064      	asrs	r4, r4, #1
 80086d8:	3508      	adds	r5, #8
 80086da:	e73f      	b.n	800855c <_dtoa_r+0x394>
 80086dc:	2602      	movs	r6, #2
 80086de:	e742      	b.n	8008566 <_dtoa_r+0x39e>
 80086e0:	9c07      	ldr	r4, [sp, #28]
 80086e2:	9704      	str	r7, [sp, #16]
 80086e4:	e761      	b.n	80085aa <_dtoa_r+0x3e2>
 80086e6:	4b27      	ldr	r3, [pc, #156]	@ (8008784 <_dtoa_r+0x5bc>)
 80086e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086f2:	4454      	add	r4, sl
 80086f4:	2900      	cmp	r1, #0
 80086f6:	d053      	beq.n	80087a0 <_dtoa_r+0x5d8>
 80086f8:	4928      	ldr	r1, [pc, #160]	@ (800879c <_dtoa_r+0x5d4>)
 80086fa:	2000      	movs	r0, #0
 80086fc:	f7f8 f8d6 	bl	80008ac <__aeabi_ddiv>
 8008700:	4633      	mov	r3, r6
 8008702:	462a      	mov	r2, r5
 8008704:	f7f7 fdf0 	bl	80002e8 <__aeabi_dsub>
 8008708:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800870c:	4656      	mov	r6, sl
 800870e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008712:	f7f8 fa51 	bl	8000bb8 <__aeabi_d2iz>
 8008716:	4605      	mov	r5, r0
 8008718:	f7f7 ff34 	bl	8000584 <__aeabi_i2d>
 800871c:	4602      	mov	r2, r0
 800871e:	460b      	mov	r3, r1
 8008720:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008724:	f7f7 fde0 	bl	80002e8 <__aeabi_dsub>
 8008728:	3530      	adds	r5, #48	@ 0x30
 800872a:	4602      	mov	r2, r0
 800872c:	460b      	mov	r3, r1
 800872e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008732:	f806 5b01 	strb.w	r5, [r6], #1
 8008736:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800873a:	f7f8 f9ff 	bl	8000b3c <__aeabi_dcmplt>
 800873e:	2800      	cmp	r0, #0
 8008740:	d171      	bne.n	8008826 <_dtoa_r+0x65e>
 8008742:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008746:	4911      	ldr	r1, [pc, #68]	@ (800878c <_dtoa_r+0x5c4>)
 8008748:	2000      	movs	r0, #0
 800874a:	f7f7 fdcd 	bl	80002e8 <__aeabi_dsub>
 800874e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008752:	f7f8 f9f3 	bl	8000b3c <__aeabi_dcmplt>
 8008756:	2800      	cmp	r0, #0
 8008758:	f040 8095 	bne.w	8008886 <_dtoa_r+0x6be>
 800875c:	42a6      	cmp	r6, r4
 800875e:	f43f af50 	beq.w	8008602 <_dtoa_r+0x43a>
 8008762:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008766:	4b0a      	ldr	r3, [pc, #40]	@ (8008790 <_dtoa_r+0x5c8>)
 8008768:	2200      	movs	r2, #0
 800876a:	f7f7 ff75 	bl	8000658 <__aeabi_dmul>
 800876e:	4b08      	ldr	r3, [pc, #32]	@ (8008790 <_dtoa_r+0x5c8>)
 8008770:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008774:	2200      	movs	r2, #0
 8008776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800877a:	f7f7 ff6d 	bl	8000658 <__aeabi_dmul>
 800877e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008782:	e7c4      	b.n	800870e <_dtoa_r+0x546>
 8008784:	0800a398 	.word	0x0800a398
 8008788:	0800a370 	.word	0x0800a370
 800878c:	3ff00000 	.word	0x3ff00000
 8008790:	40240000 	.word	0x40240000
 8008794:	401c0000 	.word	0x401c0000
 8008798:	40140000 	.word	0x40140000
 800879c:	3fe00000 	.word	0x3fe00000
 80087a0:	4631      	mov	r1, r6
 80087a2:	4628      	mov	r0, r5
 80087a4:	f7f7 ff58 	bl	8000658 <__aeabi_dmul>
 80087a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80087ac:	9415      	str	r4, [sp, #84]	@ 0x54
 80087ae:	4656      	mov	r6, sl
 80087b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087b4:	f7f8 fa00 	bl	8000bb8 <__aeabi_d2iz>
 80087b8:	4605      	mov	r5, r0
 80087ba:	f7f7 fee3 	bl	8000584 <__aeabi_i2d>
 80087be:	4602      	mov	r2, r0
 80087c0:	460b      	mov	r3, r1
 80087c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087c6:	f7f7 fd8f 	bl	80002e8 <__aeabi_dsub>
 80087ca:	3530      	adds	r5, #48	@ 0x30
 80087cc:	f806 5b01 	strb.w	r5, [r6], #1
 80087d0:	4602      	mov	r2, r0
 80087d2:	460b      	mov	r3, r1
 80087d4:	42a6      	cmp	r6, r4
 80087d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80087da:	f04f 0200 	mov.w	r2, #0
 80087de:	d124      	bne.n	800882a <_dtoa_r+0x662>
 80087e0:	4bac      	ldr	r3, [pc, #688]	@ (8008a94 <_dtoa_r+0x8cc>)
 80087e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80087e6:	f7f7 fd81 	bl	80002ec <__adddf3>
 80087ea:	4602      	mov	r2, r0
 80087ec:	460b      	mov	r3, r1
 80087ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087f2:	f7f8 f9c1 	bl	8000b78 <__aeabi_dcmpgt>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	d145      	bne.n	8008886 <_dtoa_r+0x6be>
 80087fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80087fe:	49a5      	ldr	r1, [pc, #660]	@ (8008a94 <_dtoa_r+0x8cc>)
 8008800:	2000      	movs	r0, #0
 8008802:	f7f7 fd71 	bl	80002e8 <__aeabi_dsub>
 8008806:	4602      	mov	r2, r0
 8008808:	460b      	mov	r3, r1
 800880a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800880e:	f7f8 f995 	bl	8000b3c <__aeabi_dcmplt>
 8008812:	2800      	cmp	r0, #0
 8008814:	f43f aef5 	beq.w	8008602 <_dtoa_r+0x43a>
 8008818:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800881a:	1e73      	subs	r3, r6, #1
 800881c:	9315      	str	r3, [sp, #84]	@ 0x54
 800881e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008822:	2b30      	cmp	r3, #48	@ 0x30
 8008824:	d0f8      	beq.n	8008818 <_dtoa_r+0x650>
 8008826:	9f04      	ldr	r7, [sp, #16]
 8008828:	e73e      	b.n	80086a8 <_dtoa_r+0x4e0>
 800882a:	4b9b      	ldr	r3, [pc, #620]	@ (8008a98 <_dtoa_r+0x8d0>)
 800882c:	f7f7 ff14 	bl	8000658 <__aeabi_dmul>
 8008830:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008834:	e7bc      	b.n	80087b0 <_dtoa_r+0x5e8>
 8008836:	d10c      	bne.n	8008852 <_dtoa_r+0x68a>
 8008838:	4b98      	ldr	r3, [pc, #608]	@ (8008a9c <_dtoa_r+0x8d4>)
 800883a:	2200      	movs	r2, #0
 800883c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008840:	f7f7 ff0a 	bl	8000658 <__aeabi_dmul>
 8008844:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008848:	f7f8 f98c 	bl	8000b64 <__aeabi_dcmpge>
 800884c:	2800      	cmp	r0, #0
 800884e:	f000 8157 	beq.w	8008b00 <_dtoa_r+0x938>
 8008852:	2400      	movs	r4, #0
 8008854:	4625      	mov	r5, r4
 8008856:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008858:	43db      	mvns	r3, r3
 800885a:	9304      	str	r3, [sp, #16]
 800885c:	4656      	mov	r6, sl
 800885e:	2700      	movs	r7, #0
 8008860:	4621      	mov	r1, r4
 8008862:	4658      	mov	r0, fp
 8008864:	f000 fafe 	bl	8008e64 <_Bfree>
 8008868:	2d00      	cmp	r5, #0
 800886a:	d0dc      	beq.n	8008826 <_dtoa_r+0x65e>
 800886c:	b12f      	cbz	r7, 800887a <_dtoa_r+0x6b2>
 800886e:	42af      	cmp	r7, r5
 8008870:	d003      	beq.n	800887a <_dtoa_r+0x6b2>
 8008872:	4639      	mov	r1, r7
 8008874:	4658      	mov	r0, fp
 8008876:	f000 faf5 	bl	8008e64 <_Bfree>
 800887a:	4629      	mov	r1, r5
 800887c:	4658      	mov	r0, fp
 800887e:	f000 faf1 	bl	8008e64 <_Bfree>
 8008882:	e7d0      	b.n	8008826 <_dtoa_r+0x65e>
 8008884:	9704      	str	r7, [sp, #16]
 8008886:	4633      	mov	r3, r6
 8008888:	461e      	mov	r6, r3
 800888a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800888e:	2a39      	cmp	r2, #57	@ 0x39
 8008890:	d107      	bne.n	80088a2 <_dtoa_r+0x6da>
 8008892:	459a      	cmp	sl, r3
 8008894:	d1f8      	bne.n	8008888 <_dtoa_r+0x6c0>
 8008896:	9a04      	ldr	r2, [sp, #16]
 8008898:	3201      	adds	r2, #1
 800889a:	9204      	str	r2, [sp, #16]
 800889c:	2230      	movs	r2, #48	@ 0x30
 800889e:	f88a 2000 	strb.w	r2, [sl]
 80088a2:	781a      	ldrb	r2, [r3, #0]
 80088a4:	3201      	adds	r2, #1
 80088a6:	701a      	strb	r2, [r3, #0]
 80088a8:	e7bd      	b.n	8008826 <_dtoa_r+0x65e>
 80088aa:	4b7b      	ldr	r3, [pc, #492]	@ (8008a98 <_dtoa_r+0x8d0>)
 80088ac:	2200      	movs	r2, #0
 80088ae:	f7f7 fed3 	bl	8000658 <__aeabi_dmul>
 80088b2:	2200      	movs	r2, #0
 80088b4:	2300      	movs	r3, #0
 80088b6:	4604      	mov	r4, r0
 80088b8:	460d      	mov	r5, r1
 80088ba:	f7f8 f935 	bl	8000b28 <__aeabi_dcmpeq>
 80088be:	2800      	cmp	r0, #0
 80088c0:	f43f aebb 	beq.w	800863a <_dtoa_r+0x472>
 80088c4:	e6f0      	b.n	80086a8 <_dtoa_r+0x4e0>
 80088c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80088c8:	2a00      	cmp	r2, #0
 80088ca:	f000 80db 	beq.w	8008a84 <_dtoa_r+0x8bc>
 80088ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088d0:	2a01      	cmp	r2, #1
 80088d2:	f300 80bf 	bgt.w	8008a54 <_dtoa_r+0x88c>
 80088d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80088d8:	2a00      	cmp	r2, #0
 80088da:	f000 80b7 	beq.w	8008a4c <_dtoa_r+0x884>
 80088de:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80088e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80088e4:	4646      	mov	r6, r8
 80088e6:	9a08      	ldr	r2, [sp, #32]
 80088e8:	2101      	movs	r1, #1
 80088ea:	441a      	add	r2, r3
 80088ec:	4658      	mov	r0, fp
 80088ee:	4498      	add	r8, r3
 80088f0:	9208      	str	r2, [sp, #32]
 80088f2:	f000 fb6b 	bl	8008fcc <__i2b>
 80088f6:	4605      	mov	r5, r0
 80088f8:	b15e      	cbz	r6, 8008912 <_dtoa_r+0x74a>
 80088fa:	9b08      	ldr	r3, [sp, #32]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	dd08      	ble.n	8008912 <_dtoa_r+0x74a>
 8008900:	42b3      	cmp	r3, r6
 8008902:	9a08      	ldr	r2, [sp, #32]
 8008904:	bfa8      	it	ge
 8008906:	4633      	movge	r3, r6
 8008908:	eba8 0803 	sub.w	r8, r8, r3
 800890c:	1af6      	subs	r6, r6, r3
 800890e:	1ad3      	subs	r3, r2, r3
 8008910:	9308      	str	r3, [sp, #32]
 8008912:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008914:	b1f3      	cbz	r3, 8008954 <_dtoa_r+0x78c>
 8008916:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008918:	2b00      	cmp	r3, #0
 800891a:	f000 80b7 	beq.w	8008a8c <_dtoa_r+0x8c4>
 800891e:	b18c      	cbz	r4, 8008944 <_dtoa_r+0x77c>
 8008920:	4629      	mov	r1, r5
 8008922:	4622      	mov	r2, r4
 8008924:	4658      	mov	r0, fp
 8008926:	f000 fc11 	bl	800914c <__pow5mult>
 800892a:	464a      	mov	r2, r9
 800892c:	4601      	mov	r1, r0
 800892e:	4605      	mov	r5, r0
 8008930:	4658      	mov	r0, fp
 8008932:	f000 fb61 	bl	8008ff8 <__multiply>
 8008936:	4649      	mov	r1, r9
 8008938:	9004      	str	r0, [sp, #16]
 800893a:	4658      	mov	r0, fp
 800893c:	f000 fa92 	bl	8008e64 <_Bfree>
 8008940:	9b04      	ldr	r3, [sp, #16]
 8008942:	4699      	mov	r9, r3
 8008944:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008946:	1b1a      	subs	r2, r3, r4
 8008948:	d004      	beq.n	8008954 <_dtoa_r+0x78c>
 800894a:	4649      	mov	r1, r9
 800894c:	4658      	mov	r0, fp
 800894e:	f000 fbfd 	bl	800914c <__pow5mult>
 8008952:	4681      	mov	r9, r0
 8008954:	2101      	movs	r1, #1
 8008956:	4658      	mov	r0, fp
 8008958:	f000 fb38 	bl	8008fcc <__i2b>
 800895c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800895e:	4604      	mov	r4, r0
 8008960:	2b00      	cmp	r3, #0
 8008962:	f000 81cf 	beq.w	8008d04 <_dtoa_r+0xb3c>
 8008966:	461a      	mov	r2, r3
 8008968:	4601      	mov	r1, r0
 800896a:	4658      	mov	r0, fp
 800896c:	f000 fbee 	bl	800914c <__pow5mult>
 8008970:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008972:	2b01      	cmp	r3, #1
 8008974:	4604      	mov	r4, r0
 8008976:	f300 8095 	bgt.w	8008aa4 <_dtoa_r+0x8dc>
 800897a:	9b02      	ldr	r3, [sp, #8]
 800897c:	2b00      	cmp	r3, #0
 800897e:	f040 8087 	bne.w	8008a90 <_dtoa_r+0x8c8>
 8008982:	9b03      	ldr	r3, [sp, #12]
 8008984:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008988:	2b00      	cmp	r3, #0
 800898a:	f040 8089 	bne.w	8008aa0 <_dtoa_r+0x8d8>
 800898e:	9b03      	ldr	r3, [sp, #12]
 8008990:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008994:	0d1b      	lsrs	r3, r3, #20
 8008996:	051b      	lsls	r3, r3, #20
 8008998:	b12b      	cbz	r3, 80089a6 <_dtoa_r+0x7de>
 800899a:	9b08      	ldr	r3, [sp, #32]
 800899c:	3301      	adds	r3, #1
 800899e:	9308      	str	r3, [sp, #32]
 80089a0:	f108 0801 	add.w	r8, r8, #1
 80089a4:	2301      	movs	r3, #1
 80089a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80089a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	f000 81b0 	beq.w	8008d10 <_dtoa_r+0xb48>
 80089b0:	6923      	ldr	r3, [r4, #16]
 80089b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089b6:	6918      	ldr	r0, [r3, #16]
 80089b8:	f000 fabc 	bl	8008f34 <__hi0bits>
 80089bc:	f1c0 0020 	rsb	r0, r0, #32
 80089c0:	9b08      	ldr	r3, [sp, #32]
 80089c2:	4418      	add	r0, r3
 80089c4:	f010 001f 	ands.w	r0, r0, #31
 80089c8:	d077      	beq.n	8008aba <_dtoa_r+0x8f2>
 80089ca:	f1c0 0320 	rsb	r3, r0, #32
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	dd6b      	ble.n	8008aaa <_dtoa_r+0x8e2>
 80089d2:	9b08      	ldr	r3, [sp, #32]
 80089d4:	f1c0 001c 	rsb	r0, r0, #28
 80089d8:	4403      	add	r3, r0
 80089da:	4480      	add	r8, r0
 80089dc:	4406      	add	r6, r0
 80089de:	9308      	str	r3, [sp, #32]
 80089e0:	f1b8 0f00 	cmp.w	r8, #0
 80089e4:	dd05      	ble.n	80089f2 <_dtoa_r+0x82a>
 80089e6:	4649      	mov	r1, r9
 80089e8:	4642      	mov	r2, r8
 80089ea:	4658      	mov	r0, fp
 80089ec:	f000 fc08 	bl	8009200 <__lshift>
 80089f0:	4681      	mov	r9, r0
 80089f2:	9b08      	ldr	r3, [sp, #32]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	dd05      	ble.n	8008a04 <_dtoa_r+0x83c>
 80089f8:	4621      	mov	r1, r4
 80089fa:	461a      	mov	r2, r3
 80089fc:	4658      	mov	r0, fp
 80089fe:	f000 fbff 	bl	8009200 <__lshift>
 8008a02:	4604      	mov	r4, r0
 8008a04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d059      	beq.n	8008abe <_dtoa_r+0x8f6>
 8008a0a:	4621      	mov	r1, r4
 8008a0c:	4648      	mov	r0, r9
 8008a0e:	f000 fc63 	bl	80092d8 <__mcmp>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	da53      	bge.n	8008abe <_dtoa_r+0x8f6>
 8008a16:	1e7b      	subs	r3, r7, #1
 8008a18:	9304      	str	r3, [sp, #16]
 8008a1a:	4649      	mov	r1, r9
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	220a      	movs	r2, #10
 8008a20:	4658      	mov	r0, fp
 8008a22:	f000 fa41 	bl	8008ea8 <__multadd>
 8008a26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a28:	4681      	mov	r9, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	f000 8172 	beq.w	8008d14 <_dtoa_r+0xb4c>
 8008a30:	2300      	movs	r3, #0
 8008a32:	4629      	mov	r1, r5
 8008a34:	220a      	movs	r2, #10
 8008a36:	4658      	mov	r0, fp
 8008a38:	f000 fa36 	bl	8008ea8 <__multadd>
 8008a3c:	9b00      	ldr	r3, [sp, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	4605      	mov	r5, r0
 8008a42:	dc67      	bgt.n	8008b14 <_dtoa_r+0x94c>
 8008a44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	dc41      	bgt.n	8008ace <_dtoa_r+0x906>
 8008a4a:	e063      	b.n	8008b14 <_dtoa_r+0x94c>
 8008a4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a52:	e746      	b.n	80088e2 <_dtoa_r+0x71a>
 8008a54:	9b07      	ldr	r3, [sp, #28]
 8008a56:	1e5c      	subs	r4, r3, #1
 8008a58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a5a:	42a3      	cmp	r3, r4
 8008a5c:	bfbf      	itttt	lt
 8008a5e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008a60:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008a62:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008a64:	1ae3      	sublt	r3, r4, r3
 8008a66:	bfb4      	ite	lt
 8008a68:	18d2      	addlt	r2, r2, r3
 8008a6a:	1b1c      	subge	r4, r3, r4
 8008a6c:	9b07      	ldr	r3, [sp, #28]
 8008a6e:	bfbc      	itt	lt
 8008a70:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008a72:	2400      	movlt	r4, #0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	bfb5      	itete	lt
 8008a78:	eba8 0603 	sublt.w	r6, r8, r3
 8008a7c:	9b07      	ldrge	r3, [sp, #28]
 8008a7e:	2300      	movlt	r3, #0
 8008a80:	4646      	movge	r6, r8
 8008a82:	e730      	b.n	80088e6 <_dtoa_r+0x71e>
 8008a84:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a86:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008a88:	4646      	mov	r6, r8
 8008a8a:	e735      	b.n	80088f8 <_dtoa_r+0x730>
 8008a8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a8e:	e75c      	b.n	800894a <_dtoa_r+0x782>
 8008a90:	2300      	movs	r3, #0
 8008a92:	e788      	b.n	80089a6 <_dtoa_r+0x7de>
 8008a94:	3fe00000 	.word	0x3fe00000
 8008a98:	40240000 	.word	0x40240000
 8008a9c:	40140000 	.word	0x40140000
 8008aa0:	9b02      	ldr	r3, [sp, #8]
 8008aa2:	e780      	b.n	80089a6 <_dtoa_r+0x7de>
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008aa8:	e782      	b.n	80089b0 <_dtoa_r+0x7e8>
 8008aaa:	d099      	beq.n	80089e0 <_dtoa_r+0x818>
 8008aac:	9a08      	ldr	r2, [sp, #32]
 8008aae:	331c      	adds	r3, #28
 8008ab0:	441a      	add	r2, r3
 8008ab2:	4498      	add	r8, r3
 8008ab4:	441e      	add	r6, r3
 8008ab6:	9208      	str	r2, [sp, #32]
 8008ab8:	e792      	b.n	80089e0 <_dtoa_r+0x818>
 8008aba:	4603      	mov	r3, r0
 8008abc:	e7f6      	b.n	8008aac <_dtoa_r+0x8e4>
 8008abe:	9b07      	ldr	r3, [sp, #28]
 8008ac0:	9704      	str	r7, [sp, #16]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	dc20      	bgt.n	8008b08 <_dtoa_r+0x940>
 8008ac6:	9300      	str	r3, [sp, #0]
 8008ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aca:	2b02      	cmp	r3, #2
 8008acc:	dd1e      	ble.n	8008b0c <_dtoa_r+0x944>
 8008ace:	9b00      	ldr	r3, [sp, #0]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	f47f aec0 	bne.w	8008856 <_dtoa_r+0x68e>
 8008ad6:	4621      	mov	r1, r4
 8008ad8:	2205      	movs	r2, #5
 8008ada:	4658      	mov	r0, fp
 8008adc:	f000 f9e4 	bl	8008ea8 <__multadd>
 8008ae0:	4601      	mov	r1, r0
 8008ae2:	4604      	mov	r4, r0
 8008ae4:	4648      	mov	r0, r9
 8008ae6:	f000 fbf7 	bl	80092d8 <__mcmp>
 8008aea:	2800      	cmp	r0, #0
 8008aec:	f77f aeb3 	ble.w	8008856 <_dtoa_r+0x68e>
 8008af0:	4656      	mov	r6, sl
 8008af2:	2331      	movs	r3, #49	@ 0x31
 8008af4:	f806 3b01 	strb.w	r3, [r6], #1
 8008af8:	9b04      	ldr	r3, [sp, #16]
 8008afa:	3301      	adds	r3, #1
 8008afc:	9304      	str	r3, [sp, #16]
 8008afe:	e6ae      	b.n	800885e <_dtoa_r+0x696>
 8008b00:	9c07      	ldr	r4, [sp, #28]
 8008b02:	9704      	str	r7, [sp, #16]
 8008b04:	4625      	mov	r5, r4
 8008b06:	e7f3      	b.n	8008af0 <_dtoa_r+0x928>
 8008b08:	9b07      	ldr	r3, [sp, #28]
 8008b0a:	9300      	str	r3, [sp, #0]
 8008b0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f000 8104 	beq.w	8008d1c <_dtoa_r+0xb54>
 8008b14:	2e00      	cmp	r6, #0
 8008b16:	dd05      	ble.n	8008b24 <_dtoa_r+0x95c>
 8008b18:	4629      	mov	r1, r5
 8008b1a:	4632      	mov	r2, r6
 8008b1c:	4658      	mov	r0, fp
 8008b1e:	f000 fb6f 	bl	8009200 <__lshift>
 8008b22:	4605      	mov	r5, r0
 8008b24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d05a      	beq.n	8008be0 <_dtoa_r+0xa18>
 8008b2a:	6869      	ldr	r1, [r5, #4]
 8008b2c:	4658      	mov	r0, fp
 8008b2e:	f000 f959 	bl	8008de4 <_Balloc>
 8008b32:	4606      	mov	r6, r0
 8008b34:	b928      	cbnz	r0, 8008b42 <_dtoa_r+0x97a>
 8008b36:	4b84      	ldr	r3, [pc, #528]	@ (8008d48 <_dtoa_r+0xb80>)
 8008b38:	4602      	mov	r2, r0
 8008b3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b3e:	f7ff bb5a 	b.w	80081f6 <_dtoa_r+0x2e>
 8008b42:	692a      	ldr	r2, [r5, #16]
 8008b44:	3202      	adds	r2, #2
 8008b46:	0092      	lsls	r2, r2, #2
 8008b48:	f105 010c 	add.w	r1, r5, #12
 8008b4c:	300c      	adds	r0, #12
 8008b4e:	f7ff faa4 	bl	800809a <memcpy>
 8008b52:	2201      	movs	r2, #1
 8008b54:	4631      	mov	r1, r6
 8008b56:	4658      	mov	r0, fp
 8008b58:	f000 fb52 	bl	8009200 <__lshift>
 8008b5c:	f10a 0301 	add.w	r3, sl, #1
 8008b60:	9307      	str	r3, [sp, #28]
 8008b62:	9b00      	ldr	r3, [sp, #0]
 8008b64:	4453      	add	r3, sl
 8008b66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b68:	9b02      	ldr	r3, [sp, #8]
 8008b6a:	f003 0301 	and.w	r3, r3, #1
 8008b6e:	462f      	mov	r7, r5
 8008b70:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b72:	4605      	mov	r5, r0
 8008b74:	9b07      	ldr	r3, [sp, #28]
 8008b76:	4621      	mov	r1, r4
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	4648      	mov	r0, r9
 8008b7c:	9300      	str	r3, [sp, #0]
 8008b7e:	f7ff fa9a 	bl	80080b6 <quorem>
 8008b82:	4639      	mov	r1, r7
 8008b84:	9002      	str	r0, [sp, #8]
 8008b86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008b8a:	4648      	mov	r0, r9
 8008b8c:	f000 fba4 	bl	80092d8 <__mcmp>
 8008b90:	462a      	mov	r2, r5
 8008b92:	9008      	str	r0, [sp, #32]
 8008b94:	4621      	mov	r1, r4
 8008b96:	4658      	mov	r0, fp
 8008b98:	f000 fbba 	bl	8009310 <__mdiff>
 8008b9c:	68c2      	ldr	r2, [r0, #12]
 8008b9e:	4606      	mov	r6, r0
 8008ba0:	bb02      	cbnz	r2, 8008be4 <_dtoa_r+0xa1c>
 8008ba2:	4601      	mov	r1, r0
 8008ba4:	4648      	mov	r0, r9
 8008ba6:	f000 fb97 	bl	80092d8 <__mcmp>
 8008baa:	4602      	mov	r2, r0
 8008bac:	4631      	mov	r1, r6
 8008bae:	4658      	mov	r0, fp
 8008bb0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008bb2:	f000 f957 	bl	8008e64 <_Bfree>
 8008bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bba:	9e07      	ldr	r6, [sp, #28]
 8008bbc:	ea43 0102 	orr.w	r1, r3, r2
 8008bc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bc2:	4319      	orrs	r1, r3
 8008bc4:	d110      	bne.n	8008be8 <_dtoa_r+0xa20>
 8008bc6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008bca:	d029      	beq.n	8008c20 <_dtoa_r+0xa58>
 8008bcc:	9b08      	ldr	r3, [sp, #32]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	dd02      	ble.n	8008bd8 <_dtoa_r+0xa10>
 8008bd2:	9b02      	ldr	r3, [sp, #8]
 8008bd4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008bd8:	9b00      	ldr	r3, [sp, #0]
 8008bda:	f883 8000 	strb.w	r8, [r3]
 8008bde:	e63f      	b.n	8008860 <_dtoa_r+0x698>
 8008be0:	4628      	mov	r0, r5
 8008be2:	e7bb      	b.n	8008b5c <_dtoa_r+0x994>
 8008be4:	2201      	movs	r2, #1
 8008be6:	e7e1      	b.n	8008bac <_dtoa_r+0x9e4>
 8008be8:	9b08      	ldr	r3, [sp, #32]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	db04      	blt.n	8008bf8 <_dtoa_r+0xa30>
 8008bee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bf0:	430b      	orrs	r3, r1
 8008bf2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008bf4:	430b      	orrs	r3, r1
 8008bf6:	d120      	bne.n	8008c3a <_dtoa_r+0xa72>
 8008bf8:	2a00      	cmp	r2, #0
 8008bfa:	dded      	ble.n	8008bd8 <_dtoa_r+0xa10>
 8008bfc:	4649      	mov	r1, r9
 8008bfe:	2201      	movs	r2, #1
 8008c00:	4658      	mov	r0, fp
 8008c02:	f000 fafd 	bl	8009200 <__lshift>
 8008c06:	4621      	mov	r1, r4
 8008c08:	4681      	mov	r9, r0
 8008c0a:	f000 fb65 	bl	80092d8 <__mcmp>
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	dc03      	bgt.n	8008c1a <_dtoa_r+0xa52>
 8008c12:	d1e1      	bne.n	8008bd8 <_dtoa_r+0xa10>
 8008c14:	f018 0f01 	tst.w	r8, #1
 8008c18:	d0de      	beq.n	8008bd8 <_dtoa_r+0xa10>
 8008c1a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c1e:	d1d8      	bne.n	8008bd2 <_dtoa_r+0xa0a>
 8008c20:	9a00      	ldr	r2, [sp, #0]
 8008c22:	2339      	movs	r3, #57	@ 0x39
 8008c24:	7013      	strb	r3, [r2, #0]
 8008c26:	4633      	mov	r3, r6
 8008c28:	461e      	mov	r6, r3
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008c30:	2a39      	cmp	r2, #57	@ 0x39
 8008c32:	d052      	beq.n	8008cda <_dtoa_r+0xb12>
 8008c34:	3201      	adds	r2, #1
 8008c36:	701a      	strb	r2, [r3, #0]
 8008c38:	e612      	b.n	8008860 <_dtoa_r+0x698>
 8008c3a:	2a00      	cmp	r2, #0
 8008c3c:	dd07      	ble.n	8008c4e <_dtoa_r+0xa86>
 8008c3e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c42:	d0ed      	beq.n	8008c20 <_dtoa_r+0xa58>
 8008c44:	9a00      	ldr	r2, [sp, #0]
 8008c46:	f108 0301 	add.w	r3, r8, #1
 8008c4a:	7013      	strb	r3, [r2, #0]
 8008c4c:	e608      	b.n	8008860 <_dtoa_r+0x698>
 8008c4e:	9b07      	ldr	r3, [sp, #28]
 8008c50:	9a07      	ldr	r2, [sp, #28]
 8008c52:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008c56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d028      	beq.n	8008cae <_dtoa_r+0xae6>
 8008c5c:	4649      	mov	r1, r9
 8008c5e:	2300      	movs	r3, #0
 8008c60:	220a      	movs	r2, #10
 8008c62:	4658      	mov	r0, fp
 8008c64:	f000 f920 	bl	8008ea8 <__multadd>
 8008c68:	42af      	cmp	r7, r5
 8008c6a:	4681      	mov	r9, r0
 8008c6c:	f04f 0300 	mov.w	r3, #0
 8008c70:	f04f 020a 	mov.w	r2, #10
 8008c74:	4639      	mov	r1, r7
 8008c76:	4658      	mov	r0, fp
 8008c78:	d107      	bne.n	8008c8a <_dtoa_r+0xac2>
 8008c7a:	f000 f915 	bl	8008ea8 <__multadd>
 8008c7e:	4607      	mov	r7, r0
 8008c80:	4605      	mov	r5, r0
 8008c82:	9b07      	ldr	r3, [sp, #28]
 8008c84:	3301      	adds	r3, #1
 8008c86:	9307      	str	r3, [sp, #28]
 8008c88:	e774      	b.n	8008b74 <_dtoa_r+0x9ac>
 8008c8a:	f000 f90d 	bl	8008ea8 <__multadd>
 8008c8e:	4629      	mov	r1, r5
 8008c90:	4607      	mov	r7, r0
 8008c92:	2300      	movs	r3, #0
 8008c94:	220a      	movs	r2, #10
 8008c96:	4658      	mov	r0, fp
 8008c98:	f000 f906 	bl	8008ea8 <__multadd>
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	e7f0      	b.n	8008c82 <_dtoa_r+0xaba>
 8008ca0:	9b00      	ldr	r3, [sp, #0]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	bfcc      	ite	gt
 8008ca6:	461e      	movgt	r6, r3
 8008ca8:	2601      	movle	r6, #1
 8008caa:	4456      	add	r6, sl
 8008cac:	2700      	movs	r7, #0
 8008cae:	4649      	mov	r1, r9
 8008cb0:	2201      	movs	r2, #1
 8008cb2:	4658      	mov	r0, fp
 8008cb4:	f000 faa4 	bl	8009200 <__lshift>
 8008cb8:	4621      	mov	r1, r4
 8008cba:	4681      	mov	r9, r0
 8008cbc:	f000 fb0c 	bl	80092d8 <__mcmp>
 8008cc0:	2800      	cmp	r0, #0
 8008cc2:	dcb0      	bgt.n	8008c26 <_dtoa_r+0xa5e>
 8008cc4:	d102      	bne.n	8008ccc <_dtoa_r+0xb04>
 8008cc6:	f018 0f01 	tst.w	r8, #1
 8008cca:	d1ac      	bne.n	8008c26 <_dtoa_r+0xa5e>
 8008ccc:	4633      	mov	r3, r6
 8008cce:	461e      	mov	r6, r3
 8008cd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008cd4:	2a30      	cmp	r2, #48	@ 0x30
 8008cd6:	d0fa      	beq.n	8008cce <_dtoa_r+0xb06>
 8008cd8:	e5c2      	b.n	8008860 <_dtoa_r+0x698>
 8008cda:	459a      	cmp	sl, r3
 8008cdc:	d1a4      	bne.n	8008c28 <_dtoa_r+0xa60>
 8008cde:	9b04      	ldr	r3, [sp, #16]
 8008ce0:	3301      	adds	r3, #1
 8008ce2:	9304      	str	r3, [sp, #16]
 8008ce4:	2331      	movs	r3, #49	@ 0x31
 8008ce6:	f88a 3000 	strb.w	r3, [sl]
 8008cea:	e5b9      	b.n	8008860 <_dtoa_r+0x698>
 8008cec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008cee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008d4c <_dtoa_r+0xb84>
 8008cf2:	b11b      	cbz	r3, 8008cfc <_dtoa_r+0xb34>
 8008cf4:	f10a 0308 	add.w	r3, sl, #8
 8008cf8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008cfa:	6013      	str	r3, [r2, #0]
 8008cfc:	4650      	mov	r0, sl
 8008cfe:	b019      	add	sp, #100	@ 0x64
 8008d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	f77f ae37 	ble.w	800897a <_dtoa_r+0x7b2>
 8008d0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d10:	2001      	movs	r0, #1
 8008d12:	e655      	b.n	80089c0 <_dtoa_r+0x7f8>
 8008d14:	9b00      	ldr	r3, [sp, #0]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	f77f aed6 	ble.w	8008ac8 <_dtoa_r+0x900>
 8008d1c:	4656      	mov	r6, sl
 8008d1e:	4621      	mov	r1, r4
 8008d20:	4648      	mov	r0, r9
 8008d22:	f7ff f9c8 	bl	80080b6 <quorem>
 8008d26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d2a:	f806 8b01 	strb.w	r8, [r6], #1
 8008d2e:	9b00      	ldr	r3, [sp, #0]
 8008d30:	eba6 020a 	sub.w	r2, r6, sl
 8008d34:	4293      	cmp	r3, r2
 8008d36:	ddb3      	ble.n	8008ca0 <_dtoa_r+0xad8>
 8008d38:	4649      	mov	r1, r9
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	220a      	movs	r2, #10
 8008d3e:	4658      	mov	r0, fp
 8008d40:	f000 f8b2 	bl	8008ea8 <__multadd>
 8008d44:	4681      	mov	r9, r0
 8008d46:	e7ea      	b.n	8008d1e <_dtoa_r+0xb56>
 8008d48:	0800a2f5 	.word	0x0800a2f5
 8008d4c:	0800a279 	.word	0x0800a279

08008d50 <_free_r>:
 8008d50:	b538      	push	{r3, r4, r5, lr}
 8008d52:	4605      	mov	r5, r0
 8008d54:	2900      	cmp	r1, #0
 8008d56:	d041      	beq.n	8008ddc <_free_r+0x8c>
 8008d58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d5c:	1f0c      	subs	r4, r1, #4
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	bfb8      	it	lt
 8008d62:	18e4      	addlt	r4, r4, r3
 8008d64:	f7fe fae8 	bl	8007338 <__malloc_lock>
 8008d68:	4a1d      	ldr	r2, [pc, #116]	@ (8008de0 <_free_r+0x90>)
 8008d6a:	6813      	ldr	r3, [r2, #0]
 8008d6c:	b933      	cbnz	r3, 8008d7c <_free_r+0x2c>
 8008d6e:	6063      	str	r3, [r4, #4]
 8008d70:	6014      	str	r4, [r2, #0]
 8008d72:	4628      	mov	r0, r5
 8008d74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d78:	f7fe bae4 	b.w	8007344 <__malloc_unlock>
 8008d7c:	42a3      	cmp	r3, r4
 8008d7e:	d908      	bls.n	8008d92 <_free_r+0x42>
 8008d80:	6820      	ldr	r0, [r4, #0]
 8008d82:	1821      	adds	r1, r4, r0
 8008d84:	428b      	cmp	r3, r1
 8008d86:	bf01      	itttt	eq
 8008d88:	6819      	ldreq	r1, [r3, #0]
 8008d8a:	685b      	ldreq	r3, [r3, #4]
 8008d8c:	1809      	addeq	r1, r1, r0
 8008d8e:	6021      	streq	r1, [r4, #0]
 8008d90:	e7ed      	b.n	8008d6e <_free_r+0x1e>
 8008d92:	461a      	mov	r2, r3
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	b10b      	cbz	r3, 8008d9c <_free_r+0x4c>
 8008d98:	42a3      	cmp	r3, r4
 8008d9a:	d9fa      	bls.n	8008d92 <_free_r+0x42>
 8008d9c:	6811      	ldr	r1, [r2, #0]
 8008d9e:	1850      	adds	r0, r2, r1
 8008da0:	42a0      	cmp	r0, r4
 8008da2:	d10b      	bne.n	8008dbc <_free_r+0x6c>
 8008da4:	6820      	ldr	r0, [r4, #0]
 8008da6:	4401      	add	r1, r0
 8008da8:	1850      	adds	r0, r2, r1
 8008daa:	4283      	cmp	r3, r0
 8008dac:	6011      	str	r1, [r2, #0]
 8008dae:	d1e0      	bne.n	8008d72 <_free_r+0x22>
 8008db0:	6818      	ldr	r0, [r3, #0]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	6053      	str	r3, [r2, #4]
 8008db6:	4408      	add	r0, r1
 8008db8:	6010      	str	r0, [r2, #0]
 8008dba:	e7da      	b.n	8008d72 <_free_r+0x22>
 8008dbc:	d902      	bls.n	8008dc4 <_free_r+0x74>
 8008dbe:	230c      	movs	r3, #12
 8008dc0:	602b      	str	r3, [r5, #0]
 8008dc2:	e7d6      	b.n	8008d72 <_free_r+0x22>
 8008dc4:	6820      	ldr	r0, [r4, #0]
 8008dc6:	1821      	adds	r1, r4, r0
 8008dc8:	428b      	cmp	r3, r1
 8008dca:	bf04      	itt	eq
 8008dcc:	6819      	ldreq	r1, [r3, #0]
 8008dce:	685b      	ldreq	r3, [r3, #4]
 8008dd0:	6063      	str	r3, [r4, #4]
 8008dd2:	bf04      	itt	eq
 8008dd4:	1809      	addeq	r1, r1, r0
 8008dd6:	6021      	streq	r1, [r4, #0]
 8008dd8:	6054      	str	r4, [r2, #4]
 8008dda:	e7ca      	b.n	8008d72 <_free_r+0x22>
 8008ddc:	bd38      	pop	{r3, r4, r5, pc}
 8008dde:	bf00      	nop
 8008de0:	20001110 	.word	0x20001110

08008de4 <_Balloc>:
 8008de4:	b570      	push	{r4, r5, r6, lr}
 8008de6:	69c6      	ldr	r6, [r0, #28]
 8008de8:	4604      	mov	r4, r0
 8008dea:	460d      	mov	r5, r1
 8008dec:	b976      	cbnz	r6, 8008e0c <_Balloc+0x28>
 8008dee:	2010      	movs	r0, #16
 8008df0:	f7fe f9f0 	bl	80071d4 <malloc>
 8008df4:	4602      	mov	r2, r0
 8008df6:	61e0      	str	r0, [r4, #28]
 8008df8:	b920      	cbnz	r0, 8008e04 <_Balloc+0x20>
 8008dfa:	4b18      	ldr	r3, [pc, #96]	@ (8008e5c <_Balloc+0x78>)
 8008dfc:	4818      	ldr	r0, [pc, #96]	@ (8008e60 <_Balloc+0x7c>)
 8008dfe:	216b      	movs	r1, #107	@ 0x6b
 8008e00:	f000 fd90 	bl	8009924 <__assert_func>
 8008e04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e08:	6006      	str	r6, [r0, #0]
 8008e0a:	60c6      	str	r6, [r0, #12]
 8008e0c:	69e6      	ldr	r6, [r4, #28]
 8008e0e:	68f3      	ldr	r3, [r6, #12]
 8008e10:	b183      	cbz	r3, 8008e34 <_Balloc+0x50>
 8008e12:	69e3      	ldr	r3, [r4, #28]
 8008e14:	68db      	ldr	r3, [r3, #12]
 8008e16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e1a:	b9b8      	cbnz	r0, 8008e4c <_Balloc+0x68>
 8008e1c:	2101      	movs	r1, #1
 8008e1e:	fa01 f605 	lsl.w	r6, r1, r5
 8008e22:	1d72      	adds	r2, r6, #5
 8008e24:	0092      	lsls	r2, r2, #2
 8008e26:	4620      	mov	r0, r4
 8008e28:	f000 fd9a 	bl	8009960 <_calloc_r>
 8008e2c:	b160      	cbz	r0, 8008e48 <_Balloc+0x64>
 8008e2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e32:	e00e      	b.n	8008e52 <_Balloc+0x6e>
 8008e34:	2221      	movs	r2, #33	@ 0x21
 8008e36:	2104      	movs	r1, #4
 8008e38:	4620      	mov	r0, r4
 8008e3a:	f000 fd91 	bl	8009960 <_calloc_r>
 8008e3e:	69e3      	ldr	r3, [r4, #28]
 8008e40:	60f0      	str	r0, [r6, #12]
 8008e42:	68db      	ldr	r3, [r3, #12]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d1e4      	bne.n	8008e12 <_Balloc+0x2e>
 8008e48:	2000      	movs	r0, #0
 8008e4a:	bd70      	pop	{r4, r5, r6, pc}
 8008e4c:	6802      	ldr	r2, [r0, #0]
 8008e4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e52:	2300      	movs	r3, #0
 8008e54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e58:	e7f7      	b.n	8008e4a <_Balloc+0x66>
 8008e5a:	bf00      	nop
 8008e5c:	0800a286 	.word	0x0800a286
 8008e60:	0800a306 	.word	0x0800a306

08008e64 <_Bfree>:
 8008e64:	b570      	push	{r4, r5, r6, lr}
 8008e66:	69c6      	ldr	r6, [r0, #28]
 8008e68:	4605      	mov	r5, r0
 8008e6a:	460c      	mov	r4, r1
 8008e6c:	b976      	cbnz	r6, 8008e8c <_Bfree+0x28>
 8008e6e:	2010      	movs	r0, #16
 8008e70:	f7fe f9b0 	bl	80071d4 <malloc>
 8008e74:	4602      	mov	r2, r0
 8008e76:	61e8      	str	r0, [r5, #28]
 8008e78:	b920      	cbnz	r0, 8008e84 <_Bfree+0x20>
 8008e7a:	4b09      	ldr	r3, [pc, #36]	@ (8008ea0 <_Bfree+0x3c>)
 8008e7c:	4809      	ldr	r0, [pc, #36]	@ (8008ea4 <_Bfree+0x40>)
 8008e7e:	218f      	movs	r1, #143	@ 0x8f
 8008e80:	f000 fd50 	bl	8009924 <__assert_func>
 8008e84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e88:	6006      	str	r6, [r0, #0]
 8008e8a:	60c6      	str	r6, [r0, #12]
 8008e8c:	b13c      	cbz	r4, 8008e9e <_Bfree+0x3a>
 8008e8e:	69eb      	ldr	r3, [r5, #28]
 8008e90:	6862      	ldr	r2, [r4, #4]
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e98:	6021      	str	r1, [r4, #0]
 8008e9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008e9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ea0:	0800a286 	.word	0x0800a286
 8008ea4:	0800a306 	.word	0x0800a306

08008ea8 <__multadd>:
 8008ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eac:	690d      	ldr	r5, [r1, #16]
 8008eae:	4607      	mov	r7, r0
 8008eb0:	460c      	mov	r4, r1
 8008eb2:	461e      	mov	r6, r3
 8008eb4:	f101 0c14 	add.w	ip, r1, #20
 8008eb8:	2000      	movs	r0, #0
 8008eba:	f8dc 3000 	ldr.w	r3, [ip]
 8008ebe:	b299      	uxth	r1, r3
 8008ec0:	fb02 6101 	mla	r1, r2, r1, r6
 8008ec4:	0c1e      	lsrs	r6, r3, #16
 8008ec6:	0c0b      	lsrs	r3, r1, #16
 8008ec8:	fb02 3306 	mla	r3, r2, r6, r3
 8008ecc:	b289      	uxth	r1, r1
 8008ece:	3001      	adds	r0, #1
 8008ed0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ed4:	4285      	cmp	r5, r0
 8008ed6:	f84c 1b04 	str.w	r1, [ip], #4
 8008eda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ede:	dcec      	bgt.n	8008eba <__multadd+0x12>
 8008ee0:	b30e      	cbz	r6, 8008f26 <__multadd+0x7e>
 8008ee2:	68a3      	ldr	r3, [r4, #8]
 8008ee4:	42ab      	cmp	r3, r5
 8008ee6:	dc19      	bgt.n	8008f1c <__multadd+0x74>
 8008ee8:	6861      	ldr	r1, [r4, #4]
 8008eea:	4638      	mov	r0, r7
 8008eec:	3101      	adds	r1, #1
 8008eee:	f7ff ff79 	bl	8008de4 <_Balloc>
 8008ef2:	4680      	mov	r8, r0
 8008ef4:	b928      	cbnz	r0, 8008f02 <__multadd+0x5a>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8008f2c <__multadd+0x84>)
 8008efa:	480d      	ldr	r0, [pc, #52]	@ (8008f30 <__multadd+0x88>)
 8008efc:	21ba      	movs	r1, #186	@ 0xba
 8008efe:	f000 fd11 	bl	8009924 <__assert_func>
 8008f02:	6922      	ldr	r2, [r4, #16]
 8008f04:	3202      	adds	r2, #2
 8008f06:	f104 010c 	add.w	r1, r4, #12
 8008f0a:	0092      	lsls	r2, r2, #2
 8008f0c:	300c      	adds	r0, #12
 8008f0e:	f7ff f8c4 	bl	800809a <memcpy>
 8008f12:	4621      	mov	r1, r4
 8008f14:	4638      	mov	r0, r7
 8008f16:	f7ff ffa5 	bl	8008e64 <_Bfree>
 8008f1a:	4644      	mov	r4, r8
 8008f1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f20:	3501      	adds	r5, #1
 8008f22:	615e      	str	r6, [r3, #20]
 8008f24:	6125      	str	r5, [r4, #16]
 8008f26:	4620      	mov	r0, r4
 8008f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f2c:	0800a2f5 	.word	0x0800a2f5
 8008f30:	0800a306 	.word	0x0800a306

08008f34 <__hi0bits>:
 8008f34:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008f38:	4603      	mov	r3, r0
 8008f3a:	bf36      	itet	cc
 8008f3c:	0403      	lslcc	r3, r0, #16
 8008f3e:	2000      	movcs	r0, #0
 8008f40:	2010      	movcc	r0, #16
 8008f42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f46:	bf3c      	itt	cc
 8008f48:	021b      	lslcc	r3, r3, #8
 8008f4a:	3008      	addcc	r0, #8
 8008f4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f50:	bf3c      	itt	cc
 8008f52:	011b      	lslcc	r3, r3, #4
 8008f54:	3004      	addcc	r0, #4
 8008f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f5a:	bf3c      	itt	cc
 8008f5c:	009b      	lslcc	r3, r3, #2
 8008f5e:	3002      	addcc	r0, #2
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	db05      	blt.n	8008f70 <__hi0bits+0x3c>
 8008f64:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008f68:	f100 0001 	add.w	r0, r0, #1
 8008f6c:	bf08      	it	eq
 8008f6e:	2020      	moveq	r0, #32
 8008f70:	4770      	bx	lr

08008f72 <__lo0bits>:
 8008f72:	6803      	ldr	r3, [r0, #0]
 8008f74:	4602      	mov	r2, r0
 8008f76:	f013 0007 	ands.w	r0, r3, #7
 8008f7a:	d00b      	beq.n	8008f94 <__lo0bits+0x22>
 8008f7c:	07d9      	lsls	r1, r3, #31
 8008f7e:	d421      	bmi.n	8008fc4 <__lo0bits+0x52>
 8008f80:	0798      	lsls	r0, r3, #30
 8008f82:	bf49      	itett	mi
 8008f84:	085b      	lsrmi	r3, r3, #1
 8008f86:	089b      	lsrpl	r3, r3, #2
 8008f88:	2001      	movmi	r0, #1
 8008f8a:	6013      	strmi	r3, [r2, #0]
 8008f8c:	bf5c      	itt	pl
 8008f8e:	6013      	strpl	r3, [r2, #0]
 8008f90:	2002      	movpl	r0, #2
 8008f92:	4770      	bx	lr
 8008f94:	b299      	uxth	r1, r3
 8008f96:	b909      	cbnz	r1, 8008f9c <__lo0bits+0x2a>
 8008f98:	0c1b      	lsrs	r3, r3, #16
 8008f9a:	2010      	movs	r0, #16
 8008f9c:	b2d9      	uxtb	r1, r3
 8008f9e:	b909      	cbnz	r1, 8008fa4 <__lo0bits+0x32>
 8008fa0:	3008      	adds	r0, #8
 8008fa2:	0a1b      	lsrs	r3, r3, #8
 8008fa4:	0719      	lsls	r1, r3, #28
 8008fa6:	bf04      	itt	eq
 8008fa8:	091b      	lsreq	r3, r3, #4
 8008faa:	3004      	addeq	r0, #4
 8008fac:	0799      	lsls	r1, r3, #30
 8008fae:	bf04      	itt	eq
 8008fb0:	089b      	lsreq	r3, r3, #2
 8008fb2:	3002      	addeq	r0, #2
 8008fb4:	07d9      	lsls	r1, r3, #31
 8008fb6:	d403      	bmi.n	8008fc0 <__lo0bits+0x4e>
 8008fb8:	085b      	lsrs	r3, r3, #1
 8008fba:	f100 0001 	add.w	r0, r0, #1
 8008fbe:	d003      	beq.n	8008fc8 <__lo0bits+0x56>
 8008fc0:	6013      	str	r3, [r2, #0]
 8008fc2:	4770      	bx	lr
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	4770      	bx	lr
 8008fc8:	2020      	movs	r0, #32
 8008fca:	4770      	bx	lr

08008fcc <__i2b>:
 8008fcc:	b510      	push	{r4, lr}
 8008fce:	460c      	mov	r4, r1
 8008fd0:	2101      	movs	r1, #1
 8008fd2:	f7ff ff07 	bl	8008de4 <_Balloc>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	b928      	cbnz	r0, 8008fe6 <__i2b+0x1a>
 8008fda:	4b05      	ldr	r3, [pc, #20]	@ (8008ff0 <__i2b+0x24>)
 8008fdc:	4805      	ldr	r0, [pc, #20]	@ (8008ff4 <__i2b+0x28>)
 8008fde:	f240 1145 	movw	r1, #325	@ 0x145
 8008fe2:	f000 fc9f 	bl	8009924 <__assert_func>
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	6144      	str	r4, [r0, #20]
 8008fea:	6103      	str	r3, [r0, #16]
 8008fec:	bd10      	pop	{r4, pc}
 8008fee:	bf00      	nop
 8008ff0:	0800a2f5 	.word	0x0800a2f5
 8008ff4:	0800a306 	.word	0x0800a306

08008ff8 <__multiply>:
 8008ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ffc:	4614      	mov	r4, r2
 8008ffe:	690a      	ldr	r2, [r1, #16]
 8009000:	6923      	ldr	r3, [r4, #16]
 8009002:	429a      	cmp	r2, r3
 8009004:	bfa8      	it	ge
 8009006:	4623      	movge	r3, r4
 8009008:	460f      	mov	r7, r1
 800900a:	bfa4      	itt	ge
 800900c:	460c      	movge	r4, r1
 800900e:	461f      	movge	r7, r3
 8009010:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009014:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009018:	68a3      	ldr	r3, [r4, #8]
 800901a:	6861      	ldr	r1, [r4, #4]
 800901c:	eb0a 0609 	add.w	r6, sl, r9
 8009020:	42b3      	cmp	r3, r6
 8009022:	b085      	sub	sp, #20
 8009024:	bfb8      	it	lt
 8009026:	3101      	addlt	r1, #1
 8009028:	f7ff fedc 	bl	8008de4 <_Balloc>
 800902c:	b930      	cbnz	r0, 800903c <__multiply+0x44>
 800902e:	4602      	mov	r2, r0
 8009030:	4b44      	ldr	r3, [pc, #272]	@ (8009144 <__multiply+0x14c>)
 8009032:	4845      	ldr	r0, [pc, #276]	@ (8009148 <__multiply+0x150>)
 8009034:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009038:	f000 fc74 	bl	8009924 <__assert_func>
 800903c:	f100 0514 	add.w	r5, r0, #20
 8009040:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009044:	462b      	mov	r3, r5
 8009046:	2200      	movs	r2, #0
 8009048:	4543      	cmp	r3, r8
 800904a:	d321      	bcc.n	8009090 <__multiply+0x98>
 800904c:	f107 0114 	add.w	r1, r7, #20
 8009050:	f104 0214 	add.w	r2, r4, #20
 8009054:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009058:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800905c:	9302      	str	r3, [sp, #8]
 800905e:	1b13      	subs	r3, r2, r4
 8009060:	3b15      	subs	r3, #21
 8009062:	f023 0303 	bic.w	r3, r3, #3
 8009066:	3304      	adds	r3, #4
 8009068:	f104 0715 	add.w	r7, r4, #21
 800906c:	42ba      	cmp	r2, r7
 800906e:	bf38      	it	cc
 8009070:	2304      	movcc	r3, #4
 8009072:	9301      	str	r3, [sp, #4]
 8009074:	9b02      	ldr	r3, [sp, #8]
 8009076:	9103      	str	r1, [sp, #12]
 8009078:	428b      	cmp	r3, r1
 800907a:	d80c      	bhi.n	8009096 <__multiply+0x9e>
 800907c:	2e00      	cmp	r6, #0
 800907e:	dd03      	ble.n	8009088 <__multiply+0x90>
 8009080:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009084:	2b00      	cmp	r3, #0
 8009086:	d05b      	beq.n	8009140 <__multiply+0x148>
 8009088:	6106      	str	r6, [r0, #16]
 800908a:	b005      	add	sp, #20
 800908c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009090:	f843 2b04 	str.w	r2, [r3], #4
 8009094:	e7d8      	b.n	8009048 <__multiply+0x50>
 8009096:	f8b1 a000 	ldrh.w	sl, [r1]
 800909a:	f1ba 0f00 	cmp.w	sl, #0
 800909e:	d024      	beq.n	80090ea <__multiply+0xf2>
 80090a0:	f104 0e14 	add.w	lr, r4, #20
 80090a4:	46a9      	mov	r9, r5
 80090a6:	f04f 0c00 	mov.w	ip, #0
 80090aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80090ae:	f8d9 3000 	ldr.w	r3, [r9]
 80090b2:	fa1f fb87 	uxth.w	fp, r7
 80090b6:	b29b      	uxth	r3, r3
 80090b8:	fb0a 330b 	mla	r3, sl, fp, r3
 80090bc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80090c0:	f8d9 7000 	ldr.w	r7, [r9]
 80090c4:	4463      	add	r3, ip
 80090c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80090ca:	fb0a c70b 	mla	r7, sl, fp, ip
 80090ce:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80090d8:	4572      	cmp	r2, lr
 80090da:	f849 3b04 	str.w	r3, [r9], #4
 80090de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80090e2:	d8e2      	bhi.n	80090aa <__multiply+0xb2>
 80090e4:	9b01      	ldr	r3, [sp, #4]
 80090e6:	f845 c003 	str.w	ip, [r5, r3]
 80090ea:	9b03      	ldr	r3, [sp, #12]
 80090ec:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80090f0:	3104      	adds	r1, #4
 80090f2:	f1b9 0f00 	cmp.w	r9, #0
 80090f6:	d021      	beq.n	800913c <__multiply+0x144>
 80090f8:	682b      	ldr	r3, [r5, #0]
 80090fa:	f104 0c14 	add.w	ip, r4, #20
 80090fe:	46ae      	mov	lr, r5
 8009100:	f04f 0a00 	mov.w	sl, #0
 8009104:	f8bc b000 	ldrh.w	fp, [ip]
 8009108:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800910c:	fb09 770b 	mla	r7, r9, fp, r7
 8009110:	4457      	add	r7, sl
 8009112:	b29b      	uxth	r3, r3
 8009114:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009118:	f84e 3b04 	str.w	r3, [lr], #4
 800911c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009120:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009124:	f8be 3000 	ldrh.w	r3, [lr]
 8009128:	fb09 330a 	mla	r3, r9, sl, r3
 800912c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009130:	4562      	cmp	r2, ip
 8009132:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009136:	d8e5      	bhi.n	8009104 <__multiply+0x10c>
 8009138:	9f01      	ldr	r7, [sp, #4]
 800913a:	51eb      	str	r3, [r5, r7]
 800913c:	3504      	adds	r5, #4
 800913e:	e799      	b.n	8009074 <__multiply+0x7c>
 8009140:	3e01      	subs	r6, #1
 8009142:	e79b      	b.n	800907c <__multiply+0x84>
 8009144:	0800a2f5 	.word	0x0800a2f5
 8009148:	0800a306 	.word	0x0800a306

0800914c <__pow5mult>:
 800914c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009150:	4615      	mov	r5, r2
 8009152:	f012 0203 	ands.w	r2, r2, #3
 8009156:	4607      	mov	r7, r0
 8009158:	460e      	mov	r6, r1
 800915a:	d007      	beq.n	800916c <__pow5mult+0x20>
 800915c:	4c25      	ldr	r4, [pc, #148]	@ (80091f4 <__pow5mult+0xa8>)
 800915e:	3a01      	subs	r2, #1
 8009160:	2300      	movs	r3, #0
 8009162:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009166:	f7ff fe9f 	bl	8008ea8 <__multadd>
 800916a:	4606      	mov	r6, r0
 800916c:	10ad      	asrs	r5, r5, #2
 800916e:	d03d      	beq.n	80091ec <__pow5mult+0xa0>
 8009170:	69fc      	ldr	r4, [r7, #28]
 8009172:	b97c      	cbnz	r4, 8009194 <__pow5mult+0x48>
 8009174:	2010      	movs	r0, #16
 8009176:	f7fe f82d 	bl	80071d4 <malloc>
 800917a:	4602      	mov	r2, r0
 800917c:	61f8      	str	r0, [r7, #28]
 800917e:	b928      	cbnz	r0, 800918c <__pow5mult+0x40>
 8009180:	4b1d      	ldr	r3, [pc, #116]	@ (80091f8 <__pow5mult+0xac>)
 8009182:	481e      	ldr	r0, [pc, #120]	@ (80091fc <__pow5mult+0xb0>)
 8009184:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009188:	f000 fbcc 	bl	8009924 <__assert_func>
 800918c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009190:	6004      	str	r4, [r0, #0]
 8009192:	60c4      	str	r4, [r0, #12]
 8009194:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009198:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800919c:	b94c      	cbnz	r4, 80091b2 <__pow5mult+0x66>
 800919e:	f240 2171 	movw	r1, #625	@ 0x271
 80091a2:	4638      	mov	r0, r7
 80091a4:	f7ff ff12 	bl	8008fcc <__i2b>
 80091a8:	2300      	movs	r3, #0
 80091aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80091ae:	4604      	mov	r4, r0
 80091b0:	6003      	str	r3, [r0, #0]
 80091b2:	f04f 0900 	mov.w	r9, #0
 80091b6:	07eb      	lsls	r3, r5, #31
 80091b8:	d50a      	bpl.n	80091d0 <__pow5mult+0x84>
 80091ba:	4631      	mov	r1, r6
 80091bc:	4622      	mov	r2, r4
 80091be:	4638      	mov	r0, r7
 80091c0:	f7ff ff1a 	bl	8008ff8 <__multiply>
 80091c4:	4631      	mov	r1, r6
 80091c6:	4680      	mov	r8, r0
 80091c8:	4638      	mov	r0, r7
 80091ca:	f7ff fe4b 	bl	8008e64 <_Bfree>
 80091ce:	4646      	mov	r6, r8
 80091d0:	106d      	asrs	r5, r5, #1
 80091d2:	d00b      	beq.n	80091ec <__pow5mult+0xa0>
 80091d4:	6820      	ldr	r0, [r4, #0]
 80091d6:	b938      	cbnz	r0, 80091e8 <__pow5mult+0x9c>
 80091d8:	4622      	mov	r2, r4
 80091da:	4621      	mov	r1, r4
 80091dc:	4638      	mov	r0, r7
 80091de:	f7ff ff0b 	bl	8008ff8 <__multiply>
 80091e2:	6020      	str	r0, [r4, #0]
 80091e4:	f8c0 9000 	str.w	r9, [r0]
 80091e8:	4604      	mov	r4, r0
 80091ea:	e7e4      	b.n	80091b6 <__pow5mult+0x6a>
 80091ec:	4630      	mov	r0, r6
 80091ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091f2:	bf00      	nop
 80091f4:	0800a360 	.word	0x0800a360
 80091f8:	0800a286 	.word	0x0800a286
 80091fc:	0800a306 	.word	0x0800a306

08009200 <__lshift>:
 8009200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009204:	460c      	mov	r4, r1
 8009206:	6849      	ldr	r1, [r1, #4]
 8009208:	6923      	ldr	r3, [r4, #16]
 800920a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800920e:	68a3      	ldr	r3, [r4, #8]
 8009210:	4607      	mov	r7, r0
 8009212:	4691      	mov	r9, r2
 8009214:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009218:	f108 0601 	add.w	r6, r8, #1
 800921c:	42b3      	cmp	r3, r6
 800921e:	db0b      	blt.n	8009238 <__lshift+0x38>
 8009220:	4638      	mov	r0, r7
 8009222:	f7ff fddf 	bl	8008de4 <_Balloc>
 8009226:	4605      	mov	r5, r0
 8009228:	b948      	cbnz	r0, 800923e <__lshift+0x3e>
 800922a:	4602      	mov	r2, r0
 800922c:	4b28      	ldr	r3, [pc, #160]	@ (80092d0 <__lshift+0xd0>)
 800922e:	4829      	ldr	r0, [pc, #164]	@ (80092d4 <__lshift+0xd4>)
 8009230:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009234:	f000 fb76 	bl	8009924 <__assert_func>
 8009238:	3101      	adds	r1, #1
 800923a:	005b      	lsls	r3, r3, #1
 800923c:	e7ee      	b.n	800921c <__lshift+0x1c>
 800923e:	2300      	movs	r3, #0
 8009240:	f100 0114 	add.w	r1, r0, #20
 8009244:	f100 0210 	add.w	r2, r0, #16
 8009248:	4618      	mov	r0, r3
 800924a:	4553      	cmp	r3, sl
 800924c:	db33      	blt.n	80092b6 <__lshift+0xb6>
 800924e:	6920      	ldr	r0, [r4, #16]
 8009250:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009254:	f104 0314 	add.w	r3, r4, #20
 8009258:	f019 091f 	ands.w	r9, r9, #31
 800925c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009260:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009264:	d02b      	beq.n	80092be <__lshift+0xbe>
 8009266:	f1c9 0e20 	rsb	lr, r9, #32
 800926a:	468a      	mov	sl, r1
 800926c:	2200      	movs	r2, #0
 800926e:	6818      	ldr	r0, [r3, #0]
 8009270:	fa00 f009 	lsl.w	r0, r0, r9
 8009274:	4310      	orrs	r0, r2
 8009276:	f84a 0b04 	str.w	r0, [sl], #4
 800927a:	f853 2b04 	ldr.w	r2, [r3], #4
 800927e:	459c      	cmp	ip, r3
 8009280:	fa22 f20e 	lsr.w	r2, r2, lr
 8009284:	d8f3      	bhi.n	800926e <__lshift+0x6e>
 8009286:	ebac 0304 	sub.w	r3, ip, r4
 800928a:	3b15      	subs	r3, #21
 800928c:	f023 0303 	bic.w	r3, r3, #3
 8009290:	3304      	adds	r3, #4
 8009292:	f104 0015 	add.w	r0, r4, #21
 8009296:	4584      	cmp	ip, r0
 8009298:	bf38      	it	cc
 800929a:	2304      	movcc	r3, #4
 800929c:	50ca      	str	r2, [r1, r3]
 800929e:	b10a      	cbz	r2, 80092a4 <__lshift+0xa4>
 80092a0:	f108 0602 	add.w	r6, r8, #2
 80092a4:	3e01      	subs	r6, #1
 80092a6:	4638      	mov	r0, r7
 80092a8:	612e      	str	r6, [r5, #16]
 80092aa:	4621      	mov	r1, r4
 80092ac:	f7ff fdda 	bl	8008e64 <_Bfree>
 80092b0:	4628      	mov	r0, r5
 80092b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80092ba:	3301      	adds	r3, #1
 80092bc:	e7c5      	b.n	800924a <__lshift+0x4a>
 80092be:	3904      	subs	r1, #4
 80092c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80092c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80092c8:	459c      	cmp	ip, r3
 80092ca:	d8f9      	bhi.n	80092c0 <__lshift+0xc0>
 80092cc:	e7ea      	b.n	80092a4 <__lshift+0xa4>
 80092ce:	bf00      	nop
 80092d0:	0800a2f5 	.word	0x0800a2f5
 80092d4:	0800a306 	.word	0x0800a306

080092d8 <__mcmp>:
 80092d8:	690a      	ldr	r2, [r1, #16]
 80092da:	4603      	mov	r3, r0
 80092dc:	6900      	ldr	r0, [r0, #16]
 80092de:	1a80      	subs	r0, r0, r2
 80092e0:	b530      	push	{r4, r5, lr}
 80092e2:	d10e      	bne.n	8009302 <__mcmp+0x2a>
 80092e4:	3314      	adds	r3, #20
 80092e6:	3114      	adds	r1, #20
 80092e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80092ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80092f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80092f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80092f8:	4295      	cmp	r5, r2
 80092fa:	d003      	beq.n	8009304 <__mcmp+0x2c>
 80092fc:	d205      	bcs.n	800930a <__mcmp+0x32>
 80092fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009302:	bd30      	pop	{r4, r5, pc}
 8009304:	42a3      	cmp	r3, r4
 8009306:	d3f3      	bcc.n	80092f0 <__mcmp+0x18>
 8009308:	e7fb      	b.n	8009302 <__mcmp+0x2a>
 800930a:	2001      	movs	r0, #1
 800930c:	e7f9      	b.n	8009302 <__mcmp+0x2a>
	...

08009310 <__mdiff>:
 8009310:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009314:	4689      	mov	r9, r1
 8009316:	4606      	mov	r6, r0
 8009318:	4611      	mov	r1, r2
 800931a:	4648      	mov	r0, r9
 800931c:	4614      	mov	r4, r2
 800931e:	f7ff ffdb 	bl	80092d8 <__mcmp>
 8009322:	1e05      	subs	r5, r0, #0
 8009324:	d112      	bne.n	800934c <__mdiff+0x3c>
 8009326:	4629      	mov	r1, r5
 8009328:	4630      	mov	r0, r6
 800932a:	f7ff fd5b 	bl	8008de4 <_Balloc>
 800932e:	4602      	mov	r2, r0
 8009330:	b928      	cbnz	r0, 800933e <__mdiff+0x2e>
 8009332:	4b3f      	ldr	r3, [pc, #252]	@ (8009430 <__mdiff+0x120>)
 8009334:	f240 2137 	movw	r1, #567	@ 0x237
 8009338:	483e      	ldr	r0, [pc, #248]	@ (8009434 <__mdiff+0x124>)
 800933a:	f000 faf3 	bl	8009924 <__assert_func>
 800933e:	2301      	movs	r3, #1
 8009340:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009344:	4610      	mov	r0, r2
 8009346:	b003      	add	sp, #12
 8009348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800934c:	bfbc      	itt	lt
 800934e:	464b      	movlt	r3, r9
 8009350:	46a1      	movlt	r9, r4
 8009352:	4630      	mov	r0, r6
 8009354:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009358:	bfba      	itte	lt
 800935a:	461c      	movlt	r4, r3
 800935c:	2501      	movlt	r5, #1
 800935e:	2500      	movge	r5, #0
 8009360:	f7ff fd40 	bl	8008de4 <_Balloc>
 8009364:	4602      	mov	r2, r0
 8009366:	b918      	cbnz	r0, 8009370 <__mdiff+0x60>
 8009368:	4b31      	ldr	r3, [pc, #196]	@ (8009430 <__mdiff+0x120>)
 800936a:	f240 2145 	movw	r1, #581	@ 0x245
 800936e:	e7e3      	b.n	8009338 <__mdiff+0x28>
 8009370:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009374:	6926      	ldr	r6, [r4, #16]
 8009376:	60c5      	str	r5, [r0, #12]
 8009378:	f109 0310 	add.w	r3, r9, #16
 800937c:	f109 0514 	add.w	r5, r9, #20
 8009380:	f104 0e14 	add.w	lr, r4, #20
 8009384:	f100 0b14 	add.w	fp, r0, #20
 8009388:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800938c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009390:	9301      	str	r3, [sp, #4]
 8009392:	46d9      	mov	r9, fp
 8009394:	f04f 0c00 	mov.w	ip, #0
 8009398:	9b01      	ldr	r3, [sp, #4]
 800939a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800939e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80093a2:	9301      	str	r3, [sp, #4]
 80093a4:	fa1f f38a 	uxth.w	r3, sl
 80093a8:	4619      	mov	r1, r3
 80093aa:	b283      	uxth	r3, r0
 80093ac:	1acb      	subs	r3, r1, r3
 80093ae:	0c00      	lsrs	r0, r0, #16
 80093b0:	4463      	add	r3, ip
 80093b2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80093b6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80093c0:	4576      	cmp	r6, lr
 80093c2:	f849 3b04 	str.w	r3, [r9], #4
 80093c6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80093ca:	d8e5      	bhi.n	8009398 <__mdiff+0x88>
 80093cc:	1b33      	subs	r3, r6, r4
 80093ce:	3b15      	subs	r3, #21
 80093d0:	f023 0303 	bic.w	r3, r3, #3
 80093d4:	3415      	adds	r4, #21
 80093d6:	3304      	adds	r3, #4
 80093d8:	42a6      	cmp	r6, r4
 80093da:	bf38      	it	cc
 80093dc:	2304      	movcc	r3, #4
 80093de:	441d      	add	r5, r3
 80093e0:	445b      	add	r3, fp
 80093e2:	461e      	mov	r6, r3
 80093e4:	462c      	mov	r4, r5
 80093e6:	4544      	cmp	r4, r8
 80093e8:	d30e      	bcc.n	8009408 <__mdiff+0xf8>
 80093ea:	f108 0103 	add.w	r1, r8, #3
 80093ee:	1b49      	subs	r1, r1, r5
 80093f0:	f021 0103 	bic.w	r1, r1, #3
 80093f4:	3d03      	subs	r5, #3
 80093f6:	45a8      	cmp	r8, r5
 80093f8:	bf38      	it	cc
 80093fa:	2100      	movcc	r1, #0
 80093fc:	440b      	add	r3, r1
 80093fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009402:	b191      	cbz	r1, 800942a <__mdiff+0x11a>
 8009404:	6117      	str	r7, [r2, #16]
 8009406:	e79d      	b.n	8009344 <__mdiff+0x34>
 8009408:	f854 1b04 	ldr.w	r1, [r4], #4
 800940c:	46e6      	mov	lr, ip
 800940e:	0c08      	lsrs	r0, r1, #16
 8009410:	fa1c fc81 	uxtah	ip, ip, r1
 8009414:	4471      	add	r1, lr
 8009416:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800941a:	b289      	uxth	r1, r1
 800941c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009420:	f846 1b04 	str.w	r1, [r6], #4
 8009424:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009428:	e7dd      	b.n	80093e6 <__mdiff+0xd6>
 800942a:	3f01      	subs	r7, #1
 800942c:	e7e7      	b.n	80093fe <__mdiff+0xee>
 800942e:	bf00      	nop
 8009430:	0800a2f5 	.word	0x0800a2f5
 8009434:	0800a306 	.word	0x0800a306

08009438 <__d2b>:
 8009438:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800943c:	460f      	mov	r7, r1
 800943e:	2101      	movs	r1, #1
 8009440:	ec59 8b10 	vmov	r8, r9, d0
 8009444:	4616      	mov	r6, r2
 8009446:	f7ff fccd 	bl	8008de4 <_Balloc>
 800944a:	4604      	mov	r4, r0
 800944c:	b930      	cbnz	r0, 800945c <__d2b+0x24>
 800944e:	4602      	mov	r2, r0
 8009450:	4b23      	ldr	r3, [pc, #140]	@ (80094e0 <__d2b+0xa8>)
 8009452:	4824      	ldr	r0, [pc, #144]	@ (80094e4 <__d2b+0xac>)
 8009454:	f240 310f 	movw	r1, #783	@ 0x30f
 8009458:	f000 fa64 	bl	8009924 <__assert_func>
 800945c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009460:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009464:	b10d      	cbz	r5, 800946a <__d2b+0x32>
 8009466:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800946a:	9301      	str	r3, [sp, #4]
 800946c:	f1b8 0300 	subs.w	r3, r8, #0
 8009470:	d023      	beq.n	80094ba <__d2b+0x82>
 8009472:	4668      	mov	r0, sp
 8009474:	9300      	str	r3, [sp, #0]
 8009476:	f7ff fd7c 	bl	8008f72 <__lo0bits>
 800947a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800947e:	b1d0      	cbz	r0, 80094b6 <__d2b+0x7e>
 8009480:	f1c0 0320 	rsb	r3, r0, #32
 8009484:	fa02 f303 	lsl.w	r3, r2, r3
 8009488:	430b      	orrs	r3, r1
 800948a:	40c2      	lsrs	r2, r0
 800948c:	6163      	str	r3, [r4, #20]
 800948e:	9201      	str	r2, [sp, #4]
 8009490:	9b01      	ldr	r3, [sp, #4]
 8009492:	61a3      	str	r3, [r4, #24]
 8009494:	2b00      	cmp	r3, #0
 8009496:	bf0c      	ite	eq
 8009498:	2201      	moveq	r2, #1
 800949a:	2202      	movne	r2, #2
 800949c:	6122      	str	r2, [r4, #16]
 800949e:	b1a5      	cbz	r5, 80094ca <__d2b+0x92>
 80094a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80094a4:	4405      	add	r5, r0
 80094a6:	603d      	str	r5, [r7, #0]
 80094a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80094ac:	6030      	str	r0, [r6, #0]
 80094ae:	4620      	mov	r0, r4
 80094b0:	b003      	add	sp, #12
 80094b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094b6:	6161      	str	r1, [r4, #20]
 80094b8:	e7ea      	b.n	8009490 <__d2b+0x58>
 80094ba:	a801      	add	r0, sp, #4
 80094bc:	f7ff fd59 	bl	8008f72 <__lo0bits>
 80094c0:	9b01      	ldr	r3, [sp, #4]
 80094c2:	6163      	str	r3, [r4, #20]
 80094c4:	3020      	adds	r0, #32
 80094c6:	2201      	movs	r2, #1
 80094c8:	e7e8      	b.n	800949c <__d2b+0x64>
 80094ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80094ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80094d2:	6038      	str	r0, [r7, #0]
 80094d4:	6918      	ldr	r0, [r3, #16]
 80094d6:	f7ff fd2d 	bl	8008f34 <__hi0bits>
 80094da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80094de:	e7e5      	b.n	80094ac <__d2b+0x74>
 80094e0:	0800a2f5 	.word	0x0800a2f5
 80094e4:	0800a306 	.word	0x0800a306

080094e8 <__ssputs_r>:
 80094e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094ec:	688e      	ldr	r6, [r1, #8]
 80094ee:	461f      	mov	r7, r3
 80094f0:	42be      	cmp	r6, r7
 80094f2:	680b      	ldr	r3, [r1, #0]
 80094f4:	4682      	mov	sl, r0
 80094f6:	460c      	mov	r4, r1
 80094f8:	4690      	mov	r8, r2
 80094fa:	d82d      	bhi.n	8009558 <__ssputs_r+0x70>
 80094fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009500:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009504:	d026      	beq.n	8009554 <__ssputs_r+0x6c>
 8009506:	6965      	ldr	r5, [r4, #20]
 8009508:	6909      	ldr	r1, [r1, #16]
 800950a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800950e:	eba3 0901 	sub.w	r9, r3, r1
 8009512:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009516:	1c7b      	adds	r3, r7, #1
 8009518:	444b      	add	r3, r9
 800951a:	106d      	asrs	r5, r5, #1
 800951c:	429d      	cmp	r5, r3
 800951e:	bf38      	it	cc
 8009520:	461d      	movcc	r5, r3
 8009522:	0553      	lsls	r3, r2, #21
 8009524:	d527      	bpl.n	8009576 <__ssputs_r+0x8e>
 8009526:	4629      	mov	r1, r5
 8009528:	f7fd fe86 	bl	8007238 <_malloc_r>
 800952c:	4606      	mov	r6, r0
 800952e:	b360      	cbz	r0, 800958a <__ssputs_r+0xa2>
 8009530:	6921      	ldr	r1, [r4, #16]
 8009532:	464a      	mov	r2, r9
 8009534:	f7fe fdb1 	bl	800809a <memcpy>
 8009538:	89a3      	ldrh	r3, [r4, #12]
 800953a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800953e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009542:	81a3      	strh	r3, [r4, #12]
 8009544:	6126      	str	r6, [r4, #16]
 8009546:	6165      	str	r5, [r4, #20]
 8009548:	444e      	add	r6, r9
 800954a:	eba5 0509 	sub.w	r5, r5, r9
 800954e:	6026      	str	r6, [r4, #0]
 8009550:	60a5      	str	r5, [r4, #8]
 8009552:	463e      	mov	r6, r7
 8009554:	42be      	cmp	r6, r7
 8009556:	d900      	bls.n	800955a <__ssputs_r+0x72>
 8009558:	463e      	mov	r6, r7
 800955a:	6820      	ldr	r0, [r4, #0]
 800955c:	4632      	mov	r2, r6
 800955e:	4641      	mov	r1, r8
 8009560:	f000 f9c6 	bl	80098f0 <memmove>
 8009564:	68a3      	ldr	r3, [r4, #8]
 8009566:	1b9b      	subs	r3, r3, r6
 8009568:	60a3      	str	r3, [r4, #8]
 800956a:	6823      	ldr	r3, [r4, #0]
 800956c:	4433      	add	r3, r6
 800956e:	6023      	str	r3, [r4, #0]
 8009570:	2000      	movs	r0, #0
 8009572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009576:	462a      	mov	r2, r5
 8009578:	f000 fa18 	bl	80099ac <_realloc_r>
 800957c:	4606      	mov	r6, r0
 800957e:	2800      	cmp	r0, #0
 8009580:	d1e0      	bne.n	8009544 <__ssputs_r+0x5c>
 8009582:	6921      	ldr	r1, [r4, #16]
 8009584:	4650      	mov	r0, sl
 8009586:	f7ff fbe3 	bl	8008d50 <_free_r>
 800958a:	230c      	movs	r3, #12
 800958c:	f8ca 3000 	str.w	r3, [sl]
 8009590:	89a3      	ldrh	r3, [r4, #12]
 8009592:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009596:	81a3      	strh	r3, [r4, #12]
 8009598:	f04f 30ff 	mov.w	r0, #4294967295
 800959c:	e7e9      	b.n	8009572 <__ssputs_r+0x8a>
	...

080095a0 <_svfiprintf_r>:
 80095a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a4:	4698      	mov	r8, r3
 80095a6:	898b      	ldrh	r3, [r1, #12]
 80095a8:	061b      	lsls	r3, r3, #24
 80095aa:	b09d      	sub	sp, #116	@ 0x74
 80095ac:	4607      	mov	r7, r0
 80095ae:	460d      	mov	r5, r1
 80095b0:	4614      	mov	r4, r2
 80095b2:	d510      	bpl.n	80095d6 <_svfiprintf_r+0x36>
 80095b4:	690b      	ldr	r3, [r1, #16]
 80095b6:	b973      	cbnz	r3, 80095d6 <_svfiprintf_r+0x36>
 80095b8:	2140      	movs	r1, #64	@ 0x40
 80095ba:	f7fd fe3d 	bl	8007238 <_malloc_r>
 80095be:	6028      	str	r0, [r5, #0]
 80095c0:	6128      	str	r0, [r5, #16]
 80095c2:	b930      	cbnz	r0, 80095d2 <_svfiprintf_r+0x32>
 80095c4:	230c      	movs	r3, #12
 80095c6:	603b      	str	r3, [r7, #0]
 80095c8:	f04f 30ff 	mov.w	r0, #4294967295
 80095cc:	b01d      	add	sp, #116	@ 0x74
 80095ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d2:	2340      	movs	r3, #64	@ 0x40
 80095d4:	616b      	str	r3, [r5, #20]
 80095d6:	2300      	movs	r3, #0
 80095d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80095da:	2320      	movs	r3, #32
 80095dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80095e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80095e4:	2330      	movs	r3, #48	@ 0x30
 80095e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009784 <_svfiprintf_r+0x1e4>
 80095ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095ee:	f04f 0901 	mov.w	r9, #1
 80095f2:	4623      	mov	r3, r4
 80095f4:	469a      	mov	sl, r3
 80095f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095fa:	b10a      	cbz	r2, 8009600 <_svfiprintf_r+0x60>
 80095fc:	2a25      	cmp	r2, #37	@ 0x25
 80095fe:	d1f9      	bne.n	80095f4 <_svfiprintf_r+0x54>
 8009600:	ebba 0b04 	subs.w	fp, sl, r4
 8009604:	d00b      	beq.n	800961e <_svfiprintf_r+0x7e>
 8009606:	465b      	mov	r3, fp
 8009608:	4622      	mov	r2, r4
 800960a:	4629      	mov	r1, r5
 800960c:	4638      	mov	r0, r7
 800960e:	f7ff ff6b 	bl	80094e8 <__ssputs_r>
 8009612:	3001      	adds	r0, #1
 8009614:	f000 80a7 	beq.w	8009766 <_svfiprintf_r+0x1c6>
 8009618:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800961a:	445a      	add	r2, fp
 800961c:	9209      	str	r2, [sp, #36]	@ 0x24
 800961e:	f89a 3000 	ldrb.w	r3, [sl]
 8009622:	2b00      	cmp	r3, #0
 8009624:	f000 809f 	beq.w	8009766 <_svfiprintf_r+0x1c6>
 8009628:	2300      	movs	r3, #0
 800962a:	f04f 32ff 	mov.w	r2, #4294967295
 800962e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009632:	f10a 0a01 	add.w	sl, sl, #1
 8009636:	9304      	str	r3, [sp, #16]
 8009638:	9307      	str	r3, [sp, #28]
 800963a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800963e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009640:	4654      	mov	r4, sl
 8009642:	2205      	movs	r2, #5
 8009644:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009648:	484e      	ldr	r0, [pc, #312]	@ (8009784 <_svfiprintf_r+0x1e4>)
 800964a:	f7f6 fdf1 	bl	8000230 <memchr>
 800964e:	9a04      	ldr	r2, [sp, #16]
 8009650:	b9d8      	cbnz	r0, 800968a <_svfiprintf_r+0xea>
 8009652:	06d0      	lsls	r0, r2, #27
 8009654:	bf44      	itt	mi
 8009656:	2320      	movmi	r3, #32
 8009658:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800965c:	0711      	lsls	r1, r2, #28
 800965e:	bf44      	itt	mi
 8009660:	232b      	movmi	r3, #43	@ 0x2b
 8009662:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009666:	f89a 3000 	ldrb.w	r3, [sl]
 800966a:	2b2a      	cmp	r3, #42	@ 0x2a
 800966c:	d015      	beq.n	800969a <_svfiprintf_r+0xfa>
 800966e:	9a07      	ldr	r2, [sp, #28]
 8009670:	4654      	mov	r4, sl
 8009672:	2000      	movs	r0, #0
 8009674:	f04f 0c0a 	mov.w	ip, #10
 8009678:	4621      	mov	r1, r4
 800967a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800967e:	3b30      	subs	r3, #48	@ 0x30
 8009680:	2b09      	cmp	r3, #9
 8009682:	d94b      	bls.n	800971c <_svfiprintf_r+0x17c>
 8009684:	b1b0      	cbz	r0, 80096b4 <_svfiprintf_r+0x114>
 8009686:	9207      	str	r2, [sp, #28]
 8009688:	e014      	b.n	80096b4 <_svfiprintf_r+0x114>
 800968a:	eba0 0308 	sub.w	r3, r0, r8
 800968e:	fa09 f303 	lsl.w	r3, r9, r3
 8009692:	4313      	orrs	r3, r2
 8009694:	9304      	str	r3, [sp, #16]
 8009696:	46a2      	mov	sl, r4
 8009698:	e7d2      	b.n	8009640 <_svfiprintf_r+0xa0>
 800969a:	9b03      	ldr	r3, [sp, #12]
 800969c:	1d19      	adds	r1, r3, #4
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	9103      	str	r1, [sp, #12]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	bfbb      	ittet	lt
 80096a6:	425b      	neglt	r3, r3
 80096a8:	f042 0202 	orrlt.w	r2, r2, #2
 80096ac:	9307      	strge	r3, [sp, #28]
 80096ae:	9307      	strlt	r3, [sp, #28]
 80096b0:	bfb8      	it	lt
 80096b2:	9204      	strlt	r2, [sp, #16]
 80096b4:	7823      	ldrb	r3, [r4, #0]
 80096b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80096b8:	d10a      	bne.n	80096d0 <_svfiprintf_r+0x130>
 80096ba:	7863      	ldrb	r3, [r4, #1]
 80096bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80096be:	d132      	bne.n	8009726 <_svfiprintf_r+0x186>
 80096c0:	9b03      	ldr	r3, [sp, #12]
 80096c2:	1d1a      	adds	r2, r3, #4
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	9203      	str	r2, [sp, #12]
 80096c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80096cc:	3402      	adds	r4, #2
 80096ce:	9305      	str	r3, [sp, #20]
 80096d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009794 <_svfiprintf_r+0x1f4>
 80096d4:	7821      	ldrb	r1, [r4, #0]
 80096d6:	2203      	movs	r2, #3
 80096d8:	4650      	mov	r0, sl
 80096da:	f7f6 fda9 	bl	8000230 <memchr>
 80096de:	b138      	cbz	r0, 80096f0 <_svfiprintf_r+0x150>
 80096e0:	9b04      	ldr	r3, [sp, #16]
 80096e2:	eba0 000a 	sub.w	r0, r0, sl
 80096e6:	2240      	movs	r2, #64	@ 0x40
 80096e8:	4082      	lsls	r2, r0
 80096ea:	4313      	orrs	r3, r2
 80096ec:	3401      	adds	r4, #1
 80096ee:	9304      	str	r3, [sp, #16]
 80096f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096f4:	4824      	ldr	r0, [pc, #144]	@ (8009788 <_svfiprintf_r+0x1e8>)
 80096f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096fa:	2206      	movs	r2, #6
 80096fc:	f7f6 fd98 	bl	8000230 <memchr>
 8009700:	2800      	cmp	r0, #0
 8009702:	d036      	beq.n	8009772 <_svfiprintf_r+0x1d2>
 8009704:	4b21      	ldr	r3, [pc, #132]	@ (800978c <_svfiprintf_r+0x1ec>)
 8009706:	bb1b      	cbnz	r3, 8009750 <_svfiprintf_r+0x1b0>
 8009708:	9b03      	ldr	r3, [sp, #12]
 800970a:	3307      	adds	r3, #7
 800970c:	f023 0307 	bic.w	r3, r3, #7
 8009710:	3308      	adds	r3, #8
 8009712:	9303      	str	r3, [sp, #12]
 8009714:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009716:	4433      	add	r3, r6
 8009718:	9309      	str	r3, [sp, #36]	@ 0x24
 800971a:	e76a      	b.n	80095f2 <_svfiprintf_r+0x52>
 800971c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009720:	460c      	mov	r4, r1
 8009722:	2001      	movs	r0, #1
 8009724:	e7a8      	b.n	8009678 <_svfiprintf_r+0xd8>
 8009726:	2300      	movs	r3, #0
 8009728:	3401      	adds	r4, #1
 800972a:	9305      	str	r3, [sp, #20]
 800972c:	4619      	mov	r1, r3
 800972e:	f04f 0c0a 	mov.w	ip, #10
 8009732:	4620      	mov	r0, r4
 8009734:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009738:	3a30      	subs	r2, #48	@ 0x30
 800973a:	2a09      	cmp	r2, #9
 800973c:	d903      	bls.n	8009746 <_svfiprintf_r+0x1a6>
 800973e:	2b00      	cmp	r3, #0
 8009740:	d0c6      	beq.n	80096d0 <_svfiprintf_r+0x130>
 8009742:	9105      	str	r1, [sp, #20]
 8009744:	e7c4      	b.n	80096d0 <_svfiprintf_r+0x130>
 8009746:	fb0c 2101 	mla	r1, ip, r1, r2
 800974a:	4604      	mov	r4, r0
 800974c:	2301      	movs	r3, #1
 800974e:	e7f0      	b.n	8009732 <_svfiprintf_r+0x192>
 8009750:	ab03      	add	r3, sp, #12
 8009752:	9300      	str	r3, [sp, #0]
 8009754:	462a      	mov	r2, r5
 8009756:	4b0e      	ldr	r3, [pc, #56]	@ (8009790 <_svfiprintf_r+0x1f0>)
 8009758:	a904      	add	r1, sp, #16
 800975a:	4638      	mov	r0, r7
 800975c:	f7fd ff10 	bl	8007580 <_printf_float>
 8009760:	1c42      	adds	r2, r0, #1
 8009762:	4606      	mov	r6, r0
 8009764:	d1d6      	bne.n	8009714 <_svfiprintf_r+0x174>
 8009766:	89ab      	ldrh	r3, [r5, #12]
 8009768:	065b      	lsls	r3, r3, #25
 800976a:	f53f af2d 	bmi.w	80095c8 <_svfiprintf_r+0x28>
 800976e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009770:	e72c      	b.n	80095cc <_svfiprintf_r+0x2c>
 8009772:	ab03      	add	r3, sp, #12
 8009774:	9300      	str	r3, [sp, #0]
 8009776:	462a      	mov	r2, r5
 8009778:	4b05      	ldr	r3, [pc, #20]	@ (8009790 <_svfiprintf_r+0x1f0>)
 800977a:	a904      	add	r1, sp, #16
 800977c:	4638      	mov	r0, r7
 800977e:	f7fe f997 	bl	8007ab0 <_printf_i>
 8009782:	e7ed      	b.n	8009760 <_svfiprintf_r+0x1c0>
 8009784:	0800a460 	.word	0x0800a460
 8009788:	0800a46a 	.word	0x0800a46a
 800978c:	08007581 	.word	0x08007581
 8009790:	080094e9 	.word	0x080094e9
 8009794:	0800a466 	.word	0x0800a466

08009798 <__sflush_r>:
 8009798:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800979c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097a0:	0716      	lsls	r6, r2, #28
 80097a2:	4605      	mov	r5, r0
 80097a4:	460c      	mov	r4, r1
 80097a6:	d454      	bmi.n	8009852 <__sflush_r+0xba>
 80097a8:	684b      	ldr	r3, [r1, #4]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	dc02      	bgt.n	80097b4 <__sflush_r+0x1c>
 80097ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	dd48      	ble.n	8009846 <__sflush_r+0xae>
 80097b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097b6:	2e00      	cmp	r6, #0
 80097b8:	d045      	beq.n	8009846 <__sflush_r+0xae>
 80097ba:	2300      	movs	r3, #0
 80097bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80097c0:	682f      	ldr	r7, [r5, #0]
 80097c2:	6a21      	ldr	r1, [r4, #32]
 80097c4:	602b      	str	r3, [r5, #0]
 80097c6:	d030      	beq.n	800982a <__sflush_r+0x92>
 80097c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80097ca:	89a3      	ldrh	r3, [r4, #12]
 80097cc:	0759      	lsls	r1, r3, #29
 80097ce:	d505      	bpl.n	80097dc <__sflush_r+0x44>
 80097d0:	6863      	ldr	r3, [r4, #4]
 80097d2:	1ad2      	subs	r2, r2, r3
 80097d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80097d6:	b10b      	cbz	r3, 80097dc <__sflush_r+0x44>
 80097d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80097da:	1ad2      	subs	r2, r2, r3
 80097dc:	2300      	movs	r3, #0
 80097de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097e0:	6a21      	ldr	r1, [r4, #32]
 80097e2:	4628      	mov	r0, r5
 80097e4:	47b0      	blx	r6
 80097e6:	1c43      	adds	r3, r0, #1
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	d106      	bne.n	80097fa <__sflush_r+0x62>
 80097ec:	6829      	ldr	r1, [r5, #0]
 80097ee:	291d      	cmp	r1, #29
 80097f0:	d82b      	bhi.n	800984a <__sflush_r+0xb2>
 80097f2:	4a2a      	ldr	r2, [pc, #168]	@ (800989c <__sflush_r+0x104>)
 80097f4:	410a      	asrs	r2, r1
 80097f6:	07d6      	lsls	r6, r2, #31
 80097f8:	d427      	bmi.n	800984a <__sflush_r+0xb2>
 80097fa:	2200      	movs	r2, #0
 80097fc:	6062      	str	r2, [r4, #4]
 80097fe:	04d9      	lsls	r1, r3, #19
 8009800:	6922      	ldr	r2, [r4, #16]
 8009802:	6022      	str	r2, [r4, #0]
 8009804:	d504      	bpl.n	8009810 <__sflush_r+0x78>
 8009806:	1c42      	adds	r2, r0, #1
 8009808:	d101      	bne.n	800980e <__sflush_r+0x76>
 800980a:	682b      	ldr	r3, [r5, #0]
 800980c:	b903      	cbnz	r3, 8009810 <__sflush_r+0x78>
 800980e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009810:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009812:	602f      	str	r7, [r5, #0]
 8009814:	b1b9      	cbz	r1, 8009846 <__sflush_r+0xae>
 8009816:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800981a:	4299      	cmp	r1, r3
 800981c:	d002      	beq.n	8009824 <__sflush_r+0x8c>
 800981e:	4628      	mov	r0, r5
 8009820:	f7ff fa96 	bl	8008d50 <_free_r>
 8009824:	2300      	movs	r3, #0
 8009826:	6363      	str	r3, [r4, #52]	@ 0x34
 8009828:	e00d      	b.n	8009846 <__sflush_r+0xae>
 800982a:	2301      	movs	r3, #1
 800982c:	4628      	mov	r0, r5
 800982e:	47b0      	blx	r6
 8009830:	4602      	mov	r2, r0
 8009832:	1c50      	adds	r0, r2, #1
 8009834:	d1c9      	bne.n	80097ca <__sflush_r+0x32>
 8009836:	682b      	ldr	r3, [r5, #0]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d0c6      	beq.n	80097ca <__sflush_r+0x32>
 800983c:	2b1d      	cmp	r3, #29
 800983e:	d001      	beq.n	8009844 <__sflush_r+0xac>
 8009840:	2b16      	cmp	r3, #22
 8009842:	d11e      	bne.n	8009882 <__sflush_r+0xea>
 8009844:	602f      	str	r7, [r5, #0]
 8009846:	2000      	movs	r0, #0
 8009848:	e022      	b.n	8009890 <__sflush_r+0xf8>
 800984a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800984e:	b21b      	sxth	r3, r3
 8009850:	e01b      	b.n	800988a <__sflush_r+0xf2>
 8009852:	690f      	ldr	r7, [r1, #16]
 8009854:	2f00      	cmp	r7, #0
 8009856:	d0f6      	beq.n	8009846 <__sflush_r+0xae>
 8009858:	0793      	lsls	r3, r2, #30
 800985a:	680e      	ldr	r6, [r1, #0]
 800985c:	bf08      	it	eq
 800985e:	694b      	ldreq	r3, [r1, #20]
 8009860:	600f      	str	r7, [r1, #0]
 8009862:	bf18      	it	ne
 8009864:	2300      	movne	r3, #0
 8009866:	eba6 0807 	sub.w	r8, r6, r7
 800986a:	608b      	str	r3, [r1, #8]
 800986c:	f1b8 0f00 	cmp.w	r8, #0
 8009870:	dde9      	ble.n	8009846 <__sflush_r+0xae>
 8009872:	6a21      	ldr	r1, [r4, #32]
 8009874:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009876:	4643      	mov	r3, r8
 8009878:	463a      	mov	r2, r7
 800987a:	4628      	mov	r0, r5
 800987c:	47b0      	blx	r6
 800987e:	2800      	cmp	r0, #0
 8009880:	dc08      	bgt.n	8009894 <__sflush_r+0xfc>
 8009882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009886:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800988a:	81a3      	strh	r3, [r4, #12]
 800988c:	f04f 30ff 	mov.w	r0, #4294967295
 8009890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009894:	4407      	add	r7, r0
 8009896:	eba8 0800 	sub.w	r8, r8, r0
 800989a:	e7e7      	b.n	800986c <__sflush_r+0xd4>
 800989c:	dfbffffe 	.word	0xdfbffffe

080098a0 <_fflush_r>:
 80098a0:	b538      	push	{r3, r4, r5, lr}
 80098a2:	690b      	ldr	r3, [r1, #16]
 80098a4:	4605      	mov	r5, r0
 80098a6:	460c      	mov	r4, r1
 80098a8:	b913      	cbnz	r3, 80098b0 <_fflush_r+0x10>
 80098aa:	2500      	movs	r5, #0
 80098ac:	4628      	mov	r0, r5
 80098ae:	bd38      	pop	{r3, r4, r5, pc}
 80098b0:	b118      	cbz	r0, 80098ba <_fflush_r+0x1a>
 80098b2:	6a03      	ldr	r3, [r0, #32]
 80098b4:	b90b      	cbnz	r3, 80098ba <_fflush_r+0x1a>
 80098b6:	f7fe faa7 	bl	8007e08 <__sinit>
 80098ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d0f3      	beq.n	80098aa <_fflush_r+0xa>
 80098c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80098c4:	07d0      	lsls	r0, r2, #31
 80098c6:	d404      	bmi.n	80098d2 <_fflush_r+0x32>
 80098c8:	0599      	lsls	r1, r3, #22
 80098ca:	d402      	bmi.n	80098d2 <_fflush_r+0x32>
 80098cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098ce:	f7fe fbe2 	bl	8008096 <__retarget_lock_acquire_recursive>
 80098d2:	4628      	mov	r0, r5
 80098d4:	4621      	mov	r1, r4
 80098d6:	f7ff ff5f 	bl	8009798 <__sflush_r>
 80098da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098dc:	07da      	lsls	r2, r3, #31
 80098de:	4605      	mov	r5, r0
 80098e0:	d4e4      	bmi.n	80098ac <_fflush_r+0xc>
 80098e2:	89a3      	ldrh	r3, [r4, #12]
 80098e4:	059b      	lsls	r3, r3, #22
 80098e6:	d4e1      	bmi.n	80098ac <_fflush_r+0xc>
 80098e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098ea:	f7fe fbd5 	bl	8008098 <__retarget_lock_release_recursive>
 80098ee:	e7dd      	b.n	80098ac <_fflush_r+0xc>

080098f0 <memmove>:
 80098f0:	4288      	cmp	r0, r1
 80098f2:	b510      	push	{r4, lr}
 80098f4:	eb01 0402 	add.w	r4, r1, r2
 80098f8:	d902      	bls.n	8009900 <memmove+0x10>
 80098fa:	4284      	cmp	r4, r0
 80098fc:	4623      	mov	r3, r4
 80098fe:	d807      	bhi.n	8009910 <memmove+0x20>
 8009900:	1e43      	subs	r3, r0, #1
 8009902:	42a1      	cmp	r1, r4
 8009904:	d008      	beq.n	8009918 <memmove+0x28>
 8009906:	f811 2b01 	ldrb.w	r2, [r1], #1
 800990a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800990e:	e7f8      	b.n	8009902 <memmove+0x12>
 8009910:	4402      	add	r2, r0
 8009912:	4601      	mov	r1, r0
 8009914:	428a      	cmp	r2, r1
 8009916:	d100      	bne.n	800991a <memmove+0x2a>
 8009918:	bd10      	pop	{r4, pc}
 800991a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800991e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009922:	e7f7      	b.n	8009914 <memmove+0x24>

08009924 <__assert_func>:
 8009924:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009926:	4614      	mov	r4, r2
 8009928:	461a      	mov	r2, r3
 800992a:	4b09      	ldr	r3, [pc, #36]	@ (8009950 <__assert_func+0x2c>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4605      	mov	r5, r0
 8009930:	68d8      	ldr	r0, [r3, #12]
 8009932:	b954      	cbnz	r4, 800994a <__assert_func+0x26>
 8009934:	4b07      	ldr	r3, [pc, #28]	@ (8009954 <__assert_func+0x30>)
 8009936:	461c      	mov	r4, r3
 8009938:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800993c:	9100      	str	r1, [sp, #0]
 800993e:	462b      	mov	r3, r5
 8009940:	4905      	ldr	r1, [pc, #20]	@ (8009958 <__assert_func+0x34>)
 8009942:	f000 f86f 	bl	8009a24 <fiprintf>
 8009946:	f000 f87f 	bl	8009a48 <abort>
 800994a:	4b04      	ldr	r3, [pc, #16]	@ (800995c <__assert_func+0x38>)
 800994c:	e7f4      	b.n	8009938 <__assert_func+0x14>
 800994e:	bf00      	nop
 8009950:	200002b4 	.word	0x200002b4
 8009954:	0800a4b6 	.word	0x0800a4b6
 8009958:	0800a488 	.word	0x0800a488
 800995c:	0800a47b 	.word	0x0800a47b

08009960 <_calloc_r>:
 8009960:	b570      	push	{r4, r5, r6, lr}
 8009962:	fba1 5402 	umull	r5, r4, r1, r2
 8009966:	b93c      	cbnz	r4, 8009978 <_calloc_r+0x18>
 8009968:	4629      	mov	r1, r5
 800996a:	f7fd fc65 	bl	8007238 <_malloc_r>
 800996e:	4606      	mov	r6, r0
 8009970:	b928      	cbnz	r0, 800997e <_calloc_r+0x1e>
 8009972:	2600      	movs	r6, #0
 8009974:	4630      	mov	r0, r6
 8009976:	bd70      	pop	{r4, r5, r6, pc}
 8009978:	220c      	movs	r2, #12
 800997a:	6002      	str	r2, [r0, #0]
 800997c:	e7f9      	b.n	8009972 <_calloc_r+0x12>
 800997e:	462a      	mov	r2, r5
 8009980:	4621      	mov	r1, r4
 8009982:	f7fe fada 	bl	8007f3a <memset>
 8009986:	e7f5      	b.n	8009974 <_calloc_r+0x14>

08009988 <__ascii_mbtowc>:
 8009988:	b082      	sub	sp, #8
 800998a:	b901      	cbnz	r1, 800998e <__ascii_mbtowc+0x6>
 800998c:	a901      	add	r1, sp, #4
 800998e:	b142      	cbz	r2, 80099a2 <__ascii_mbtowc+0x1a>
 8009990:	b14b      	cbz	r3, 80099a6 <__ascii_mbtowc+0x1e>
 8009992:	7813      	ldrb	r3, [r2, #0]
 8009994:	600b      	str	r3, [r1, #0]
 8009996:	7812      	ldrb	r2, [r2, #0]
 8009998:	1e10      	subs	r0, r2, #0
 800999a:	bf18      	it	ne
 800999c:	2001      	movne	r0, #1
 800999e:	b002      	add	sp, #8
 80099a0:	4770      	bx	lr
 80099a2:	4610      	mov	r0, r2
 80099a4:	e7fb      	b.n	800999e <__ascii_mbtowc+0x16>
 80099a6:	f06f 0001 	mvn.w	r0, #1
 80099aa:	e7f8      	b.n	800999e <__ascii_mbtowc+0x16>

080099ac <_realloc_r>:
 80099ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099b0:	4680      	mov	r8, r0
 80099b2:	4615      	mov	r5, r2
 80099b4:	460c      	mov	r4, r1
 80099b6:	b921      	cbnz	r1, 80099c2 <_realloc_r+0x16>
 80099b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099bc:	4611      	mov	r1, r2
 80099be:	f7fd bc3b 	b.w	8007238 <_malloc_r>
 80099c2:	b92a      	cbnz	r2, 80099d0 <_realloc_r+0x24>
 80099c4:	f7ff f9c4 	bl	8008d50 <_free_r>
 80099c8:	2400      	movs	r4, #0
 80099ca:	4620      	mov	r0, r4
 80099cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099d0:	f000 f841 	bl	8009a56 <_malloc_usable_size_r>
 80099d4:	4285      	cmp	r5, r0
 80099d6:	4606      	mov	r6, r0
 80099d8:	d802      	bhi.n	80099e0 <_realloc_r+0x34>
 80099da:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80099de:	d8f4      	bhi.n	80099ca <_realloc_r+0x1e>
 80099e0:	4629      	mov	r1, r5
 80099e2:	4640      	mov	r0, r8
 80099e4:	f7fd fc28 	bl	8007238 <_malloc_r>
 80099e8:	4607      	mov	r7, r0
 80099ea:	2800      	cmp	r0, #0
 80099ec:	d0ec      	beq.n	80099c8 <_realloc_r+0x1c>
 80099ee:	42b5      	cmp	r5, r6
 80099f0:	462a      	mov	r2, r5
 80099f2:	4621      	mov	r1, r4
 80099f4:	bf28      	it	cs
 80099f6:	4632      	movcs	r2, r6
 80099f8:	f7fe fb4f 	bl	800809a <memcpy>
 80099fc:	4621      	mov	r1, r4
 80099fe:	4640      	mov	r0, r8
 8009a00:	f7ff f9a6 	bl	8008d50 <_free_r>
 8009a04:	463c      	mov	r4, r7
 8009a06:	e7e0      	b.n	80099ca <_realloc_r+0x1e>

08009a08 <__ascii_wctomb>:
 8009a08:	4603      	mov	r3, r0
 8009a0a:	4608      	mov	r0, r1
 8009a0c:	b141      	cbz	r1, 8009a20 <__ascii_wctomb+0x18>
 8009a0e:	2aff      	cmp	r2, #255	@ 0xff
 8009a10:	d904      	bls.n	8009a1c <__ascii_wctomb+0x14>
 8009a12:	228a      	movs	r2, #138	@ 0x8a
 8009a14:	601a      	str	r2, [r3, #0]
 8009a16:	f04f 30ff 	mov.w	r0, #4294967295
 8009a1a:	4770      	bx	lr
 8009a1c:	700a      	strb	r2, [r1, #0]
 8009a1e:	2001      	movs	r0, #1
 8009a20:	4770      	bx	lr
	...

08009a24 <fiprintf>:
 8009a24:	b40e      	push	{r1, r2, r3}
 8009a26:	b503      	push	{r0, r1, lr}
 8009a28:	4601      	mov	r1, r0
 8009a2a:	ab03      	add	r3, sp, #12
 8009a2c:	4805      	ldr	r0, [pc, #20]	@ (8009a44 <fiprintf+0x20>)
 8009a2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a32:	6800      	ldr	r0, [r0, #0]
 8009a34:	9301      	str	r3, [sp, #4]
 8009a36:	f000 f83f 	bl	8009ab8 <_vfiprintf_r>
 8009a3a:	b002      	add	sp, #8
 8009a3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a40:	b003      	add	sp, #12
 8009a42:	4770      	bx	lr
 8009a44:	200002b4 	.word	0x200002b4

08009a48 <abort>:
 8009a48:	b508      	push	{r3, lr}
 8009a4a:	2006      	movs	r0, #6
 8009a4c:	f000 fa08 	bl	8009e60 <raise>
 8009a50:	2001      	movs	r0, #1
 8009a52:	f7f9 f8e3 	bl	8002c1c <_exit>

08009a56 <_malloc_usable_size_r>:
 8009a56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a5a:	1f18      	subs	r0, r3, #4
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	bfbc      	itt	lt
 8009a60:	580b      	ldrlt	r3, [r1, r0]
 8009a62:	18c0      	addlt	r0, r0, r3
 8009a64:	4770      	bx	lr

08009a66 <__sfputc_r>:
 8009a66:	6893      	ldr	r3, [r2, #8]
 8009a68:	3b01      	subs	r3, #1
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	b410      	push	{r4}
 8009a6e:	6093      	str	r3, [r2, #8]
 8009a70:	da08      	bge.n	8009a84 <__sfputc_r+0x1e>
 8009a72:	6994      	ldr	r4, [r2, #24]
 8009a74:	42a3      	cmp	r3, r4
 8009a76:	db01      	blt.n	8009a7c <__sfputc_r+0x16>
 8009a78:	290a      	cmp	r1, #10
 8009a7a:	d103      	bne.n	8009a84 <__sfputc_r+0x1e>
 8009a7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a80:	f000 b932 	b.w	8009ce8 <__swbuf_r>
 8009a84:	6813      	ldr	r3, [r2, #0]
 8009a86:	1c58      	adds	r0, r3, #1
 8009a88:	6010      	str	r0, [r2, #0]
 8009a8a:	7019      	strb	r1, [r3, #0]
 8009a8c:	4608      	mov	r0, r1
 8009a8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a92:	4770      	bx	lr

08009a94 <__sfputs_r>:
 8009a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a96:	4606      	mov	r6, r0
 8009a98:	460f      	mov	r7, r1
 8009a9a:	4614      	mov	r4, r2
 8009a9c:	18d5      	adds	r5, r2, r3
 8009a9e:	42ac      	cmp	r4, r5
 8009aa0:	d101      	bne.n	8009aa6 <__sfputs_r+0x12>
 8009aa2:	2000      	movs	r0, #0
 8009aa4:	e007      	b.n	8009ab6 <__sfputs_r+0x22>
 8009aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aaa:	463a      	mov	r2, r7
 8009aac:	4630      	mov	r0, r6
 8009aae:	f7ff ffda 	bl	8009a66 <__sfputc_r>
 8009ab2:	1c43      	adds	r3, r0, #1
 8009ab4:	d1f3      	bne.n	8009a9e <__sfputs_r+0xa>
 8009ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ab8 <_vfiprintf_r>:
 8009ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009abc:	460d      	mov	r5, r1
 8009abe:	b09d      	sub	sp, #116	@ 0x74
 8009ac0:	4614      	mov	r4, r2
 8009ac2:	4698      	mov	r8, r3
 8009ac4:	4606      	mov	r6, r0
 8009ac6:	b118      	cbz	r0, 8009ad0 <_vfiprintf_r+0x18>
 8009ac8:	6a03      	ldr	r3, [r0, #32]
 8009aca:	b90b      	cbnz	r3, 8009ad0 <_vfiprintf_r+0x18>
 8009acc:	f7fe f99c 	bl	8007e08 <__sinit>
 8009ad0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ad2:	07d9      	lsls	r1, r3, #31
 8009ad4:	d405      	bmi.n	8009ae2 <_vfiprintf_r+0x2a>
 8009ad6:	89ab      	ldrh	r3, [r5, #12]
 8009ad8:	059a      	lsls	r2, r3, #22
 8009ada:	d402      	bmi.n	8009ae2 <_vfiprintf_r+0x2a>
 8009adc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ade:	f7fe fada 	bl	8008096 <__retarget_lock_acquire_recursive>
 8009ae2:	89ab      	ldrh	r3, [r5, #12]
 8009ae4:	071b      	lsls	r3, r3, #28
 8009ae6:	d501      	bpl.n	8009aec <_vfiprintf_r+0x34>
 8009ae8:	692b      	ldr	r3, [r5, #16]
 8009aea:	b99b      	cbnz	r3, 8009b14 <_vfiprintf_r+0x5c>
 8009aec:	4629      	mov	r1, r5
 8009aee:	4630      	mov	r0, r6
 8009af0:	f000 f938 	bl	8009d64 <__swsetup_r>
 8009af4:	b170      	cbz	r0, 8009b14 <_vfiprintf_r+0x5c>
 8009af6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009af8:	07dc      	lsls	r4, r3, #31
 8009afa:	d504      	bpl.n	8009b06 <_vfiprintf_r+0x4e>
 8009afc:	f04f 30ff 	mov.w	r0, #4294967295
 8009b00:	b01d      	add	sp, #116	@ 0x74
 8009b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b06:	89ab      	ldrh	r3, [r5, #12]
 8009b08:	0598      	lsls	r0, r3, #22
 8009b0a:	d4f7      	bmi.n	8009afc <_vfiprintf_r+0x44>
 8009b0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b0e:	f7fe fac3 	bl	8008098 <__retarget_lock_release_recursive>
 8009b12:	e7f3      	b.n	8009afc <_vfiprintf_r+0x44>
 8009b14:	2300      	movs	r3, #0
 8009b16:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b18:	2320      	movs	r3, #32
 8009b1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b22:	2330      	movs	r3, #48	@ 0x30
 8009b24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009cd4 <_vfiprintf_r+0x21c>
 8009b28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b2c:	f04f 0901 	mov.w	r9, #1
 8009b30:	4623      	mov	r3, r4
 8009b32:	469a      	mov	sl, r3
 8009b34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b38:	b10a      	cbz	r2, 8009b3e <_vfiprintf_r+0x86>
 8009b3a:	2a25      	cmp	r2, #37	@ 0x25
 8009b3c:	d1f9      	bne.n	8009b32 <_vfiprintf_r+0x7a>
 8009b3e:	ebba 0b04 	subs.w	fp, sl, r4
 8009b42:	d00b      	beq.n	8009b5c <_vfiprintf_r+0xa4>
 8009b44:	465b      	mov	r3, fp
 8009b46:	4622      	mov	r2, r4
 8009b48:	4629      	mov	r1, r5
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	f7ff ffa2 	bl	8009a94 <__sfputs_r>
 8009b50:	3001      	adds	r0, #1
 8009b52:	f000 80a7 	beq.w	8009ca4 <_vfiprintf_r+0x1ec>
 8009b56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b58:	445a      	add	r2, fp
 8009b5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b5c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	f000 809f 	beq.w	8009ca4 <_vfiprintf_r+0x1ec>
 8009b66:	2300      	movs	r3, #0
 8009b68:	f04f 32ff 	mov.w	r2, #4294967295
 8009b6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b70:	f10a 0a01 	add.w	sl, sl, #1
 8009b74:	9304      	str	r3, [sp, #16]
 8009b76:	9307      	str	r3, [sp, #28]
 8009b78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b7e:	4654      	mov	r4, sl
 8009b80:	2205      	movs	r2, #5
 8009b82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b86:	4853      	ldr	r0, [pc, #332]	@ (8009cd4 <_vfiprintf_r+0x21c>)
 8009b88:	f7f6 fb52 	bl	8000230 <memchr>
 8009b8c:	9a04      	ldr	r2, [sp, #16]
 8009b8e:	b9d8      	cbnz	r0, 8009bc8 <_vfiprintf_r+0x110>
 8009b90:	06d1      	lsls	r1, r2, #27
 8009b92:	bf44      	itt	mi
 8009b94:	2320      	movmi	r3, #32
 8009b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b9a:	0713      	lsls	r3, r2, #28
 8009b9c:	bf44      	itt	mi
 8009b9e:	232b      	movmi	r3, #43	@ 0x2b
 8009ba0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ba4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009baa:	d015      	beq.n	8009bd8 <_vfiprintf_r+0x120>
 8009bac:	9a07      	ldr	r2, [sp, #28]
 8009bae:	4654      	mov	r4, sl
 8009bb0:	2000      	movs	r0, #0
 8009bb2:	f04f 0c0a 	mov.w	ip, #10
 8009bb6:	4621      	mov	r1, r4
 8009bb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009bbc:	3b30      	subs	r3, #48	@ 0x30
 8009bbe:	2b09      	cmp	r3, #9
 8009bc0:	d94b      	bls.n	8009c5a <_vfiprintf_r+0x1a2>
 8009bc2:	b1b0      	cbz	r0, 8009bf2 <_vfiprintf_r+0x13a>
 8009bc4:	9207      	str	r2, [sp, #28]
 8009bc6:	e014      	b.n	8009bf2 <_vfiprintf_r+0x13a>
 8009bc8:	eba0 0308 	sub.w	r3, r0, r8
 8009bcc:	fa09 f303 	lsl.w	r3, r9, r3
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	9304      	str	r3, [sp, #16]
 8009bd4:	46a2      	mov	sl, r4
 8009bd6:	e7d2      	b.n	8009b7e <_vfiprintf_r+0xc6>
 8009bd8:	9b03      	ldr	r3, [sp, #12]
 8009bda:	1d19      	adds	r1, r3, #4
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	9103      	str	r1, [sp, #12]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	bfbb      	ittet	lt
 8009be4:	425b      	neglt	r3, r3
 8009be6:	f042 0202 	orrlt.w	r2, r2, #2
 8009bea:	9307      	strge	r3, [sp, #28]
 8009bec:	9307      	strlt	r3, [sp, #28]
 8009bee:	bfb8      	it	lt
 8009bf0:	9204      	strlt	r2, [sp, #16]
 8009bf2:	7823      	ldrb	r3, [r4, #0]
 8009bf4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bf6:	d10a      	bne.n	8009c0e <_vfiprintf_r+0x156>
 8009bf8:	7863      	ldrb	r3, [r4, #1]
 8009bfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bfc:	d132      	bne.n	8009c64 <_vfiprintf_r+0x1ac>
 8009bfe:	9b03      	ldr	r3, [sp, #12]
 8009c00:	1d1a      	adds	r2, r3, #4
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	9203      	str	r2, [sp, #12]
 8009c06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c0a:	3402      	adds	r4, #2
 8009c0c:	9305      	str	r3, [sp, #20]
 8009c0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ce4 <_vfiprintf_r+0x22c>
 8009c12:	7821      	ldrb	r1, [r4, #0]
 8009c14:	2203      	movs	r2, #3
 8009c16:	4650      	mov	r0, sl
 8009c18:	f7f6 fb0a 	bl	8000230 <memchr>
 8009c1c:	b138      	cbz	r0, 8009c2e <_vfiprintf_r+0x176>
 8009c1e:	9b04      	ldr	r3, [sp, #16]
 8009c20:	eba0 000a 	sub.w	r0, r0, sl
 8009c24:	2240      	movs	r2, #64	@ 0x40
 8009c26:	4082      	lsls	r2, r0
 8009c28:	4313      	orrs	r3, r2
 8009c2a:	3401      	adds	r4, #1
 8009c2c:	9304      	str	r3, [sp, #16]
 8009c2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c32:	4829      	ldr	r0, [pc, #164]	@ (8009cd8 <_vfiprintf_r+0x220>)
 8009c34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c38:	2206      	movs	r2, #6
 8009c3a:	f7f6 faf9 	bl	8000230 <memchr>
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	d03f      	beq.n	8009cc2 <_vfiprintf_r+0x20a>
 8009c42:	4b26      	ldr	r3, [pc, #152]	@ (8009cdc <_vfiprintf_r+0x224>)
 8009c44:	bb1b      	cbnz	r3, 8009c8e <_vfiprintf_r+0x1d6>
 8009c46:	9b03      	ldr	r3, [sp, #12]
 8009c48:	3307      	adds	r3, #7
 8009c4a:	f023 0307 	bic.w	r3, r3, #7
 8009c4e:	3308      	adds	r3, #8
 8009c50:	9303      	str	r3, [sp, #12]
 8009c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c54:	443b      	add	r3, r7
 8009c56:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c58:	e76a      	b.n	8009b30 <_vfiprintf_r+0x78>
 8009c5a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c5e:	460c      	mov	r4, r1
 8009c60:	2001      	movs	r0, #1
 8009c62:	e7a8      	b.n	8009bb6 <_vfiprintf_r+0xfe>
 8009c64:	2300      	movs	r3, #0
 8009c66:	3401      	adds	r4, #1
 8009c68:	9305      	str	r3, [sp, #20]
 8009c6a:	4619      	mov	r1, r3
 8009c6c:	f04f 0c0a 	mov.w	ip, #10
 8009c70:	4620      	mov	r0, r4
 8009c72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c76:	3a30      	subs	r2, #48	@ 0x30
 8009c78:	2a09      	cmp	r2, #9
 8009c7a:	d903      	bls.n	8009c84 <_vfiprintf_r+0x1cc>
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d0c6      	beq.n	8009c0e <_vfiprintf_r+0x156>
 8009c80:	9105      	str	r1, [sp, #20]
 8009c82:	e7c4      	b.n	8009c0e <_vfiprintf_r+0x156>
 8009c84:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c88:	4604      	mov	r4, r0
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	e7f0      	b.n	8009c70 <_vfiprintf_r+0x1b8>
 8009c8e:	ab03      	add	r3, sp, #12
 8009c90:	9300      	str	r3, [sp, #0]
 8009c92:	462a      	mov	r2, r5
 8009c94:	4b12      	ldr	r3, [pc, #72]	@ (8009ce0 <_vfiprintf_r+0x228>)
 8009c96:	a904      	add	r1, sp, #16
 8009c98:	4630      	mov	r0, r6
 8009c9a:	f7fd fc71 	bl	8007580 <_printf_float>
 8009c9e:	4607      	mov	r7, r0
 8009ca0:	1c78      	adds	r0, r7, #1
 8009ca2:	d1d6      	bne.n	8009c52 <_vfiprintf_r+0x19a>
 8009ca4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ca6:	07d9      	lsls	r1, r3, #31
 8009ca8:	d405      	bmi.n	8009cb6 <_vfiprintf_r+0x1fe>
 8009caa:	89ab      	ldrh	r3, [r5, #12]
 8009cac:	059a      	lsls	r2, r3, #22
 8009cae:	d402      	bmi.n	8009cb6 <_vfiprintf_r+0x1fe>
 8009cb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cb2:	f7fe f9f1 	bl	8008098 <__retarget_lock_release_recursive>
 8009cb6:	89ab      	ldrh	r3, [r5, #12]
 8009cb8:	065b      	lsls	r3, r3, #25
 8009cba:	f53f af1f 	bmi.w	8009afc <_vfiprintf_r+0x44>
 8009cbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009cc0:	e71e      	b.n	8009b00 <_vfiprintf_r+0x48>
 8009cc2:	ab03      	add	r3, sp, #12
 8009cc4:	9300      	str	r3, [sp, #0]
 8009cc6:	462a      	mov	r2, r5
 8009cc8:	4b05      	ldr	r3, [pc, #20]	@ (8009ce0 <_vfiprintf_r+0x228>)
 8009cca:	a904      	add	r1, sp, #16
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f7fd feef 	bl	8007ab0 <_printf_i>
 8009cd2:	e7e4      	b.n	8009c9e <_vfiprintf_r+0x1e6>
 8009cd4:	0800a460 	.word	0x0800a460
 8009cd8:	0800a46a 	.word	0x0800a46a
 8009cdc:	08007581 	.word	0x08007581
 8009ce0:	08009a95 	.word	0x08009a95
 8009ce4:	0800a466 	.word	0x0800a466

08009ce8 <__swbuf_r>:
 8009ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cea:	460e      	mov	r6, r1
 8009cec:	4614      	mov	r4, r2
 8009cee:	4605      	mov	r5, r0
 8009cf0:	b118      	cbz	r0, 8009cfa <__swbuf_r+0x12>
 8009cf2:	6a03      	ldr	r3, [r0, #32]
 8009cf4:	b90b      	cbnz	r3, 8009cfa <__swbuf_r+0x12>
 8009cf6:	f7fe f887 	bl	8007e08 <__sinit>
 8009cfa:	69a3      	ldr	r3, [r4, #24]
 8009cfc:	60a3      	str	r3, [r4, #8]
 8009cfe:	89a3      	ldrh	r3, [r4, #12]
 8009d00:	071a      	lsls	r2, r3, #28
 8009d02:	d501      	bpl.n	8009d08 <__swbuf_r+0x20>
 8009d04:	6923      	ldr	r3, [r4, #16]
 8009d06:	b943      	cbnz	r3, 8009d1a <__swbuf_r+0x32>
 8009d08:	4621      	mov	r1, r4
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	f000 f82a 	bl	8009d64 <__swsetup_r>
 8009d10:	b118      	cbz	r0, 8009d1a <__swbuf_r+0x32>
 8009d12:	f04f 37ff 	mov.w	r7, #4294967295
 8009d16:	4638      	mov	r0, r7
 8009d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d1a:	6823      	ldr	r3, [r4, #0]
 8009d1c:	6922      	ldr	r2, [r4, #16]
 8009d1e:	1a98      	subs	r0, r3, r2
 8009d20:	6963      	ldr	r3, [r4, #20]
 8009d22:	b2f6      	uxtb	r6, r6
 8009d24:	4283      	cmp	r3, r0
 8009d26:	4637      	mov	r7, r6
 8009d28:	dc05      	bgt.n	8009d36 <__swbuf_r+0x4e>
 8009d2a:	4621      	mov	r1, r4
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	f7ff fdb7 	bl	80098a0 <_fflush_r>
 8009d32:	2800      	cmp	r0, #0
 8009d34:	d1ed      	bne.n	8009d12 <__swbuf_r+0x2a>
 8009d36:	68a3      	ldr	r3, [r4, #8]
 8009d38:	3b01      	subs	r3, #1
 8009d3a:	60a3      	str	r3, [r4, #8]
 8009d3c:	6823      	ldr	r3, [r4, #0]
 8009d3e:	1c5a      	adds	r2, r3, #1
 8009d40:	6022      	str	r2, [r4, #0]
 8009d42:	701e      	strb	r6, [r3, #0]
 8009d44:	6962      	ldr	r2, [r4, #20]
 8009d46:	1c43      	adds	r3, r0, #1
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d004      	beq.n	8009d56 <__swbuf_r+0x6e>
 8009d4c:	89a3      	ldrh	r3, [r4, #12]
 8009d4e:	07db      	lsls	r3, r3, #31
 8009d50:	d5e1      	bpl.n	8009d16 <__swbuf_r+0x2e>
 8009d52:	2e0a      	cmp	r6, #10
 8009d54:	d1df      	bne.n	8009d16 <__swbuf_r+0x2e>
 8009d56:	4621      	mov	r1, r4
 8009d58:	4628      	mov	r0, r5
 8009d5a:	f7ff fda1 	bl	80098a0 <_fflush_r>
 8009d5e:	2800      	cmp	r0, #0
 8009d60:	d0d9      	beq.n	8009d16 <__swbuf_r+0x2e>
 8009d62:	e7d6      	b.n	8009d12 <__swbuf_r+0x2a>

08009d64 <__swsetup_r>:
 8009d64:	b538      	push	{r3, r4, r5, lr}
 8009d66:	4b29      	ldr	r3, [pc, #164]	@ (8009e0c <__swsetup_r+0xa8>)
 8009d68:	4605      	mov	r5, r0
 8009d6a:	6818      	ldr	r0, [r3, #0]
 8009d6c:	460c      	mov	r4, r1
 8009d6e:	b118      	cbz	r0, 8009d78 <__swsetup_r+0x14>
 8009d70:	6a03      	ldr	r3, [r0, #32]
 8009d72:	b90b      	cbnz	r3, 8009d78 <__swsetup_r+0x14>
 8009d74:	f7fe f848 	bl	8007e08 <__sinit>
 8009d78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d7c:	0719      	lsls	r1, r3, #28
 8009d7e:	d422      	bmi.n	8009dc6 <__swsetup_r+0x62>
 8009d80:	06da      	lsls	r2, r3, #27
 8009d82:	d407      	bmi.n	8009d94 <__swsetup_r+0x30>
 8009d84:	2209      	movs	r2, #9
 8009d86:	602a      	str	r2, [r5, #0]
 8009d88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d8c:	81a3      	strh	r3, [r4, #12]
 8009d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d92:	e033      	b.n	8009dfc <__swsetup_r+0x98>
 8009d94:	0758      	lsls	r0, r3, #29
 8009d96:	d512      	bpl.n	8009dbe <__swsetup_r+0x5a>
 8009d98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d9a:	b141      	cbz	r1, 8009dae <__swsetup_r+0x4a>
 8009d9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009da0:	4299      	cmp	r1, r3
 8009da2:	d002      	beq.n	8009daa <__swsetup_r+0x46>
 8009da4:	4628      	mov	r0, r5
 8009da6:	f7fe ffd3 	bl	8008d50 <_free_r>
 8009daa:	2300      	movs	r3, #0
 8009dac:	6363      	str	r3, [r4, #52]	@ 0x34
 8009dae:	89a3      	ldrh	r3, [r4, #12]
 8009db0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009db4:	81a3      	strh	r3, [r4, #12]
 8009db6:	2300      	movs	r3, #0
 8009db8:	6063      	str	r3, [r4, #4]
 8009dba:	6923      	ldr	r3, [r4, #16]
 8009dbc:	6023      	str	r3, [r4, #0]
 8009dbe:	89a3      	ldrh	r3, [r4, #12]
 8009dc0:	f043 0308 	orr.w	r3, r3, #8
 8009dc4:	81a3      	strh	r3, [r4, #12]
 8009dc6:	6923      	ldr	r3, [r4, #16]
 8009dc8:	b94b      	cbnz	r3, 8009dde <__swsetup_r+0x7a>
 8009dca:	89a3      	ldrh	r3, [r4, #12]
 8009dcc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dd4:	d003      	beq.n	8009dde <__swsetup_r+0x7a>
 8009dd6:	4621      	mov	r1, r4
 8009dd8:	4628      	mov	r0, r5
 8009dda:	f000 f883 	bl	8009ee4 <__smakebuf_r>
 8009dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009de2:	f013 0201 	ands.w	r2, r3, #1
 8009de6:	d00a      	beq.n	8009dfe <__swsetup_r+0x9a>
 8009de8:	2200      	movs	r2, #0
 8009dea:	60a2      	str	r2, [r4, #8]
 8009dec:	6962      	ldr	r2, [r4, #20]
 8009dee:	4252      	negs	r2, r2
 8009df0:	61a2      	str	r2, [r4, #24]
 8009df2:	6922      	ldr	r2, [r4, #16]
 8009df4:	b942      	cbnz	r2, 8009e08 <__swsetup_r+0xa4>
 8009df6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009dfa:	d1c5      	bne.n	8009d88 <__swsetup_r+0x24>
 8009dfc:	bd38      	pop	{r3, r4, r5, pc}
 8009dfe:	0799      	lsls	r1, r3, #30
 8009e00:	bf58      	it	pl
 8009e02:	6962      	ldrpl	r2, [r4, #20]
 8009e04:	60a2      	str	r2, [r4, #8]
 8009e06:	e7f4      	b.n	8009df2 <__swsetup_r+0x8e>
 8009e08:	2000      	movs	r0, #0
 8009e0a:	e7f7      	b.n	8009dfc <__swsetup_r+0x98>
 8009e0c:	200002b4 	.word	0x200002b4

08009e10 <_raise_r>:
 8009e10:	291f      	cmp	r1, #31
 8009e12:	b538      	push	{r3, r4, r5, lr}
 8009e14:	4605      	mov	r5, r0
 8009e16:	460c      	mov	r4, r1
 8009e18:	d904      	bls.n	8009e24 <_raise_r+0x14>
 8009e1a:	2316      	movs	r3, #22
 8009e1c:	6003      	str	r3, [r0, #0]
 8009e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e22:	bd38      	pop	{r3, r4, r5, pc}
 8009e24:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009e26:	b112      	cbz	r2, 8009e2e <_raise_r+0x1e>
 8009e28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e2c:	b94b      	cbnz	r3, 8009e42 <_raise_r+0x32>
 8009e2e:	4628      	mov	r0, r5
 8009e30:	f000 f830 	bl	8009e94 <_getpid_r>
 8009e34:	4622      	mov	r2, r4
 8009e36:	4601      	mov	r1, r0
 8009e38:	4628      	mov	r0, r5
 8009e3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e3e:	f000 b817 	b.w	8009e70 <_kill_r>
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d00a      	beq.n	8009e5c <_raise_r+0x4c>
 8009e46:	1c59      	adds	r1, r3, #1
 8009e48:	d103      	bne.n	8009e52 <_raise_r+0x42>
 8009e4a:	2316      	movs	r3, #22
 8009e4c:	6003      	str	r3, [r0, #0]
 8009e4e:	2001      	movs	r0, #1
 8009e50:	e7e7      	b.n	8009e22 <_raise_r+0x12>
 8009e52:	2100      	movs	r1, #0
 8009e54:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009e58:	4620      	mov	r0, r4
 8009e5a:	4798      	blx	r3
 8009e5c:	2000      	movs	r0, #0
 8009e5e:	e7e0      	b.n	8009e22 <_raise_r+0x12>

08009e60 <raise>:
 8009e60:	4b02      	ldr	r3, [pc, #8]	@ (8009e6c <raise+0xc>)
 8009e62:	4601      	mov	r1, r0
 8009e64:	6818      	ldr	r0, [r3, #0]
 8009e66:	f7ff bfd3 	b.w	8009e10 <_raise_r>
 8009e6a:	bf00      	nop
 8009e6c:	200002b4 	.word	0x200002b4

08009e70 <_kill_r>:
 8009e70:	b538      	push	{r3, r4, r5, lr}
 8009e72:	4d07      	ldr	r5, [pc, #28]	@ (8009e90 <_kill_r+0x20>)
 8009e74:	2300      	movs	r3, #0
 8009e76:	4604      	mov	r4, r0
 8009e78:	4608      	mov	r0, r1
 8009e7a:	4611      	mov	r1, r2
 8009e7c:	602b      	str	r3, [r5, #0]
 8009e7e:	f7f8 febd 	bl	8002bfc <_kill>
 8009e82:	1c43      	adds	r3, r0, #1
 8009e84:	d102      	bne.n	8009e8c <_kill_r+0x1c>
 8009e86:	682b      	ldr	r3, [r5, #0]
 8009e88:	b103      	cbz	r3, 8009e8c <_kill_r+0x1c>
 8009e8a:	6023      	str	r3, [r4, #0]
 8009e8c:	bd38      	pop	{r3, r4, r5, pc}
 8009e8e:	bf00      	nop
 8009e90:	20001250 	.word	0x20001250

08009e94 <_getpid_r>:
 8009e94:	f7f8 beaa 	b.w	8002bec <_getpid>

08009e98 <__swhatbuf_r>:
 8009e98:	b570      	push	{r4, r5, r6, lr}
 8009e9a:	460c      	mov	r4, r1
 8009e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ea0:	2900      	cmp	r1, #0
 8009ea2:	b096      	sub	sp, #88	@ 0x58
 8009ea4:	4615      	mov	r5, r2
 8009ea6:	461e      	mov	r6, r3
 8009ea8:	da0d      	bge.n	8009ec6 <__swhatbuf_r+0x2e>
 8009eaa:	89a3      	ldrh	r3, [r4, #12]
 8009eac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009eb0:	f04f 0100 	mov.w	r1, #0
 8009eb4:	bf14      	ite	ne
 8009eb6:	2340      	movne	r3, #64	@ 0x40
 8009eb8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ebc:	2000      	movs	r0, #0
 8009ebe:	6031      	str	r1, [r6, #0]
 8009ec0:	602b      	str	r3, [r5, #0]
 8009ec2:	b016      	add	sp, #88	@ 0x58
 8009ec4:	bd70      	pop	{r4, r5, r6, pc}
 8009ec6:	466a      	mov	r2, sp
 8009ec8:	f000 f848 	bl	8009f5c <_fstat_r>
 8009ecc:	2800      	cmp	r0, #0
 8009ece:	dbec      	blt.n	8009eaa <__swhatbuf_r+0x12>
 8009ed0:	9901      	ldr	r1, [sp, #4]
 8009ed2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009ed6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009eda:	4259      	negs	r1, r3
 8009edc:	4159      	adcs	r1, r3
 8009ede:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ee2:	e7eb      	b.n	8009ebc <__swhatbuf_r+0x24>

08009ee4 <__smakebuf_r>:
 8009ee4:	898b      	ldrh	r3, [r1, #12]
 8009ee6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ee8:	079d      	lsls	r5, r3, #30
 8009eea:	4606      	mov	r6, r0
 8009eec:	460c      	mov	r4, r1
 8009eee:	d507      	bpl.n	8009f00 <__smakebuf_r+0x1c>
 8009ef0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009ef4:	6023      	str	r3, [r4, #0]
 8009ef6:	6123      	str	r3, [r4, #16]
 8009ef8:	2301      	movs	r3, #1
 8009efa:	6163      	str	r3, [r4, #20]
 8009efc:	b003      	add	sp, #12
 8009efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f00:	ab01      	add	r3, sp, #4
 8009f02:	466a      	mov	r2, sp
 8009f04:	f7ff ffc8 	bl	8009e98 <__swhatbuf_r>
 8009f08:	9f00      	ldr	r7, [sp, #0]
 8009f0a:	4605      	mov	r5, r0
 8009f0c:	4639      	mov	r1, r7
 8009f0e:	4630      	mov	r0, r6
 8009f10:	f7fd f992 	bl	8007238 <_malloc_r>
 8009f14:	b948      	cbnz	r0, 8009f2a <__smakebuf_r+0x46>
 8009f16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f1a:	059a      	lsls	r2, r3, #22
 8009f1c:	d4ee      	bmi.n	8009efc <__smakebuf_r+0x18>
 8009f1e:	f023 0303 	bic.w	r3, r3, #3
 8009f22:	f043 0302 	orr.w	r3, r3, #2
 8009f26:	81a3      	strh	r3, [r4, #12]
 8009f28:	e7e2      	b.n	8009ef0 <__smakebuf_r+0xc>
 8009f2a:	89a3      	ldrh	r3, [r4, #12]
 8009f2c:	6020      	str	r0, [r4, #0]
 8009f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f32:	81a3      	strh	r3, [r4, #12]
 8009f34:	9b01      	ldr	r3, [sp, #4]
 8009f36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009f3a:	b15b      	cbz	r3, 8009f54 <__smakebuf_r+0x70>
 8009f3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f40:	4630      	mov	r0, r6
 8009f42:	f000 f81d 	bl	8009f80 <_isatty_r>
 8009f46:	b128      	cbz	r0, 8009f54 <__smakebuf_r+0x70>
 8009f48:	89a3      	ldrh	r3, [r4, #12]
 8009f4a:	f023 0303 	bic.w	r3, r3, #3
 8009f4e:	f043 0301 	orr.w	r3, r3, #1
 8009f52:	81a3      	strh	r3, [r4, #12]
 8009f54:	89a3      	ldrh	r3, [r4, #12]
 8009f56:	431d      	orrs	r5, r3
 8009f58:	81a5      	strh	r5, [r4, #12]
 8009f5a:	e7cf      	b.n	8009efc <__smakebuf_r+0x18>

08009f5c <_fstat_r>:
 8009f5c:	b538      	push	{r3, r4, r5, lr}
 8009f5e:	4d07      	ldr	r5, [pc, #28]	@ (8009f7c <_fstat_r+0x20>)
 8009f60:	2300      	movs	r3, #0
 8009f62:	4604      	mov	r4, r0
 8009f64:	4608      	mov	r0, r1
 8009f66:	4611      	mov	r1, r2
 8009f68:	602b      	str	r3, [r5, #0]
 8009f6a:	f7f8 fea7 	bl	8002cbc <_fstat>
 8009f6e:	1c43      	adds	r3, r0, #1
 8009f70:	d102      	bne.n	8009f78 <_fstat_r+0x1c>
 8009f72:	682b      	ldr	r3, [r5, #0]
 8009f74:	b103      	cbz	r3, 8009f78 <_fstat_r+0x1c>
 8009f76:	6023      	str	r3, [r4, #0]
 8009f78:	bd38      	pop	{r3, r4, r5, pc}
 8009f7a:	bf00      	nop
 8009f7c:	20001250 	.word	0x20001250

08009f80 <_isatty_r>:
 8009f80:	b538      	push	{r3, r4, r5, lr}
 8009f82:	4d06      	ldr	r5, [pc, #24]	@ (8009f9c <_isatty_r+0x1c>)
 8009f84:	2300      	movs	r3, #0
 8009f86:	4604      	mov	r4, r0
 8009f88:	4608      	mov	r0, r1
 8009f8a:	602b      	str	r3, [r5, #0]
 8009f8c:	f7f8 fea6 	bl	8002cdc <_isatty>
 8009f90:	1c43      	adds	r3, r0, #1
 8009f92:	d102      	bne.n	8009f9a <_isatty_r+0x1a>
 8009f94:	682b      	ldr	r3, [r5, #0]
 8009f96:	b103      	cbz	r3, 8009f9a <_isatty_r+0x1a>
 8009f98:	6023      	str	r3, [r4, #0]
 8009f9a:	bd38      	pop	{r3, r4, r5, pc}
 8009f9c:	20001250 	.word	0x20001250

08009fa0 <_init>:
 8009fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa2:	bf00      	nop
 8009fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fa6:	bc08      	pop	{r3}
 8009fa8:	469e      	mov	lr, r3
 8009faa:	4770      	bx	lr

08009fac <_fini>:
 8009fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fae:	bf00      	nop
 8009fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fb2:	bc08      	pop	{r3}
 8009fb4:	469e      	mov	lr, r3
 8009fb6:	4770      	bx	lr
