$date
	Tue Oct 15 15:08:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bitcell $end
$var wire 1 ! outp $end
$var reg 1 " inp $end
$var reg 1 # re $end
$var reg 1 $ we $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
z!
$end
#5
x!
1#
#10
z!
0#
#15
z!
1$
1"
#20
0$
#25
0"
#30
1!
1#
#35
1$
z!
0#
#40
0$
#45
0!
1#
#50
z!
0#
#55
