# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../codificador.srcs/sources_1/new/codigo_nrz.vhd" \
"../../../../codificador.srcs/sim_1/new/tb_nrz.vhd" \

# Do not sort compile order
nosort
