<stg><name>pad</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

]]></Node>
<StgValue><ssdm name="I_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

]]></Node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="6">
<![CDATA[
:2  %trunc_ln31 = trunc i6 %I_read to i5

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln31 = add i5 2, %trunc_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="5">
<![CDATA[
:4  %add_ln31_cast4_cast = zext i5 %add_ln31 to i13

]]></Node>
<StgValue><ssdm name="add_ln31_cast4_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="5">
<![CDATA[
:5  %zext_ln39 = zext i5 %add_ln31 to i9

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i13 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %icmp_ln33 = icmp eq i13 %i_0, -3008

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i = add i13 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln33, label %.preheader2.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="13">
<![CDATA[
:0  %zext_ln33 = zext i13 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:2  store i1 false, i1* %output_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="7">
<![CDATA[
.preheader2.preheader:0  %trunc_ln35 = trunc i7 %M_read to i6

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
.preheader2.preheader:1  %zext_ln38 = zext i6 %I_read to i8

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="6">
<![CDATA[
.preheader2.preheader:2  %I_cast = zext i6 %I_read to i13

]]></Node>
<StgValue><ssdm name="I_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:3  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:0  %m_0 = phi i5 [ 0, %.preheader2.preheader ], [ %m, %.preheader2.loopexit ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader2:1  %phi_mul = phi i8 [ 0, %.preheader2.preheader ], [ %add_ln39, %.preheader2.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:2  %add_ln39 = add i8 %phi_mul, %zext_ln38

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="5">
<![CDATA[
.preheader2:3  %zext_ln39_1 = zext i5 %m_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="5">
<![CDATA[
.preheader2:4  %zext_ln35 = zext i5 %m_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:5  %icmp_ln35 = icmp slt i6 %zext_ln35, %trunc_ln35

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:6  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:7  %m = add i5 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:8  br i1 %icmp_ln35, label %.preheader1.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:0  %mul_ln39 = mul i9 %zext_ln39_1, %zext_ln39

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1:0  %x_0 = phi i5 [ 0, %.preheader1.preheader ], [ %x, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="5">
<![CDATA[
.preheader1:1  %zext_ln36 = zext i5 %x_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="5">
<![CDATA[
.preheader1:2  %zext_ln36_1 = zext i5 %x_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3  %icmp_ln36 = icmp slt i6 %zext_ln36_1, %I_read

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:5  %x = add i5 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6  br i1 %icmp_ln36, label %.preheader.preheader, label %.preheader2.loopexit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %zext_ln39_2 = zext i5 %x to i13

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %y_0 = phi i5 [ %y, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
.preheader:1  %zext_ln37 = zext i5 %y_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %icmp_ln37 = icmp eq i5 %y_0, %trunc_ln31

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %y = add i5 %y_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln37, label %.preheader1.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp = add i8 %zext_ln37, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="8">
<![CDATA[
:1  %tmp_cast = zext i8 %tmp to i13

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp3 = mul i13 %I_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %i_index = add i13 %tmp3, %zext_ln36

]]></Node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="5">
<![CDATA[
:4  %zext_ln39_3 = zext i5 %y to i9

]]></Node>
<StgValue><ssdm name="zext_ln39_3"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp4 = add i9 %zext_ln39_3, %mul_ln39

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="9">
<![CDATA[
:6  %tmp4_cast_cast = zext i9 %tmp4 to i13

]]></Node>
<StgValue><ssdm name="tmp4_cast_cast"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %tmp5 = mul i13 %tmp4_cast_cast, %add_ln31_cast4_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %o_index = add i13 %zext_ln39_2, %tmp5

]]></Node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="13">
<![CDATA[
:9  %zext_ln40 = zext i13 %i_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="13">
<![CDATA[
:11  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="13">
<![CDATA[
:11  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="13">
<![CDATA[
:12  %zext_ln40_1 = zext i13 %o_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %output_addr_1 = getelementptr [5184 x i1]* %output_r, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
:14  store i1 %input_load, i1* %output_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="85" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="M" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="M"/></StgValue>
</port>
<port id="88" name="I" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="I"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="_ssdm_op_Read.ap_auto.i6" to="I_read" fromId="89" toId="8">
</dataflow>
<dataflow id="91" from="I" to="I_read" fromId="88" toId="8">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i7" to="M_read" fromId="92" toId="9">
</dataflow>
<dataflow id="94" from="M" to="M_read" fromId="87" toId="9">
</dataflow>
<dataflow id="95" from="I_read" to="trunc_ln31" fromId="8" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_96" to="add_ln31" fromId="96" toId="11">
</dataflow>
<dataflow id="98" from="trunc_ln31" to="add_ln31" fromId="10" toId="11">
</dataflow>
<dataflow id="99" from="add_ln31" to="add_ln31_cast4_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="100" from="add_ln31" to="zext_ln39" fromId="11" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="i_0" fromId="101" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="br_ln33" to="i_0" fromId="14" toId="15">
</dataflow>
<dataflow id="104" from="i" to="i_0" fromId="18" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="br_ln33" to="i_0" fromId="23" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="106" from="i_0" to="icmp_ln33" fromId="15" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_107" to="icmp_ln33" fromId="107" toId="16">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="109" toId="17">
</dataflow>
<dataflow id="112" from="StgValue_111" to="empty" fromId="111" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_111" to="empty" fromId="111" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_111" to="empty" fromId="111" toId="17">
</dataflow>
<dataflow id="115" from="i_0" to="i" fromId="15" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_116" to="i" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="icmp_ln33" to="br_ln33" fromId="16" toId="19">
</dataflow>
<dataflow id="119" from="i_0" to="zext_ln33" fromId="15" toId="20">
</dataflow>
<dataflow id="120" from="output_r" to="output_addr" fromId="86" toId="21">
</dataflow>
<dataflow id="122" from="StgValue_121" to="output_addr" fromId="121" toId="21">
</dataflow>
<dataflow id="123" from="zext_ln33" to="output_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln33" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="output_addr" to="store_ln33" fromId="21" toId="22">
</dataflow>
<dataflow id="127" from="M_read" to="trunc_ln35" fromId="9" toId="24">
</dataflow>
<dataflow id="128" from="I_read" to="zext_ln38" fromId="8" toId="25">
</dataflow>
<dataflow id="129" from="I_read" to="I_cast" fromId="8" toId="26">
</dataflow>
<dataflow id="131" from="StgValue_130" to="m_0" fromId="130" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="br_ln39" to="m_0" fromId="27" toId="28">
</dataflow>
<dataflow id="133" from="m" to="m_0" fromId="35" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="br_ln0" to="m_0" fromId="49" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="136" from="StgValue_135" to="phi_mul" fromId="135" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="br_ln39" to="phi_mul" fromId="27" toId="29">
</dataflow>
<dataflow id="138" from="add_ln39" to="phi_mul" fromId="30" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln0" to="phi_mul" fromId="49" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="140" from="phi_mul" to="add_ln39" fromId="29" toId="30">
</dataflow>
<dataflow id="141" from="zext_ln38" to="add_ln39" fromId="25" toId="30">
</dataflow>
<dataflow id="142" from="m_0" to="zext_ln39_1" fromId="28" toId="31">
</dataflow>
<dataflow id="143" from="m_0" to="zext_ln35" fromId="28" toId="32">
</dataflow>
<dataflow id="144" from="zext_ln35" to="icmp_ln35" fromId="32" toId="33">
</dataflow>
<dataflow id="145" from="trunc_ln35" to="icmp_ln35" fromId="24" toId="33">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="109" toId="34">
</dataflow>
<dataflow id="148" from="StgValue_147" to="empty_10" fromId="147" toId="34">
</dataflow>
<dataflow id="150" from="StgValue_149" to="empty_10" fromId="149" toId="34">
</dataflow>
<dataflow id="151" from="StgValue_121" to="empty_10" fromId="121" toId="34">
</dataflow>
<dataflow id="152" from="m_0" to="m" fromId="28" toId="35">
</dataflow>
<dataflow id="154" from="StgValue_153" to="m" fromId="153" toId="35">
</dataflow>
<dataflow id="155" from="icmp_ln35" to="br_ln35" fromId="33" toId="36">
</dataflow>
<dataflow id="156" from="zext_ln39_1" to="mul_ln39" fromId="31" toId="37">
</dataflow>
<dataflow id="157" from="zext_ln39" to="mul_ln39" fromId="13" toId="37">
</dataflow>
<dataflow id="158" from="StgValue_130" to="x_0" fromId="130" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="br_ln36" to="x_0" fromId="38" toId="40">
</dataflow>
<dataflow id="160" from="x" to="x_0" fromId="45" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln0" to="x_0" fromId="62" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="162" from="x_0" to="zext_ln36" fromId="40" toId="41">
</dataflow>
<dataflow id="163" from="x_0" to="zext_ln36_1" fromId="40" toId="42">
</dataflow>
<dataflow id="164" from="zext_ln36_1" to="icmp_ln36" fromId="42" toId="43">
</dataflow>
<dataflow id="165" from="I_read" to="icmp_ln36" fromId="8" toId="43">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopTripCount" to="empty_11" fromId="109" toId="44">
</dataflow>
<dataflow id="168" from="StgValue_167" to="empty_11" fromId="167" toId="44">
</dataflow>
<dataflow id="169" from="StgValue_149" to="empty_11" fromId="149" toId="44">
</dataflow>
<dataflow id="170" from="StgValue_121" to="empty_11" fromId="121" toId="44">
</dataflow>
<dataflow id="171" from="x_0" to="x" fromId="40" toId="45">
</dataflow>
<dataflow id="172" from="StgValue_153" to="x" fromId="153" toId="45">
</dataflow>
<dataflow id="173" from="icmp_ln36" to="br_ln36" fromId="43" toId="46">
</dataflow>
<dataflow id="174" from="x" to="zext_ln39_2" fromId="45" toId="47">
</dataflow>
<dataflow id="175" from="y" to="y_0" fromId="54" toId="50">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln37" to="y_0" fromId="73" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="177" from="StgValue_130" to="y_0" fromId="130" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln37" to="y_0" fromId="48" toId="50">
</dataflow>
<dataflow id="179" from="y_0" to="zext_ln37" fromId="50" toId="51">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="109" toId="52">
</dataflow>
<dataflow id="181" from="StgValue_167" to="empty_12" fromId="167" toId="52">
</dataflow>
<dataflow id="182" from="StgValue_149" to="empty_12" fromId="149" toId="52">
</dataflow>
<dataflow id="183" from="StgValue_121" to="empty_12" fromId="121" toId="52">
</dataflow>
<dataflow id="184" from="y_0" to="icmp_ln37" fromId="50" toId="53">
</dataflow>
<dataflow id="185" from="trunc_ln31" to="icmp_ln37" fromId="10" toId="53">
</dataflow>
<dataflow id="186" from="y_0" to="y" fromId="50" toId="54">
</dataflow>
<dataflow id="187" from="StgValue_153" to="y" fromId="153" toId="54">
</dataflow>
<dataflow id="188" from="icmp_ln37" to="br_ln37" fromId="53" toId="55">
</dataflow>
<dataflow id="189" from="zext_ln37" to="tmp" fromId="51" toId="56">
</dataflow>
<dataflow id="190" from="phi_mul" to="tmp" fromId="29" toId="56">
</dataflow>
<dataflow id="191" from="tmp" to="tmp_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="192" from="I_cast" to="tmp3" fromId="26" toId="58">
</dataflow>
<dataflow id="193" from="tmp_cast" to="tmp3" fromId="57" toId="58">
</dataflow>
<dataflow id="194" from="tmp3" to="i_index" fromId="58" toId="59">
</dataflow>
<dataflow id="195" from="zext_ln36" to="i_index" fromId="41" toId="59">
</dataflow>
<dataflow id="196" from="y" to="zext_ln39_3" fromId="54" toId="60">
</dataflow>
<dataflow id="197" from="zext_ln39_3" to="tmp4" fromId="60" toId="61">
</dataflow>
<dataflow id="198" from="mul_ln39" to="tmp4" fromId="37" toId="61">
</dataflow>
<dataflow id="199" from="tmp4" to="tmp4_cast_cast" fromId="61" toId="63">
</dataflow>
<dataflow id="200" from="tmp4_cast_cast" to="tmp5" fromId="63" toId="64">
</dataflow>
<dataflow id="201" from="add_ln31_cast4_cast" to="tmp5" fromId="12" toId="64">
</dataflow>
<dataflow id="202" from="zext_ln39_2" to="o_index" fromId="47" toId="65">
</dataflow>
<dataflow id="203" from="tmp5" to="o_index" fromId="64" toId="65">
</dataflow>
<dataflow id="204" from="i_index" to="zext_ln40" fromId="59" toId="66">
</dataflow>
<dataflow id="205" from="input_r" to="input_addr" fromId="85" toId="67">
</dataflow>
<dataflow id="206" from="StgValue_121" to="input_addr" fromId="121" toId="67">
</dataflow>
<dataflow id="207" from="zext_ln40" to="input_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="208" from="input_addr" to="input_load" fromId="67" toId="68">
</dataflow>
<dataflow id="209" from="input_addr" to="input_load" fromId="67" toId="69">
</dataflow>
<dataflow id="210" from="o_index" to="zext_ln40_1" fromId="65" toId="70">
</dataflow>
<dataflow id="211" from="output_r" to="output_addr_1" fromId="86" toId="71">
</dataflow>
<dataflow id="212" from="StgValue_121" to="output_addr_1" fromId="121" toId="71">
</dataflow>
<dataflow id="213" from="zext_ln40_1" to="output_addr_1" fromId="70" toId="71">
</dataflow>
<dataflow id="214" from="input_load" to="store_ln40" fromId="69" toId="72">
</dataflow>
<dataflow id="215" from="output_addr_1" to="store_ln40" fromId="71" toId="72">
</dataflow>
<dataflow id="216" from="icmp_ln33" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="217" from="icmp_ln35" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="218" from="icmp_ln36" to="StgValue_4" fromId="43" toId="4">
</dataflow>
<dataflow id="219" from="icmp_ln37" to="StgValue_5" fromId="53" toId="5">
</dataflow>
</dataflows>


</stg>
