0.6
2019.1
May 24 2019
14:51:52
/home/hln/Code/FPGA/Digital_tube/Digital_tube.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/hln/Code/FPGA/Digital_tube/Digital_tube.srcs/sources_1/new/Digital_tube.v,1571319384,verilog,,,,Digital_tube,,,,,,,,
