Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug 16 15:13:29 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 78
+-----------+------------------+-----------------------------------------+------------+
| Rule      | Severity         | Description                             | Violations |
+-----------+------------------+-----------------------------------------+------------+
| TIMING-8  | Critical Warning | No common period between related clocks | 2          |
| TIMING-16 | Warning          | Large setup violation                   | 76         |
+-----------+------------------+-----------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks clk_out2_block_clock_clk_wiz_0_0 and uart_clk are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks uart_clk and clk_out2_block_clock_clk_wiz_0_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff260/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff261/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff262/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff263/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff264/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff265/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff266/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff267/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff180/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff181/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff182/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff183/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff266/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[8]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff272/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff273/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff274/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff275/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between finish_mem_reset_reg/C (clocked by uart_clk) and FSM_onehot_TOP_SM_reg[0]/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between finish_mem_reset_reg/C (clocked by uart_clk) and FSM_onehot_TOP_SM_reg[1]/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between finish_mem_reset_reg/C (clocked by uart_clk) and FSM_onehot_TOP_SM_reg[2]/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff268/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff269/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff270/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Startff271/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between u_memory/u_FIFO36E1/RDCLK (clocked by uart_clk) and ledRE_reg/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff192/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff193/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff194/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff195/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff232/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff233/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff234/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff235/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.393 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff196/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.393 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff197/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.393 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff198/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.393 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff199/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.395 ns between u_memory/u_FIFO36E1/RDCLK (clocked by uart_clk) and flag_empty_reg/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff252/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff253/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff254/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff255/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff216/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff217/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff218/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff219/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between finish_mem_reset_reg/C (clocked by uart_clk) and FSM_onehot_TOP_SM_reg[3]/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between finish_mem_reset_reg/C (clocked by uart_clk) and FSM_onehot_TOP_SM_reg[4]/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff236/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff237/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff238/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff239/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.505 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff200/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.505 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff201/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.505 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff202/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.505 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff203/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff276/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff277/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff278/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between u_tdc/u_EdgeDetector/edge_detector_ffd0/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_FineDelay/u_flip_flops/Stopff279/CE (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff146/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[7]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.803 ns between u_tdc/u_FineDelay/u_flip_flops/Startff272/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[7]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.956 ns between u_tdc/u_FineDelay/u_flip_flops/Startff150/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[5]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.027 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff128/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[6]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.038 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff47/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[5]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between u_tdc/u_FineDelay/u_flip_flops/Startff240/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[4]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.087 ns between u_tdc/u_FineDelay/u_flip_flops/Startff240/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[3]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.094 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff246/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[1]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.096 ns between u_tdc/u_FineDelay/u_flip_flops/Startff272/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[6]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff47/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[4]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.160 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff38/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[3]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.227 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff84/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[0]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.253 ns between u_tdc/u_FineDelay/u_flip_flops/Startff272/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[2]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between u_tdc/u_FineDelay/u_flip_flops/Startff240/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[1]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.459 ns between u_tdc/u_FineDelay/u_flip_flops/Startff32/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStart/r_bin_reg[0]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.568 ns between u_tdc/u_FineDelay/u_flip_flops/Stopff128/C (clocked by clk_out2_block_clock_clk_wiz_0_0) and u_tdc/u_DecStop/r_bin_reg[2]/D (clocked by clk_out2_block_clock_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


