// Seed: 1650101503
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge id_3 or posedge id_2);
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2
);
  reg id_4;
  task id_5;
    id_4 <= id_0 == id_0;
  endtask
  module_0(
      id_5, id_5, id_5
  );
endmodule
module module_2 ();
  wire id_2 = id_1;
  initial begin
    $display(1);
  end
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_3 #(
    parameter id_19 = 32'd70,
    parameter id_20 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_18 = $display - 1;
  defparam id_19.id_20 = id_20; module_0(
      id_16, id_17, id_16
  ); id_21(
      .id_0(id_18), .id_1(1), .id_2(1)
  );
  assign id_10 = 1;
  id_22 :
  assert property (@(posedge (1'b0)) id_16)
  else id_9 <= id_11;
  supply0 id_23 = 1;
  assign id_22 = 1;
endmodule
