From c7a62852e7dc9c3d200d39d2f215e27bf235fc29 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Micha=C5=82=20=C5=BBygowski?= <michal.zygowski@3mdeb.com>
Date: Mon, 7 Mar 2022 13:06:38 +0100
Subject: [PATCH 78/88] src/northbridge/amd/pi/00730F01/northbridge.c: enable
 PSP MMIO BARs
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Upstream-Status: Pending
Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com>
---
 src/northbridge/amd/pi/00730F01/northbridge.c | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/src/northbridge/amd/pi/00730F01/northbridge.c b/src/northbridge/amd/pi/00730F01/northbridge.c
index 519c190812..f9540973b9 100644
--- a/src/northbridge/amd/pi/00730F01/northbridge.c
+++ b/src/northbridge/amd/pi/00730F01/northbridge.c
@@ -643,6 +643,11 @@ static void fam16_finalize(void *chip_info)
 	if (dev != NULL) {
 		pci_and_config32(dev, 0x60, ~(1 << 11));
 	}
+
+	/* Enable access to PSP MMIO BARs. This is needed for CCP. */
+	dev = pcidev_on_root(8, 0);
+	if (dev != NULL)
+		pci_update_config8(dev, 0x48, 0xff, 0x3d);
 }
 
 struct hw_mem_hole_info {
-- 
2.49.0

