

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_add_constant_loop3'
================================================================
* Date:           Mon Jun 26 15:21:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  7.417 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_constant_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    113|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     28|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     262|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     262|    195|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_85_1_1_U183  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    |mux_32_85_1_1_U184  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  28|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_174_p2    |         +|   0|  0|  10|           2|           1|
    |r_in_V_1_4_fu_212_p2  |         +|   0|  0|  93|          86|          86|
    |ap_condition_81       |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_168_p2   |      icmp|   0|  0|   8|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 113|          91|          90|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5  |   9|          2|    2|          4|
    |i_fu_54               |   9|          2|    2|          4|
    |r_in_V_1_1_fu_62      |   9|          2|   86|        172|
    |r_in_V_1_2_fu_66      |   9|          2|   86|        172|
    |r_in_V_1_fu_58        |   9|          2|   86|        172|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  54|         12|  263|        526|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_fu_54           |   2|   0|    2|          0|
    |r_in_V_1_1_fu_62  |  86|   0|   86|          0|
    |r_in_V_1_2_fu_66  |  86|   0|   86|          0|
    |r_in_V_1_fu_58    |  86|   0|   86|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 262|   0|  262|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_add_constant_loop3|  return value|
|r_in_V_2_4_1             |   in|   86|     ap_none|                                r_in_V_2_4_1|        scalar|
|r_in_V_1_4_1             |   in|   86|     ap_none|                                r_in_V_1_4_1|        scalar|
|r_in_V_0_4_1             |   in|   86|     ap_none|                                r_in_V_0_4_1|        scalar|
|r_in_V_0_5_1_reload      |   in|   85|     ap_none|                         r_in_V_0_5_1_reload|        scalar|
|r_in_V_1_5_1_reload      |   in|   85|     ap_none|                         r_in_V_1_5_1_reload|        scalar|
|r_in_V_2_5_1_reload      |   in|   85|     ap_none|                         r_in_V_2_5_1_reload|        scalar|
|cr_V_0_2_1_reload        |   in|   85|     ap_none|                           cr_V_0_2_1_reload|        scalar|
|cr_V_1_2_1_reload        |   in|   85|     ap_none|                           cr_V_1_2_1_reload|        scalar|
|cr_V_2_2_1_reload        |   in|   85|     ap_none|                           cr_V_2_2_1_reload|        scalar|
|r_in_V_2_4_2_out         |  out|   86|      ap_vld|                            r_in_V_2_4_2_out|       pointer|
|r_in_V_2_4_2_out_ap_vld  |  out|    1|      ap_vld|                            r_in_V_2_4_2_out|       pointer|
|r_in_V_1_4_2_out         |  out|   86|      ap_vld|                            r_in_V_1_4_2_out|       pointer|
|r_in_V_1_4_2_out_ap_vld  |  out|    1|      ap_vld|                            r_in_V_1_4_2_out|       pointer|
|r_in_V_0_4_2_out         |  out|   86|      ap_vld|                            r_in_V_0_4_2_out|       pointer|
|r_in_V_0_4_2_out_ap_vld  |  out|    1|      ap_vld|                            r_in_V_0_4_2_out|       pointer|
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+

