irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Feb 10, 2019 at 01:29:06 IST
irun
	-access +rwc
	dualport_ram.v
	dualport_ram_tb.v
Recompiling... reason: file './dualport_ram.v' is older than expected.
	expected: Mon Mar 18 01:28:08 2019
	actual:   Wed Feb 13 05:46:32 2019
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		dualport_ram_tb
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           18      18
		Scalar wires:         4       -
		Vectored wires:       4       -
		Always blocks:        2       2
		Initial blocks:       4       4
		Pseudo assignments:   7       7
	Writing initial simulation snapshot: worklib.dualport_ram_tb:v
Loading snapshot worklib.dualport_ram_tb:v .................... Done
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
input rst=0,we=0,re=1,wr_data=11100101,wr_addr=0111,rd_addr=0101,output rd_data=00000000
Simulation complete via $finish(1) at time 320 NS + 0
./dualport_ram_tb.v:67 $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Feb 10, 2019 at 01:29:07 IST  (total: 00:00:01)
