#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 21 02:32:29 2020
# Process ID: 2519
# Current directory: /home/sean/udai-Thesis/vivado
# Command line: vivado -mode batch -source ./feeder.tcl -log ./outputs/vivado.log -journal ./outputs/vivado.jou -tclargs ../Verilog/ RFSoC
# Log file: /home/sean/udai-Thesis/vivado/./outputs/vivado.log
# Journal file: /home/sean/udai-Thesis/vivado/./outputs/vivado.jou
#-----------------------------------------------------------
source ./feeder.tcl
# set ::outputDir "./outputs"
# file mkdir $::outputDir
# set srcDir 			[lindex $argv 0] ;
# set device 			[lindex $argv 1] ;
# set topSource 		"${srcDir}/feeder.sv" ;
# set topMod "feeder" ;
# puts stdout $topMod 
feeder
# puts stdout $topSource
../Verilog//feeder.sv
# puts stdout $device
RFSoC
# if {$device == "Pynq-Z1"} {
# 	set DEVICE "xc7z020clg400-1"
# } elseif {$device == "RFSoC"} {
# 	set DEVICE "xczu28dr-ffvg1517-2-e"
# } else {
# 	set DEVICE "xczu28dr-ffvg1517-2-e"
# }
# create_project project_1 ./project -force -part $DEVICE
# add_files -norecurse $topSource
# source ./reportTiming.tcl
## proc reportTiming { fileName } {
## 
## 	# Open output file in write mode
## 	set FH [open $fileName w]
## 	# Write header
## 	puts $FH "Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs,StartRoot,EndRoot,Skew,Logic,Net,Arr,Req"
## 	set delayType max
## 	# Collect details from the 50 worst timing paths for the current analysis
## 	foreach path [get_timing_paths -delay_type $delayType -max_paths 10 -nworst 1] {
## 		# Get information for timing paths
## 		set luts [get_cells -filter {REF_NAME =~ LUT*} -of_object $path]
## 		set startpoint [get_property STARTPOINT_PIN $path]
## 		set endpoint [get_property ENDPOINT_PIN $path]
## 		set slack [get_property SLACK $path]
## 		set levels [get_property LOGIC_LEVELS $path]
## 		set startroot [get_property STARTPOINT_CLOCK_ROOT $path]
## 		set endroot [get_property ENDPOINT_CLOCK_ROOT $path]
## 		set skew [get_property SKEW $path]
## 		set logic [get_property DATAPATH_LOGIC_DELAY $path]
## 		set net [get_property DATAPATH_NET_DELAY $path]
## 		set arrival [get_property ARRIVAL_TIME $path]
## 		set required [get_property REQUIRED_TIME $path]
## 		# write the path details
## 		puts $FH "$startpoint,$endpoint,$delayType,$slack,$levels,[llength $luts],$startroot,$endroot,$skew,$logic,$net,$arrival,$required"
## 	}
## 	# Close the output file
## 	close $FH
## 	puts "CSV file $fileName has been created.\n"
## 	return 0
## };
# synth_design -verbose -top $topMod -part $DEVICE -generic {M=8 N=16} -no_lc -keep_equivalent_registers -resource_sharing off -flatten_hierarchy none -include_dirs {"../Verilog" "../Verilog/Memory"}
Command: synth_design -verbose -top feeder -part xczu28dr-ffvg1517-2-e -generic {M=8 N=16} -no_lc -keep_equivalent_registers -resource_sharing off -flatten_hierarchy none -include_dirs {"../Verilog" "../Verilog/Memory"}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2718 
load diablo GTM unisim library
WARNING: [Synth 8-2507] parameter declaration becomes local in sync_dp_ram with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/Memory/dp_ram.sv:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in sync_dp_ram with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/Memory/dp_ram.sv:20]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:33]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:56]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:57]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:61]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in feeder with formal parameter declaration list [/home/sean/udai-Thesis/Verilog/feeder.sv:64]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.188 ; gain = 171.477 ; free physical = 41013 ; free virtual = 54091
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'feeder' [/home/sean/udai-Thesis/Verilog/feeder.sv:5]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 16 - type: integer 
	Parameter M_ARR bound to: 8 - type: integer 
	Parameter N_ARR bound to: 16 - type: integer 
	Parameter LK bound to: 1 - type: integer 
	Parameter LN bound to: 1 - type: integer 
	Parameter LM bound to: 1 - type: integer 
	Parameter TM bound to: 8 - type: integer 
	Parameter TN bound to: 1 - type: integer 
	Parameter TK bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NO_USE bound to: 2'b00 
	Parameter IDLE_WRITE bound to: 2'b01 
	Parameter START bound to: 2'b10 
	Parameter REUSE_WRITE bound to: 2'b11 
	Parameter IDLE_READ bound to: 1'b0 
	Parameter REUSE_READ bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:93]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:95]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:97]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:98]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:99]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:100]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:101]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:102]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:103]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:104]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:105]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:107]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:110]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:113]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:114]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:115]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:117]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:120]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:123]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:126]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:129]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:133]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:134]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:135]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:136]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:138]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:139]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:140]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:141]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:142]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:143]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:152]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:155]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:158]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:161]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:165]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:167]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:169]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:170]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:173]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "yes" *) [/home/sean/udai-Thesis/Verilog/feeder.sv:868]
INFO: [Synth 8-6157] synthesizing module 'sync_dp_ram' [/home/sean/udai-Thesis/Verilog/Memory/dp_ram.sv:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MEM_INIT bound to: C:/Users/Admin/Desktop/Verilog Projects/Memory_Data/zero.mem - type: string 
	Parameter TOTAL_SPACE bound to: 1040 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_dp_ram' (1#1) [/home/sean/udai-Thesis/Verilog/Memory/dp_ram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wavefront_multi' [/home/sean/udai-Thesis/Verilog/utils.sv:28]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized2' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized2' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized3' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized3' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized4' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized4' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized5' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized5' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized6' [/home/sean/udai-Thesis/Verilog/utils.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized6' (2#1) [/home/sean/udai-Thesis/Verilog/utils.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wavefront_multi' (3#1) [/home/sean/udai-Thesis/Verilog/utils.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'feeder' (4#1) [/home/sean/udai-Thesis/Verilog/feeder.sv:5]
WARNING: [Synth 8-3331] design delay has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1771.062 ; gain = 213.352 ; free physical = 41035 ; free virtual = 54114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1789.875 ; gain = 232.164 ; free physical = 41035 ; free virtual = 54114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1809.785 ; gain = 252.074 ; free physical = 41035 ; free virtual = 54113
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"sync_dp_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "sync_dp_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "sync_dp_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "sync_dp_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1809.785 ; gain = 252.074 ; free physical = 40976 ; free virtual = 54055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 20    
	   4 Input     10 Bit       Adders := 9     
	   6 Input     10 Bit       Adders := 5     
	   5 Input     10 Bit       Adders := 10    
	   7 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                10x10  Multipliers := 4     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 11    
	   2 Input     10 Bit        Muxes := 111   
	   3 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 11    
	   3 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 29    
	   3 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 47    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module feeder 
File: /home/sean/udai-Thesis/Verilog/feeder.sv 
Found Adder "in00" of operand size {<const>, 10 Bit, 10 Bit} at Line:146
Found Adder "in0050_out" of operand size {10 Bit, 10 Bit} at Line:146
Found Adder "in0052_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit} at Line:146
Found Adder "in00" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit} at Line:146
Found Comparator "row_index1" of operand size {10 Bit, 10 Bit} at Line:273
Found Adder "row_index2" of operand size {<const>, 10 Bit} at Line:314
Found Comparator "row_index1" of operand size {32 Bit, 32 Bit} at Line:314
Found Adder "row_index2" of operand size {<const>, 10 Bit} at Line:307
Found Comparator "row_index1" of operand size {32 Bit, 32 Bit} at Line:307
Found Adder "row_index2" of operand size {<const>, 10 Bit} at Line:288
Found Comparator "row_index1" of operand size {32 Bit, 32 Bit} at Line:288
Found Adder "row_index2" of operand size {<const>, 10 Bit} at Line:286
Found Comparator "row_index1" of operand size {32 Bit, 32 Bit} at Line:286
Found Register "state_reg" of size 2-bit
Found Register "row_reuse_reg" of size 2-bit
Found Comparator "(null)" of operand size {<const>, 2 Bit} at Line:0
Found Register "write_full_reg" of size 1-bit
Found Adder "row_index0" of operand size {<const>, 10 Bit} at Line:277
Found Register "row_index_reg" of size 10-bit
Found Register "read_state_reg" of size 2-bit
Found Comparator "verical_ctr2" of operand size {<const>, 8 Bit} at Line:483
Found Adder "kernel_reuse_ctr0" of operand size {<const>, 8 Bit} at Line:484
Found Comparator "in02" of operand size {<const>, 10 Bit} at Line:159
Found Adder "verical_ctr2" of operand size {<const>, 10 Bit} at Line:183
Found Adder "row_ctr0" of operand size {<const>, 10 Bit} at Line:438
Found Adder "(null)" of operand size {10 Bit, 10 Bit} at Line:0
Found Register "output_verical_ctr_reg" of size 10-bit
Found Comparator "verical_ctr1" of operand size {10 Bit, 10 Bit} at Line:390
Found Register "row_ctr_reg" of size 10-bit
Found Comparator "verical_ctr1" of operand size {32 Bit, 32 Bit} at Line:396
Found Register "lm_counter_reg" of size 8-bit
Found Register "verical_ctr_reg" of size 10-bit
Found Comparator "(null)" of operand size {<const>, 2 Bit} at Line:0
Found Register "kernel_reuse_ctr_reg" of size 8-bit
Found Adder "horizontal_ctr1" of operand size {1 Bit, 10 Bit} at Line:482
Found Register "horizontal_ctr_reg" of size 10-bit
Found Comparator "verical_ctr1" of operand size {10 Bit, 10 Bit} at Line:497
Found Register "stride_flag_reg" of size 1-bit
Found Adder "batch_ctr0" of operand size {<const>, 1 Bit} at Line:501
Found Register "batch_ctr_reg" of size 8-bit
Found Comparator "read_index1" of operand size {<const>, 8 Bit} at Line:500
Found Adder "read_index0" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:506
Found Adder "read_index5" of operand size {<const>, 10 Bit} at Line:397
Found Comparator "read_index2" of operand size {32 Bit, 32 Bit} at Line:464
Found Adder "read_index3" of operand size {<const>, 10 Bit} at Line:451
Found Adder "read_index2" of operand size {<const>, 10 Bit} at Line:455
Found Adder "read_index343_out" of operand size {10 Bit, 10 Bit} at Line:713
Found Adder "read_index119_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "read_index2" of operand size {<const>, 10 Bit} at Line:451
Found Adder "temp_read_index2" of operand size {<const>, 10 Bit} at Line:443
Found Adder "temp_read_index2" of operand size {<const>, 10 Bit} at Line:466
Found Adder "temp_read_index05_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit} at Line:146
Found Adder "temp_read_index03_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit} at Line:146
Found Comparator "read_index4" of operand size {32 Bit, 32 Bit} at Line:397
Found Comparator "read_index3" of operand size {<const>, 10 Bit} at Line:397
Found Adder "read_index4" of operand size {<const>, 10 Bit, 32 Bit} at Line:183
Found Comparator "read_index3" of operand size {32 Bit, 32 Bit} at Line:401
Found Adder "read_index4" of operand size {<const>, 10 Bit} at Line:401
Found Comparator "read_index3" of operand size {32 Bit, 32 Bit} at Line:401
Found Adder "read_index4" of operand size {<const>, 10 Bit} at Line:432
Found Comparator "read_index3" of operand size {32 Bit, 32 Bit} at Line:432
Found Register "padding_flag_reg" of size 1-bit
Found Adder "temp_read_index09_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:146
Found Register "prev_temp_read_index_reg" of size 8-bit
Found Adder "temp_read_index0" of operand size {<const>, 10 Bit, 10 Bit} at Line:576
Found Adder "temp_read_index1" of operand size {<const>, 10 Bit, 10 Bit} at Line:443
Found Adder "temp_read_index1" of operand size {<const>, 10 Bit, 10 Bit} at Line:466
Found Adder "temp_read_index0" of operand size {<const>, 10 Bit} at Line:576
Found Adder "temp_read_index2" of operand size {<const>, 10 Bit} at Line:443
Found Adder "temp_read_index114_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "read_index1" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "temp_read_index0" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:502
Found Adder "temp_read_index07_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:146
Found Adder "temp_read_index1" of operand size {<const>, 10 Bit, 10 Bit} at Line:443
Found Register "temp_read_index_reg" of size 10-bit
Found Adder "read_index1" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "read_index0" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit} at Line:506
Found Adder "read_index1" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "read_index1" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "read_index0" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit} at Line:506
Found Adder "read_index0" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:502
Found Adder "read_index132_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Register "prev_read_index_reg" of size 10-bit
Found Adder "(null)" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit} at Line:455
Found Adder "read_index0" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit} at Line:610
Found Adder "read_index025_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "read_index035_out" of operand size {10 Bit, 10 Bit} at Line:455
Found Adder "read_index039_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "read_index0" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:455
Found Adder "read_index129_out" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "read_index1" of operand size {<const>, 10 Bit, 10 Bit, 10 Bit, 10 Bit} at Line:451
Found Adder "read_index1" of operand size {<const>, 10 Bit, 10 Bit} at Line:406
Found Adder "read_index1" of operand size {<const>, 10 Bit} at Line:406
Found Adder "read_index3" of operand size {<const>, 10 Bit} at Line:406
Found Adder "read_index0" of operand size {<const>, 10 Bit} at Line:433
Found Register "read_index_reg" of size 10-bit
Found Register "last_out_reg" of size 1-bit
Found Comparator "in01" of operand size {32 Bit, 32 Bit} at Line:183
Found Register "read_ready_reg" of size 1-bit
Found Register "valid_read_reg" of size 1-bit
Found Comparator "in02" of operand size {<const>, 10 Bit} at Line:182
Found Adder "horizontal_read_count0" of operand size {<const>, 9 Bit} at Line:439
Found Register "horizontal_read_count_reg" of size 9-bit
Found Adder "(null)" of operand size {64 Bit, 64 Bit} at Line:0
Found Register "read_counter_reg" of size 64-bit
Found Multiplier "(null)" of operand size {10 Bit, 10 Bit} at Line:153
Found Multiplier "(null)" of operand size {10 Bit, 10 Bit} at Line:153
Found Multiplier "(null)" of operand size {10 Bit, 10 Bit} at Line:153
Found Adder "p_1_out" of operand size {<const>, 10 Bit} at Line:153
Found Multiplier "(null)" of operand size {10 Bit, 10 Bit} at Line:156
Found Adder "(null)" of operand size {<const>, 10 Bit} at Line:156
Found Adder "p_1_out" of operand size {<const>, 10 Bit} at Line:156
Found Adder "p_1_out" of operand size {10 Bit, 10 Bit} at Line:156
Module sync_dp_ram 
File: /home/sean/udai-Thesis/Verilog/Memory/dp_ram.sv 
Found Register "doB_reg" of size 64-bit
Found Register "doA_reg" of size 64-bit
Found Register "q_a_reg" of size 64-bit
Found Register "q_b_reg" of size 64-bit
Module delay__parameterized0 
File: /home/sean/udai-Thesis/Verilog/utils.sv 
Found Register "sreg_reg[0]" of size 8-bit
Module delay__parameterized1 
File: /home/sean/udai-Thesis/Verilog/utils.sv 
Found Register "sreg_reg[0]" of size 8-bit
Found Register "sreg_reg[1]" of size 8-bit
Module delay__parameterized2 
File: /home/sean/udai-Thesis/Verilog/utils.sv 
Found Register "sreg_reg[0]" of size 8-bit
Found Register "sreg_reg[1]" of size 8-bit
Found Register "sreg_reg[2]" of size 8-bit
Module delay__parameterized3 
File: /home/sean/udai-Thesis/Verilog/utils.sv 
Found Register "sreg_reg[0]" of size 8-bit
Found Register "sreg_reg[1]" of size 8-bit
Found Register "sreg_reg[2]" of size 8-bit
Found Register "sreg_reg[3]" of size 8-bit
Module delay__parameterized4 
File: /home/sean/udai-Thesis/Verilog/utils.sv 
Found Register "sreg_reg[0]" of size 8-bit
Found Register "sreg_reg[1]" of size 8-bit
Found Register "sreg_reg[2]" of size 8-bit
Found Register "sreg_reg[3]" of size 8-bit
Found Register "sreg_reg[4]" of size 8-bit
Module delay__parameterized5 
File: /home/sean/udai-Thesis/Verilog/utils.sv 
Found Register "sreg_reg[0]" of size 8-bit
Found Register "sreg_reg[1]" of size 8-bit
Found Register "sreg_reg[2]" of size 8-bit
Found Register "sreg_reg[3]" of size 8-bit
Found Register "sreg_reg[4]" of size 8-bit
Found Register "sreg_reg[5]" of size 8-bit
Module delay__parameterized6 
File: /home/sean/udai-Thesis/Verilog/utils.sv 
Found Register "sreg_reg[0]" of size 8-bit
Found Register "sreg_reg[1]" of size 8-bit
Found Register "sreg_reg[2]" of size 8-bit
Found Register "sreg_reg[3]" of size 8-bit
Found Register "sreg_reg[4]" of size 8-bit
Found Register "sreg_reg[5]" of size 8-bit
Found Register "sreg_reg[6]" of size 8-bit
Hierarchical RTL Component report 
Module feeder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 20    
	   4 Input     10 Bit       Adders := 9     
	   6 Input     10 Bit       Adders := 5     
	   5 Input     10 Bit       Adders := 10    
	   7 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                10x10  Multipliers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 11    
	   2 Input     10 Bit        Muxes := 111   
	   3 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 11    
	   3 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 29    
	   3 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 47    
	   3 Input      1 Bit        Muxes := 3     
Module sync_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module delay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module delay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module delay__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
Module delay__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP in02, operation Mode is: A*B.
DSP Report: operator in02 is absorbed into DSP in02.
DSP Report: Generating DSP in00, operation Mode is: ((D or 0)+(0 or A))*B.
DSP Report: operator in01 is absorbed into DSP in00.
DSP Report: operator in02 is absorbed into DSP in00.
DSP Report: Generating DSP read_index1, operation Mode is: A*B.
DSP Report: operator read_index1 is absorbed into DSP read_index1.
DSP Report: Generating DSP temp_read_index2, operation Mode is: A*B.
DSP Report: operator temp_read_index2 is absorbed into DSP temp_read_index2.
DSP Report: Generating DSP read_index1, operation Mode is: A*B.
DSP Report: operator read_index1 is absorbed into DSP read_index1.
WARNING: [Synth 8-3331] design delay has unconnected port clk
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mem/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "mem/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "mem/ram_reg"
INFO: [Synth 8-3971] The signal "mem/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:15 . Memory (MB): peak = 2631.254 ; gain = 1073.543 ; free physical = 40200 ; free virtual = 53284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|mem         | ram_reg    | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|feeder      | A*B                   | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|feeder      | ((D or 0)+(0 or A))*B | 10     | 10     | -      | 10     | 10     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|feeder      | A*B                   | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|feeder      | A*B                   | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|feeder      | A*B                   | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 2631.254 ; gain = 1073.543 ; free physical = 40200 ; free virtual = 53283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|mem         | ram_reg    | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance mem/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:18 . Memory (MB): peak = 2631.254 ; gain = 1073.543 ; free physical = 40202 ; free virtual = 53286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:data_b[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem:we_b to constant 0
WARNING: [Synth 8-3295] tying undriven pin tl_first_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin tl_last_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:21 . Memory (MB): peak = 2631.254 ; gain = 1073.543 ; free physical = 40203 ; free virtual = 53286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:21 . Memory (MB): peak = 2631.254 ; gain = 1073.543 ; free physical = 40203 ; free virtual = 53286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:21 . Memory (MB): peak = 2631.254 ; gain = 1073.543 ; free physical = 40203 ; free virtual = 53286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|delay       | sreg_reg[3][7] | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|delay       | sreg_reg[4][7] | 5      | 8     | NO           | YES                | YES               | 8      | 0       | 
|delay       | sreg_reg[5][7] | 6      | 8     | NO           | YES                | YES               | 8      | 0       | 
|delay       | sreg_reg[6][7] | 7      | 8     | NO           | YES                | YES               | 8      | 0       | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |   152|
|3     |DSP48E2  |     5|
|4     |LUT1     |   116|
|5     |LUT2     |   437|
|6     |LUT3     |   446|
|7     |LUT4     |   308|
|8     |LUT5     |   389|
|9     |LUT6     |   720|
|10    |MUXF7    |    11|
|11    |RAMB36E2 |     2|
|12    |SRL16E   |    32|
|13    |FDRE     |   372|
|14    |FDSE     |     1|
|15    |IBUF     |   110|
|16    |OBUF     |   172|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |  3274|
|2     |  mem                 |sync_dp_ram           |    66|
|3     |  wave_feeder         |wavefront_multi       |   144|
|4     |    \channel[1].sreg  |delay__parameterized0 |     8|
|5     |    \channel[2].sreg  |delay__parameterized1 |    16|
|6     |    \channel[3].sreg  |delay__parameterized2 |    24|
|7     |    \channel[4].sreg  |delay__parameterized3 |    24|
|8     |    \channel[5].sreg  |delay__parameterized4 |    24|
|9     |    \channel[6].sreg  |delay__parameterized5 |    24|
|10    |    \channel[7].sreg  |delay__parameterized6 |    24|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:21 . Memory (MB): peak = 2631.254 ; gain = 1073.543 ; free physical = 40203 ; free virtual = 53286
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 87 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:21 . Memory (MB): peak = 2631.254 ; gain = 1073.543 ; free physical = 40205 ; free virtual = 53288
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:21 . Memory (MB): peak = 2631.262 ; gain = 1073.543 ; free physical = 40205 ; free virtual = 53288
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2639.254 ; gain = 0.000 ; free physical = 40274 ; free virtual = 53357
INFO: [Netlist 29-17] Analyzing 279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'feeder' is not ideal for floorplanning, since the cellview 'feeder' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.281 ; gain = 0.000 ; free physical = 40196 ; free virtual = 53279
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 110 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:58 . Memory (MB): peak = 2695.281 ; gain = 1175.711 ; free physical = 40297 ; free virtual = 53381
# report_utilization -file "${::outputDir}/post_synth_utilisation.rpt"
# set_property DOA_REG 1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *.bram.*}]
# set_property DOB_REG 1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *.bram.*}]
# write_checkpoint -force "${::outputDir}/post_synth_feeder.dcp"
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.281 ; gain = 0.000 ; free physical = 40297 ; free virtual = 53381
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/sean/udai-Thesis/vivado/outputs/post_synth_feeder.dcp' has been generated.
# read_xdc clock.xdc
Parsing XDC File [/home/sean/udai-Thesis/vivado/clock.xdc]
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2727.297 ; gain = 0.000 ; free physical = 40282 ; free virtual = 53365
Finished Parsing XDC File [/home/sean/udai-Thesis/vivado/clock.xdc]
read_xdc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2727.297 ; gain = 0.000 ; free physical = 40282 ; free virtual = 53365
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2771.188 ; gain = 43.883 ; free physical = 40272 ; free virtual = 53356

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b13ca5fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 3045.234 ; gain = 274.047 ; free physical = 39960 ; free virtual = 53044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 113e7d05a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3207.016 ; gain = 0.000 ; free physical = 39822 ; free virtual = 52906
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 279 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b6c7af80

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3207.016 ; gain = 0.000 ; free physical = 39822 ; free virtual = 52906
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 160 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: dc48cf10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3207.016 ; gain = 0.000 ; free physical = 39822 ; free virtual = 52906
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 648 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: dc48cf10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3207.016 ; gain = 0.000 ; free physical = 39822 ; free virtual = 52906
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dc48cf10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3207.016 ; gain = 0.000 ; free physical = 39822 ; free virtual = 52906
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dc48cf10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3207.016 ; gain = 0.000 ; free physical = 39822 ; free virtual = 52906
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                            279  |
|  Constant propagation         |               0  |               0  |                                            160  |
|  Sweep                        |               0  |               0  |                                            648  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             89  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3207.016 ; gain = 0.000 ; free physical = 39822 ; free virtual = 52906
Ending Logic Optimization Task | Checksum: b286dcd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3207.016 ; gain = 0.000 ; free physical = 39822 ; free virtual = 52906

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: b286dcd9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3271.016 ; gain = 64.000 ; free physical = 39818 ; free virtual = 52902

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b286dcd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.016 ; gain = 0.000 ; free physical = 39818 ; free virtual = 52902

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.016 ; gain = 0.000 ; free physical = 39818 ; free virtual = 52902
Ending Netlist Obfuscation Task | Checksum: b286dcd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.016 ; gain = 0.000 ; free physical = 39818 ; free virtual = 52902
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3271.016 ; gain = 543.719 ; free physical = 39818 ; free virtual = 52902
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3335.047 ; gain = 0.000 ; free physical = 39805 ; free virtual = 52889
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 52e9669f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3335.047 ; gain = 0.000 ; free physical = 39805 ; free virtual = 52889
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3335.047 ; gain = 0.000 ; free physical = 39805 ; free virtual = 52889

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: db68298c

Time (s): cpu = 00:01:18 ; elapsed = 00:02:11 . Memory (MB): peak = 4334.945 ; gain = 999.898 ; free physical = 38874 ; free virtual = 51958

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d89bc9d0

Time (s): cpu = 00:01:46 ; elapsed = 00:02:35 . Memory (MB): peak = 4373.988 ; gain = 1038.941 ; free physical = 38818 ; free virtual = 51902

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d89bc9d0

Time (s): cpu = 00:01:46 ; elapsed = 00:02:35 . Memory (MB): peak = 4373.988 ; gain = 1038.941 ; free physical = 38818 ; free virtual = 51902
Phase 1 Placer Initialization | Checksum: 1d89bc9d0

Time (s): cpu = 00:01:46 ; elapsed = 00:02:35 . Memory (MB): peak = 4373.988 ; gain = 1038.941 ; free physical = 38816 ; free virtual = 51900

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 165360c18

Time (s): cpu = 00:01:51 ; elapsed = 00:02:37 . Memory (MB): peak = 4373.988 ; gain = 1038.941 ; free physical = 38720 ; free virtual = 51804

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 186 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 65 nets or cells. Created 0 new cell, deleted 65 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4381.992 ; gain = 0.000 ; free physical = 38712 ; free virtual = 51796

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             65  |                    65  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             65  |                    65  |           1  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1891c55e8

Time (s): cpu = 00:02:24 ; elapsed = 00:02:55 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38712 ; free virtual = 51796
Phase 2.2 Global Placement Core | Checksum: 136664283

Time (s): cpu = 00:02:26 ; elapsed = 00:02:56 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38705 ; free virtual = 51789
Phase 2 Global Placement | Checksum: 136664283

Time (s): cpu = 00:02:26 ; elapsed = 00:02:56 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38712 ; free virtual = 51796

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b7e1c90f

Time (s): cpu = 00:02:27 ; elapsed = 00:02:56 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38713 ; free virtual = 51797

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d8a299b7

Time (s): cpu = 00:02:28 ; elapsed = 00:02:57 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38706 ; free virtual = 51790

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16961bfde

Time (s): cpu = 00:02:28 ; elapsed = 00:02:57 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38705 ; free virtual = 51789

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1df2901f6

Time (s): cpu = 00:02:29 ; elapsed = 00:02:57 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38705 ; free virtual = 51789

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 176450cea

Time (s): cpu = 00:02:36 ; elapsed = 00:03:05 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38703 ; free virtual = 51787

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 17236c09f

Time (s): cpu = 00:02:37 ; elapsed = 00:03:06 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38695 ; free virtual = 51779

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 22591c857

Time (s): cpu = 00:02:38 ; elapsed = 00:03:06 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38692 ; free virtual = 51776

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 2001d1f01

Time (s): cpu = 00:02:38 ; elapsed = 00:03:06 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38665 ; free virtual = 51749

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 225705279

Time (s): cpu = 00:02:40 ; elapsed = 00:03:07 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38690 ; free virtual = 51774
Phase 3.6 Small Shape DP | Checksum: 225705279

Time (s): cpu = 00:02:40 ; elapsed = 00:03:07 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38690 ; free virtual = 51774

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24ec010a5

Time (s): cpu = 00:02:40 ; elapsed = 00:03:08 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38689 ; free virtual = 51773

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 261c34a83

Time (s): cpu = 00:02:40 ; elapsed = 00:03:08 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38689 ; free virtual = 51773

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 162a73e21

Time (s): cpu = 00:03:32 ; elapsed = 00:03:43 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38690 ; free virtual = 51774
Phase 3 Detail Placement | Checksum: 162a73e21

Time (s): cpu = 00:03:32 ; elapsed = 00:03:44 . Memory (MB): peak = 4381.992 ; gain = 1046.945 ; free physical = 38690 ; free virtual = 51774

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17b98b468

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17b98b468

Time (s): cpu = 00:04:16 ; elapsed = 00:04:13 . Memory (MB): peak = 4383.688 ; gain = 1048.641 ; free physical = 38685 ; free virtual = 51769
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.109. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22957989f

Time (s): cpu = 00:04:37 ; elapsed = 00:04:34 . Memory (MB): peak = 4383.688 ; gain = 1048.641 ; free physical = 38686 ; free virtual = 51770
Phase 4.1 Post Commit Optimization | Checksum: 22957989f

Time (s): cpu = 00:04:37 ; elapsed = 00:04:34 . Memory (MB): peak = 4383.688 ; gain = 1048.641 ; free physical = 38686 ; free virtual = 51770

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22957989f

Time (s): cpu = 00:04:38 ; elapsed = 00:04:34 . Memory (MB): peak = 4383.688 ; gain = 1048.641 ; free physical = 38701 ; free virtual = 51785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4427.367 ; gain = 0.000 ; free physical = 38658 ; free virtual = 51742

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 321080620

Time (s): cpu = 00:04:58 ; elapsed = 00:04:55 . Memory (MB): peak = 4427.367 ; gain = 1092.320 ; free physical = 38657 ; free virtual = 51741

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4427.367 ; gain = 0.000 ; free physical = 38658 ; free virtual = 51742
Phase 4.4 Final Placement Cleanup | Checksum: 286a71a59

Time (s): cpu = 00:04:58 ; elapsed = 00:04:55 . Memory (MB): peak = 4427.367 ; gain = 1092.320 ; free physical = 38658 ; free virtual = 51742
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 286a71a59

Time (s): cpu = 00:04:58 ; elapsed = 00:04:55 . Memory (MB): peak = 4427.367 ; gain = 1092.320 ; free physical = 38658 ; free virtual = 51742
Ending Placer Task | Checksum: 207a83304

Time (s): cpu = 00:04:58 ; elapsed = 00:04:55 . Memory (MB): peak = 4427.367 ; gain = 1092.320 ; free physical = 38658 ; free virtual = 51742
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:09 ; elapsed = 00:05:07 . Memory (MB): peak = 4427.367 ; gain = 1156.352 ; free physical = 38768 ; free virtual = 51852
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bd0e5ee4 ConstDB: 0 ShapeSum: 52e9669f RouteDB: f7b06d81

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19f4517f3

Time (s): cpu = 00:06:19 ; elapsed = 00:05:46 . Memory (MB): peak = 4961.254 ; gain = 501.871 ; free physical = 38425 ; free virtual = 51509
Post Restoration Checksum: NetGraph: 2df1bf22 NumContArr: 64a54dac Constraints: a3db568c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13672635a

Time (s): cpu = 00:06:20 ; elapsed = 00:05:46 . Memory (MB): peak = 4961.254 ; gain = 501.871 ; free physical = 38400 ; free virtual = 51484

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13672635a

Time (s): cpu = 00:06:20 ; elapsed = 00:05:46 . Memory (MB): peak = 5019.172 ; gain = 559.789 ; free physical = 38322 ; free virtual = 51406

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13672635a

Time (s): cpu = 00:06:20 ; elapsed = 00:05:46 . Memory (MB): peak = 5019.172 ; gain = 559.789 ; free physical = 38322 ; free virtual = 51406

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: e7fa6131

Time (s): cpu = 00:06:24 ; elapsed = 00:05:51 . Memory (MB): peak = 5081.414 ; gain = 622.031 ; free physical = 38306 ; free virtual = 51390

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 19bae28e3

Time (s): cpu = 00:06:45 ; elapsed = 00:06:05 . Memory (MB): peak = 5081.414 ; gain = 622.031 ; free physical = 38308 ; free virtual = 51392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.540 | TNS=-264.156| WHS=0.024  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15ff4fc43

Time (s): cpu = 00:06:47 ; elapsed = 00:06:05 . Memory (MB): peak = 5081.414 ; gain = 622.031 ; free physical = 38308 ; free virtual = 51392

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2528
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1564
  Number of Partially Routed Nets     = 964
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 25fbd1382

Time (s): cpu = 00:07:00 ; elapsed = 00:06:12 . Memory (MB): peak = 5083.562 ; gain = 624.180 ; free physical = 38294 ; free virtual = 51378

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 613
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.272 | TNS=-744.139| WHS=0.029  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 23bcedf36

Time (s): cpu = 00:07:15 ; elapsed = 00:06:21 . Memory (MB): peak = 5083.562 ; gain = 624.180 ; free physical = 38291 ; free virtual = 51375

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.241 | TNS=-748.672| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 219f491f7

Time (s): cpu = 00:07:20 ; elapsed = 00:06:25 . Memory (MB): peak = 5083.562 ; gain = 624.180 ; free physical = 38288 ; free virtual = 51372

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.195 | TNS=-748.333| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21a2326bc

Time (s): cpu = 00:07:23 ; elapsed = 00:06:28 . Memory (MB): peak = 5083.562 ; gain = 624.180 ; free physical = 38290 ; free virtual = 51374

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.215 | TNS=-748.503| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1fe5bff3f

Time (s): cpu = 00:07:25 ; elapsed = 00:06:31 . Memory (MB): peak = 5083.562 ; gain = 624.180 ; free physical = 38290 ; free virtual = 51374
Phase 4 Rip-up And Reroute | Checksum: 1fe5bff3f

Time (s): cpu = 00:07:25 ; elapsed = 00:06:31 . Memory (MB): peak = 5083.562 ; gain = 624.180 ; free physical = 38290 ; free virtual = 51374

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22c483444

Time (s): cpu = 00:07:27 ; elapsed = 00:06:31 . Memory (MB): peak = 5083.562 ; gain = 624.180 ; free physical = 38291 ; free virtual = 51375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.195 | TNS=-748.333| WHS=0.029  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1499b8339

Time (s): cpu = 00:08:17 ; elapsed = 00:06:44 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38234 ; free virtual = 51318

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1499b8339

Time (s): cpu = 00:08:17 ; elapsed = 00:06:44 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38234 ; free virtual = 51318
Phase 5 Delay and Skew Optimization | Checksum: 1499b8339

Time (s): cpu = 00:08:17 ; elapsed = 00:06:44 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38234 ; free virtual = 51318

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16d9cd65d

Time (s): cpu = 00:08:18 ; elapsed = 00:06:45 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38239 ; free virtual = 51323
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.169 | TNS=-397.201| WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16d9cd65d

Time (s): cpu = 00:08:18 ; elapsed = 00:06:45 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38239 ; free virtual = 51323
Phase 6 Post Hold Fix | Checksum: 16d9cd65d

Time (s): cpu = 00:08:19 ; elapsed = 00:06:45 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38239 ; free virtual = 51323

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.190204 %
  Global Horizontal Routing Utilization  = 0.10636 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.5399%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.7156%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 37.5%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.3462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18a51b656

Time (s): cpu = 00:08:21 ; elapsed = 00:06:45 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38235 ; free virtual = 51319

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18a51b656

Time (s): cpu = 00:08:21 ; elapsed = 00:06:46 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38234 ; free virtual = 51318

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18a51b656

Time (s): cpu = 00:08:22 ; elapsed = 00:06:46 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38234 ; free virtual = 51318

Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 20fc41a7f

Time (s): cpu = 00:08:26 ; elapsed = 00:06:48 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38234 ; free virtual = 51318
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.822 | TNS=-396.731| WHS=0.029  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 10.1 Delay CleanUp | Checksum: 258c4c081

Time (s): cpu = 00:09:53 ; elapsed = 00:07:05 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38186 ; free virtual = 51270

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 178367a3b

Time (s): cpu = 00:09:55 ; elapsed = 00:07:06 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38190 ; free virtual = 51274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.822 | TNS=-380.005| WHS=0.029  | THS=0.000  |

Phase 10.2 Hold Fix Iter | Checksum: 178367a3b

Time (s): cpu = 00:09:55 ; elapsed = 00:07:06 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38189 ; free virtual = 51274
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 21de2be30

Time (s): cpu = 00:09:56 ; elapsed = 00:07:07 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38195 ; free virtual = 51279

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 21de2be30

Time (s): cpu = 00:09:57 ; elapsed = 00:07:07 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38195 ; free virtual = 51279

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.822 | TNS=-379.001| WHS=0.029  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 12 Post Router Timing | Checksum: 1872208c6

Time (s): cpu = 00:10:23 ; elapsed = 00:07:24 . Memory (MB): peak = 5307.562 ; gain = 848.180 ; free physical = 38199 ; free virtual = 51283
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-5.822 | TNS=-379.001 | WHS=0.029 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 1872208c6

Time (s): cpu = 00:10:43 ; elapsed = 00:07:43 . Memory (MB): peak = 5351.891 ; gain = 892.508 ; free physical = 38156 ; free virtual = 51240
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-5.822 | TNS=-379.001 | WHS=0.029 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: read_index[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: row_ctr[4].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-5.822 | TNS=-379.001 | WHS=0.029 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: 18ffad8cb

Time (s): cpu = 00:10:47 ; elapsed = 00:07:46 . Memory (MB): peak = 5414.555 ; gain = 955.172 ; free physical = 38154 ; free virtual = 51238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5414.555 ; gain = 0.000 ; free physical = 38154 ; free virtual = 51238
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-5.822 | TNS=-379.001 | WHS=0.029 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5414.555 ; gain = 0.000 ; free physical = 38154 ; free virtual = 51238
Phase 13 Physical Synthesis in Router | Checksum: 180889e4f

Time (s): cpu = 00:10:47 ; elapsed = 00:07:47 . Memory (MB): peak = 5414.555 ; gain = 955.172 ; free physical = 38190 ; free virtual = 51274

Phase 14 Route finalize
Phase 14 Route finalize | Checksum: 180889e4f

Time (s): cpu = 00:10:47 ; elapsed = 00:07:47 . Memory (MB): peak = 5414.555 ; gain = 955.172 ; free physical = 38190 ; free virtual = 51274
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:48 ; elapsed = 00:07:48 . Memory (MB): peak = 5414.555 ; gain = 955.172 ; free physical = 38628 ; free virtual = 51712
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:58 ; elapsed = 00:07:58 . Memory (MB): peak = 5414.555 ; gain = 987.188 ; free physical = 38628 ; free virtual = 51712
# write_checkpoint -force "${::outputDir}/post_route_feeder.dcp"
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5414.555 ; gain = 0.000 ; free physical = 38628 ; free virtual = 51712
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 5414.555 ; gain = 0.000 ; free physical = 38620 ; free virtual = 51712
INFO: [Common 17-1381] The checkpoint '/home/sean/udai-Thesis/vivado/outputs/post_route_feeder.dcp' has been generated.
# reportTiming "${outputDir}/post_route_critpath.rpt"
CSV file ./outputs/post_route_critpath.rpt has been created.

# report_utilization -file "${::outputDir}/post_route_utilisation.rpt"
# report_utilization -hierarchical -file "${::outputDir}/post_route_hierarchical.rpt"
# report_timing -sort_by "slack" -delay_type "max" -max_paths 10 -nworst 1 -file "${outputDir}/post_route_timing.rpt"
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: [Common 17-206] Exiting Vivado at Sun Jun 21 02:48:58 2020...
