*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/jmaternowski/VDIC/VDIC/.dvt/lab01.build
    -F /home/student/jmaternowski/VDIC/VDIC/lab01/tb.f
        -F /home/student/jmaternowski/VDIC/VDIC/lab01/dut.f
*** Done analyzing build configuration [383 ms] ***

*** Start VHDL build ***
*** Done parsing [3229.0 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [13 ms] ...
*** Done VHDL build [3s.245ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/jmaternowski/VDIC/VDIC/lab01/mtm_Alu.vp ...
Done /home/student/jmaternowski/VDIC/VDIC/lab01/mtm_Alu.vp [92 ms, 474 lines, SystemVerilog_2012] ...
Loading (2) /home/student/jmaternowski/VDIC/VDIC/lab01/alu_tb.sv ...
Done /home/student/jmaternowski/VDIC/VDIC/lab01/alu_tb.sv [78 ms, 396 lines, SystemVerilog_2012] ...
*** Done invocation #1 [88 ms] ***
*** Done parsing [LT 70.0 ms, PT 88.0 ms] ***
*** Total number of lines [870] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [179 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [6 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [151 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [13 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [53 ms] ...
Performing mixed post full build step 5 (VHDL - RPC) [0 ms] ...
Performing mixed post full build step 6 (VHDL - US) [0 ms] ...
Performing mixed post full build step 7 (VHDL - USBD) [50 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [7 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [1 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [52 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [51 ms] ...
Performing mixed post full build step 7 (Verilog - US) [51 ms] ...
*** Done mixed mode extension build [547 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [4s.358ms] ***
