vendor_name = ModelSim
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.qip
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/romtest.vwf
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS_TB.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/xor_gate.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/DSS.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/add_sub_kge.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/altsyncram_jp91.tdf
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/coswavesoted.mif
design_name = DSS
instance = comp, \FSK_OUT[0]~output , FSK_OUT[0]~output, DSS, 1
instance = comp, \FSK_OUT[1]~output , FSK_OUT[1]~output, DSS, 1
instance = comp, \FSK_OUT[2]~output , FSK_OUT[2]~output, DSS, 1
instance = comp, \FSK_OUT[3]~output , FSK_OUT[3]~output, DSS, 1
instance = comp, \FSK_OUT[4]~output , FSK_OUT[4]~output, DSS, 1
instance = comp, \FSK_OUT[5]~output , FSK_OUT[5]~output, DSS, 1
instance = comp, \FSK_OUT[6]~output , FSK_OUT[6]~output, DSS, 1
instance = comp, \FSK_OUT[7]~output , FSK_OUT[7]~output, DSS, 1
instance = comp, \clkin~input , clkin~input, DSS, 1
instance = comp, \clkin~inputclkctrl , clkin~inputclkctrl, DSS, 1
instance = comp, \data_port_0[0]~input , data_port_0[0]~input, DSS, 1
instance = comp, \mypa|myFF|dffs[0]~5 , mypa|myFF|dffs[0]~5, DSS, 1
instance = comp, \mypa|myFF|dffs[0] , mypa|myFF|dffs[0], DSS, 1
instance = comp, \data_port_0[1]~input , data_port_0[1]~input, DSS, 1
instance = comp, \mypa|myFF|dffs[1]~7 , mypa|myFF|dffs[1]~7, DSS, 1
instance = comp, \mypa|myFF|dffs[1] , mypa|myFF|dffs[1], DSS, 1
instance = comp, \data_port_0[2]~input , data_port_0[2]~input, DSS, 1
instance = comp, \mypa|myFF|dffs[2]~9 , mypa|myFF|dffs[2]~9, DSS, 1
instance = comp, \mypa|myFF|dffs[2] , mypa|myFF|dffs[2], DSS, 1
instance = comp, \data_port_0[3]~input , data_port_0[3]~input, DSS, 1
instance = comp, \mypa|myFF|dffs[3]~11 , mypa|myFF|dffs[3]~11, DSS, 1
instance = comp, \mypa|myFF|dffs[3] , mypa|myFF|dffs[3], DSS, 1
instance = comp, \data_port_0[4]~input , data_port_0[4]~input, DSS, 1
instance = comp, \mypa|myFF|dffs[4]~13 , mypa|myFF|dffs[4]~13, DSS, 1
instance = comp, \mypa|myFF|dffs[4] , mypa|myFF|dffs[4], DSS, 1
instance = comp, \MyROM|altsyncram_component|auto_generated|ram_block1a0 , MyROM|altsyncram_component|auto_generated|ram_block1a0, DSS, 1
instance = comp, \data_port_1[0]~input , data_port_1[0]~input, DSS, 1
instance = comp, \data_port_1[1]~input , data_port_1[1]~input, DSS, 1
instance = comp, \data_port_1[2]~input , data_port_1[2]~input, DSS, 1
instance = comp, \data_port_1[3]~input , data_port_1[3]~input, DSS, 1
instance = comp, \data_port_1[4]~input , data_port_1[4]~input, DSS, 1
