$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module fulladdsub_tb $end
  $var wire 1 # A $end
  $var wire 1 $ B $end
  $var wire 1 % SEL $end
  $var wire 1 & CI $end
  $var wire 1 ' Y $end
  $var wire 1 ( CO $end
  $scope module fasg $end
   $var wire 1 # A $end
   $var wire 1 $ B $end
   $var wire 1 % SEL $end
   $var wire 1 & CI $end
   $var wire 1 ' Y $end
   $var wire 1 ( CO $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
#5
1$
1'
#10
1#
0$
#15
1$
0'
1(
#20
0#
0$
1&
1'
0(
#25
1$
0'
1(
#30
1#
0$
#35
1$
1'
#40
0#
0$
1%
0&
0'
0(
#45
1$
1'
1(
#50
1#
0$
0(
#55
1$
0'
#60
0#
0$
1&
1'
1(
#65
1$
0'
#70
1#
0$
0(
#75
1$
1'
1(
