<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="enhanced_mode" TYPE="String" VALUE="false|true" DEFAULT_VALUE="false" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="hardcopyiii_dqs_config" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="datain" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ena" TYPE="INPUT" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="update" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dividerphasesetting" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enaoctcycledelaysetting" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enainputcycledelaysetting" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enaoutputcycledelaysetting" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enadataoutbypass" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enadqsenablephasetransferreg" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enaoctphasetransferreg" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enaoutputphasetransferreg" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enainputphasetransferreg" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dqsenablectrlphaseinvert" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dqsoutputphaseinvert" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dqoutputphaseinvert" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="resyncinputphaseinvert" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dqsbusoutfinedelaysetting" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dqsenablefinedelaysetting" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dqsbusoutdelaysetting" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="dqsinputphasesetting" TYPE="OUTPUT" WIDTH="3" DEFAULT_VALUE="0" />
		<PORT NAME="dqsenablectrlphasesetting" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="dqsoutputphasesetting" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="dqoutputphasesetting" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="resyncinputphasesetting" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="dqsenabledelaysetting" TYPE="OUTPUT" WIDTH="3" DEFAULT_VALUE="0" />
		<PORT NAME="octdelaysetting1" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="octdelaysetting2" TYPE="OUTPUT" WIDTH="3" DEFAULT_VALUE="0" />
		<PORT NAME="dffin" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
