{"top":"global.WrappedPE",
"namespaces":{
  "cgralib":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      }
    },
    "generators":{
      "IO":{
        "typegen":"cgralib.unary",
        "genparams":{"width":"Int"}
      },
      "Mem":{
        "typegen":"cgralib.cgralib_mem_type",
        "genparams":{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_amber":{
        "typegen":"cgralib.cgralib_mem_amber_type",
        "genparams":{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_jade":{
        "typegen":"cgralib.MemType",
        "genparams":{"total_depth":"Int", "width":"Int"},
        "defaultgenargs":{"total_depth":["Int",1024], "width":["Int",16]}
      },
      "PE":{
        "typegen":"cgralib.PEType",
        "genparams":{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},
        "defaultgenargs":{"numbitports":["Int",3], "numdataports":["Int",2], "width":["Int",16]}
      }
    },
    "typegens":{
      "MemType":[{"total_depth":"Int", "width":"Int"},"implicit"],
      "PEType":[{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},"implicit"],
      "cgralib_mem_amber_type":[{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "cgralib_mem_type":[{"ID":"String", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "unary":[{"width":"Int"},"implicit"]
    }
  },
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "is_pos":{
                "genref":"coreir.sge",
                "genargs":{"width":["Int",16]}
              },
              "mult":{
                "genref":"coreir.mul",
                "genargs":{"width":["Int",16]}
              },
              "negone_const":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'hffff"]}
              },
              "out_mux":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",16]}
              },
              "zero_const":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0000"]}
              }
            },
            "connections":[
              ["self.in","is_pos.in0"],
              ["zero_const.out","is_pos.in1"],
              ["out_mux.sel","is_pos.out"],
              ["negone_const.out","mult.in0"],
              ["self.in","mult.in1"],
              ["out_mux.in0","mult.out"],
              ["self.in","out_mux.in1"],
              ["self.out","out_mux.out"]
            ]
          }]
        ]
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"}
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"},
        "modules":[
          [{"N":["Int",2], "width":["Int",1]},{
            "type":["Record",[
              ["in",["Record",[["data",["Array",2,["Array",1,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],
              ["out",["Array",1,"Bit"]]
            ]],
            "instances":{
              "_join":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",1]}
              }
            },
            "connections":[
              ["self.in.data.0","_join.in0"],
              ["self.in.data.1","_join.in1"],
              ["self.out","_join.out"],
              ["self.in.sel.0","_join.sel"]
            ]
          }],
          [{"N":["Int",2], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Record",[["data",["Array",2,["Array",16,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "_join":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",16]}
              }
            },
            "connections":[
              ["self.in.data.0","_join.in0"],
              ["self.in.data.1","_join.in1"],
              ["self.out","_join.out"],
              ["self.in.sel.0","_join.sel"]
            ]
          }],
          [{"N":["Int",2], "width":["Int",23]},{
            "type":["Record",[
              ["in",["Record",[["data",["Array",2,["Array",23,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],
              ["out",["Array",23,"Bit"]]
            ]],
            "instances":{
              "_join":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",23]}
              }
            },
            "connections":[
              ["self.in.data.0","_join.in0"],
              ["self.in.data.1","_join.in1"],
              ["self.out","_join.out"],
              ["self.in.sel.0","_join.sel"]
            ]
          }],
          [{"N":["Int",2], "width":["Int",32]},{
            "type":["Record",[
              ["in",["Record",[["data",["Array",2,["Array",32,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],
              ["out",["Array",32,"Bit"]]
            ]],
            "instances":{
              "_join":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",32]}
              }
            },
            "connections":[
              ["self.in.data.0","_join.in0"],
              ["self.in.data.1","_join.in1"],
              ["self.out","_join.out"],
              ["self.in.sel.0","_join.sel"]
            ]
          }],
          [{"N":["Int",2], "width":["Int",8]},{
            "type":["Record",[
              ["in",["Record",[["data",["Array",2,["Array",8,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],
              ["out",["Array",8,"Bit"]]
            ]],
            "instances":{
              "_join":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",8]}
              }
            },
            "connections":[
              ["self.in.data.0","_join.in0"],
              ["self.in.data.1","_join.in1"],
              ["self.out","_join.out"],
              ["self.in.sel.0","_join.sel"]
            ]
          }],
          [{"N":["Int",2], "width":["Int",9]},{
            "type":["Record",[
              ["in",["Record",[["data",["Array",2,["Array",9,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],
              ["out",["Array",9,"Bit"]]
            ]],
            "instances":{
              "_join":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",9]}
              }
            },
            "connections":[
              ["self.in.data.0","_join.in0"],
              ["self.in.data.1","_join.in1"],
              ["self.out","_join.out"],
              ["self.in.sel.0","_join.sel"]
            ]
          }]
        ]
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
            "type":["Record",[
              ["in0",["Array",16,"BitIn"]],
              ["in1",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "max_mux":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",16]}
              },
              "scomp":{
                "genref":"coreir.sge",
                "genargs":{"width":["Int",16]}
              }
            },
            "connections":[
              ["self.in1","max_mux.in0"],
              ["self.in0","max_mux.in1"],
              ["self.out","max_mux.out"],
              ["scomp.out","max_mux.sel"],
              ["self.in0","scomp.in0"],
              ["self.in1","scomp.in1"]
            ]
          }]
        ]
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
            "type":["Record",[
              ["in0",["Array",16,"BitIn"]],
              ["in1",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "min_mux":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",16]}
              },
              "scomp":{
                "genref":"coreir.sle",
                "genargs":{"width":["Int",16]}
              }
            },
            "connections":[
              ["self.in1","min_mux.in0"],
              ["self.in0","min_mux.in1"],
              ["self.out","min_mux.out"],
              ["scomp.out","min_mux.sel"],
              ["self.in0","scomp.in0"],
              ["self.in1","scomp.in1"]
            ]
          }]
        ]
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
            "type":["Record",[
              ["in0",["Array",16,"BitIn"]],
              ["in1",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "max_mux":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",16]}
              },
              "ucomp":{
                "genref":"coreir.uge",
                "genargs":{"width":["Int",16]}
              }
            },
            "connections":[
              ["self.in1","max_mux.in0"],
              ["self.in0","max_mux.in1"],
              ["self.out","max_mux.out"],
              ["ucomp.out","max_mux.sel"],
              ["ucomp.in0","self.in0"],
              ["ucomp.in1","self.in1"]
            ]
          }]
        ]
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
            "type":["Record",[
              ["in0",["Array",16,"BitIn"]],
              ["in1",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "min_mux":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",16]}
              },
              "ucomp":{
                "genref":"coreir.ule",
                "genargs":{"width":["Int",16]}
              }
            },
            "connections":[
              ["self.in1","min_mux.in0"],
              ["self.in0","min_mux.in1"],
              ["self.out","min_mux.out"],
              ["ucomp.out","min_mux.sel"],
              ["ucomp.in0","self.in0"],
              ["ucomp.in1","self.in1"]
            ]
          }]
        ]
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"implicit"],
      "muxN_type":[{"N":"Int", "width":"Int"},"sparse",[
        [{"N":["Int",2], "width":["Int",1]},["Record",[["in",["Record",[["data",["Array",2,["Array",1,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],["out",["Array",1,"Bit"]]]]],
        [{"N":["Int",2], "width":["Int",8]},["Record",[["in",["Record",[["data",["Array",2,["Array",8,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],["out",["Array",8,"Bit"]]]]],
        [{"N":["Int",2], "width":["Int",9]},["Record",[["in",["Record",[["data",["Array",2,["Array",9,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],["out",["Array",9,"Bit"]]]]],
        [{"N":["Int",2], "width":["Int",16]},["Record",[["in",["Record",[["data",["Array",2,["Array",16,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],["out",["Array",16,"Bit"]]]]],
        [{"N":["Int",2], "width":["Int",23]},["Record",[["in",["Record",[["data",["Array",2,["Array",23,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],["out",["Array",23,"Bit"]]]]],
        [{"N":["Int",2], "width":["Int",32]},["Record",[["in",["Record",[["data",["Array",2,["Array",32,"BitIn"]]],["sel",["Array",1,"BitIn"]]]]],["out",["Array",32,"Bit"]]]]]
      ]],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "float":{
    "generators":{
      "abs":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "acos":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "add":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"},
        "modules":[
          [{"exp_bits":["Int",8], "frac_bits":["Int",7]},{
            "type":["Record",[
              ["in0",["Array",16,"BitIn"]],
              ["in1",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]]
          }]
        ]
      },
      "asin":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "atan":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "atan2":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ceil":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "cos":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "div":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "eq":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "exp":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "flr":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ge":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "gt":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "le":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ln":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "lt":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "max":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "min":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "mul":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"},
        "modules":[
          [{"exp_bits":["Int",8], "frac_bits":["Int",7]},{
            "type":["Record",[
              ["in0",["Array",16,"BitIn"]],
              ["in1",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]]
          }]
        ]
      },
      "mux":{
        "typegen":"float.muxType",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "neg":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "neq":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "power":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "rem":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "rnd":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sin":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sqr":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sqrt":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sub":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "tan":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "tanh":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      }
    },
    "typegens":{
      "binary":[{"exp_bits":"Int", "frac_bits":"Int"},"sparse",[
        [{"exp_bits":["Int",8], "frac_bits":["Int",7]},["Record",[["in0",["Array",16,"BitIn"]],["in1",["Array",16,"BitIn"]],["out",["Array",16,"Bit"]]]]]
      ]],
      "binaryReduce":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "muxType":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "unary":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "ALU":{
        "type":["Record",[
          ["alu",["Array",8,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["d","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "Mux2xBit_inst0":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst1":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst10":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst11":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst12":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst13":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst14":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst15":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst16":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst17":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst18":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst19":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst2":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst20":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst21":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst22":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst23":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst24":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst25":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst26":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst27":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst28":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst29":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst3":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst30":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst31":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst32":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst33":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst34":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst35":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst36":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst37":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst38":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst39":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst4":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst40":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst41":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst42":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst43":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst44":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst45":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst46":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst47":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst48":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst49":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst5":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst50":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst51":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst52":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst6":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst7":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst8":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst9":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBits16_inst0":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst1":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst10":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst11":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst12":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst13":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst14":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst16":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst19":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst2":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst21":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst24":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst26":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst28":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst3":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst31":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst34":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst37":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst4":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst40":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst43":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst46":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst49":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst5":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst52":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst55":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst58":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst6":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst61":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst64":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst67":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst7":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst70":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst8":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst9":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits23_inst0":{
            "modref":"global.Mux2xBits23"
          },
          "Mux2xSInt16_inst0":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst1":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst10":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst11":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst12":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst13":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst14":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst15":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst16":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst17":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst18":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst19":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst2":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst20":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst21":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst22":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst23":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst24":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst25":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst26":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst27":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst28":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst29":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst3":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst4":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst5":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst6":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst7":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst8":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt16_inst9":{
            "modref":"global.Mux2xSInt16"
          },
          "Mux2xSInt9_inst0":{
            "modref":"global.Mux2xSInt9"
          },
          "Mux2xUInt32_inst0":{
            "modref":"global.Mux2xUInt32"
          },
          "Mux2xUInt32_inst1":{
            "modref":"global.Mux2xUInt32"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_0_23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",23]},
            "modargs":{"value":[["BitVector",23],"23'h000000"]}
          },
          "const_0_7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",7]},
            "modargs":{"value":[["BitVector",7],"7'h00"]}
          },
          "const_0_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "const_0_9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",9]},
            "modargs":{"value":[["BitVector",9],"9'h000"]}
          },
          "const_10_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "const_11_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "const_11_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0b"]}
          },
          "const_127_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007f"]}
          },
          "const_127_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h7f"]}
          },
          "const_127_9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",9]},
            "modargs":{"value":[["BitVector",9],"9'h07f"]}
          },
          "const_128_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "const_12_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "const_12_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0c"]}
          },
          "const_13_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "const_13_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0d"]}
          },
          "const_142_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h8e"]}
          },
          "const_146_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h92"]}
          },
          "const_147_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h93"]}
          },
          "const_148_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h94"]}
          },
          "const_149_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h95"]}
          },
          "const_14_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const_150_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h96"]}
          },
          "const_151_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h97"]}
          },
          "const_152_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h98"]}
          },
          "const_15_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "const_15_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h0f"]}
          },
          "const_17_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h11"]}
          },
          "const_18_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h12"]}
          },
          "const_19_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h13"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "const_1_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "const_20_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h14"]}
          },
          "const_22_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h16"]}
          },
          "const_23_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h17"]}
          },
          "const_24_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h18"]}
          },
          "const_255_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'hff"]}
          },
          "const_255_9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",9]},
            "modargs":{"value":[["BitVector",9],"9'h0ff"]}
          },
          "const_25_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h19"]}
          },
          "const_2_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_2_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h02"]}
          },
          "const_32512_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h7f00"]}
          },
          "const_32640_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h7f80"]}
          },
          "const_32768_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h8000"]}
          },
          "const_3_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_3_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h03"]}
          },
          "const_4_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_4_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h04"]}
          },
          "const_5_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "const_5_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h05"]}
          },
          "const_65409_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff81"]}
          },
          "const_6_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_6_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h06"]}
          },
          "const_7_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_7_23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",23]},
            "modargs":{"value":[["BitVector",23],"23'h000007"]}
          },
          "const_8_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const_8_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h08"]}
          },
          "const_9_16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "magma_BFloat_16_add_inst0":{
            "genref":"float.add",
            "genargs":{"exp_bits":["Int",8], "frac_bits":["Int",7]}
          },
          "magma_BFloat_16_mul_inst0":{
            "genref":"float.mul",
            "genargs":{"exp_bits":["Int",8], "frac_bits":["Int",7]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst4":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst5":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst6":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst7":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst8":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst10":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst11":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst12":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst13":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst14":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst15":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst16":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst17":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst18":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst19":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst20":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst21":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst22":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst23":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst24":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst25":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst26":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst27":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst28":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst7":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst8":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst9":{
            "modref":"corebit.not"
          },
          "magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst1":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst10":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst11":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst2":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst3":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst4":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst5":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst6":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst7":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst8":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst9":{
            "modref":"corebit.or"
          },
          "magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst10":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst11":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst12":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst13":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst14":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst15":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst16":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst17":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst18":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst19":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst20":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst21":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst22":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst23":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst24":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst25":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst3":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst4":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst5":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst6":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst7":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst8":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst9":{
            "modref":"corebit.xor"
          },
          "magma_Bits_16_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst1":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst10":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst11":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst12":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst13":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst14":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst2":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst3":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst4":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst5":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst6":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst7":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst8":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_and_inst9":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_ashr_inst0":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_lshr_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_lshr_inst1":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_lshr_inst2":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_neg_inst0":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_neg_inst1":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_neg_inst2":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_neg_inst3":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_not_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst0":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst1":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst2":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst3":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst4":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst5":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst6":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst7":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst8":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_or_inst9":{
            "genref":"coreir.or",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sge_inst0":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sge_inst1":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sge_inst2":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_shl_inst0":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_shl_inst1":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_shl_inst2":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_shl_inst3":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_shl_inst4":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_shl_inst5":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_shl_inst6":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sle_inst0":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sub_inst0":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_sub_inst1":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_uge_inst0":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_ule_inst0":{
            "genref":"coreir.ule",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_xor_inst0":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_16_xor_inst1":{
            "genref":"coreir.xor",
            "genargs":{"width":["Int",16]}
          },
          "magma_Bits_17_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "magma_Bits_17_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",17]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_23_lshr_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",23]}
          },
          "magma_Bits_23_shl_inst0":{
            "genref":"coreir.shl",
            "genargs":{"width":["Int",23]}
          },
          "magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "magma_Bits_7_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",7]}
          },
          "magma_Bits_7_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",7]}
          },
          "magma_Bits_7_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",7]}
          },
          "magma_Bits_8_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_add_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst15":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst16":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst17":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst18":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst19":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst20":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst21":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst22":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst23":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst24":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst25":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst26":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst27":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst28":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst29":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst30":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst31":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst32":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst33":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst34":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst35":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst36":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst37":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst38":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst39":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst40":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst41":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst42":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_sub_inst0":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_ugt_inst0":{
            "genref":"coreir.ugt",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_9_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",9]}
          },
          "magma_Bits_9_neg_inst0":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",9]}
          },
          "magma_Bits_9_neg_inst1":{
            "genref":"coreir.neg",
            "genargs":{"width":["Int",9]}
          },
          "magma_Bits_9_slt_inst0":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",9]}
          },
          "magma_Bits_9_slt_inst1":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",9]}
          },
          "magma_Bits_9_slt_inst2":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",9]}
          },
          "magma_Bits_9_sub_inst0":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",9]}
          },
          "magma_Bits_9_sub_inst1":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",9]}
          },
          "magma_Bits_9_sub_inst2":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",9]}
          },
          "magma_Bits_9_ugt_inst0":{
            "genref":"coreir.ugt",
            "genargs":{"width":["Int",9]}
          }
        },
        "connections":[
          ["bit_const_1_None.out","Mux2xBit_inst0.I0"],
          ["magma_Bits_16_sge_inst1.out","Mux2xBit_inst0.I1"],
          ["Mux2xBits16_inst10.S","Mux2xBit_inst0.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xBit_inst0.S"],
          ["magma_Bits_16_uge_inst0.out","Mux2xBit_inst1.I0"],
          ["magma_Bits_16_sge_inst0.out","Mux2xBit_inst1.I1"],
          ["Mux2xBit_inst37.I1","Mux2xBit_inst1.O"],
          ["Mux2xBits16_inst8.S","Mux2xBit_inst1.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xBit_inst1.S"],
          ["Mux2xBit_inst8.O","Mux2xBit_inst10.I0"],
          ["bit_const_0_None.out","Mux2xBit_inst10.I1"],
          ["Mux2xBit_inst12.I0","Mux2xBit_inst10.O"],
          ["magma_Bits_8_eq_inst12.out","Mux2xBit_inst10.S"],
          ["Mux2xBit_inst9.O","Mux2xBit_inst11.I0"],
          ["bit_const_0_None.out","Mux2xBit_inst11.I1"],
          ["Mux2xBit_inst13.I0","Mux2xBit_inst11.O"],
          ["magma_Bits_8_eq_inst12.out","Mux2xBit_inst11.S"],
          ["bit_const_0_None.out","Mux2xBit_inst12.I1"],
          ["Mux2xBit_inst14.I0","Mux2xBit_inst12.O"],
          ["magma_Bits_8_eq_inst13.out","Mux2xBit_inst12.S"],
          ["magma_Bits_9_ugt_inst0.out","Mux2xBit_inst13.I1"],
          ["Mux2xBit_inst15.I0","Mux2xBit_inst13.O"],
          ["magma_Bits_8_eq_inst13.out","Mux2xBit_inst13.S"],
          ["bit_const_0_None.out","Mux2xBit_inst14.I1"],
          ["Mux2xBit_inst16.I0","Mux2xBit_inst14.O"],
          ["magma_Bits_8_eq_inst14.out","Mux2xBit_inst14.S"],
          ["bit_const_0_None.out","Mux2xBit_inst15.I1"],
          ["Mux2xBit_inst17.I0","Mux2xBit_inst15.O"],
          ["magma_Bits_8_eq_inst14.out","Mux2xBit_inst15.S"],
          ["bit_const_0_None.out","Mux2xBit_inst16.I1"],
          ["Mux2xBit_inst18.I0","Mux2xBit_inst16.O"],
          ["magma_Bits_8_eq_inst15.out","Mux2xBit_inst16.S"],
          ["bit_const_0_None.out","Mux2xBit_inst17.I1"],
          ["Mux2xBit_inst19.I0","Mux2xBit_inst17.O"],
          ["magma_Bits_8_eq_inst15.out","Mux2xBit_inst17.S"],
          ["bit_const_0_None.out","Mux2xBit_inst18.I1"],
          ["Mux2xBit_inst20.I0","Mux2xBit_inst18.O"],
          ["magma_Bit_or_inst3.out","Mux2xBit_inst18.S"],
          ["bit_const_0_None.out","Mux2xBit_inst19.I1"],
          ["Mux2xBit_inst21.I0","Mux2xBit_inst19.O"],
          ["magma_Bit_or_inst3.out","Mux2xBit_inst19.S"],
          ["magma_Bits_16_ule_inst0.out","Mux2xBit_inst2.I0"],
          ["magma_Bits_16_sle_inst0.out","Mux2xBit_inst2.I1"],
          ["Mux2xBit_inst35.I1","Mux2xBit_inst2.O"],
          ["Mux2xBits16_inst9.S","Mux2xBit_inst2.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xBit_inst2.S"],
          ["bit_const_0_None.out","Mux2xBit_inst20.I1"],
          ["Mux2xBit_inst22.I0","Mux2xBit_inst20.O"],
          ["magma_Bits_8_eq_inst19.out","Mux2xBit_inst20.S"],
          ["bit_const_0_None.out","Mux2xBit_inst21.I1"],
          ["Mux2xBit_inst23.I0","Mux2xBit_inst21.O"],
          ["magma_Bits_8_eq_inst19.out","Mux2xBit_inst21.S"],
          ["bit_const_0_None.out","Mux2xBit_inst22.I1"],
          ["Mux2xBit_inst24.I0","Mux2xBit_inst22.O"],
          ["magma_Bits_8_eq_inst20.out","Mux2xBit_inst22.S"],
          ["bit_const_0_None.out","Mux2xBit_inst23.I1"],
          ["Mux2xBit_inst25.I0","Mux2xBit_inst23.O"],
          ["magma_Bits_8_eq_inst20.out","Mux2xBit_inst23.S"],
          ["bit_const_0_None.out","Mux2xBit_inst24.I1"],
          ["Mux2xBit_inst26.I0","Mux2xBit_inst24.O"],
          ["magma_Bits_8_eq_inst21.out","Mux2xBit_inst24.S"],
          ["bit_const_0_None.out","Mux2xBit_inst25.I1"],
          ["Mux2xBit_inst27.I0","Mux2xBit_inst25.O"],
          ["magma_Bits_8_eq_inst21.out","Mux2xBit_inst25.S"],
          ["bit_const_0_None.out","Mux2xBit_inst26.I1"],
          ["Mux2xBit_inst28.I0","Mux2xBit_inst26.O"],
          ["magma_Bits_8_eq_inst22.out","Mux2xBit_inst26.S"],
          ["bit_const_0_None.out","Mux2xBit_inst27.I1"],
          ["Mux2xBit_inst29.I0","Mux2xBit_inst27.O"],
          ["magma_Bits_8_eq_inst22.out","Mux2xBit_inst27.S"],
          ["bit_const_0_None.out","Mux2xBit_inst28.I1"],
          ["Mux2xBit_inst30.I0","Mux2xBit_inst28.O"],
          ["magma_Bits_8_eq_inst23.out","Mux2xBit_inst28.S"],
          ["bit_const_0_None.out","Mux2xBit_inst29.I1"],
          ["Mux2xBit_inst31.I0","Mux2xBit_inst29.O"],
          ["magma_Bits_8_eq_inst23.out","Mux2xBit_inst29.S"],
          ["bit_const_0_None.out","Mux2xBit_inst3.I0"],
          ["self.d","Mux2xBit_inst3.I1"],
          ["Mux2xBit_inst4.I0","Mux2xBit_inst3.O"],
          ["magma_Bit_or_inst1.out","Mux2xBit_inst3.S"],
          ["bit_const_0_None.out","Mux2xBit_inst30.I1"],
          ["Mux2xBit_inst32.I0","Mux2xBit_inst30.O"],
          ["magma_Bits_8_eq_inst24.out","Mux2xBit_inst30.S"],
          ["bit_const_0_None.out","Mux2xBit_inst31.I1"],
          ["Mux2xBit_inst33.I0","Mux2xBit_inst31.O"],
          ["magma_Bits_8_eq_inst24.out","Mux2xBit_inst31.S"],
          ["bit_const_0_None.out","Mux2xBit_inst32.I1"],
          ["Mux2xBit_inst34.I0","Mux2xBit_inst32.O"],
          ["magma_Bits_8_eq_inst25.out","Mux2xBit_inst32.S"],
          ["self.a.15","Mux2xBit_inst33.I1"],
          ["Mux2xBit_inst35.I0","Mux2xBit_inst33.O"],
          ["magma_Bits_8_eq_inst25.out","Mux2xBit_inst33.S"],
          ["bit_const_0_None.out","Mux2xBit_inst34.I1"],
          ["Mux2xBit_inst36.I0","Mux2xBit_inst34.O"],
          ["magma_Bits_8_eq_inst26.out","Mux2xBit_inst34.S"],
          ["Mux2xBit_inst37.I0","Mux2xBit_inst35.O"],
          ["magma_Bits_8_eq_inst26.out","Mux2xBit_inst35.S"],
          ["bit_const_0_None.out","Mux2xBit_inst36.I1"],
          ["Mux2xBit_inst39.I0","Mux2xBit_inst36.O"],
          ["magma_Bits_8_eq_inst27.out","Mux2xBit_inst36.S"],
          ["Mux2xBit_inst40.I0","Mux2xBit_inst37.O"],
          ["magma_Bits_8_eq_inst27.out","Mux2xBit_inst37.S"],
          ["bit_const_0_None.out","Mux2xBit_inst38.I0"],
          ["bit_const_0_None.out","Mux2xBit_inst38.I1"],
          ["Mux2xBit_inst41.I0","Mux2xBit_inst38.O"],
          ["magma_Bits_8_eq_inst28.out","Mux2xBit_inst38.S"],
          ["bit_const_0_None.out","Mux2xBit_inst39.I1"],
          ["Mux2xBit_inst42.I0","Mux2xBit_inst39.O"],
          ["magma_Bits_8_eq_inst28.out","Mux2xBit_inst39.S"],
          ["bit_const_1_None.out","Mux2xBit_inst4.I1"],
          ["magma_Bits_17_add_inst1.in1.0","Mux2xBit_inst4.O"],
          ["magma_Bits_8_eq_inst8.out","Mux2xBit_inst4.S"],
          ["bit_const_0_None.out","Mux2xBit_inst40.I1"],
          ["Mux2xBit_inst43.I0","Mux2xBit_inst40.O"],
          ["magma_Bits_8_eq_inst28.out","Mux2xBit_inst40.S"],
          ["bit_const_0_None.out","Mux2xBit_inst41.I1"],
          ["Mux2xBit_inst44.I0","Mux2xBit_inst41.O"],
          ["magma_Bits_8_eq_inst29.out","Mux2xBit_inst41.S"],
          ["bit_const_0_None.out","Mux2xBit_inst42.I1"],
          ["Mux2xBit_inst45.I0","Mux2xBit_inst42.O"],
          ["magma_Bits_8_eq_inst29.out","Mux2xBit_inst42.S"],
          ["bit_const_0_None.out","Mux2xBit_inst43.I1"],
          ["Mux2xBit_inst46.I0","Mux2xBit_inst43.O"],
          ["magma_Bits_8_eq_inst29.out","Mux2xBit_inst43.S"],
          ["bit_const_0_None.out","Mux2xBit_inst44.I1"],
          ["Mux2xBit_inst47.I0","Mux2xBit_inst44.O"],
          ["magma_Bits_8_eq_inst30.out","Mux2xBit_inst44.S"],
          ["bit_const_0_None.out","Mux2xBit_inst45.I1"],
          ["Mux2xBit_inst48.I0","Mux2xBit_inst45.O"],
          ["magma_Bits_8_eq_inst30.out","Mux2xBit_inst45.S"],
          ["bit_const_0_None.out","Mux2xBit_inst46.I1"],
          ["Mux2xBit_inst49.I0","Mux2xBit_inst46.O"],
          ["magma_Bits_8_eq_inst30.out","Mux2xBit_inst46.S"],
          ["magma_Bits_17_add_inst1.out.16","Mux2xBit_inst47.I1"],
          ["self.O4","Mux2xBit_inst47.O"],
          ["magma_Bit_or_inst6.out","Mux2xBit_inst47.S"],
          ["magma_Bit_or_inst7.out","Mux2xBit_inst48.I1"],
          ["self.O5","Mux2xBit_inst48.O"],
          ["magma_Bit_or_inst6.out","Mux2xBit_inst48.S"],
          ["magma_Bits_17_add_inst1.out.16","Mux2xBit_inst49.I1"],
          ["self.O1","Mux2xBit_inst49.O"],
          ["magma_Bit_or_inst6.out","Mux2xBit_inst49.S"],
          ["bit_const_0_None.out","Mux2xBit_inst5.I0"],
          ["bit_const_0_None.out","Mux2xBit_inst5.I1"],
          ["Mux2xBit_inst7.I0","Mux2xBit_inst5.O"],
          ["magma_Bits_8_eq_inst9.out","Mux2xBit_inst5.S"],
          ["magma_Bits_16_eq_inst2.out","Mux2xBit_inst50.I0"],
          ["magma_Bit_and_inst6.out","Mux2xBit_inst50.I1"],
          ["Mux2xBit_inst51.I0","Mux2xBit_inst50.O"],
          ["Mux2xBit_inst52.I0","Mux2xBit_inst50.O"],
          ["magma_Bit_or_inst11.out","Mux2xBit_inst50.S"],
          ["bit_const_1_None.out","Mux2xBit_inst51.I1"],
          ["Mux2xBit_inst52.I1","Mux2xBit_inst51.O"],
          ["magma_Bit_and_inst8.out","Mux2xBit_inst51.S"],
          ["self.O2","Mux2xBit_inst52.O"],
          ["magma_Bits_8_eq_inst42.out","Mux2xBit_inst52.S"],
          ["bit_const_0_None.out","Mux2xBit_inst6.I0"],
          ["magma_Bits_8_ugt_inst0.out","Mux2xBit_inst6.I1"],
          ["Mux2xBit_inst8.I0","Mux2xBit_inst6.O"],
          ["magma_Bits_8_eq_inst10.out","Mux2xBit_inst6.S"],
          ["bit_const_0_None.out","Mux2xBit_inst7.I1"],
          ["Mux2xBit_inst9.I0","Mux2xBit_inst7.O"],
          ["magma_Bits_8_eq_inst10.out","Mux2xBit_inst7.S"],
          ["bit_const_0_None.out","Mux2xBit_inst8.I1"],
          ["magma_Bits_8_eq_inst11.out","Mux2xBit_inst8.S"],
          ["bit_const_0_None.out","Mux2xBit_inst9.I1"],
          ["magma_Bits_8_eq_inst11.out","Mux2xBit_inst9.S"],
          ["magma_Bits_16_lshr_inst0.out","Mux2xBits16_inst0.I0"],
          ["magma_Bits_16_ashr_inst0.out","Mux2xBits16_inst0.I1"],
          ["Mux2xBits16_inst37.I1","Mux2xBits16_inst0.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xBits16_inst0.S"],
          ["const_0_16.out","Mux2xBits16_inst1.I0"],
          ["const_32768_16.out","Mux2xBits16_inst1.I1"],
          ["Mux2xBits16_inst4.I1","Mux2xBits16_inst1.O"],
          ["magma_Bits_9_slt_inst0.out","Mux2xBits16_inst1.S"],
          ["magma_Bits_16_neg_inst1.out","Mux2xBits16_inst10.I0"],
          ["self.a","Mux2xBits16_inst10.I1"],
          ["Mux2xBits16_inst52.I1","Mux2xBits16_inst10.O"],
          ["Mux2xBits16_inst7.O","Mux2xBits16_inst11.I0"],
          ["self.a","Mux2xBits16_inst11.I1"],
          ["Mux2xBits16_inst49.I1","Mux2xBits16_inst11.O"],
          ["self.d","Mux2xBits16_inst11.S"],
          ["Mux2xBits16_inst7.O","Mux2xBits16_inst12.I0"],
          ["magma_Bits_16_xor_inst1.out","Mux2xBits16_inst12.I1"],
          ["magma_BFloat_16_add_inst0.in1","Mux2xBits16_inst12.O"],
          ["magma_Bit_or_inst8.out","Mux2xBits16_inst12.S"],
          ["magma_Bits_16_shl_inst6.out","Mux2xBits16_inst13.I0"],
          ["magma_Bits_16_lshr_inst2.out","Mux2xBits16_inst13.I1"],
          ["magma_Bits_16_and_inst14.in0","Mux2xBits16_inst13.O"],
          ["magma_Bits_9_slt_inst2.out","Mux2xBits16_inst13.S"],
          ["magma_Bits_16_or_inst1.out","Mux2xBits16_inst14.I0"],
          ["Mux2xSInt16_inst29.O","Mux2xBits16_inst14.I1"],
          ["Mux2xBits16_inst16.I0","Mux2xBits16_inst14.O"],
          ["magma_Bits_8_eq_inst9.out","Mux2xBits16_inst14.S"],
          ["Mux2xSInt16_inst28.O","Mux2xBits16_inst16.I1"],
          ["Mux2xBits16_inst19.I0","Mux2xBits16_inst16.O"],
          ["magma_Bits_8_eq_inst10.out","Mux2xBits16_inst16.S"],
          ["magma_Bits_16_or_inst1.out","Mux2xBits16_inst19.I1"],
          ["Mux2xBits16_inst21.I0","Mux2xBits16_inst19.O"],
          ["magma_Bits_8_eq_inst11.out","Mux2xBits16_inst19.S"],
          ["const_0_16.out","Mux2xBits16_inst2.I0"],
          ["magma_Bits_16_and_inst0.out","Mux2xBits16_inst2.I1"],
          ["Mux2xBits16_inst4.I0","Mux2xBits16_inst2.O"],
          ["magma_Bit_xor_inst8.in0","Mux2xBits16_inst2.O.15"],
          ["magma_Bits_1_eq_inst1.out","Mux2xBits16_inst2.S"],
          ["magma_Bits_16_or_inst7.out","Mux2xBits16_inst21.I1"],
          ["Mux2xBits16_inst24.I0","Mux2xBits16_inst21.O"],
          ["magma_Bits_8_eq_inst12.out","Mux2xBits16_inst21.S"],
          ["magma_Bits_16_or_inst4.out","Mux2xBits16_inst24.I1"],
          ["Mux2xBits16_inst26.I0","Mux2xBits16_inst24.O"],
          ["magma_Bits_8_eq_inst13.out","Mux2xBits16_inst24.S"],
          ["magma_Bits_16_and_inst4.out","Mux2xBits16_inst26.I1"],
          ["Mux2xBits16_inst28.I0","Mux2xBits16_inst26.O"],
          ["magma_Bits_8_eq_inst14.out","Mux2xBits16_inst26.S"],
          ["magma_BFloat_16_mul_inst0.out","Mux2xBits16_inst28.I1"],
          ["Mux2xBits16_inst31.I0","Mux2xBits16_inst28.O"],
          ["magma_Bits_8_eq_inst15.out","Mux2xBits16_inst28.S"],
          ["self.a","Mux2xBits16_inst3.I0"],
          ["magma_Bits_16_neg_inst0.out","Mux2xBits16_inst3.I1"],
          ["Mux2xSInt16_inst25.I0","Mux2xBits16_inst3.O"],
          ["magma_Bit_xor_inst9.in0","Mux2xBits16_inst3.O.0"],
          ["magma_Bit_xor_inst19.in0","Mux2xBits16_inst3.O.10"],
          ["magma_Bit_xor_inst20.in0","Mux2xBits16_inst3.O.11"],
          ["magma_Bit_xor_inst21.in0","Mux2xBits16_inst3.O.12"],
          ["magma_Bit_xor_inst22.in0","Mux2xBits16_inst3.O.13"],
          ["magma_Bit_xor_inst23.in0","Mux2xBits16_inst3.O.14"],
          ["magma_Bit_xor_inst24.in0","Mux2xBits16_inst3.O.15"],
          ["magma_Bit_xor_inst10.in0","Mux2xBits16_inst3.O.1"],
          ["magma_Bit_xor_inst11.in0","Mux2xBits16_inst3.O.2"],
          ["magma_Bit_xor_inst12.in0","Mux2xBits16_inst3.O.3"],
          ["magma_Bit_xor_inst13.in0","Mux2xBits16_inst3.O.4"],
          ["magma_Bit_xor_inst14.in0","Mux2xBits16_inst3.O.5"],
          ["magma_Bit_xor_inst15.in0","Mux2xBits16_inst3.O.6"],
          ["magma_Bit_xor_inst16.in0","Mux2xBits16_inst3.O.7"],
          ["magma_Bit_xor_inst17.in0","Mux2xBits16_inst3.O.8"],
          ["magma_Bit_xor_inst18.in0","Mux2xBits16_inst3.O.9"],
          ["magma_Bit_not_inst8.out","Mux2xBits16_inst3.S"],
          ["magma_BFloat_16_add_inst0.out","Mux2xBits16_inst31.I1"],
          ["Mux2xBits16_inst34.I0","Mux2xBits16_inst31.O"],
          ["magma_Bit_or_inst3.out","Mux2xBits16_inst31.S"],
          ["magma_Bits_16_shl_inst2.out","Mux2xBits16_inst34.I1"],
          ["Mux2xBits16_inst37.I0","Mux2xBits16_inst34.O"],
          ["magma_Bits_8_eq_inst19.out","Mux2xBits16_inst34.S"],
          ["Mux2xBits16_inst40.I0","Mux2xBits16_inst37.O"],
          ["magma_Bits_8_eq_inst20.out","Mux2xBits16_inst37.S"],
          ["magma_Bits_16_or_inst0.in0","Mux2xBits16_inst4.O"],
          ["magma_Bits_8_eq_inst2.out","Mux2xBits16_inst4.S"],
          ["magma_Bits_16_xor_inst0.out","Mux2xBits16_inst40.I1"],
          ["Mux2xBits16_inst43.I0","Mux2xBits16_inst40.O"],
          ["magma_Bits_8_eq_inst21.out","Mux2xBits16_inst40.S"],
          ["magma_Bits_16_or_inst2.out","Mux2xBits16_inst43.I1"],
          ["Mux2xBits16_inst46.I0","Mux2xBits16_inst43.O"],
          ["magma_Bits_8_eq_inst22.out","Mux2xBits16_inst43.S"],
          ["magma_Bits_16_and_inst3.out","Mux2xBits16_inst46.I1"],
          ["Mux2xBits16_inst49.I0","Mux2xBits16_inst46.O"],
          ["magma_Bits_8_eq_inst23.out","Mux2xBits16_inst46.S"],
          ["Mux2xBits16_inst52.I0","Mux2xBits16_inst49.O"],
          ["magma_Bits_8_eq_inst24.out","Mux2xBits16_inst49.S"],
          ["const_0_16.out","Mux2xBits16_inst5.I0"],
          ["magma_Bits_16_and_inst1.out","Mux2xBits16_inst5.I1"],
          ["Mux2xBits16_inst6.I0","Mux2xBits16_inst5.O"],
          ["magma_Bits_16_lshr_inst1.in0","Mux2xBits16_inst5.O"],
          ["magma_Bits_16_sge_inst2.out","Mux2xBits16_inst5.S"],
          ["Mux2xBits16_inst55.I0","Mux2xBits16_inst52.O"],
          ["magma_Bits_8_eq_inst25.out","Mux2xBits16_inst52.S"],
          ["Mux2xBits16_inst9.O","Mux2xBits16_inst55.I1"],
          ["Mux2xBits16_inst58.I0","Mux2xBits16_inst55.O"],
          ["magma_Bits_8_eq_inst26.out","Mux2xBits16_inst55.S"],
          ["Mux2xBits16_inst8.O","Mux2xBits16_inst58.I1"],
          ["Mux2xBits16_inst61.I0","Mux2xBits16_inst58.O"],
          ["magma_Bits_8_eq_inst27.out","Mux2xBits16_inst58.S"],
          ["magma_Bits_16_lshr_inst1.out","Mux2xBits16_inst6.I1"],
          ["magma_Bits_16_or_inst1.in1","Mux2xBits16_inst6.O"],
          ["magma_Bits_8_eq_inst3.out","Mux2xBits16_inst6.S"],
          ["magma_Bits_32_mul_inst0.out.16:32","Mux2xBits16_inst61.I1.0:16"],
          ["Mux2xBits16_inst64.I0","Mux2xBits16_inst61.O"],
          ["magma_Bits_8_eq_inst28.out","Mux2xBits16_inst61.S"],
          ["magma_Bits_32_mul_inst0.out.8:24","Mux2xBits16_inst64.I1.0:16"],
          ["Mux2xBits16_inst67.I0","Mux2xBits16_inst64.O"],
          ["magma_Bits_8_eq_inst29.out","Mux2xBits16_inst64.S"],
          ["magma_Bits_32_mul_inst0.out.0:16","Mux2xBits16_inst67.I1.0:16"],
          ["Mux2xBits16_inst70.I0","Mux2xBits16_inst67.O"],
          ["magma_Bits_8_eq_inst30.out","Mux2xBits16_inst67.S"],
          ["self.b","Mux2xBits16_inst7.I0"],
          ["magma_Bits_16_not_inst0.out","Mux2xBits16_inst7.I1"],
          ["Mux2xBits16_inst8.I0","Mux2xBits16_inst7.O"],
          ["Mux2xBits16_inst9.I0","Mux2xBits16_inst7.O"],
          ["magma_BFloat_16_mul_inst0.in1","Mux2xBits16_inst7.O"],
          ["magma_Bits_16_and_inst3.in1","Mux2xBits16_inst7.O"],
          ["magma_Bits_16_and_inst8.in0","Mux2xBits16_inst7.O"],
          ["magma_Bits_16_or_inst2.in1","Mux2xBits16_inst7.O"],
          ["magma_Bits_16_shl_inst2.in1","Mux2xBits16_inst7.O"],
          ["magma_Bits_16_xor_inst0.in1","Mux2xBits16_inst7.O"],
          ["magma_Bits_16_xor_inst1.in1","Mux2xBits16_inst7.O"],
          ["magma_Bits_17_add_inst0.in1.0:16","Mux2xBits16_inst7.O.0:16"],
          ["magma_Bits_8_add_inst0.in1.0:8","Mux2xBits16_inst7.O.0:8"],
          ["magma_Bits_9_add_inst0.in1.0:9","Mux2xBits16_inst7.O.0:9"],
          ["magma_Bits_8_sub_inst0.in1.0:8","Mux2xBits16_inst7.O.7:15"],
          ["magma_Bit_and_inst2.in1","Mux2xBits16_inst7.O.15"],
          ["magma_Bit_not_inst27.in","Mux2xBits16_inst7.O.15"],
          ["magma_Bit_or_inst0.out","Mux2xBits16_inst7.S"],
          ["magma_Bits_17_add_inst1.out.0:16","Mux2xBits16_inst70.I1.0:16"],
          ["magma_Bits_16_eq_inst2.in1","Mux2xBits16_inst70.O"],
          ["self.O0","Mux2xBits16_inst70.O"],
          ["magma_Bits_7_eq_inst2.in0.0:7","Mux2xBits16_inst70.O.0:7"],
          ["magma_Bits_8_eq_inst41.in0.0:8","Mux2xBits16_inst70.O.7:15"],
          ["self.O3","Mux2xBits16_inst70.O.15"],
          ["magma_Bit_or_inst6.out","Mux2xBits16_inst70.S"],
          ["self.a","Mux2xBits16_inst8.I1"],
          ["self.a","Mux2xBits16_inst9.I1"],
          ["magma_Bits_23_shl_inst0.out","Mux2xBits23_inst0.I0"],
          ["const_0_23.out","Mux2xBits23_inst0.I1"],
          ["magma_Bits_23_lshr_inst0.in0","Mux2xBits23_inst0.O"],
          ["magma_Bits_9_slt_inst1.out","Mux2xBits23_inst0.S"],
          ["const_65409_16.out","Mux2xSInt16_inst0.I0"],
          ["const_0_16.out","Mux2xSInt16_inst0.I1"],
          ["Mux2xSInt16_inst1.I0","Mux2xSInt16_inst0.O"],
          ["magma_Bit_not_inst0.out","Mux2xSInt16_inst0.S"],
          ["const_1_16.out","Mux2xSInt16_inst1.I1"],
          ["Mux2xSInt16_inst2.I0","Mux2xSInt16_inst1.O"],
          ["magma_Bit_not_inst1.out","Mux2xSInt16_inst1.S"],
          ["Mux2xSInt16_inst9.O","Mux2xSInt16_inst10.I0"],
          ["const_2_16.out","Mux2xSInt16_inst10.I1"],
          ["Mux2xSInt16_inst11.I0","Mux2xSInt16_inst10.O"],
          ["magma_Bit_not_inst11.out","Mux2xSInt16_inst10.S"],
          ["const_3_16.out","Mux2xSInt16_inst11.I1"],
          ["Mux2xSInt16_inst12.I0","Mux2xSInt16_inst11.O"],
          ["magma_Bit_not_inst12.out","Mux2xSInt16_inst11.S"],
          ["const_4_16.out","Mux2xSInt16_inst12.I1"],
          ["Mux2xSInt16_inst13.I0","Mux2xSInt16_inst12.O"],
          ["magma_Bit_not_inst13.out","Mux2xSInt16_inst12.S"],
          ["const_5_16.out","Mux2xSInt16_inst13.I1"],
          ["Mux2xSInt16_inst14.I0","Mux2xSInt16_inst13.O"],
          ["magma_Bit_not_inst14.out","Mux2xSInt16_inst13.S"],
          ["const_6_16.out","Mux2xSInt16_inst14.I1"],
          ["Mux2xSInt16_inst15.I0","Mux2xSInt16_inst14.O"],
          ["magma_Bit_not_inst15.out","Mux2xSInt16_inst14.S"],
          ["const_7_16.out","Mux2xSInt16_inst15.I1"],
          ["Mux2xSInt16_inst16.I0","Mux2xSInt16_inst15.O"],
          ["magma_Bit_not_inst16.out","Mux2xSInt16_inst15.S"],
          ["const_8_16.out","Mux2xSInt16_inst16.I1"],
          ["Mux2xSInt16_inst17.I0","Mux2xSInt16_inst16.O"],
          ["magma_Bit_not_inst17.out","Mux2xSInt16_inst16.S"],
          ["const_9_16.out","Mux2xSInt16_inst17.I1"],
          ["Mux2xSInt16_inst18.I0","Mux2xSInt16_inst17.O"],
          ["magma_Bit_not_inst18.out","Mux2xSInt16_inst17.S"],
          ["const_10_16.out","Mux2xSInt16_inst18.I1"],
          ["Mux2xSInt16_inst19.I0","Mux2xSInt16_inst18.O"],
          ["magma_Bit_not_inst19.out","Mux2xSInt16_inst18.S"],
          ["const_11_16.out","Mux2xSInt16_inst19.I1"],
          ["Mux2xSInt16_inst20.I0","Mux2xSInt16_inst19.O"],
          ["magma_Bit_not_inst20.out","Mux2xSInt16_inst19.S"],
          ["const_2_16.out","Mux2xSInt16_inst2.I1"],
          ["Mux2xSInt16_inst3.I0","Mux2xSInt16_inst2.O"],
          ["magma_Bit_not_inst2.out","Mux2xSInt16_inst2.S"],
          ["const_12_16.out","Mux2xSInt16_inst20.I1"],
          ["Mux2xSInt16_inst21.I0","Mux2xSInt16_inst20.O"],
          ["magma_Bit_not_inst21.out","Mux2xSInt16_inst20.S"],
          ["const_13_16.out","Mux2xSInt16_inst21.I1"],
          ["Mux2xSInt16_inst22.I0","Mux2xSInt16_inst21.O"],
          ["magma_Bit_not_inst22.out","Mux2xSInt16_inst21.S"],
          ["const_14_16.out","Mux2xSInt16_inst22.I1"],
          ["Mux2xSInt16_inst23.I0","Mux2xSInt16_inst22.O"],
          ["magma_Bit_not_inst23.out","Mux2xSInt16_inst22.S"],
          ["const_15_16.out","Mux2xSInt16_inst23.I1"],
          ["Mux2xSInt16_inst27.I0","Mux2xSInt16_inst23.O"],
          ["magma_Bits_16_sub_inst1.in1","Mux2xSInt16_inst23.O"],
          ["magma_Bit_not_inst24.out","Mux2xSInt16_inst23.S"],
          ["const_32512_16.out","Mux2xSInt16_inst24.I0"],
          ["const_127_16.out","Mux2xSInt16_inst24.I1"],
          ["magma_Bits_16_and_inst1.in1","Mux2xSInt16_inst24.O"],
          ["magma_Bits_8_eq_inst2.out","Mux2xSInt16_inst24.S"],
          ["Mux2xSInt9_inst0.O.0:8","Mux2xSInt16_inst25.I1.0:8"],
          ["Mux2xSInt9_inst0.O.7","Mux2xSInt16_inst25.I1.10"],
          ["Mux2xSInt9_inst0.O.7","Mux2xSInt16_inst25.I1.11"],
          ["Mux2xSInt9_inst0.O.7","Mux2xSInt16_inst25.I1.12"],
          ["Mux2xSInt9_inst0.O.7","Mux2xSInt16_inst25.I1.13"],
          ["Mux2xSInt9_inst0.O.7","Mux2xSInt16_inst25.I1.14"],
          ["Mux2xSInt9_inst0.O.7","Mux2xSInt16_inst25.I1.15"],
          ["Mux2xSInt9_inst0.O.7","Mux2xSInt16_inst25.I1.8"],
          ["Mux2xSInt9_inst0.O.7","Mux2xSInt16_inst25.I1.9"],
          ["magma_Bits_16_shl_inst0.in0","Mux2xSInt16_inst25.O"],
          ["magma_Bits_8_eq_inst2.out","Mux2xSInt16_inst25.S"],
          ["magma_Bits_16_sub_inst1.out","Mux2xSInt16_inst26.I0"],
          ["magma_Bits_16_sub_inst0.out","Mux2xSInt16_inst26.I1"],
          ["magma_Bits_16_shl_inst0.in1","Mux2xSInt16_inst26.O"],
          ["magma_Bits_8_eq_inst2.out","Mux2xSInt16_inst26.S"],
          ["Mux2xSInt16_inst7.O","Mux2xSInt16_inst27.I1"],
          ["magma_Bits_16_add_inst0.in0","Mux2xSInt16_inst27.O"],
          ["magma_Bits_16_sge_inst2.in0","Mux2xSInt16_inst27.O"],
          ["magma_Bits_8_eq_inst2.out","Mux2xSInt16_inst27.S"],
          ["magma_Bits_23_lshr_inst0.out.0:16","Mux2xSInt16_inst28.I0.0:16"],
          ["magma_Bits_16_neg_inst2.out","Mux2xSInt16_inst28.I1"],
          ["magma_Bits_16_eq_inst0.out","Mux2xSInt16_inst28.S"],
          ["magma_Bits_16_and_inst14.out","Mux2xSInt16_inst29.I0"],
          ["magma_Bits_16_neg_inst3.out","Mux2xSInt16_inst29.I1"],
          ["magma_Bits_16_eq_inst1.out","Mux2xSInt16_inst29.S"],
          ["const_3_16.out","Mux2xSInt16_inst3.I1"],
          ["Mux2xSInt16_inst4.I0","Mux2xSInt16_inst3.O"],
          ["magma_Bit_not_inst3.out","Mux2xSInt16_inst3.S"],
          ["const_4_16.out","Mux2xSInt16_inst4.I1"],
          ["Mux2xSInt16_inst5.I0","Mux2xSInt16_inst4.O"],
          ["magma_Bit_not_inst4.out","Mux2xSInt16_inst4.S"],
          ["const_5_16.out","Mux2xSInt16_inst5.I1"],
          ["Mux2xSInt16_inst6.I0","Mux2xSInt16_inst5.O"],
          ["magma_Bit_not_inst5.out","Mux2xSInt16_inst5.S"],
          ["const_6_16.out","Mux2xSInt16_inst6.I1"],
          ["Mux2xSInt16_inst7.I0","Mux2xSInt16_inst6.O"],
          ["magma_Bit_not_inst6.out","Mux2xSInt16_inst6.S"],
          ["const_7_16.out","Mux2xSInt16_inst7.I1"],
          ["magma_Bits_16_sub_inst0.in1","Mux2xSInt16_inst7.O"],
          ["magma_Bit_not_inst7.out","Mux2xSInt16_inst7.S"],
          ["const_65409_16.out","Mux2xSInt16_inst8.I0"],
          ["const_0_16.out","Mux2xSInt16_inst8.I1"],
          ["Mux2xSInt16_inst9.I0","Mux2xSInt16_inst8.O"],
          ["magma_Bit_not_inst9.out","Mux2xSInt16_inst8.S"],
          ["const_1_16.out","Mux2xSInt16_inst9.I1"],
          ["magma_Bit_not_inst10.out","Mux2xSInt16_inst9.S"],
          ["magma_Bits_9_sub_inst0.out","Mux2xSInt9_inst0.I0"],
          ["magma_Bits_9_neg_inst0.out","Mux2xSInt9_inst0.I1"],
          ["magma_Bit_xor_inst0.in0","Mux2xSInt9_inst0.O.0"],
          ["magma_Bit_xor_inst1.in0","Mux2xSInt9_inst0.O.1"],
          ["magma_Bit_xor_inst2.in0","Mux2xSInt9_inst0.O.2"],
          ["magma_Bit_xor_inst3.in0","Mux2xSInt9_inst0.O.3"],
          ["magma_Bit_xor_inst4.in0","Mux2xSInt9_inst0.O.4"],
          ["magma_Bit_xor_inst5.in0","Mux2xSInt9_inst0.O.5"],
          ["magma_Bit_xor_inst6.in0","Mux2xSInt9_inst0.O.6"],
          ["magma_Bit_xor_inst7.in0","Mux2xSInt9_inst0.O.7"],
          ["magma_Bits_9_slt_inst0.out","Mux2xSInt9_inst0.S"],
          ["self.a.0:16","Mux2xUInt32_inst0.I0.0:16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.17"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.18"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.19"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.20"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.21"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.22"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.23"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.24"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.25"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.26"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.27"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.28"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.29"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.30"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.31"],
          ["self.a.0:16","Mux2xUInt32_inst0.I1.0:16"],
          ["self.a.15","Mux2xUInt32_inst0.I1.16"],
          ["self.a.15","Mux2xUInt32_inst0.I1.17"],
          ["self.a.15","Mux2xUInt32_inst0.I1.18"],
          ["self.a.15","Mux2xUInt32_inst0.I1.19"],
          ["self.a.15","Mux2xUInt32_inst0.I1.20"],
          ["self.a.15","Mux2xUInt32_inst0.I1.21"],
          ["self.a.15","Mux2xUInt32_inst0.I1.22"],
          ["self.a.15","Mux2xUInt32_inst0.I1.23"],
          ["self.a.15","Mux2xUInt32_inst0.I1.24"],
          ["self.a.15","Mux2xUInt32_inst0.I1.25"],
          ["self.a.15","Mux2xUInt32_inst0.I1.26"],
          ["self.a.15","Mux2xUInt32_inst0.I1.27"],
          ["self.a.15","Mux2xUInt32_inst0.I1.28"],
          ["self.a.15","Mux2xUInt32_inst0.I1.29"],
          ["self.a.15","Mux2xUInt32_inst0.I1.30"],
          ["self.a.15","Mux2xUInt32_inst0.I1.31"],
          ["magma_Bits_32_mul_inst0.in0","Mux2xUInt32_inst0.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt32_inst0.S"],
          ["self.b.0:16","Mux2xUInt32_inst1.I0.0:16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.17"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.18"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.19"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.20"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.21"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.22"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.23"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.24"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.25"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.26"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.27"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.28"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.29"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.30"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.31"],
          ["self.b.0:16","Mux2xUInt32_inst1.I1.0:16"],
          ["self.b.15","Mux2xUInt32_inst1.I1.16"],
          ["self.b.15","Mux2xUInt32_inst1.I1.17"],
          ["self.b.15","Mux2xUInt32_inst1.I1.18"],
          ["self.b.15","Mux2xUInt32_inst1.I1.19"],
          ["self.b.15","Mux2xUInt32_inst1.I1.20"],
          ["self.b.15","Mux2xUInt32_inst1.I1.21"],
          ["self.b.15","Mux2xUInt32_inst1.I1.22"],
          ["self.b.15","Mux2xUInt32_inst1.I1.23"],
          ["self.b.15","Mux2xUInt32_inst1.I1.24"],
          ["self.b.15","Mux2xUInt32_inst1.I1.25"],
          ["self.b.15","Mux2xUInt32_inst1.I1.26"],
          ["self.b.15","Mux2xUInt32_inst1.I1.27"],
          ["self.b.15","Mux2xUInt32_inst1.I1.28"],
          ["self.b.15","Mux2xUInt32_inst1.I1.29"],
          ["self.b.15","Mux2xUInt32_inst1.I1.30"],
          ["self.b.15","Mux2xUInt32_inst1.I1.31"],
          ["magma_Bits_32_mul_inst0.in1","Mux2xUInt32_inst1.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt32_inst1.S"],
          ["magma_Bits_16_lshr_inst2.in1.10","bit_const_0_None.out"],
          ["magma_Bits_16_lshr_inst2.in1.11","bit_const_0_None.out"],
          ["magma_Bits_16_lshr_inst2.in1.12","bit_const_0_None.out"],
          ["magma_Bits_16_lshr_inst2.in1.13","bit_const_0_None.out"],
          ["magma_Bits_16_lshr_inst2.in1.14","bit_const_0_None.out"],
          ["magma_Bits_16_lshr_inst2.in1.15","bit_const_0_None.out"],
          ["magma_Bits_16_lshr_inst2.in1.9","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst4.in0.10","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst4.in0.11","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst4.in0.12","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst4.in0.13","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst4.in0.14","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst4.in0.15","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst4.in0.8","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst4.in0.9","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst5.in0.10","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst5.in0.11","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst5.in0.12","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst5.in0.13","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst5.in0.14","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst5.in0.15","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst5.in0.8","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst5.in0.9","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst6.in1.10","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst6.in1.11","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst6.in1.12","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst6.in1.13","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst6.in1.14","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst6.in1.15","bit_const_0_None.out"],
          ["magma_Bits_16_shl_inst6.in1.9","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst0.in0.16","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst0.in1.16","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.10","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.11","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.12","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.13","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.14","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.15","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.16","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.1","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.2","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.3","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.4","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.5","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.6","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.7","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.8","bit_const_0_None.out"],
          ["magma_Bits_17_add_inst1.in1.9","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in0.16","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in0.17","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in0.18","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in0.19","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in0.20","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in0.21","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in0.22","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.10","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.11","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.12","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.13","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.14","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.15","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.16","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.17","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.18","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.19","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.20","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.21","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.22","bit_const_0_None.out"],
          ["magma_Bits_23_shl_inst0.in1.9","bit_const_0_None.out"],
          ["magma_Bits_9_add_inst0.in0.8","bit_const_0_None.out"],
          ["magma_Bits_9_sub_inst0.in0.8","bit_const_0_None.out"],
          ["magma_Bits_9_sub_inst1.in0.8","bit_const_0_None.out"],
          ["magma_Bits_9_sub_inst2.in0.8","bit_const_0_None.out"],
          ["magma_Bit_xor_inst0.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst1.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst10.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst11.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst12.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst13.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst14.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst15.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst16.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst17.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst18.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst19.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst2.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst20.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst21.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst22.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst23.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst24.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst3.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst4.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst5.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst6.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst7.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst8.in1","bit_const_1_None.out"],
          ["magma_Bit_xor_inst9.in1","bit_const_1_None.out"],
          ["magma_Bits_16_eq_inst2.in0","const_0_16.out"],
          ["magma_Bits_16_sge_inst1.in1","const_0_16.out"],
          ["magma_Bits_16_sge_inst2.in1","const_0_16.out"],
          ["magma_Bits_7_eq_inst0.in1","const_0_7.out"],
          ["magma_Bits_7_eq_inst1.in1","const_0_7.out"],
          ["magma_Bits_7_eq_inst2.in1","const_0_7.out"],
          ["magma_Bits_8_eq_inst31.in1","const_0_8.out"],
          ["magma_Bits_8_eq_inst41.in1","const_0_8.out"],
          ["magma_Bits_9_slt_inst0.in1","const_0_9.out"],
          ["magma_Bits_9_slt_inst1.in1","const_0_9.out"],
          ["magma_Bits_9_slt_inst2.in1","const_0_9.out"],
          ["magma_Bits_8_eq_inst30.in1","const_11_8.out"],
          ["magma_Bits_16_add_inst0.in1","const_127_16.out"],
          ["magma_Bits_16_and_inst11.in1","const_127_16.out"],
          ["magma_Bits_16_and_inst13.in1","const_127_16.out"],
          ["magma_Bits_16_and_inst14.in1","const_127_16.out"],
          ["magma_Bits_16_and_inst4.in1","const_127_16.out"],
          ["magma_Bits_16_and_inst6.in1","const_127_16.out"],
          ["magma_Bits_16_and_inst9.in1","const_127_16.out"],
          ["magma_Bits_8_add_inst1.in1","const_127_8.out"],
          ["magma_Bits_9_sub_inst0.in1","const_127_9.out"],
          ["magma_Bits_9_sub_inst1.in1","const_127_9.out"],
          ["magma_Bits_9_sub_inst2.in1","const_127_9.out"],
          ["magma_Bits_16_or_inst8.in1","const_128_16.out"],
          ["magma_Bits_16_or_inst9.in1","const_128_16.out"],
          ["magma_Bits_8_eq_inst29.in1","const_12_8.out"],
          ["magma_Bits_8_eq_inst28.in1","const_13_8.out"],
          ["magma_Bits_8_ugt_inst0.in1","const_142_8.out"],
          ["magma_Bits_8_eq_inst14.in1","const_146_8.out"],
          ["magma_Bits_8_eq_inst13.in1","const_147_8.out"],
          ["magma_Bits_8_eq_inst12.in1","const_148_8.out"],
          ["magma_Bits_8_eq_inst11.in1","const_149_8.out"],
          ["magma_Bits_8_eq_inst2.in1","const_149_8.out"],
          ["magma_Bits_8_eq_inst10.in1","const_150_8.out"],
          ["magma_Bits_8_eq_inst9.in1","const_151_8.out"],
          ["magma_Bits_8_eq_inst3.in1","const_152_8.out"],
          ["magma_Bits_16_shl_inst3.in1","const_15_16.out"],
          ["magma_Bits_16_sub_inst1.in0","const_15_16.out"],
          ["magma_Bits_8_eq_inst20.in1","const_15_8.out"],
          ["magma_Bits_8_eq_inst19.in1","const_17_8.out"],
          ["magma_Bits_8_eq_inst22.in1","const_18_8.out"],
          ["magma_Bits_8_eq_inst23.in1","const_19_8.out"],
          ["magma_Bits_1_eq_inst0.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst1.in1","const_1_1.out"],
          ["magma_Bits_16_shl_inst3.in0","const_1_16.out"],
          ["magma_Bits_8_eq_inst32.in1","const_1_8.out"],
          ["magma_Bits_8_eq_inst4.in1","const_1_8.out"],
          ["magma_Bits_8_eq_inst8.in1","const_1_8.out"],
          ["magma_Bits_8_eq_inst21.in1","const_20_8.out"],
          ["magma_Bits_8_eq_inst16.in1","const_22_8.out"],
          ["magma_Bits_8_eq_inst38.in1","const_22_8.out"],
          ["magma_Bits_8_eq_inst17.in1","const_23_8.out"],
          ["magma_Bits_8_eq_inst35.in1","const_23_8.out"],
          ["magma_Bits_8_eq_inst37.in1","const_23_8.out"],
          ["magma_Bits_8_eq_inst18.in1","const_24_8.out"],
          ["magma_Bits_8_eq_inst36.in1","const_24_8.out"],
          ["magma_Bits_8_eq_inst40.in1","const_24_8.out"],
          ["magma_Bits_8_eq_inst42.in1","const_24_8.out"],
          ["magma_Bits_8_eq_inst0.in1","const_255_8.out"],
          ["magma_Bits_8_eq_inst1.in1","const_255_8.out"],
          ["magma_Bits_9_ugt_inst0.in1","const_255_9.out"],
          ["magma_Bits_8_eq_inst15.in1","const_25_8.out"],
          ["magma_Bits_8_eq_inst39.in1","const_25_8.out"],
          ["magma_Bits_8_eq_inst33.in1","const_2_8.out"],
          ["magma_Bits_8_eq_inst6.in1","const_2_8.out"],
          ["magma_Bits_16_and_inst2.in1","const_32640_16.out"],
          ["magma_Bits_16_and_inst0.in1","const_32768_16.out"],
          ["magma_Bits_16_and_inst10.in1","const_32768_16.out"],
          ["magma_Bits_16_and_inst12.in1","const_32768_16.out"],
          ["magma_Bits_16_and_inst5.in1","const_32768_16.out"],
          ["magma_Bits_16_and_inst7.in1","const_32768_16.out"],
          ["magma_Bits_16_and_inst8.in1","const_32768_16.out"],
          ["magma_Bits_16_eq_inst0.in1","const_32768_16.out"],
          ["magma_Bits_16_eq_inst1.in1","const_32768_16.out"],
          ["magma_Bits_8_eq_inst25.in1","const_3_8.out"],
          ["magma_Bits_8_eq_inst27.in1","const_4_8.out"],
          ["magma_Bits_8_eq_inst26.in1","const_5_8.out"],
          ["magma_Bits_8_eq_inst34.in1","const_6_8.out"],
          ["magma_Bits_8_eq_inst5.in1","const_6_8.out"],
          ["magma_Bits_8_eq_inst7.in1","const_6_8.out"],
          ["magma_Bits_16_shl_inst1.in1","const_7_16.out"],
          ["magma_Bits_16_shl_inst4.in1","const_7_16.out"],
          ["magma_Bits_16_shl_inst5.in1","const_7_16.out"],
          ["magma_Bits_16_sub_inst0.in0","const_7_16.out"],
          ["magma_Bits_23_lshr_inst0.in1","const_7_23.out"],
          ["magma_Bits_16_lshr_inst1.in1","const_8_16.out"],
          ["magma_Bits_8_eq_inst24.in1","const_8_8.out"],
          ["self.a","magma_BFloat_16_add_inst0.in0"],
          ["self.a","magma_BFloat_16_mul_inst0.in0"],
          ["magma_Bits_8_eq_inst0.out","magma_Bit_and_inst0.in0"],
          ["magma_Bits_7_eq_inst0.out","magma_Bit_and_inst0.in1"],
          ["magma_Bit_and_inst7.in0","magma_Bit_and_inst0.out"],
          ["magma_Bits_8_eq_inst1.out","magma_Bit_and_inst1.in0"],
          ["magma_Bits_7_eq_inst1.out","magma_Bit_and_inst1.in1"],
          ["magma_Bit_and_inst7.in1","magma_Bit_and_inst1.out"],
          ["self.a.15","magma_Bit_and_inst2.in0"],
          ["magma_Bit_and_inst3.in0","magma_Bit_and_inst2.out"],
          ["magma_Bit_not_inst25.out","magma_Bit_and_inst3.in1"],
          ["magma_Bit_or_inst7.in0","magma_Bit_and_inst3.out"],
          ["magma_Bit_not_inst26.out","magma_Bit_and_inst4.in0"],
          ["magma_Bit_not_inst27.out","magma_Bit_and_inst4.in1"],
          ["magma_Bit_and_inst5.in0","magma_Bit_and_inst4.out"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_and_inst5.in1"],
          ["magma_Bit_or_inst7.in1","magma_Bit_and_inst5.out"],
          ["magma_Bits_8_eq_inst41.out","magma_Bit_and_inst6.in0"],
          ["magma_Bits_7_eq_inst2.out","magma_Bit_and_inst6.in1"],
          ["magma_Bit_and_inst8.in0","magma_Bit_and_inst7.out"],
          ["magma_Bit_not_inst28.out","magma_Bit_and_inst8.in1"],
          ["magma_Bit_xor_inst0.out","magma_Bit_not_inst0.in"],
          ["magma_Bit_xor_inst1.out","magma_Bit_not_inst1.in"],
          ["magma_Bit_xor_inst10.out","magma_Bit_not_inst10.in"],
          ["magma_Bit_xor_inst11.out","magma_Bit_not_inst11.in"],
          ["magma_Bit_xor_inst12.out","magma_Bit_not_inst12.in"],
          ["magma_Bit_xor_inst13.out","magma_Bit_not_inst13.in"],
          ["magma_Bit_xor_inst14.out","magma_Bit_not_inst14.in"],
          ["magma_Bit_xor_inst15.out","magma_Bit_not_inst15.in"],
          ["magma_Bit_xor_inst16.out","magma_Bit_not_inst16.in"],
          ["magma_Bit_xor_inst17.out","magma_Bit_not_inst17.in"],
          ["magma_Bit_xor_inst18.out","magma_Bit_not_inst18.in"],
          ["magma_Bit_xor_inst19.out","magma_Bit_not_inst19.in"],
          ["magma_Bit_xor_inst2.out","magma_Bit_not_inst2.in"],
          ["magma_Bit_xor_inst20.out","magma_Bit_not_inst20.in"],
          ["magma_Bit_xor_inst21.out","magma_Bit_not_inst21.in"],
          ["magma_Bit_xor_inst22.out","magma_Bit_not_inst22.in"],
          ["magma_Bit_xor_inst23.out","magma_Bit_not_inst23.in"],
          ["magma_Bit_xor_inst24.out","magma_Bit_not_inst24.in"],
          ["magma_Bits_17_add_inst1.out.15","magma_Bit_not_inst25.in"],
          ["self.a.15","magma_Bit_not_inst26.in"],
          ["magma_Bit_xor_inst25.out","magma_Bit_not_inst28.in"],
          ["magma_Bit_xor_inst3.out","magma_Bit_not_inst3.in"],
          ["magma_Bit_xor_inst4.out","magma_Bit_not_inst4.in"],
          ["magma_Bit_xor_inst5.out","magma_Bit_not_inst5.in"],
          ["magma_Bit_xor_inst6.out","magma_Bit_not_inst6.in"],
          ["magma_Bit_xor_inst7.out","magma_Bit_not_inst7.in"],
          ["magma_Bit_xor_inst8.out","magma_Bit_not_inst8.in"],
          ["magma_Bit_xor_inst9.out","magma_Bit_not_inst9.in"],
          ["magma_Bits_8_eq_inst4.out","magma_Bit_or_inst0.in0"],
          ["magma_Bits_8_eq_inst5.out","magma_Bit_or_inst0.in1"],
          ["magma_Bits_8_eq_inst6.out","magma_Bit_or_inst1.in0"],
          ["magma_Bits_8_eq_inst7.out","magma_Bit_or_inst1.in1"],
          ["magma_Bit_or_inst9.out","magma_Bit_or_inst10.in0"],
          ["magma_Bits_8_eq_inst39.out","magma_Bit_or_inst10.in1"],
          ["magma_Bit_or_inst11.in0","magma_Bit_or_inst10.out"],
          ["magma_Bits_8_eq_inst40.out","magma_Bit_or_inst11.in1"],
          ["magma_Bits_8_eq_inst16.out","magma_Bit_or_inst2.in0"],
          ["magma_Bits_8_eq_inst17.out","magma_Bit_or_inst2.in1"],
          ["magma_Bit_or_inst3.in0","magma_Bit_or_inst2.out"],
          ["magma_Bits_8_eq_inst18.out","magma_Bit_or_inst3.in1"],
          ["magma_Bits_8_eq_inst31.out","magma_Bit_or_inst4.in0"],
          ["magma_Bits_8_eq_inst32.out","magma_Bit_or_inst4.in1"],
          ["magma_Bit_or_inst5.in0","magma_Bit_or_inst4.out"],
          ["magma_Bits_8_eq_inst33.out","magma_Bit_or_inst5.in1"],
          ["magma_Bit_or_inst6.in0","magma_Bit_or_inst5.out"],
          ["magma_Bits_8_eq_inst34.out","magma_Bit_or_inst6.in1"],
          ["magma_Bits_8_eq_inst35.out","magma_Bit_or_inst8.in0"],
          ["magma_Bits_8_eq_inst36.out","magma_Bit_or_inst8.in1"],
          ["magma_Bits_8_eq_inst37.out","magma_Bit_or_inst9.in0"],
          ["magma_Bits_8_eq_inst38.out","magma_Bit_or_inst9.in1"],
          ["self.a.15","magma_Bit_xor_inst25.in0"],
          ["self.b.15","magma_Bit_xor_inst25.in1"],
          ["magma_Bits_16_shl_inst1.in0","magma_Bits_16_add_inst0.out"],
          ["self.a","magma_Bits_16_and_inst0.in0"],
          ["magma_Bits_16_shl_inst0.out","magma_Bits_16_and_inst1.in0"],
          ["self.a","magma_Bits_16_and_inst10.in0"],
          ["magma_Bits_16_eq_inst0.in0","magma_Bits_16_and_inst10.out"],
          ["self.a","magma_Bits_16_and_inst11.in0"],
          ["magma_Bits_16_or_inst8.in0","magma_Bits_16_and_inst11.out"],
          ["self.a","magma_Bits_16_and_inst12.in0"],
          ["magma_Bits_16_eq_inst1.in0","magma_Bits_16_and_inst12.out"],
          ["self.a","magma_Bits_16_and_inst13.in0"],
          ["magma_Bits_16_or_inst9.in0","magma_Bits_16_and_inst13.out"],
          ["magma_Bits_16_neg_inst3.in","magma_Bits_16_and_inst14.out"],
          ["magma_Bits_16_shl_inst1.out","magma_Bits_16_and_inst2.in0"],
          ["magma_Bits_16_or_inst0.in1","magma_Bits_16_and_inst2.out"],
          ["self.a","magma_Bits_16_and_inst3.in0"],
          ["self.a","magma_Bits_16_and_inst4.in0"],
          ["self.a","magma_Bits_16_and_inst5.in0"],
          ["magma_Bits_16_or_inst3.in0","magma_Bits_16_and_inst5.out"],
          ["self.a","magma_Bits_16_and_inst6.in0"],
          ["magma_Bits_16_or_inst4.in1","magma_Bits_16_and_inst6.out"],
          ["self.a","magma_Bits_16_and_inst7.in0"],
          ["magma_Bits_16_or_inst5.in0","magma_Bits_16_and_inst7.out"],
          ["magma_Bits_16_or_inst5.in1","magma_Bits_16_and_inst8.out"],
          ["self.a","magma_Bits_16_and_inst9.in0"],
          ["magma_Bits_16_or_inst7.in1","magma_Bits_16_and_inst9.out"],
          ["self.a","magma_Bits_16_ashr_inst0.in0"],
          ["self.b","magma_Bits_16_ashr_inst0.in1"],
          ["self.a","magma_Bits_16_lshr_inst0.in0"],
          ["self.b","magma_Bits_16_lshr_inst0.in1"],
          ["magma_Bits_16_or_inst9.out","magma_Bits_16_lshr_inst2.in0"],
          ["magma_Bits_9_neg_inst1.out.0:9","magma_Bits_16_lshr_inst2.in1.0:9"],
          ["self.a","magma_Bits_16_neg_inst0.in"],
          ["self.a","magma_Bits_16_neg_inst1.in"],
          ["magma_Bits_23_lshr_inst0.out.0:16","magma_Bits_16_neg_inst2.in.0:16"],
          ["self.b","magma_Bits_16_not_inst0.in"],
          ["magma_Bits_16_or_inst1.in0","magma_Bits_16_or_inst0.out"],
          ["self.a","magma_Bits_16_or_inst2.in0"],
          ["magma_Bits_16_shl_inst4.out","magma_Bits_16_or_inst3.in1"],
          ["magma_Bits_16_or_inst4.in0","magma_Bits_16_or_inst3.out"],
          ["magma_Bits_16_or_inst6.in0","magma_Bits_16_or_inst5.out"],
          ["magma_Bits_16_shl_inst5.out","magma_Bits_16_or_inst6.in1"],
          ["magma_Bits_16_or_inst7.in0","magma_Bits_16_or_inst6.out"],
          ["magma_Bits_23_shl_inst0.in0.0:16","magma_Bits_16_or_inst8.out.0:16"],
          ["magma_Bits_16_shl_inst6.in0","magma_Bits_16_or_inst9.out"],
          ["self.a","magma_Bits_16_sge_inst0.in0"],
          ["self.b","magma_Bits_16_sge_inst0.in1"],
          ["self.a","magma_Bits_16_sge_inst1.in0"],
          ["self.a","magma_Bits_16_shl_inst2.in0"],
          ["magma_Bits_16_xor_inst1.in0","magma_Bits_16_shl_inst3.out"],
          ["magma_Bits_8_add_inst0.out.0:8","magma_Bits_16_shl_inst4.in0.0:8"],
          ["magma_Bits_8_add_inst1.out.0:8","magma_Bits_16_shl_inst5.in0.0:8"],
          ["magma_Bits_9_sub_inst2.out.0:9","magma_Bits_16_shl_inst6.in1.0:9"],
          ["self.a","magma_Bits_16_sle_inst0.in0"],
          ["self.b","magma_Bits_16_sle_inst0.in1"],
          ["self.a","magma_Bits_16_uge_inst0.in0"],
          ["self.b","magma_Bits_16_uge_inst0.in1"],
          ["self.a","magma_Bits_16_ule_inst0.in0"],
          ["self.b","magma_Bits_16_ule_inst0.in1"],
          ["self.a","magma_Bits_16_xor_inst0.in0"],
          ["self.a.0:16","magma_Bits_17_add_inst0.in0.0:16"],
          ["magma_Bits_17_add_inst1.in0","magma_Bits_17_add_inst0.out"],
          ["self.signed_","magma_Bits_1_eq_inst0.in0"],
          ["self.signed_","magma_Bits_1_eq_inst1.in0"],
          ["magma_Bits_9_sub_inst1.out.0:9","magma_Bits_23_shl_inst0.in1.0:9"],
          ["self.a.0:7","magma_Bits_7_eq_inst0.in0.0:7"],
          ["self.b.0:7","magma_Bits_7_eq_inst1.in0.0:7"],
          ["self.a.7:15","magma_Bits_8_add_inst0.in0.0:8"],
          ["magma_Bits_8_sub_inst0.out","magma_Bits_8_add_inst1.in0"],
          ["self.a.7:15","magma_Bits_8_eq_inst0.in0.0:8"],
          ["self.b.7:15","magma_Bits_8_eq_inst1.in0.0:8"],
          ["self.alu","magma_Bits_8_eq_inst10.in0"],
          ["self.alu","magma_Bits_8_eq_inst11.in0"],
          ["self.alu","magma_Bits_8_eq_inst12.in0"],
          ["self.alu","magma_Bits_8_eq_inst13.in0"],
          ["self.alu","magma_Bits_8_eq_inst14.in0"],
          ["self.alu","magma_Bits_8_eq_inst15.in0"],
          ["self.alu","magma_Bits_8_eq_inst16.in0"],
          ["self.alu","magma_Bits_8_eq_inst17.in0"],
          ["self.alu","magma_Bits_8_eq_inst18.in0"],
          ["self.alu","magma_Bits_8_eq_inst19.in0"],
          ["self.alu","magma_Bits_8_eq_inst2.in0"],
          ["self.alu","magma_Bits_8_eq_inst20.in0"],
          ["self.alu","magma_Bits_8_eq_inst21.in0"],
          ["self.alu","magma_Bits_8_eq_inst22.in0"],
          ["self.alu","magma_Bits_8_eq_inst23.in0"],
          ["self.alu","magma_Bits_8_eq_inst24.in0"],
          ["self.alu","magma_Bits_8_eq_inst25.in0"],
          ["self.alu","magma_Bits_8_eq_inst26.in0"],
          ["self.alu","magma_Bits_8_eq_inst27.in0"],
          ["self.alu","magma_Bits_8_eq_inst28.in0"],
          ["self.alu","magma_Bits_8_eq_inst29.in0"],
          ["self.alu","magma_Bits_8_eq_inst3.in0"],
          ["self.alu","magma_Bits_8_eq_inst30.in0"],
          ["self.alu","magma_Bits_8_eq_inst31.in0"],
          ["self.alu","magma_Bits_8_eq_inst32.in0"],
          ["self.alu","magma_Bits_8_eq_inst33.in0"],
          ["self.alu","magma_Bits_8_eq_inst34.in0"],
          ["self.alu","magma_Bits_8_eq_inst35.in0"],
          ["self.alu","magma_Bits_8_eq_inst36.in0"],
          ["self.alu","magma_Bits_8_eq_inst37.in0"],
          ["self.alu","magma_Bits_8_eq_inst38.in0"],
          ["self.alu","magma_Bits_8_eq_inst39.in0"],
          ["self.alu","magma_Bits_8_eq_inst4.in0"],
          ["self.alu","magma_Bits_8_eq_inst40.in0"],
          ["self.alu","magma_Bits_8_eq_inst42.in0"],
          ["self.alu","magma_Bits_8_eq_inst5.in0"],
          ["self.alu","magma_Bits_8_eq_inst6.in0"],
          ["self.alu","magma_Bits_8_eq_inst7.in0"],
          ["self.alu","magma_Bits_8_eq_inst8.in0"],
          ["self.alu","magma_Bits_8_eq_inst9.in0"],
          ["self.a.7:15","magma_Bits_8_sub_inst0.in0.0:8"],
          ["self.a.7:15","magma_Bits_8_ugt_inst0.in0.0:8"],
          ["self.a.7:15","magma_Bits_9_add_inst0.in0.0:8"],
          ["magma_Bits_9_ugt_inst0.in0","magma_Bits_9_add_inst0.out"],
          ["magma_Bits_9_sub_inst0.out","magma_Bits_9_neg_inst0.in"],
          ["magma_Bits_9_sub_inst2.out","magma_Bits_9_neg_inst1.in"],
          ["magma_Bits_9_sub_inst0.out","magma_Bits_9_slt_inst0.in0"],
          ["magma_Bits_9_sub_inst1.out","magma_Bits_9_slt_inst1.in0"],
          ["magma_Bits_9_sub_inst2.out","magma_Bits_9_slt_inst2.in0"],
          ["self.a.7:15","magma_Bits_9_sub_inst0.in0.0:8"],
          ["self.a.7:15","magma_Bits_9_sub_inst1.in0.0:8"],
          ["self.a.7:15","magma_Bits_9_sub_inst2.in0.0:8"]
        ]
      },
      "Cond":{
        "type":["Record",[
          ["code",["Array",5,"BitIn"]],
          ["alu","BitIn"],
          ["lut","BitIn"],
          ["Z","BitIn"],
          ["N","BitIn"],
          ["C","BitIn"],
          ["V","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "Mux2xBit_inst0":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst1":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst10":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst11":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst12":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst13":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst14":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst15":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst16":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst17":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst18":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst2":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst3":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst4":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst5":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst6":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst7":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst8":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst9":{
            "modref":"global.Mux2xBit"
          },
          "const_0_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h00"]}
          },
          "const_10_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0a"]}
          },
          "const_11_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0b"]}
          },
          "const_12_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0c"]}
          },
          "const_13_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0d"]}
          },
          "const_14_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0e"]}
          },
          "const_15_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0f"]}
          },
          "const_16_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h10"]}
          },
          "const_17_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h11"]}
          },
          "const_18_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h12"]}
          },
          "const_1_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h01"]}
          },
          "const_2_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h02"]}
          },
          "const_3_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h03"]}
          },
          "const_4_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h04"]}
          },
          "const_5_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h05"]}
          },
          "const_6_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h06"]}
          },
          "const_7_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h07"]}
          },
          "const_8_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h08"]}
          },
          "const_9_5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h09"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst2":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst3":{
            "modref":"corebit.and"
          },
          "magma_Bit_not_inst0":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst1":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst10":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst11":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst12":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst2":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst3":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst4":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst5":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst6":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst7":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst8":{
            "modref":"corebit.not"
          },
          "magma_Bit_not_inst9":{
            "modref":"corebit.not"
          },
          "magma_Bit_or_inst0":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst1":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst2":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst3":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst4":{
            "modref":"corebit.or"
          },
          "magma_Bit_or_inst5":{
            "modref":"corebit.or"
          },
          "magma_Bit_xor_inst0":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst1":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst2":{
            "modref":"corebit.xor"
          },
          "magma_Bit_xor_inst3":{
            "modref":"corebit.xor"
          },
          "magma_Bits_5_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst10":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst11":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst12":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst13":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst14":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst15":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst16":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst17":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst18":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst19":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst20":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst4":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst5":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst6":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst7":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst8":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "magma_Bits_5_eq_inst9":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          }
        },
        "connections":[
          ["magma_Bit_and_inst3.out","Mux2xBit_inst0.I0"],
          ["magma_Bit_or_inst5.out","Mux2xBit_inst0.I1"],
          ["Mux2xBit_inst1.I0","Mux2xBit_inst0.O"],
          ["magma_Bits_5_eq_inst0.out","Mux2xBit_inst0.S"],
          ["magma_Bit_and_inst2.out","Mux2xBit_inst1.I1"],
          ["Mux2xBit_inst2.I0","Mux2xBit_inst1.O"],
          ["magma_Bits_5_eq_inst1.out","Mux2xBit_inst1.S"],
          ["Mux2xBit_inst9.O","Mux2xBit_inst10.I0"],
          ["magma_Bit_and_inst0.out","Mux2xBit_inst10.I1"],
          ["Mux2xBit_inst11.I0","Mux2xBit_inst10.O"],
          ["magma_Bits_5_eq_inst10.out","Mux2xBit_inst10.S"],
          ["magma_Bit_not_inst3.out","Mux2xBit_inst11.I1"],
          ["Mux2xBit_inst12.I0","Mux2xBit_inst11.O"],
          ["magma_Bits_5_eq_inst11.out","Mux2xBit_inst11.S"],
          ["self.V","Mux2xBit_inst12.I1"],
          ["Mux2xBit_inst13.I0","Mux2xBit_inst12.O"],
          ["magma_Bits_5_eq_inst12.out","Mux2xBit_inst12.S"],
          ["magma_Bit_not_inst2.out","Mux2xBit_inst13.I1"],
          ["Mux2xBit_inst14.I0","Mux2xBit_inst13.O"],
          ["magma_Bits_5_eq_inst13.out","Mux2xBit_inst13.S"],
          ["self.N","Mux2xBit_inst14.I1"],
          ["Mux2xBit_inst15.I0","Mux2xBit_inst14.O"],
          ["magma_Bits_5_eq_inst14.out","Mux2xBit_inst14.S"],
          ["magma_Bit_not_inst1.out","Mux2xBit_inst15.I1"],
          ["Mux2xBit_inst16.I0","Mux2xBit_inst15.O"],
          ["magma_Bit_or_inst0.out","Mux2xBit_inst15.S"],
          ["self.C","Mux2xBit_inst16.I1"],
          ["Mux2xBit_inst17.I0","Mux2xBit_inst16.O"],
          ["magma_Bit_or_inst1.out","Mux2xBit_inst16.S"],
          ["magma_Bit_not_inst0.out","Mux2xBit_inst17.I1"],
          ["Mux2xBit_inst18.I0","Mux2xBit_inst17.O"],
          ["magma_Bits_5_eq_inst19.out","Mux2xBit_inst17.S"],
          ["self.Z","Mux2xBit_inst18.I1"],
          ["self.O","Mux2xBit_inst18.O"],
          ["magma_Bits_5_eq_inst20.out","Mux2xBit_inst18.S"],
          ["magma_Bit_or_inst4.out","Mux2xBit_inst2.I1"],
          ["Mux2xBit_inst3.I0","Mux2xBit_inst2.O"],
          ["magma_Bits_5_eq_inst2.out","Mux2xBit_inst2.S"],
          ["self.lut","Mux2xBit_inst3.I1"],
          ["Mux2xBit_inst4.I0","Mux2xBit_inst3.O"],
          ["magma_Bits_5_eq_inst3.out","Mux2xBit_inst3.S"],
          ["self.alu","Mux2xBit_inst4.I1"],
          ["Mux2xBit_inst5.I0","Mux2xBit_inst4.O"],
          ["magma_Bits_5_eq_inst4.out","Mux2xBit_inst4.S"],
          ["magma_Bit_or_inst3.out","Mux2xBit_inst5.I1"],
          ["Mux2xBit_inst6.I0","Mux2xBit_inst5.O"],
          ["magma_Bits_5_eq_inst5.out","Mux2xBit_inst5.S"],
          ["magma_Bit_and_inst1.out","Mux2xBit_inst6.I1"],
          ["Mux2xBit_inst7.I0","Mux2xBit_inst6.O"],
          ["magma_Bits_5_eq_inst6.out","Mux2xBit_inst6.S"],
          ["magma_Bit_xor_inst1.out","Mux2xBit_inst7.I1"],
          ["Mux2xBit_inst8.I0","Mux2xBit_inst7.O"],
          ["magma_Bits_5_eq_inst7.out","Mux2xBit_inst7.S"],
          ["magma_Bit_not_inst6.out","Mux2xBit_inst8.I1"],
          ["Mux2xBit_inst9.I0","Mux2xBit_inst8.O"],
          ["magma_Bits_5_eq_inst8.out","Mux2xBit_inst8.S"],
          ["magma_Bit_or_inst2.out","Mux2xBit_inst9.I1"],
          ["magma_Bits_5_eq_inst9.out","Mux2xBit_inst9.S"],
          ["magma_Bits_5_eq_inst20.in1","const_0_5.out"],
          ["magma_Bits_5_eq_inst8.in1","const_10_5.out"],
          ["magma_Bits_5_eq_inst7.in1","const_11_5.out"],
          ["magma_Bits_5_eq_inst6.in1","const_12_5.out"],
          ["magma_Bits_5_eq_inst5.in1","const_13_5.out"],
          ["magma_Bits_5_eq_inst3.in1","const_14_5.out"],
          ["magma_Bits_5_eq_inst4.in1","const_15_5.out"],
          ["magma_Bits_5_eq_inst2.in1","const_16_5.out"],
          ["magma_Bits_5_eq_inst1.in1","const_17_5.out"],
          ["magma_Bits_5_eq_inst0.in1","const_18_5.out"],
          ["magma_Bits_5_eq_inst19.in1","const_1_5.out"],
          ["magma_Bits_5_eq_inst17.in1","const_2_5.out"],
          ["magma_Bits_5_eq_inst18.in1","const_2_5.out"],
          ["magma_Bits_5_eq_inst15.in1","const_3_5.out"],
          ["magma_Bits_5_eq_inst16.in1","const_3_5.out"],
          ["magma_Bits_5_eq_inst14.in1","const_4_5.out"],
          ["magma_Bits_5_eq_inst13.in1","const_5_5.out"],
          ["magma_Bits_5_eq_inst12.in1","const_6_5.out"],
          ["magma_Bits_5_eq_inst11.in1","const_7_5.out"],
          ["magma_Bits_5_eq_inst10.in1","const_8_5.out"],
          ["magma_Bits_5_eq_inst9.in1","const_9_5.out"],
          ["self.C","magma_Bit_and_inst0.in0"],
          ["magma_Bit_not_inst4.out","magma_Bit_and_inst0.in1"],
          ["magma_Bit_not_inst7.out","magma_Bit_and_inst1.in0"],
          ["magma_Bit_not_inst8.out","magma_Bit_and_inst1.in1"],
          ["magma_Bit_not_inst10.out","magma_Bit_and_inst2.in0"],
          ["magma_Bit_not_inst11.out","magma_Bit_and_inst2.in1"],
          ["self.N","magma_Bit_and_inst3.in0"],
          ["magma_Bit_not_inst12.out","magma_Bit_and_inst3.in1"],
          ["self.Z","magma_Bit_not_inst0.in"],
          ["self.C","magma_Bit_not_inst1.in"],
          ["self.N","magma_Bit_not_inst10.in"],
          ["self.Z","magma_Bit_not_inst11.in"],
          ["self.Z","magma_Bit_not_inst12.in"],
          ["self.N","magma_Bit_not_inst2.in"],
          ["self.V","magma_Bit_not_inst3.in"],
          ["self.Z","magma_Bit_not_inst4.in"],
          ["self.C","magma_Bit_not_inst5.in"],
          ["magma_Bit_or_inst2.in0","magma_Bit_not_inst5.out"],
          ["magma_Bit_xor_inst0.out","magma_Bit_not_inst6.in"],
          ["self.Z","magma_Bit_not_inst7.in"],
          ["magma_Bit_xor_inst2.out","magma_Bit_not_inst8.in"],
          ["self.N","magma_Bit_not_inst9.in"],
          ["magma_Bit_or_inst4.in0","magma_Bit_not_inst9.out"],
          ["magma_Bits_5_eq_inst15.out","magma_Bit_or_inst0.in0"],
          ["magma_Bits_5_eq_inst16.out","magma_Bit_or_inst0.in1"],
          ["magma_Bits_5_eq_inst17.out","magma_Bit_or_inst1.in0"],
          ["magma_Bits_5_eq_inst18.out","magma_Bit_or_inst1.in1"],
          ["self.Z","magma_Bit_or_inst2.in1"],
          ["self.Z","magma_Bit_or_inst3.in0"],
          ["magma_Bit_xor_inst3.out","magma_Bit_or_inst3.in1"],
          ["self.Z","magma_Bit_or_inst4.in1"],
          ["self.N","magma_Bit_or_inst5.in0"],
          ["self.Z","magma_Bit_or_inst5.in1"],
          ["self.N","magma_Bit_xor_inst0.in0"],
          ["self.V","magma_Bit_xor_inst0.in1"],
          ["self.N","magma_Bit_xor_inst1.in0"],
          ["self.V","magma_Bit_xor_inst1.in1"],
          ["self.N","magma_Bit_xor_inst2.in0"],
          ["self.V","magma_Bit_xor_inst2.in1"],
          ["self.N","magma_Bit_xor_inst3.in0"],
          ["self.V","magma_Bit_xor_inst3.in1"],
          ["self.code","magma_Bits_5_eq_inst0.in0"],
          ["self.code","magma_Bits_5_eq_inst1.in0"],
          ["self.code","magma_Bits_5_eq_inst10.in0"],
          ["self.code","magma_Bits_5_eq_inst11.in0"],
          ["self.code","magma_Bits_5_eq_inst12.in0"],
          ["self.code","magma_Bits_5_eq_inst13.in0"],
          ["self.code","magma_Bits_5_eq_inst14.in0"],
          ["self.code","magma_Bits_5_eq_inst15.in0"],
          ["self.code","magma_Bits_5_eq_inst16.in0"],
          ["self.code","magma_Bits_5_eq_inst17.in0"],
          ["self.code","magma_Bits_5_eq_inst18.in0"],
          ["self.code","magma_Bits_5_eq_inst19.in0"],
          ["self.code","magma_Bits_5_eq_inst2.in0"],
          ["self.code","magma_Bits_5_eq_inst20.in0"],
          ["self.code","magma_Bits_5_eq_inst3.in0"],
          ["self.code","magma_Bits_5_eq_inst4.in0"],
          ["self.code","magma_Bits_5_eq_inst5.in0"],
          ["self.code","magma_Bits_5_eq_inst6.in0"],
          ["self.code","magma_Bits_5_eq_inst7.in0"],
          ["self.code","magma_Bits_5_eq_inst8.in0"],
          ["self.code","magma_Bits_5_eq_inst9.in0"]
        ]
      },
      "LUT":{
        "type":["Record",[
          ["lut",["Array",8,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_1_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h01"]}
          },
          "magma_Bits_8_and_inst0":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",8]}
          },
          "magma_Bits_8_lshr_inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["magma_Bits_8_lshr_inst0.in1.3","bit_const_0_None.out"],
          ["magma_Bits_8_lshr_inst0.in1.4","bit_const_0_None.out"],
          ["magma_Bits_8_lshr_inst0.in1.5","bit_const_0_None.out"],
          ["magma_Bits_8_lshr_inst0.in1.6","bit_const_0_None.out"],
          ["magma_Bits_8_lshr_inst0.in1.7","bit_const_0_None.out"],
          ["magma_Bits_8_and_inst0.in1","const_1_8.out"],
          ["magma_Bits_8_lshr_inst0.out","magma_Bits_8_and_inst0.in0"],
          ["self.O","magma_Bits_8_and_inst0.out.0"],
          ["self.lut","magma_Bits_8_lshr_inst0.in0"],
          ["self.bit0","magma_Bits_8_lshr_inst0.in1.0"],
          ["self.bit1","magma_Bits_8_lshr_inst0.in1.1"],
          ["self.bit2","magma_Bits_8_lshr_inst0.in1.2"]
        ]
      },
      "Mux2xBit":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1.0"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out.0"]
        ]
      },
      "Mux2xBits1":{
        "type":["Record",[
          ["I0",["Array",1,"BitIn"]],
          ["I1",["Array",1,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",1,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x1_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x1_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x1_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x1_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x1_inst0.out"]
        ]
      },
      "Mux2xBits16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xBits23":{
        "type":["Record",[
          ["I0",["Array",23,"BitIn"]],
          ["I1",["Array",23,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",23,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x23_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",23]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x23_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x23_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x23_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x23_inst0.out"]
        ]
      },
      "Mux2xBits32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "Mux2xBits8":{
        "type":["Record",[
          ["I0",["Array",8,"BitIn"]],
          ["I1",["Array",8,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",8,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x8_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",8]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x8_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x8_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x8_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x8_inst0.out"]
        ]
      },
      "Mux2xSInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xSInt9":{
        "type":["Record",[
          ["I0",["Array",9,"BitIn"]],
          ["I1",["Array",9,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",9,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x9_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",9]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x9_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x9_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x9_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x9_inst0.out"]
        ]
      },
      "Mux2xUInt32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",67,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2",["Array",32,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "ALU_inst0":{
            "modref":"global.ALU"
          },
          "Cond_inst0":{
            "modref":"global.Cond"
          },
          "LUT_inst0":{
            "modref":"global.LUT"
          },
          "Mux2xBits1_inst0":{
            "modref":"global.Mux2xBits1"
          },
          "Mux2xBits1_inst1":{
            "modref":"global.Mux2xBits1"
          },
          "Mux2xBits1_inst2":{
            "modref":"global.Mux2xBits1"
          },
          "Mux2xBits32_inst0":{
            "modref":"global.Mux2xBits32"
          },
          "RegisterMode_inst0":{
            "modref":"global.RegisterMode"
          },
          "RegisterMode_inst1":{
            "modref":"global.RegisterMode"
          },
          "RegisterMode_inst2":{
            "modref":"global.RegisterMode_unq1"
          },
          "RegisterMode_inst3":{
            "modref":"global.RegisterMode_unq1"
          },
          "RegisterMode_inst4":{
            "modref":"global.RegisterMode_unq1"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "const_3_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h3"]}
          },
          "const_4_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",3]},
            "modargs":{"value":[["BitVector",3],"3'h4"]}
          },
          "magma_Bit_and_inst0":{
            "modref":"corebit.and"
          },
          "magma_Bit_and_inst1":{
            "modref":"corebit.and"
          },
          "magma_Bits_3_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",3]}
          },
          "magma_Bits_3_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",3]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","ALU_inst0.ASYNCRESET"],
          ["self.CLK","ALU_inst0.CLK"],
          ["self.O0","ALU_inst0.O0"],
          ["Cond_inst0.alu","ALU_inst0.O1"],
          ["Cond_inst0.Z","ALU_inst0.O2"],
          ["Cond_inst0.N","ALU_inst0.O3"],
          ["Cond_inst0.C","ALU_inst0.O4"],
          ["Cond_inst0.V","ALU_inst0.O5"],
          ["RegisterMode_inst0.O0","ALU_inst0.a"],
          ["self.inst.0:8","ALU_inst0.alu.0:8"],
          ["RegisterMode_inst1.O0","ALU_inst0.b"],
          ["RegisterMode_inst2.O0","ALU_inst0.d"],
          ["self.inst.8","ALU_inst0.signed_.0"],
          ["self.ASYNCRESET","Cond_inst0.ASYNCRESET"],
          ["self.CLK","Cond_inst0.CLK"],
          ["self.O1","Cond_inst0.O"],
          ["self.inst.17:22","Cond_inst0.code.0:5"],
          ["LUT_inst0.O","Cond_inst0.lut"],
          ["self.ASYNCRESET","LUT_inst0.ASYNCRESET"],
          ["self.CLK","LUT_inst0.CLK"],
          ["RegisterMode_inst2.O0","LUT_inst0.bit0"],
          ["RegisterMode_inst3.O0","LUT_inst0.bit1"],
          ["RegisterMode_inst4.O0","LUT_inst0.bit2"],
          ["self.inst.9:17","LUT_inst0.lut.0:8"],
          ["const_0_1.out","Mux2xBits1_inst0.I0"],
          ["const_1_1.out","Mux2xBits1_inst0.I1"],
          ["Mux2xBits32_inst0.I1.0","Mux2xBits1_inst0.O.0"],
          ["RegisterMode_inst2.O1","Mux2xBits1_inst0.S"],
          ["const_0_1.out","Mux2xBits1_inst1.I0"],
          ["const_1_1.out","Mux2xBits1_inst1.I1"],
          ["Mux2xBits32_inst0.I1.1","Mux2xBits1_inst1.O.0"],
          ["RegisterMode_inst3.O1","Mux2xBits1_inst1.S"],
          ["const_0_1.out","Mux2xBits1_inst2.I0"],
          ["const_1_1.out","Mux2xBits1_inst2.I1"],
          ["Mux2xBits32_inst0.I1.2","Mux2xBits1_inst2.O.0"],
          ["RegisterMode_inst4.O1","Mux2xBits1_inst2.S"],
          ["RegisterMode_inst0.O1.0:16","Mux2xBits32_inst0.I0.0:16"],
          ["RegisterMode_inst1.O1.0:16","Mux2xBits32_inst0.I0.16:32"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.10"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.11"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.12"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.13"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.14"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.15"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.16"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.17"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.18"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.19"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.20"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.21"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.22"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.23"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.24"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.25"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.26"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.27"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.28"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.29"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.30"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.31"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.3"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.4"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.5"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.6"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.7"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.8"],
          ["bit_const_0_None.out","Mux2xBits32_inst0.I1.9"],
          ["self.O2","Mux2xBits32_inst0.O"],
          ["magma_Bits_3_eq_inst1.out","Mux2xBits32_inst0.S"],
          ["self.ASYNCRESET","RegisterMode_inst0.ASYNCRESET"],
          ["self.CLK","RegisterMode_inst0.CLK"],
          ["self.clk_en","RegisterMode_inst0.clk_en"],
          ["self.config_data.0:16","RegisterMode_inst0.config_data.0:16"],
          ["magma_Bit_and_inst0.out","RegisterMode_inst0.config_we"],
          ["self.inst.24:40","RegisterMode_inst0.const_.0:16"],
          ["self.inst.22:24","RegisterMode_inst0.mode.0:2"],
          ["self.data0","RegisterMode_inst0.value"],
          ["self.ASYNCRESET","RegisterMode_inst1.ASYNCRESET"],
          ["self.CLK","RegisterMode_inst1.CLK"],
          ["self.clk_en","RegisterMode_inst1.clk_en"],
          ["self.config_data.16:32","RegisterMode_inst1.config_data.0:16"],
          ["magma_Bit_and_inst0.out","RegisterMode_inst1.config_we"],
          ["self.inst.42:58","RegisterMode_inst1.const_.0:16"],
          ["self.inst.40:42","RegisterMode_inst1.mode.0:2"],
          ["self.data1","RegisterMode_inst1.value"],
          ["self.ASYNCRESET","RegisterMode_inst2.ASYNCRESET"],
          ["self.CLK","RegisterMode_inst2.CLK"],
          ["self.clk_en","RegisterMode_inst2.clk_en"],
          ["self.config_data.0","RegisterMode_inst2.config_data"],
          ["magma_Bit_and_inst1.out","RegisterMode_inst2.config_we"],
          ["self.inst.60","RegisterMode_inst2.const_"],
          ["self.inst.58:60","RegisterMode_inst2.mode.0:2"],
          ["self.bit0","RegisterMode_inst2.value"],
          ["self.ASYNCRESET","RegisterMode_inst3.ASYNCRESET"],
          ["self.CLK","RegisterMode_inst3.CLK"],
          ["self.clk_en","RegisterMode_inst3.clk_en"],
          ["self.config_data.1","RegisterMode_inst3.config_data"],
          ["magma_Bit_and_inst1.out","RegisterMode_inst3.config_we"],
          ["self.inst.63","RegisterMode_inst3.const_"],
          ["self.inst.61:63","RegisterMode_inst3.mode.0:2"],
          ["self.bit1","RegisterMode_inst3.value"],
          ["self.ASYNCRESET","RegisterMode_inst4.ASYNCRESET"],
          ["self.CLK","RegisterMode_inst4.CLK"],
          ["self.clk_en","RegisterMode_inst4.clk_en"],
          ["self.config_data.2","RegisterMode_inst4.config_data"],
          ["magma_Bit_and_inst1.out","RegisterMode_inst4.config_we"],
          ["self.inst.66","RegisterMode_inst4.const_"],
          ["self.inst.64:66","RegisterMode_inst4.mode.0:2"],
          ["self.bit2","RegisterMode_inst4.value"],
          ["magma_Bits_3_eq_inst0.in1","const_3_3.out"],
          ["magma_Bits_3_eq_inst1.in1","const_4_3.out"],
          ["magma_Bits_3_eq_inst0.out","magma_Bit_and_inst0.in0"],
          ["self.config_en","magma_Bit_and_inst0.in1"],
          ["magma_Bits_3_eq_inst1.out","magma_Bit_and_inst1.in0"],
          ["self.config_en","magma_Bit_and_inst1.in1"],
          ["self.config_addr.0:3","magma_Bits_3_eq_inst0.in0.0:3"],
          ["self.config_addr.0:3","magma_Bits_3_eq_inst1.in0.0:3"]
        ]
      },
      "Register":{
        "type":["Record",[
          ["value",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xBits16"
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",16]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["reg_PR_inst0.out","enable_mux.I0"],
          ["self.value","enable_mux.I1"],
          ["reg_PR_inst0.in","enable_mux.O"],
          ["self.en","enable_mux.S"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.O","reg_PR_inst0.out"]
        ]
      },
      "RegisterMode":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_",["Array",16,"BitIn"]],
          ["value",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["config_we","BitIn"],
          ["config_data",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "Mux2xBit_inst0":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst1":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBits16_inst0":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst1":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst2":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst3":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst4":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst5":{
            "modref":"global.Mux2xBits16"
          },
          "Register_inst0":{
            "modref":"global.Register"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["bit_const_0_None.out","Mux2xBit_inst0.I0"],
          ["self.clk_en","Mux2xBit_inst0.I1"],
          ["Mux2xBit_inst1.I0","Mux2xBit_inst0.O"],
          ["magma_Bits_2_eq_inst0.out","Mux2xBit_inst0.S"],
          ["bit_const_1_None.out","Mux2xBit_inst1.I1"],
          ["Register_inst0.en","Mux2xBit_inst1.O"],
          ["self.config_we","Mux2xBit_inst1.S"],
          ["self.value","Mux2xBits16_inst0.I0"],
          ["self.value","Mux2xBits16_inst0.I1"],
          ["Mux2xBits16_inst1.I0","Mux2xBits16_inst0.O"],
          ["magma_Bits_2_eq_inst0.out","Mux2xBits16_inst0.S"],
          ["self.config_data","Mux2xBits16_inst1.I1"],
          ["Register_inst0.value","Mux2xBits16_inst1.O"],
          ["self.config_we","Mux2xBits16_inst1.S"],
          ["Register_inst0.O","Mux2xBits16_inst2.I0"],
          ["self.value","Mux2xBits16_inst2.I1"],
          ["Mux2xBits16_inst4.I0","Mux2xBits16_inst2.O"],
          ["magma_Bits_2_eq_inst1.out","Mux2xBits16_inst2.S"],
          ["Register_inst0.O","Mux2xBits16_inst3.I0"],
          ["Register_inst0.O","Mux2xBits16_inst3.I1"],
          ["Mux2xBits16_inst5.I0","Mux2xBits16_inst3.O"],
          ["magma_Bits_2_eq_inst1.out","Mux2xBits16_inst3.S"],
          ["self.const_","Mux2xBits16_inst4.I1"],
          ["self.O0","Mux2xBits16_inst4.O"],
          ["magma_Bits_2_eq_inst2.out","Mux2xBits16_inst4.S"],
          ["Register_inst0.O","Mux2xBits16_inst5.I1"],
          ["self.O1","Mux2xBits16_inst5.O"],
          ["magma_Bits_2_eq_inst2.out","Mux2xBits16_inst5.S"],
          ["self.ASYNCRESET","Register_inst0.ASYNCRESET"],
          ["self.CLK","Register_inst0.CLK"],
          ["magma_Bits_2_eq_inst2.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst1.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst0.in1","const_3_2.out"],
          ["self.mode","magma_Bits_2_eq_inst0.in0"],
          ["self.mode","magma_Bits_2_eq_inst1.in0"],
          ["self.mode","magma_Bits_2_eq_inst2.in0"]
        ]
      },
      "RegisterMode_unq1":{
        "type":["Record",[
          ["mode",["Array",2,"BitIn"]],
          ["const_","BitIn"],
          ["value","BitIn"],
          ["clk_en","BitIn"],
          ["config_we","BitIn"],
          ["config_data","BitIn"],
          ["O0","Bit"],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "Mux2xBit_inst0":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst1":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst2":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst3":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst4":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst5":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst6":{
            "modref":"global.Mux2xBit"
          },
          "Mux2xBit_inst7":{
            "modref":"global.Mux2xBit"
          },
          "Register_inst0":{
            "modref":"global.Register_unq1"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "const_0_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h0"]}
          },
          "const_2_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h2"]}
          },
          "const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "magma_Bits_2_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          },
          "magma_Bits_2_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.value","Mux2xBit_inst0.I0"],
          ["self.value","Mux2xBit_inst0.I1"],
          ["Mux2xBit_inst2.I0","Mux2xBit_inst0.O"],
          ["magma_Bits_2_eq_inst0.out","Mux2xBit_inst0.S"],
          ["bit_const_0_None.out","Mux2xBit_inst1.I0"],
          ["self.clk_en","Mux2xBit_inst1.I1"],
          ["Mux2xBit_inst3.I0","Mux2xBit_inst1.O"],
          ["magma_Bits_2_eq_inst0.out","Mux2xBit_inst1.S"],
          ["self.config_data","Mux2xBit_inst2.I1"],
          ["Register_inst0.value","Mux2xBit_inst2.O"],
          ["self.config_we","Mux2xBit_inst2.S"],
          ["bit_const_1_None.out","Mux2xBit_inst3.I1"],
          ["Register_inst0.en","Mux2xBit_inst3.O"],
          ["self.config_we","Mux2xBit_inst3.S"],
          ["Register_inst0.O","Mux2xBit_inst4.I0"],
          ["self.value","Mux2xBit_inst4.I1"],
          ["Mux2xBit_inst6.I0","Mux2xBit_inst4.O"],
          ["magma_Bits_2_eq_inst1.out","Mux2xBit_inst4.S"],
          ["Register_inst0.O","Mux2xBit_inst5.I0"],
          ["Register_inst0.O","Mux2xBit_inst5.I1"],
          ["Mux2xBit_inst7.I0","Mux2xBit_inst5.O"],
          ["magma_Bits_2_eq_inst1.out","Mux2xBit_inst5.S"],
          ["self.const_","Mux2xBit_inst6.I1"],
          ["self.O0","Mux2xBit_inst6.O"],
          ["magma_Bits_2_eq_inst2.out","Mux2xBit_inst6.S"],
          ["Register_inst0.O","Mux2xBit_inst7.I1"],
          ["self.O1","Mux2xBit_inst7.O"],
          ["magma_Bits_2_eq_inst2.out","Mux2xBit_inst7.S"],
          ["self.ASYNCRESET","Register_inst0.ASYNCRESET"],
          ["self.CLK","Register_inst0.CLK"],
          ["magma_Bits_2_eq_inst2.in1","const_0_2.out"],
          ["magma_Bits_2_eq_inst1.in1","const_2_2.out"],
          ["magma_Bits_2_eq_inst0.in1","const_3_2.out"],
          ["self.mode","magma_Bits_2_eq_inst0.in0"],
          ["self.mode","magma_Bits_2_eq_inst1.in0"],
          ["self.mode","magma_Bits_2_eq_inst2.in0"]
        ]
      },
      "Register_unq1":{
        "type":["Record",[
          ["value","BitIn"],
          ["O","Bit"],
          ["en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "enable_mux":{
            "modref":"global.Mux2xBit"
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",1]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["reg_PR_inst0.out.0","enable_mux.I0"],
          ["self.value","enable_mux.I1"],
          ["reg_PR_inst0.in.0","enable_mux.O"],
          ["self.en","enable_mux.S"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"],
          ["self.O","reg_PR_inst0.out.0"]
        ]
      },
      "WrappedPE":{
        "type":["Record",[
          ["inst",["Array",67,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["config_addr",["Array",8,"BitIn"]],
          ["config_data",["Array",32,"BitIn"]],
          ["config_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2",["Array",32,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "PE_inst0":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["self.ASYNCRESET","PE_inst0.ASYNCRESET"],
          ["self.CLK","PE_inst0.CLK"],
          ["self.O0","PE_inst0.O0"],
          ["self.O1","PE_inst0.O1"],
          ["self.O2","PE_inst0.O2"],
          ["self.bit0","PE_inst0.bit0"],
          ["self.bit1","PE_inst0.bit1"],
          ["self.bit2","PE_inst0.bit2"],
          ["self.clk_en","PE_inst0.clk_en"],
          ["self.config_addr","PE_inst0.config_addr"],
          ["self.config_data","PE_inst0.config_data"],
          ["self.config_en","PE_inst0.config_en"],
          ["self.data0","PE_inst0.data0"],
          ["self.data1","PE_inst0.data1"],
          ["self.inst","PE_inst0.inst"]
        ]
      },
      "add":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_mapped":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_mult_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mult_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_mapped":{
        "type":["Record",[
          ["in0_mult_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mult_stencil.0"]
        ]
      },
      "hcompute_mult_stencil":{
        "type":["Record",[
          ["out_mult_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p2__259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_hw_input_global_wrapper_stencil_1_259_260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_259_260.in1","const_p2__259.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_259_260.in0"],
          ["self.out_mult_stencil","mul_hw_input_global_wrapper_stencil_1_259_260.out"]
        ]
      },
      "hcompute_mult_stencil_mapped":{
        "type":["Record",[
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_mult_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c140522502091536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",67]},
            "modargs":{"value":[["BitVector",67],"67'h00000080000500000"]}
          },
          "c140522502107536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",67]},
            "modargs":{"value":[["BitVector",67],"67'h0000002000088010b"]}
          },
          "i140522513459984_i140522525123728":{
            "modref":"global.WrappedPE"
          },
          "i140522513470864_i140522520551888":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i140522513459984_i140522525123728.inst","c140522502091536.out"],
          ["i140522513470864_i140522520551888.inst","c140522502107536.out"],
          ["i140522513470864_i140522520551888.data0","i140522513459984_i140522525123728.O0"],
          ["self.out_mult_stencil","i140522513470864_i140522520551888.O0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","i140522513470864_i140522520551888.data1"]
        ]
      },
      "mul":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]]
      }
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]],
              ["en","BitIn"]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "enMux":{
                "genref":"coreir.mux",
                "genargs":{"width":["Int",16]}
              },
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["reg0.out","enMux.in0"],
              ["self.in","enMux.in1"],
              ["reg0.in","enMux.out"],
              ["self.en","enMux.sel"],
              ["self.clk","reg0.clk"],
              ["self.out","reg0.out"]
            ]
          }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  },
  "memory":{
    "generators":{
      "fifo":{
        "typegen":"memory.FifoMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "ram":{
        "typegen":"memory.RamType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "ram2":{
        "typegen":"memory.RamType2",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rom":{
        "typegen":"memory.RomType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rom2":{
        "typegen":"memory.Rom2Type",
        "genparams":{"depth":"Int", "width":"Int"},
        "modules":[
          [{"depth":["Int",256], "width":["Int",16]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "modparams":{"init":"Json"},
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",256], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},
                "modargs":{"init":["Json","Arg","init"]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",8], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr0":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",8]},
                "modargs":{"value":[["BitVector",8],"8'h00"]}
              },
              "wdata0":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0000"]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr0.out","mem.waddr"],
              ["wdata0.out","mem.wdata"],
              ["wdata0.out.0","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"]
            ]
          }]
        ]
      },
      "rowbuffer":{
        "typegen":"memory.rowbufferType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rowbuffer_stencil_valid":{
        "typegen":"memory.rowbufferWithStencilValidType",
        "genparams":{"depth":"Int", "stencil_width":"Int", "width":"Int"}
      },
      "sync_read_mem":{
        "typegen":"memory.syncReadMemType",
        "genparams":{"depth":"Int", "has_init":"Bool", "width":"Int"},
        "defaultgenargs":{"has_init":["Bool",false]}
      }
    },
    "typegens":{
      "FifoMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType2":[{"depth":"Int", "width":"Int"},"implicit"],
      "Rom2Type":[{"depth":"Int", "width":"Int"},"sparse",[
        [{"depth":["Int",256], "width":["Int",16]},["Record",[["clk",["Named","coreir.clkIn"]],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]]
      ]],
      "RomType":[{"depth":"Int", "width":"Int"},"implicit"],
      "rowbufferType":[{"depth":"Int", "width":"Int"},"implicit"],
      "rowbufferWithStencilValidType":[{"depth":"Int", "stencil_width":"Int", "width":"Int"},"implicit"],
      "syncReadMemType":[{"depth":"Int", "has_init":"Bool", "width":"Int"},"implicit"]
    }
  }
}
}
