8-bit ALU Simulation Results (ModelSim)
---------------------------------------

Testbench: tb_alu.v
Simulator: ModelSim
Date: [DD-MM-YYYY]

---------------------------------------
Operation | Input A | Input B | Output | Flags (Zero, Carry)
---------------------------------------
ADD       | 00001010 (10) | 00000101 (5)  | 00001111 (15) | Z=0, C=0
SUB       | 00001010 (10) | 00000101 (5)  | 00000101 (5)  | Z=0, C=0
AND       | 00001010 (10) | 00000101 (5)  | 00000000 (0)  | Z=1, C=0
OR        | 00001010 (10) | 00000101 (5)  | 00001111 (15) | Z=0, C=0
XOR       | 00001010 (10) | 00000101 (5)  | 00001111 (15) | Z=0, C=0
NOT (A)   | 00001010 (10) | --------      | 11110101 (245)| Z=0, C=0
---------------------------------------

âœ… All test cases passed successfully.
