verilog work "top_level.v"
verilog work "../../../common/verilog/seven_seg/seven_seg.v"
verilog work "../comm_fpga/comm_fpga_fx2.v"
