{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654551943835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654551943850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 22:45:43 2022 " "Processing started: Mon Jun 06 22:45:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654551943850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551943850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551943851 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1654551947411 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551947411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654551947556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654551947557 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654551969597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:20 Progress: Loading DE10_CAM_FRESH/Qsys.qsys " "2022.06.06.22:46:20 Progress: Loading DE10_CAM_FRESH/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551980927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:22 Progress: Reading input file " "2022.06.06.22:46:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551982855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:23 Progress: Adding RGB_HSV_PIPELINED_0 \[RGB_HSV_PIPELINED 2.0\] " "2022.06.06.22:46:23 Progress: Adding RGB_HSV_PIPELINED_0 \[RGB_HSV_PIPELINED 2.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551983107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:26 Progress: Parameterizing module RGB_HSV_PIPELINED_0 " "2022.06.06.22:46:26 Progress: Parameterizing module RGB_HSV_PIPELINED_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551986735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:26 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2022.06.06.22:46:26 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551986741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:27 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2022.06.06.22:46:27 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551987933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:27 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2022.06.06.22:46:27 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551987935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:32 Progress: Parameterizing module TERASIC_CAMERA_0 " "2022.06.06.22:46:32 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551992802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:32 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2022.06.06.22:46:32 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551992803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:32 Progress: Parameterizing module alt_vip_itc_0 " "2022.06.06.22:46:32 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551992910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:32 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2022.06.06.22:46:32 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551992913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:37 Progress: Parameterizing module alt_vip_vfb_0 " "2022.06.06.22:46:37 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551997455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:37 Progress: Adding altpll_0 \[altpll 18.1\] " "2022.06.06.22:46:37 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551997787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:37 Progress: Parameterizing module altpll_0 " "2022.06.06.22:46:37 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551997938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:37 Progress: Adding clk_50 \[clock_source 18.1\] " "2022.06.06.22:46:37 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551997985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module clk_50 " "2022.06.06.22:46:38 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2022.06.06.22:46:38 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module i2c_opencores_camera " "2022.06.06.22:46:38 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2022.06.06.22:46:38 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module i2c_opencores_mipi " "2022.06.06.22:46:38 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.06.06.22:46:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module jtag_uart " "2022.06.06.22:46:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding key \[altera_avalon_pio 18.1\] " "2022.06.06.22:46:38 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module key " "2022.06.06.22:46:38 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding led \[altera_avalon_pio 18.1\] " "2022.06.06.22:46:38 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module led " "2022.06.06.22:46:38 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\] " "2022.06.06.22:46:38 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module mipi_pwdn_n " "2022.06.06.22:46:38 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\] " "2022.06.06.22:46:38 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module mipi_reset_n " "2022.06.06.22:46:38 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\] " "2022.06.06.22:46:38 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module nios2_gen2 " "2022.06.06.22:46:38 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.06.06.22:46:38 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module onchip_memory2_0 " "2022.06.06.22:46:38 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.06.06.22:46:38 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module sdram " "2022.06.06.22:46:38 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding sw \[altera_avalon_pio 18.1\] " "2022.06.06.22:46:38 Progress: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module sw " "2022.06.06.22:46:38 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2022.06.06.22:46:38 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Parameterizing module sysid_qsys " "2022.06.06.22:46:38 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:38 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2022.06.06.22:46:38 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551998904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:39 Progress: Parameterizing module timer " "2022.06.06.22:46:39 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551999025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:39 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2022.06.06.22:46:39 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551999028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:39 Progress: Parameterizing module uart_0 " "2022.06.06.22:46:39 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551999071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:39 Progress: Building connections " "2022.06.06.22:46:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551999072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:39 Progress: Parameterizing connections " "2022.06.06.22:46:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551999212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:39 Progress: Validating " "2022.06.06.22:46:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654551999218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.06.22:46:41 Progress: Done reading input file " "2022.06.06.22:46:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654552001756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654552005844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654552005844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654552005845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654552005846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654552005847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654552005847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654552005847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH " "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654552008699 ""}
