#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Oct 17 08:34:57 2018
# Process ID: 5539
# Log file: /home/ugrads/d/dmimar382/ecen248/lab7/vivado.log
# Journal file: /home/ugrads/d/dmimar382/ecen248/lab7/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ugrads/d/dmimar382/ecen248/lab7/lab7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softwares/Linux/xilinx/Vivado/2015.2/data/ip'.
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/two_one_mux_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'two_one_mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
xvlog -m64 --relax -prj two_one_mux_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/ two_one_mux_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_one_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/two_one_mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_one_mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /softwares/Linux/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 6fa55d95a4344d95bae3fb1d2001d963 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot two_one_mux_tb_behav xil_defaultlib.two_one_mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_one_mux
Compiling module xil_defaultlib.two_one_mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot two_one_mux_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/two_one_mux_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/two_one_mux_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 08:40:54 2018. For additional details about this file, please refer to the WebTalk help file at /softwares/Linux/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 08:40:54 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_one_mux_tb_behav -key {Behavioral:sim_1:Functional:two_one_mux_tb} -tclbatch {two_one_mux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source two_one_mux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                       Mux Test 1 passed
                       Mux Test 2 passed
                       Mux Test 3 passed
                       Mux Test 4 passed
                       Mux Test 5 passed
                       Mux Test 6 passed
                       Mux Test 7 passed
                       Mux Test 8 passed
All tests passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_one_mux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/four_bit_mux_tb.v
update_compile_order -fileset sim_1
set_property top four_bit_mux_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
add_files -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/four_bit_mux_behavioral.v
update_compile_order -fileset sources_1
set_property top four_bit_mux [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'four_bit_mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
xvlog -m64 --relax -prj four_bit_mux_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/four_bit_mux_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/four_bit_mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /softwares/Linux/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 6fa55d95a4344d95bae3fb1d2001d963 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_mux_tb_behav xil_defaultlib.four_bit_mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_mux
Compiling module xil_defaultlib.four_bit_mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_mux_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/four_bit_mux_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/four_bit_mux_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 08:50:03 2018. For additional details about this file, please refer to the WebTalk help file at /softwares/Linux/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 08:50:03 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_mux_tb_behav -key {Behavioral:sim_1:Functional:four_bit_mux_tb} -tclbatch {four_bit_mux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source four_bit_mux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                 4-bit Mux Test 1 passed
                 4-bit Mux Test 2 passed
                 4-bit Mux Test 3 passed
                 4-bit Mux Test 4 passed
                 4-bit Mux Test 5 passed
                 4-bit Mux Test 6 passed
                 4-bit Mux Test 7 passed
                 4-bit Mux Test 8 passed
                 4-bit Mux Test 9 passed
                4-bit Mux Test 10 passed
                4-bit Mux Test 11 passed
                4-bit Mux Test 12 passed
                4-bit Mux Test 13 passed
                4-bit Mux Test 14 passed
                4-bit Mux Test 15 passed
                4-bit Mux Test 16 passed
All tests passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_mux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/mux_4bit_4tol.v
update_compile_order -fileset sources_1
set_property top mux_4bit_4tol [current_fileset]
update_compile_order -fileset sources_1
remove_files /home/ugrads/d/dmimar382/ecen248/lab7/mux_4bit_4tol.v
update_compile_order -fileset sources_1
add_files -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/mux_4bit_4to1.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/mux_4bit_4to1_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'four_bit_mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
xvlog -m64 --relax -prj four_bit_mux_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/four_bit_mux_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/four_bit_mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /softwares/Linux/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 6fa55d95a4344d95bae3fb1d2001d963 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_mux_tb_behav xil_defaultlib.four_bit_mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_mux
Compiling module xil_defaultlib.four_bit_mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_mux_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/four_bit_mux_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/four_bit_mux_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 09:08:43 2018. For additional details about this file, please refer to the WebTalk help file at /softwares/Linux/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 09:08:43 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_bit_mux_tb_behav -key {Behavioral:sim_1:Functional:four_bit_mux_tb} -tclbatch {four_bit_mux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source four_bit_mux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                 4-bit Mux Test 1 passed
                 4-bit Mux Test 2 passed
                 4-bit Mux Test 3 passed
                 4-bit Mux Test 4 passed
                 4-bit Mux Test 5 passed
                 4-bit Mux Test 6 passed
                 4-bit Mux Test 7 passed
                 4-bit Mux Test 8 passed
                 4-bit Mux Test 9 passed
                4-bit Mux Test 10 passed
                4-bit Mux Test 11 passed
                4-bit Mux Test 12 passed
                4-bit Mux Test 13 passed
                4-bit Mux Test 14 passed
                4-bit Mux Test 15 passed
                4-bit Mux Test 16 passed
All tests passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_bit_mux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_files -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/two_four_decoder.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top two_four_decoder [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/two_four_decoder_tb.v
update_compile_order -fileset sim_1
set_property top two_four_decoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'two_four_decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
xvlog -m64 --relax -prj two_four_decoder_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/two_four_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_four_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/two_four_decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_four_decoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /softwares/Linux/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 6fa55d95a4344d95bae3fb1d2001d963 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot two_four_decoder_tb_behav xil_defaultlib.two_four_decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_four_decoder
Compiling module xil_defaultlib.two_four_decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot two_four_decoder_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/two_four_decoder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/two_four_decoder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 09:28:33 2018. For additional details about this file, please refer to the WebTalk help file at /softwares/Linux/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 09:28:33 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_four_decoder_tb_behav -key {Behavioral:sim_1:Functional:two_four_decoder_tb} -tclbatch {two_four_decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source two_four_decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   Decoder Test 1 passed
                   Decoder Test 2 passed
                   Decoder Test 3 passed
                   Decoder Test 4 passed
                   Decoder Test 5 passed
                   Decoder Test 6 passed
                   Decoder Test 7 passed
                   Decoder Test 8 passed
All tests passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_four_decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/four_two_encoder.v
update_compile_order -fileset sources_1
set_property top four_two_encoder [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/four_two_encoder_tb.v
update_compile_order -fileset sim_1
set_property top four_two_encoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'four_two_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
xvlog -m64 --relax -prj four_two_encoder_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/four_two_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_two_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/four_two_encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_two_encoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /softwares/Linux/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 6fa55d95a4344d95bae3fb1d2001d963 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_two_encoder_tb_behav xil_defaultlib.four_two_encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_two_encoder
Compiling module xil_defaultlib.four_two_encoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_two_encoder_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/four_two_encoder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/four_two_encoder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 09:42:36 2018. For additional details about this file, please refer to the WebTalk help file at /softwares/Linux/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 09:42:36 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "four_two_encoder_tb_behav -key {Behavioral:sim_1:Functional:four_two_encoder_tb} -tclbatch {four_two_encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source four_two_encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   Encoder Test 1 passed
                   Encoder Test 2 passed
                   Encoder Test 3 passed
                   Encoder Test 4 passed
                   Encoder Test 5 passed
All tests passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'four_two_encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/priority_encoder.v
update_compile_order -fileset sources_1
set_property top priority_encoder [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/priority_encoder_tb.v
update_compile_order -fileset sim_1
set_property top priority_encoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
xvlog -m64 --relax -prj priority_encoder_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/priority_encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /softwares/Linux/xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 6fa55d95a4344d95bae3fb1d2001d963 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.priority_encoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot priority_encoder_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/priority_encoder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav/xsim.dir/priority_encoder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 17 09:52:38 2018. For additional details about this file, please refer to the WebTalk help file at /softwares/Linux/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 17 09:52:38 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/d/dmimar382/ecen248/lab7/lab7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "priority_encoder_tb_behav -key {Behavioral:sim_1:Functional:priority_encoder_tb} -tclbatch {priority_encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source priority_encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   Encoder Test 1 passed
                   Encoder Test 2 passed
                   Encoder Test 3 passed
                   Encoder Test 4 passed
                   Encoder Test 5 passed
                   Encoder Test 6 passed
                   Encoder Test 7 passed
                   Encoder Test 8 passed
                   Encoder Test 9 passed
                  Encoder Test 10 passed
                  Encoder Test 11 passed
                  Encoder Test 12 passed
                  Encoder Test 13 passed
                  Encoder Test 14 passed
                  Encoder Test 15 passed
                  Encoder Test 16 passed
All tests passed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'priority_encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top two_four_decoder [current_fileset]
update_compile_order -fileset sources_1
set_property top two_four_decoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/two_four_decoder.xdc
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 17 09:59:08 2018] Launched synth_1...
Run output will be captured here: /home/ugrads/d/dmimar382/ecen248/lab7/lab7.runs/synth_1/runme.log
[Wed Oct 17 09:59:08 2018] Launched impl_1...
Run output will be captured here: /home/ugrads/d/dmimar382/ecen248/lab7/lab7.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279787337A
set_property PROGRAM.FILE {/home/ugrads/d/dmimar382/ecen248/lab7/lab7.runs/impl_1/two_four_decoder.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/d/dmimar382/ecen248/lab7/lab7.runs/impl_1/two_four_decoder.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
add_files -fileset constrs_1 -norecurse /home/ugrads/d/dmimar382/ecen248/lab7/priority_encoder.xdc
set_property top priority_encoder [current_fileset]
update_compile_order -fileset sources_1
set_property top priority_encoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 17 10:10:27 2018] Launched synth_1...
Run output will be captured here: /home/ugrads/d/dmimar382/ecen248/lab7/lab7.runs/synth_1/runme.log
[Wed Oct 17 10:10:27 2018] Launched impl_1...
Run output will be captured here: /home/ugrads/d/dmimar382/ecen248/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/ugrads/d/dmimar382/ecen248/lab7/lab7.runs/impl_1/priority_encoder.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-Zybo-210279787337A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210279787337A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 17 10:27:28 2018...
