Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net2_1)

SOURCE (9,0)  Pad: 4  
  OPIN (9,0)  Pad: 4  
 CHANX (9,0)  Track: 14  
 CHANX (8,0)  Track: 14  
 CHANX (7,0)  Track: 14  
  IPIN (7,1)  Pin: 10  
  SINK (7,1)  Class: 10  


Net 1 (net1_1)

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 CHANX (9,0)  Track: 15  
 CHANX (8,0)  Track: 15  
 CHANX (7,0)  Track: 15  
  IPIN (7,1)  Pin: 11  
  SINK (7,1)  Class: 11  


Net 2 (net3_1)

SOURCE (7,1)  Class: 22  
  OPIN (7,1)  Pin: 22  
 CHANY (7,1)  Track: 16  
 CHANX (8,0)  Track: 16  
 CHANX (9,0)  Track: 16  
 CHANX (10,0)  Track: 16  
 CHANX (11,0)  Track: 16  
  IPIN (11,0)  Pad: 0  
  SINK (11,0)  Pad: 0  
