Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 22:35:26 2022
| Host         : DESKTOP-JJ7FVM3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file placa_control_sets_placed.rpt
| Design       : placa
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             146 |           70 |
| No           | No                    | Yes                    |              77 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              34 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             172 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------+----------------------------------+------------------+----------------+--------------+
|           Clock Signal           |          Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                   | leduri/sansa_4biti              |                                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                   | filtru_left/eqOp                |                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | leduri/linie_curenta[3]_i_2_n_0 | leduri/linie_curenta             |                2 |              4 |         2.00 |
|  generator_random/semnal_divizat |                                 | filtru_rst/AR[0]                 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                   | leduri/iscor[7]_i_2_n_0         | leduri/iscor                     |                2 |              8 |         4.00 |
|  leduri/led_curent               |                                 |                                  |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG                   | SSD03/date[27]_i_1_n_0          |                                  |               14 |             26 |         1.86 |
|  clk_IBUF_BUFG                   | leduri/ultima_poz[2]_2          | leduri/ultima_poz[2][31]_i_1_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                   | leduri/ultima_poz[3]_1          | leduri/ultima_poz[3][31]_i_1_n_0 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                   | leduri/ultima_poz[4]_0          | leduri/ultima_poz[4][31]_i_1_n_0 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                   | leduri/ultima_poz[0]_4          | leduri/ultima_poz[0][31]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                   | leduri/ultima_poz[1]_3          | leduri/ultima_poz[1][31]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                   |                                 | filtru_rst/AR[0]                 |               19 |             70 |         3.68 |
|  clk_IBUF_BUFG                   |                                 |                                  |               56 |            130 |         2.32 |
+----------------------------------+---------------------------------+----------------------------------+------------------+----------------+--------------+


