
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uptime_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b40 <.init>:
  400b40:	stp	x29, x30, [sp, #-16]!
  400b44:	mov	x29, sp
  400b48:	bl	400d40 <ferror@plt+0x60>
  400b4c:	ldp	x29, x30, [sp], #16
  400b50:	ret

Disassembly of section .plt:

0000000000400b60 <_exit@plt-0x20>:
  400b60:	stp	x16, x30, [sp, #-16]!
  400b64:	adrp	x16, 411000 <ferror@plt+0x10320>
  400b68:	ldr	x17, [x16, #4088]
  400b6c:	add	x16, x16, #0xff8
  400b70:	br	x17
  400b74:	nop
  400b78:	nop
  400b7c:	nop

0000000000400b80 <_exit@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x11320>
  400b84:	ldr	x17, [x16]
  400b88:	add	x16, x16, #0x0
  400b8c:	br	x17

0000000000400b90 <fputs@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x11320>
  400b94:	ldr	x17, [x16, #8]
  400b98:	add	x16, x16, #0x8
  400b9c:	br	x17

0000000000400ba0 <exit@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400ba4:	ldr	x17, [x16, #16]
  400ba8:	add	x16, x16, #0x10
  400bac:	br	x17

0000000000400bb0 <error@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400bb4:	ldr	x17, [x16, #24]
  400bb8:	add	x16, x16, #0x18
  400bbc:	br	x17

0000000000400bc0 <__cxa_atexit@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400bc4:	ldr	x17, [x16, #32]
  400bc8:	add	x16, x16, #0x20
  400bcc:	br	x17

0000000000400bd0 <__fpending@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400bd4:	ldr	x17, [x16, #40]
  400bd8:	add	x16, x16, #0x28
  400bdc:	br	x17

0000000000400be0 <print_uptime@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400be4:	ldr	x17, [x16, #48]
  400be8:	add	x16, x16, #0x30
  400bec:	br	x17

0000000000400bf0 <localtime@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400bf4:	ldr	x17, [x16, #56]
  400bf8:	add	x16, x16, #0x38
  400bfc:	br	x17

0000000000400c00 <fclose@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c04:	ldr	x17, [x16, #64]
  400c08:	add	x16, x16, #0x40
  400c0c:	br	x17

0000000000400c10 <bindtextdomain@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c14:	ldr	x17, [x16, #72]
  400c18:	add	x16, x16, #0x48
  400c1c:	br	x17

0000000000400c20 <__libc_start_main@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c24:	ldr	x17, [x16, #80]
  400c28:	add	x16, x16, #0x50
  400c2c:	br	x17

0000000000400c30 <uptime@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c34:	ldr	x17, [x16, #88]
  400c38:	add	x16, x16, #0x58
  400c3c:	br	x17

0000000000400c40 <gettimeofday@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c44:	ldr	x17, [x16, #96]
  400c48:	add	x16, x16, #0x60
  400c4c:	br	x17

0000000000400c50 <__gmon_start__@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c54:	ldr	x17, [x16, #104]
  400c58:	add	x16, x16, #0x68
  400c5c:	br	x17

0000000000400c60 <abort@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c64:	ldr	x17, [x16, #112]
  400c68:	add	x16, x16, #0x70
  400c6c:	br	x17

0000000000400c70 <textdomain@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c74:	ldr	x17, [x16, #120]
  400c78:	add	x16, x16, #0x78
  400c7c:	br	x17

0000000000400c80 <getopt_long@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c84:	ldr	x17, [x16, #128]
  400c88:	add	x16, x16, #0x80
  400c8c:	br	x17

0000000000400c90 <printf@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c94:	ldr	x17, [x16, #136]
  400c98:	add	x16, x16, #0x88
  400c9c:	br	x17

0000000000400ca0 <__errno_location@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400ca4:	ldr	x17, [x16, #144]
  400ca8:	add	x16, x16, #0x90
  400cac:	br	x17

0000000000400cb0 <gettext@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400cb4:	ldr	x17, [x16, #152]
  400cb8:	add	x16, x16, #0x98
  400cbc:	br	x17

0000000000400cc0 <fprintf@plt>:
  400cc0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400cc4:	ldr	x17, [x16, #160]
  400cc8:	add	x16, x16, #0xa0
  400ccc:	br	x17

0000000000400cd0 <setlocale@plt>:
  400cd0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400cd4:	ldr	x17, [x16, #168]
  400cd8:	add	x16, x16, #0xa8
  400cdc:	br	x17

0000000000400ce0 <ferror@plt>:
  400ce0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400ce4:	ldr	x17, [x16, #176]
  400ce8:	add	x16, x16, #0xb0
  400cec:	br	x17

Disassembly of section .text:

0000000000400cf0 <.text>:
  400cf0:	mov	x29, #0x0                   	// #0
  400cf4:	mov	x30, #0x0                   	// #0
  400cf8:	mov	x5, x0
  400cfc:	ldr	x1, [sp]
  400d00:	add	x2, sp, #0x8
  400d04:	mov	x6, sp
  400d08:	movz	x0, #0x0, lsl #48
  400d0c:	movk	x0, #0x0, lsl #32
  400d10:	movk	x0, #0x40, lsl #16
  400d14:	movk	x0, #0xeb8
  400d18:	movz	x3, #0x0, lsl #48
  400d1c:	movk	x3, #0x0, lsl #32
  400d20:	movk	x3, #0x40, lsl #16
  400d24:	movk	x3, #0x1440
  400d28:	movz	x4, #0x0, lsl #48
  400d2c:	movk	x4, #0x0, lsl #32
  400d30:	movk	x4, #0x40, lsl #16
  400d34:	movk	x4, #0x14c0
  400d38:	bl	400c20 <__libc_start_main@plt>
  400d3c:	bl	400c60 <abort@plt>
  400d40:	adrp	x0, 411000 <ferror@plt+0x10320>
  400d44:	ldr	x0, [x0, #4064]
  400d48:	cbz	x0, 400d50 <ferror@plt+0x70>
  400d4c:	b	400c50 <__gmon_start__@plt>
  400d50:	ret
  400d54:	stp	x29, x30, [sp, #-32]!
  400d58:	mov	x29, sp
  400d5c:	adrp	x0, 412000 <ferror@plt+0x11320>
  400d60:	add	x0, x0, #0xc8
  400d64:	str	x0, [sp, #24]
  400d68:	ldr	x0, [sp, #24]
  400d6c:	str	x0, [sp, #24]
  400d70:	ldr	x1, [sp, #24]
  400d74:	adrp	x0, 412000 <ferror@plt+0x11320>
  400d78:	add	x0, x0, #0xc8
  400d7c:	cmp	x1, x0
  400d80:	b.eq	400dbc <ferror@plt+0xdc>  // b.none
  400d84:	adrp	x0, 401000 <ferror@plt+0x320>
  400d88:	add	x0, x0, #0x4f0
  400d8c:	ldr	x0, [x0]
  400d90:	str	x0, [sp, #16]
  400d94:	ldr	x0, [sp, #16]
  400d98:	str	x0, [sp, #16]
  400d9c:	ldr	x0, [sp, #16]
  400da0:	cmp	x0, #0x0
  400da4:	b.eq	400dc0 <ferror@plt+0xe0>  // b.none
  400da8:	ldr	x1, [sp, #16]
  400dac:	adrp	x0, 412000 <ferror@plt+0x11320>
  400db0:	add	x0, x0, #0xc8
  400db4:	blr	x1
  400db8:	b	400dc0 <ferror@plt+0xe0>
  400dbc:	nop
  400dc0:	ldp	x29, x30, [sp], #32
  400dc4:	ret
  400dc8:	stp	x29, x30, [sp, #-48]!
  400dcc:	mov	x29, sp
  400dd0:	adrp	x0, 412000 <ferror@plt+0x11320>
  400dd4:	add	x0, x0, #0xc8
  400dd8:	str	x0, [sp, #40]
  400ddc:	ldr	x0, [sp, #40]
  400de0:	str	x0, [sp, #40]
  400de4:	ldr	x1, [sp, #40]
  400de8:	adrp	x0, 412000 <ferror@plt+0x11320>
  400dec:	add	x0, x0, #0xc8
  400df0:	sub	x0, x1, x0
  400df4:	asr	x0, x0, #3
  400df8:	lsr	x1, x0, #63
  400dfc:	add	x0, x1, x0
  400e00:	asr	x0, x0, #1
  400e04:	str	x0, [sp, #32]
  400e08:	ldr	x0, [sp, #32]
  400e0c:	cmp	x0, #0x0
  400e10:	b.eq	400e50 <ferror@plt+0x170>  // b.none
  400e14:	adrp	x0, 401000 <ferror@plt+0x320>
  400e18:	add	x0, x0, #0x4f8
  400e1c:	ldr	x0, [x0]
  400e20:	str	x0, [sp, #24]
  400e24:	ldr	x0, [sp, #24]
  400e28:	str	x0, [sp, #24]
  400e2c:	ldr	x0, [sp, #24]
  400e30:	cmp	x0, #0x0
  400e34:	b.eq	400e54 <ferror@plt+0x174>  // b.none
  400e38:	ldr	x2, [sp, #24]
  400e3c:	ldr	x1, [sp, #32]
  400e40:	adrp	x0, 412000 <ferror@plt+0x11320>
  400e44:	add	x0, x0, #0xc8
  400e48:	blr	x2
  400e4c:	b	400e54 <ferror@plt+0x174>
  400e50:	nop
  400e54:	ldp	x29, x30, [sp], #48
  400e58:	ret
  400e5c:	stp	x29, x30, [sp, #-16]!
  400e60:	mov	x29, sp
  400e64:	adrp	x0, 412000 <ferror@plt+0x11320>
  400e68:	add	x0, x0, #0xe8
  400e6c:	ldrb	w0, [x0]
  400e70:	and	x0, x0, #0xff
  400e74:	cmp	x0, #0x0
  400e78:	b.ne	400e94 <ferror@plt+0x1b4>  // b.any
  400e7c:	bl	400d54 <ferror@plt+0x74>
  400e80:	adrp	x0, 412000 <ferror@plt+0x11320>
  400e84:	add	x0, x0, #0xe8
  400e88:	mov	w1, #0x1                   	// #1
  400e8c:	strb	w1, [x0]
  400e90:	b	400e98 <ferror@plt+0x1b8>
  400e94:	nop
  400e98:	ldp	x29, x30, [sp], #16
  400e9c:	ret
  400ea0:	stp	x29, x30, [sp, #-16]!
  400ea4:	mov	x29, sp
  400ea8:	bl	400dc8 <ferror@plt+0xe8>
  400eac:	nop
  400eb0:	ldp	x29, x30, [sp], #16
  400eb4:	ret
  400eb8:	sub	sp, sp, #0x50
  400ebc:	stp	x29, x30, [sp, #64]
  400ec0:	add	x29, sp, #0x40
  400ec4:	adrp	x8, 412000 <ferror@plt+0x11320>
  400ec8:	add	x8, x8, #0xe0
  400ecc:	adrp	x9, 412000 <ferror@plt+0x11320>
  400ed0:	add	x9, x9, #0xc8
  400ed4:	mov	w10, #0x6                   	// #6
  400ed8:	adrp	x11, 401000 <ferror@plt+0x320>
  400edc:	add	x11, x11, #0x75d
  400ee0:	adrp	x12, 401000 <ferror@plt+0x320>
  400ee4:	add	x12, x12, #0x632
  400ee8:	adrp	x13, 401000 <ferror@plt+0x320>
  400eec:	add	x13, x13, #0x63c
  400ef0:	adrp	x14, 401000 <ferror@plt+0x320>
  400ef4:	add	x14, x14, #0x3ac
  400ef8:	stur	wzr, [x29, #-4]
  400efc:	stur	w0, [x29, #-8]
  400f00:	stur	x1, [x29, #-16]
  400f04:	stur	wzr, [x29, #-24]
  400f08:	ldr	x8, [x8]
  400f0c:	str	x8, [x9]
  400f10:	mov	w0, w10
  400f14:	mov	x1, x11
  400f18:	str	x12, [sp, #32]
  400f1c:	str	x13, [sp, #24]
  400f20:	str	x14, [sp, #16]
  400f24:	bl	400cd0 <setlocale@plt>
  400f28:	ldr	x8, [sp, #32]
  400f2c:	mov	x0, x8
  400f30:	ldr	x1, [sp, #24]
  400f34:	bl	400c10 <bindtextdomain@plt>
  400f38:	ldr	x8, [sp, #32]
  400f3c:	mov	x0, x8
  400f40:	bl	400c70 <textdomain@plt>
  400f44:	ldr	x8, [sp, #16]
  400f48:	mov	x0, x8
  400f4c:	bl	4014c8 <ferror@plt+0x7e8>
  400f50:	ldur	w0, [x29, #-8]
  400f54:	ldur	x1, [x29, #-16]
  400f58:	adrp	x2, 401000 <ferror@plt+0x320>
  400f5c:	add	x2, x2, #0x64e
  400f60:	adrp	x3, 401000 <ferror@plt+0x320>
  400f64:	add	x3, x3, #0x578
  400f68:	mov	x8, xzr
  400f6c:	mov	x4, x8
  400f70:	bl	400c80 <getopt_long@plt>
  400f74:	stur	w0, [x29, #-20]
  400f78:	mov	w9, #0xffffffff            	// #-1
  400f7c:	cmp	w0, w9
  400f80:	b.eq	401020 <ferror@plt+0x340>  // b.none
  400f84:	ldur	w8, [x29, #-20]
  400f88:	subs	w8, w8, #0x56
  400f8c:	mov	w9, w8
  400f90:	ubfx	x9, x9, #0, #32
  400f94:	cmp	x9, #0x1d
  400f98:	str	x9, [sp, #8]
  400f9c:	b.hi	40100c <ferror@plt+0x32c>  // b.pmore
  400fa0:	adrp	x8, 401000 <ferror@plt+0x320>
  400fa4:	add	x8, x8, #0x500
  400fa8:	ldr	x11, [sp, #8]
  400fac:	ldrsw	x10, [x8, x11, lsl #2]
  400fb0:	add	x9, x8, x10
  400fb4:	br	x9
  400fb8:	mov	w8, #0x1                   	// #1
  400fbc:	stur	w8, [x29, #-24]
  400fc0:	b	40101c <ferror@plt+0x33c>
  400fc4:	adrp	x8, 412000 <ferror@plt+0x11320>
  400fc8:	add	x8, x8, #0xd8
  400fcc:	ldr	x0, [x8]
  400fd0:	bl	40103c <ferror@plt+0x35c>
  400fd4:	bl	4011d0 <ferror@plt+0x4f0>
  400fd8:	stur	wzr, [x29, #-4]
  400fdc:	b	40102c <ferror@plt+0x34c>
  400fe0:	adrp	x0, 401000 <ferror@plt+0x320>
  400fe4:	add	x0, x0, #0x653
  400fe8:	bl	400cb0 <gettext@plt>
  400fec:	adrp	x8, 412000 <ferror@plt+0x11320>
  400ff0:	add	x8, x8, #0xe0
  400ff4:	ldr	x1, [x8]
  400ff8:	adrp	x2, 401000 <ferror@plt+0x320>
  400ffc:	add	x2, x2, #0x65f
  401000:	bl	400c90 <printf@plt>
  401004:	stur	wzr, [x29, #-4]
  401008:	b	40102c <ferror@plt+0x34c>
  40100c:	adrp	x8, 412000 <ferror@plt+0x11320>
  401010:	add	x8, x8, #0xd0
  401014:	ldr	x0, [x8]
  401018:	bl	40103c <ferror@plt+0x35c>
  40101c:	b	400f50 <ferror@plt+0x270>
  401020:	ldur	w0, [x29, #-24]
  401024:	bl	400be0 <print_uptime@plt>
  401028:	stur	wzr, [x29, #-4]
  40102c:	ldur	w0, [x29, #-4]
  401030:	ldp	x29, x30, [sp, #64]
  401034:	add	sp, sp, #0x50
  401038:	ret
  40103c:	sub	sp, sp, #0x90
  401040:	stp	x29, x30, [sp, #128]
  401044:	add	x29, sp, #0x80
  401048:	adrp	x8, 401000 <ferror@plt+0x320>
  40104c:	add	x8, x8, #0x670
  401050:	adrp	x9, 401000 <ferror@plt+0x320>
  401054:	add	x9, x9, #0x679
  401058:	adrp	x10, 412000 <ferror@plt+0x11320>
  40105c:	add	x10, x10, #0xe0
  401060:	adrp	x11, 401000 <ferror@plt+0x320>
  401064:	add	x11, x11, #0x688
  401068:	adrp	x12, 401000 <ferror@plt+0x320>
  40106c:	add	x12, x12, #0x693
  401070:	adrp	x13, 401000 <ferror@plt+0x320>
  401074:	add	x13, x13, #0x6c1
  401078:	adrp	x14, 401000 <ferror@plt+0x320>
  40107c:	add	x14, x14, #0x6ed
  401080:	adrp	x15, 401000 <ferror@plt+0x320>
  401084:	add	x15, x15, #0x70e
  401088:	adrp	x16, 401000 <ferror@plt+0x320>
  40108c:	add	x16, x16, #0x743
  401090:	adrp	x2, 401000 <ferror@plt+0x320>
  401094:	add	x2, x2, #0x75e
  401098:	adrp	x17, 412000 <ferror@plt+0x11320>
  40109c:	add	x17, x17, #0xd0
  4010a0:	mov	w18, #0x1                   	// #1
  4010a4:	mov	w1, wzr
  4010a8:	stur	x0, [x29, #-8]
  4010ac:	mov	x0, x8
  4010b0:	stur	x9, [x29, #-16]
  4010b4:	stur	x10, [x29, #-24]
  4010b8:	stur	x11, [x29, #-32]
  4010bc:	stur	x12, [x29, #-40]
  4010c0:	stur	x13, [x29, #-48]
  4010c4:	stur	x14, [x29, #-56]
  4010c8:	str	x15, [sp, #64]
  4010cc:	str	x16, [sp, #56]
  4010d0:	str	x2, [sp, #48]
  4010d4:	str	x17, [sp, #40]
  4010d8:	str	w18, [sp, #36]
  4010dc:	str	w1, [sp, #32]
  4010e0:	bl	400cb0 <gettext@plt>
  4010e4:	ldur	x1, [x29, #-8]
  4010e8:	bl	400b90 <fputs@plt>
  4010ec:	ldur	x8, [x29, #-8]
  4010f0:	ldur	x9, [x29, #-16]
  4010f4:	mov	x0, x9
  4010f8:	str	x8, [sp, #24]
  4010fc:	bl	400cb0 <gettext@plt>
  401100:	ldur	x8, [x29, #-24]
  401104:	ldr	x2, [x8]
  401108:	ldr	x9, [sp, #24]
  40110c:	str	x0, [sp, #16]
  401110:	mov	x0, x9
  401114:	ldr	x1, [sp, #16]
  401118:	bl	400cc0 <fprintf@plt>
  40111c:	ldur	x8, [x29, #-32]
  401120:	mov	x0, x8
  401124:	bl	400cb0 <gettext@plt>
  401128:	ldur	x1, [x29, #-8]
  40112c:	bl	400b90 <fputs@plt>
  401130:	ldur	x8, [x29, #-40]
  401134:	mov	x0, x8
  401138:	bl	400cb0 <gettext@plt>
  40113c:	ldur	x1, [x29, #-8]
  401140:	bl	400b90 <fputs@plt>
  401144:	ldur	x8, [x29, #-48]
  401148:	mov	x0, x8
  40114c:	bl	400cb0 <gettext@plt>
  401150:	ldur	x1, [x29, #-8]
  401154:	bl	400b90 <fputs@plt>
  401158:	ldur	x8, [x29, #-56]
  40115c:	mov	x0, x8
  401160:	bl	400cb0 <gettext@plt>
  401164:	ldur	x1, [x29, #-8]
  401168:	bl	400b90 <fputs@plt>
  40116c:	ldr	x8, [sp, #64]
  401170:	mov	x0, x8
  401174:	bl	400cb0 <gettext@plt>
  401178:	ldur	x1, [x29, #-8]
  40117c:	bl	400b90 <fputs@plt>
  401180:	ldur	x8, [x29, #-8]
  401184:	ldr	x9, [sp, #56]
  401188:	mov	x0, x9
  40118c:	str	x8, [sp, #8]
  401190:	bl	400cb0 <gettext@plt>
  401194:	ldr	x8, [sp, #8]
  401198:	str	x0, [sp]
  40119c:	mov	x0, x8
  4011a0:	ldr	x1, [sp]
  4011a4:	ldr	x2, [sp, #48]
  4011a8:	bl	400cc0 <fprintf@plt>
  4011ac:	ldur	x8, [x29, #-8]
  4011b0:	ldr	x9, [sp, #40]
  4011b4:	ldr	x10, [x9]
  4011b8:	cmp	x8, x10
  4011bc:	ldr	w18, [sp, #36]
  4011c0:	ldr	w3, [sp, #32]
  4011c4:	csel	w4, w18, w3, eq  // eq = none
  4011c8:	mov	w0, w4
  4011cc:	bl	400ba0 <exit@plt>
  4011d0:	sub	sp, sp, #0x50
  4011d4:	stp	x29, x30, [sp, #64]
  4011d8:	add	x29, sp, #0x40
  4011dc:	mov	x8, xzr
  4011e0:	add	x0, sp, #0x8
  4011e4:	mov	x1, x8
  4011e8:	bl	400c40 <gettimeofday@plt>
  4011ec:	cbz	w0, 401208 <ferror@plt+0x528>
  4011f0:	bl	400ca0 <__errno_location@plt>
  4011f4:	ldr	w1, [x0]
  4011f8:	mov	w0, #0x1                   	// #1
  4011fc:	adrp	x2, 401000 <ferror@plt+0x320>
  401200:	add	x2, x2, #0x768
  401204:	bl	400bb0 <error@plt>
  401208:	ldr	x8, [sp, #8]
  40120c:	scvtf	d0, x8
  401210:	ldr	x8, [sp, #16]
  401214:	scvtf	d1, x8
  401218:	mov	x8, #0x848000000000        	// #145685290680320
  40121c:	movk	x8, #0x412e, lsl #48
  401220:	fmov	d2, x8
  401224:	fdiv	d1, d1, d2
  401228:	fadd	d0, d0, d1
  40122c:	stur	d0, [x29, #-8]
  401230:	sub	x0, x29, #0x10
  401234:	sub	x1, x29, #0x18
  401238:	bl	400c30 <uptime@plt>
  40123c:	cbnz	w0, 401258 <ferror@plt+0x578>
  401240:	mov	w0, #0x1                   	// #1
  401244:	mov	w8, wzr
  401248:	mov	w1, w8
  40124c:	adrp	x2, 401000 <ferror@plt+0x320>
  401250:	add	x2, x2, #0x775
  401254:	bl	400bb0 <error@plt>
  401258:	ldur	d0, [x29, #-8]
  40125c:	ldur	d1, [x29, #-16]
  401260:	fsub	d0, d0, d1
  401264:	fmov	d1, #5.000000000000000000e-01
  401268:	fadd	d0, d0, d1
  40126c:	fcvtzs	x8, d0
  401270:	add	x0, sp, #0x20
  401274:	str	x8, [sp, #32]
  401278:	bl	400bf0 <localtime@plt>
  40127c:	str	x0, [sp, #24]
  401280:	cbnz	x0, 40129c <ferror@plt+0x5bc>
  401284:	mov	w0, #0x1                   	// #1
  401288:	mov	w8, wzr
  40128c:	mov	w1, w8
  401290:	adrp	x2, 401000 <ferror@plt+0x320>
  401294:	add	x2, x2, #0x77c
  401298:	bl	400bb0 <error@plt>
  40129c:	ldr	x8, [sp, #24]
  4012a0:	ldr	w9, [x8, #20]
  4012a4:	add	w1, w9, #0x76c
  4012a8:	ldr	x8, [sp, #24]
  4012ac:	ldr	w9, [x8, #16]
  4012b0:	add	w2, w9, #0x1
  4012b4:	ldr	x8, [sp, #24]
  4012b8:	ldr	w3, [x8, #12]
  4012bc:	ldr	x8, [sp, #24]
  4012c0:	ldr	w4, [x8, #8]
  4012c4:	ldr	x8, [sp, #24]
  4012c8:	ldr	w5, [x8, #4]
  4012cc:	ldr	x8, [sp, #24]
  4012d0:	ldr	w6, [x8]
  4012d4:	adrp	x0, 401000 <ferror@plt+0x320>
  4012d8:	add	x0, x0, #0x786
  4012dc:	bl	400c90 <printf@plt>
  4012e0:	ldp	x29, x30, [sp, #64]
  4012e4:	add	sp, sp, #0x50
  4012e8:	ret
  4012ec:	sub	sp, sp, #0x30
  4012f0:	stp	x29, x30, [sp, #32]
  4012f4:	add	x29, sp, #0x20
  4012f8:	str	x0, [sp, #16]
  4012fc:	ldr	x0, [sp, #16]
  401300:	bl	400bd0 <__fpending@plt>
  401304:	cmp	x0, #0x0
  401308:	cset	w8, ne  // ne = any
  40130c:	and	w8, w8, #0x1
  401310:	str	w8, [sp, #12]
  401314:	ldr	x0, [sp, #16]
  401318:	bl	400ce0 <ferror@plt>
  40131c:	cmp	w0, #0x0
  401320:	cset	w8, ne  // ne = any
  401324:	and	w8, w8, #0x1
  401328:	str	w8, [sp, #8]
  40132c:	ldr	x0, [sp, #16]
  401330:	bl	400c00 <fclose@plt>
  401334:	cmp	w0, #0x0
  401338:	cset	w8, ne  // ne = any
  40133c:	and	w8, w8, #0x1
  401340:	str	w8, [sp, #4]
  401344:	ldr	w8, [sp, #8]
  401348:	cbnz	w8, 40136c <ferror@plt+0x68c>
  40134c:	ldr	w8, [sp, #4]
  401350:	cbz	w8, 401398 <ferror@plt+0x6b8>
  401354:	ldr	w8, [sp, #12]
  401358:	cbnz	w8, 40136c <ferror@plt+0x68c>
  40135c:	bl	400ca0 <__errno_location@plt>
  401360:	ldr	w8, [x0]
  401364:	cmp	w8, #0x9
  401368:	b.eq	401398 <ferror@plt+0x6b8>  // b.none
  40136c:	ldr	w8, [sp, #4]
  401370:	cbnz	w8, 40138c <ferror@plt+0x6ac>
  401374:	bl	400ca0 <__errno_location@plt>
  401378:	ldr	w8, [x0]
  40137c:	cmp	w8, #0x20
  401380:	b.eq	40138c <ferror@plt+0x6ac>  // b.none
  401384:	bl	400ca0 <__errno_location@plt>
  401388:	str	wzr, [x0]
  40138c:	mov	w8, #0xffffffff            	// #-1
  401390:	stur	w8, [x29, #-4]
  401394:	b	40139c <ferror@plt+0x6bc>
  401398:	stur	wzr, [x29, #-4]
  40139c:	ldur	w0, [x29, #-4]
  4013a0:	ldp	x29, x30, [sp, #32]
  4013a4:	add	sp, sp, #0x30
  4013a8:	ret
  4013ac:	sub	sp, sp, #0x20
  4013b0:	stp	x29, x30, [sp, #16]
  4013b4:	add	x29, sp, #0x10
  4013b8:	adrp	x8, 412000 <ferror@plt+0x11320>
  4013bc:	add	x8, x8, #0xd8
  4013c0:	ldr	x0, [x8]
  4013c4:	bl	4012ec <ferror@plt+0x60c>
  4013c8:	cbz	w0, 401414 <ferror@plt+0x734>
  4013cc:	bl	400ca0 <__errno_location@plt>
  4013d0:	ldr	w8, [x0]
  4013d4:	cmp	w8, #0x20
  4013d8:	b.eq	401414 <ferror@plt+0x734>  // b.none
  4013dc:	adrp	x0, 401000 <ferror@plt+0x320>
  4013e0:	add	x0, x0, #0x7a5
  4013e4:	bl	400cb0 <gettext@plt>
  4013e8:	str	x0, [sp, #8]
  4013ec:	bl	400ca0 <__errno_location@plt>
  4013f0:	ldr	w1, [x0]
  4013f4:	ldr	x3, [sp, #8]
  4013f8:	mov	w8, wzr
  4013fc:	mov	w0, w8
  401400:	adrp	x2, 401000 <ferror@plt+0x320>
  401404:	add	x2, x2, #0x7b1
  401408:	bl	400bb0 <error@plt>
  40140c:	mov	w0, #0x1                   	// #1
  401410:	bl	400b80 <_exit@plt>
  401414:	adrp	x8, 412000 <ferror@plt+0x11320>
  401418:	add	x8, x8, #0xd0
  40141c:	ldr	x0, [x8]
  401420:	bl	4012ec <ferror@plt+0x60c>
  401424:	cbz	w0, 401430 <ferror@plt+0x750>
  401428:	mov	w0, #0x1                   	// #1
  40142c:	bl	400b80 <_exit@plt>
  401430:	ldp	x29, x30, [sp, #16]
  401434:	add	sp, sp, #0x20
  401438:	ret
  40143c:	nop
  401440:	stp	x29, x30, [sp, #-64]!
  401444:	mov	x29, sp
  401448:	stp	x19, x20, [sp, #16]
  40144c:	adrp	x20, 411000 <ferror@plt+0x10320>
  401450:	add	x20, x20, #0xdd0
  401454:	stp	x21, x22, [sp, #32]
  401458:	adrp	x21, 411000 <ferror@plt+0x10320>
  40145c:	add	x21, x21, #0xdc8
  401460:	sub	x20, x20, x21
  401464:	mov	w22, w0
  401468:	stp	x23, x24, [sp, #48]
  40146c:	mov	x23, x1
  401470:	mov	x24, x2
  401474:	bl	400b40 <_exit@plt-0x40>
  401478:	cmp	xzr, x20, asr #3
  40147c:	b.eq	4014a8 <ferror@plt+0x7c8>  // b.none
  401480:	asr	x20, x20, #3
  401484:	mov	x19, #0x0                   	// #0
  401488:	ldr	x3, [x21, x19, lsl #3]
  40148c:	mov	x2, x24
  401490:	add	x19, x19, #0x1
  401494:	mov	x1, x23
  401498:	mov	w0, w22
  40149c:	blr	x3
  4014a0:	cmp	x20, x19
  4014a4:	b.ne	401488 <ferror@plt+0x7a8>  // b.any
  4014a8:	ldp	x19, x20, [sp, #16]
  4014ac:	ldp	x21, x22, [sp, #32]
  4014b0:	ldp	x23, x24, [sp, #48]
  4014b4:	ldp	x29, x30, [sp], #64
  4014b8:	ret
  4014bc:	nop
  4014c0:	ret
  4014c4:	nop
  4014c8:	adrp	x2, 412000 <ferror@plt+0x11320>
  4014cc:	mov	x1, #0x0                   	// #0
  4014d0:	ldr	x2, [x2, #192]
  4014d4:	b	400bc0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004014d8 <.fini>:
  4014d8:	stp	x29, x30, [sp, #-16]!
  4014dc:	mov	x29, sp
  4014e0:	ldp	x29, x30, [sp], #16
  4014e4:	ret
