sv xilinx_vip --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog axi_infrastructure_v1_1_0 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_7 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ce6c/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_9 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \

verilog generic_baseblocks_v2_1_0 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_21 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_5 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_20 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_22 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xlconcat_v2_1_3 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \

verilog axi_protocol_converter_v2_1_21 --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_zybo blt uart.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
