LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
-------------------------------------------------
ENTITY datff2 IS
		PORT (	dta   :  IN    STD_LOGIC_VECTOR(0 TO 127);
		         clk	:	IN		STD_LOGIC;
					res	:	IN		STD_LOGIC;
					en		:	IN		STD_LOGIC;
					q		:	OUT	STD_LOGIC_VECTOR(0 TO 127));
END ENTITY;
	-------------------------------------------------
	ARCHITECTURE behavioral OF datff2 IS
--		SIGNAL q_s	:	STD_LOGIC;
	BEGIN	
		dtaff: PROCESS(clk,en,dta,res)
		BEGIN
			IF(res = '1') THEN
				q <= 0;
			ELSIF	(rising_edge(clk))	THEN
				IF	(en = '1')	THEN
					q <= dta;
				END IF;
			END IF;
		END PROCESS;
	END ARCHITECTURE;