// Seed: 3880436237
module module_0 ();
  assign id_1[1] = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    output logic id_5,
    output supply1 id_6,
    input wor id_7,
    output logic id_8,
    input tri1 id_9,
    input tri id_10,
    output wand id_11,
    input supply1 id_12,
    output logic id_13
);
  always begin
    wait (1'b0);
    id_8 <= 1;
    id_5 <= 1;
    if (1) begin
      id_13 <= 1;
    end else begin
      foreach (id_15[1])
      #1 begin
        id_13 <= 1;
      end
    end
  end
  module_0();
endmodule
