
---------- Begin Simulation Statistics ----------
final_tick                               870536368000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97990                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739508                       # Number of bytes of host memory used
host_op_rate                                    98305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10393.98                       # Real time elapsed on the host
host_tick_rate                               83753895                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018502380                       # Number of instructions simulated
sim_ops                                    1021784005                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.870536                       # Number of seconds simulated
sim_ticks                                870536368000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.608712                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116658018                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134695478                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7939961                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185994622                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15840833                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15946711                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          105878                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236259039                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663533                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819874                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5422766                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015379                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30375819                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466167                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56895565                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892406404                       # Number of instructions committed
system.cpu0.commit.committedOps             893228495                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1564475082                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570945                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.368069                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1133197181     72.43%     72.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    267800673     17.12%     89.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     52665310      3.37%     92.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58205049      3.72%     96.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13777146      0.88%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5287452      0.34%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1235505      0.08%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1930947      0.12%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30375819      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1564475082                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341058                       # Number of function calls committed.
system.cpu0.commit.int_insts                863516612                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412986                       # Number of loads committed
system.cpu0.commit.membars                    1641845                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641851      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491118880     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232852     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761137     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893228495                       # Class of committed instruction
system.cpu0.commit.refs                     390994013                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892406404                       # Number of Instructions Simulated
system.cpu0.committedOps                    893228495                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.922007                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.922007                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194353366                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2521125                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115526006                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             964471543                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               693367773                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                679179356                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5432829                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4212002                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2958048                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236259039                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170198138                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    877198991                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3895901                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     980179957                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               15900048                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137743                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         690142245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132498851                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571463                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1575291372                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624145                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.896774                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               873184167     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               523120819     33.21%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108667066      6.90%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56443105      3.58%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5025339      0.32%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4759927      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  779523      0.05%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643607      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1667819      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1575291372                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      139919564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5466192                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               227008038                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541519                       # Inst execution rate
system.cpu0.iew.exec_refs                   410832926                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112995390                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              159305936                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302766603                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2017875                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1546202                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117271428                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          950114870                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297837536                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4419817                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            928819117                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                736028                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3290445                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5432829                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4812060                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72049                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16872427                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14492                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10794                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3764381                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22353617                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6690401                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10794                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       738632                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4727560                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                374515308                       # num instructions consuming a value
system.cpu0.iew.wb_count                    920708276                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891119                       # average fanout of values written-back
system.cpu0.iew.wb_producers                333737682                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536790                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     920755578                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1132079749                       # number of integer regfile reads
system.cpu0.int_regfile_writes              588354486                       # number of integer regfile writes
system.cpu0.ipc                              0.520290                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520290                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643336      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508250810     54.46%     54.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839461      0.84%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639158      0.18%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300285199     32.18%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113580924     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             933238935                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                48                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1044962                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001120                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 174337     16.68%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                800059     76.56%     93.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                70564      6.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             932640512                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3442873477                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    920708229                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1007010873                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 944082729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                933238935                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6032141                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56886371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            59370                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3565974                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30895199                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1575291372                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592423                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801986                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          891166729     56.57%     56.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          482144533     30.61%     87.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167622082     10.64%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26448478      1.68%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5204561      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             825164      0.05%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1679130      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             119600      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              81095      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1575291372                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.544096                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15756092                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2909874                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302766603                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117271428                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1715210936                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    25862653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168852302                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569161284                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3720911                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               699315947                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9324525                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7545                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1168676650                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             958164983                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          613990885                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                675227062                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12527530                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5432829                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             26327036                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44829593                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1168676610                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136196                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4594                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10355578                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4587                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2484204200                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1911068881                       # The number of ROB writes
system.cpu0.timesIdled                       25511188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1485                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.737229                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10694699                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12473810                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2719982                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17713847                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            219495                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         311295                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           91800                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20091757                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23865                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819656                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1921855                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300989                       # Number of branches committed
system.cpu1.commit.bw_lim_events               714428                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       28643905                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41849908                       # Number of instructions committed
system.cpu1.commit.committedOps              42669758                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232029029                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183898                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.778880                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212418281     91.55%     91.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9603162      4.14%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4171878      1.80%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3132544      1.35%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1100087      0.47%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       200280      0.09%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       610547      0.26%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        77822      0.03%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       714428      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232029029                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317348                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40184338                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11553381                       # Number of loads committed
system.cpu1.commit.membars                    1639376                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639376      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24991200     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12373037     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3666004      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42669758                       # Class of committed instruction
system.cpu1.commit.refs                      16039053                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41849908                       # Number of Instructions Simulated
system.cpu1.committedOps                     42669758                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.667077                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.667077                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178630919                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               802025                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9785436                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79983818                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15548399                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38258381                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1922852                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               673915                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2389058                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20091757                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12249690                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220118094                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               457087                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      90893917                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5441958                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084716                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13910535                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10914194                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.383249                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         236749609                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.396510                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.883388                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181251974     76.56%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32443758     13.70%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14533685      6.14%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4545815      1.92%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1780440      0.75%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1621156      0.68%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  540516      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3681      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28584      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           236749609                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         417041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1961286                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13331856                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220367                       # Inst execution rate
system.cpu1.iew.exec_refs                    18193536                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5268026                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              156358782                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19623911                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1950205                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1407804                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8083089                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71304329                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12925510                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1508028                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52263695                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                809584                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               740611                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1922852                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2241615                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          217782                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13019                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2122                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2385                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8070530                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3597417                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2122                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       625997                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1335289                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25340354                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51374001                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.776665                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19680961                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216616                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51400756                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67244485                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32169934                       # number of integer regfile writes
system.cpu1.ipc                              0.176458                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176458                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639589      3.05%      3.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33426041     62.16%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14099745     26.22%     91.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4606196      8.57%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53771723                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     918235                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017077                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 145765     15.87%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677896     73.83%     89.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                94572     10.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53050355                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         345271371                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51373989                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99939910                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65471322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53771723                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5833007                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       28634570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60107                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3373360                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20329545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    236749609                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227125                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658024                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202139963     85.38%     85.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22540118      9.52%     94.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7702082      3.25%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2601644      1.10%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1199482      0.51%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             292105      0.12%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             180988      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67688      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25539      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      236749609                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.226725                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12541916                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2260899                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19623911                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8083089                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu1.numCycles                       237166650                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1503899104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163479101                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27218052                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3901825                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17819825                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                740355                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10624                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96312568                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75926870                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48462477                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37265703                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10855954                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1922852                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16237606                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21244425                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96312556                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24522                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               794                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9648185                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           784                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   302627198                       # The number of ROB reads
system.cpu1.rob.rob_writes                  147351984                       # The number of ROB writes
system.cpu1.timesIdled                          15431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.850671                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9588744                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10791977                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1988645                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14449824                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            234715                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         305026                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           70311                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16784871                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24546                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819646                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1572576                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10232431                       # Number of branches committed
system.cpu2.commit.bw_lim_events               601132                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17845843                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41659640                       # Number of instructions committed
system.cpu2.commit.committedOps              42479490                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232213680                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182933                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.773789                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212729215     91.61%     91.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9489420      4.09%     95.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4142163      1.78%     97.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3110110      1.34%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1076073      0.46%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       208473      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       779957      0.34%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        77137      0.03%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       601132      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232213680                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318140                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40000763                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490302                       # Number of loads committed
system.cpu2.commit.membars                    1639374                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639374      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24876927     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309948     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653100      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42479490                       # Class of committed instruction
system.cpu2.commit.refs                      15963060                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41659640                       # Number of Instructions Simulated
system.cpu2.committedOps                     42479490                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.661197                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.661197                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            188217245                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               419598                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8827911                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66883637                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12216632                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31029754                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1573587                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               611087                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2288201                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16784871                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9961488                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    222071688                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               314020                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      72979666                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3979312                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071170                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11264071                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9823459                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.309441                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         235325419                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.317492                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.782247                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               189741835     80.63%     80.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27411142     11.65%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11514848      4.89%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3976504      1.69%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1471830      0.63%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  857477      0.36%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  321030      0.14%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3421      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27332      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           235325419                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         518007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1611904                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12170083                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.213325                       # Inst execution rate
system.cpu2.iew.exec_refs                    18165885                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5239778                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163673877                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16173477                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268485                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1335987                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6754133                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60316280                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12926107                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1519734                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50311235                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                803463                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               828481                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1573587                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2537608                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        37756                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          209239                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12625                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2062                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2018                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4683175                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2281375                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2062                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       527757                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1084147                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24600047                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49395602                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.787558                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19373971                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.209442                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49420274                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64261297                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31380900                       # number of integer regfile writes
system.cpu2.ipc                              0.176641                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176641                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639581      3.16%      3.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31514576     60.80%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14097427     27.20%     91.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4579238      8.83%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51830969                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     915116                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017656                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 138384     15.12%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678124     74.10%     89.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                98606     10.78%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51106490                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339959955                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49395590                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         78154078                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56512289                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51830969                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3803991                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17836789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57508                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344359                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11567129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    235325419                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220252                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.651348                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202217490     85.93%     85.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21313647      9.06%     94.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7501934      3.19%     98.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2551456      1.08%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1227007      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             251094      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             171033      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64674      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27084      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      235325419                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.219769                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8996807                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1621777                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16173477                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6754133                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu2.numCycles                       235843426                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1505222488                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171954391                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27109756                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5361994                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14122386                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                615732                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                10352                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             82044187                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              64197213                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40965485                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30684940                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10551424                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1573587                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16962825                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13855729                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        82044175                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27290                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               827                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10969021                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           816                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   291936828                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123767112                       # The number of ROB writes
system.cpu2.timesIdled                          16846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.388297                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9064582                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9404235                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1599622                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13109955                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            216505                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         257957                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           41452                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15295768                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21555                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819648                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1425751                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10570243                       # Number of branches committed
system.cpu3.commit.bw_lim_events               583705                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459648                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10849828                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42586428                       # Number of instructions committed
system.cpu3.commit.committedOps              43406262                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    236194600                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.183773                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.771096                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    216165382     91.52%     91.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9762316      4.13%     95.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4292755      1.82%     97.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3196113      1.35%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1111928      0.47%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       222317      0.09%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       779428      0.33%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        80656      0.03%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       583705      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    236194600                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292141                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40869467                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11832893                       # Number of loads committed
system.cpu3.commit.membars                    1639343                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639343      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25378608     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12652541     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3735629      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43406262                       # Class of committed instruction
system.cpu3.commit.refs                      16388182                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42586428                       # Number of Instructions Simulated
system.cpu3.committedOps                     43406262                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.604842                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.604842                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            196687126                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               176812                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             8575509                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              59596686                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 9894897                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28142968                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1426725                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               337063                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2162013                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15295768                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  7770928                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    228030165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               240637                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      61576049                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3201192                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064082                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8682964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9281087                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.257975                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         238313729                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.261827                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.688435                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               198420737     83.26%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                24962064     10.47%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9804101      4.11%     97.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3371757      1.41%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1211446      0.51%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  451767      0.19%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   62453      0.03%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3175      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26229      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           238313729                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         376490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1469040                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11844846                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.210949                       # Inst execution rate
system.cpu3.iew.exec_refs                    18807803                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5371955                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171026543                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             14260164                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            820573                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1300080                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6011428                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           54246461                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13435848                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1571682                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             50351406                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                629592                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               951515                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1426725                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2565030                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        43386                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          223720                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15391                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1940                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1851                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2427271                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1456139                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1940                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       561477                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        907563                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24461885                       # num instructions consuming a value
system.cpu3.iew.wb_count                     49336824                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.797819                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19516155                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.206698                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      49365972                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                64035275                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31501615                       # number of integer regfile writes
system.cpu3.ipc                              0.178417                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178417                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639577      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             30919603     59.55%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   87      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     62.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14645147     28.21%     90.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4718616      9.09%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              51923088                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     922354                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017764                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 136916     14.84%     14.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                     11      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                687125     74.50%     89.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                98300     10.66%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              51205851                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         343146524                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     49336812                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         65087625                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  51786325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 51923088                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2460136                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10840198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64291                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           488                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5691071                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    238313729                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.217877                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.651168                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          205535519     86.25%     86.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20613782      8.65%     94.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7850394      3.29%     98.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2545284      1.07%     99.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1255018      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             249313      0.10%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             171815      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              65693      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26911      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      238313729                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.217533                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6685805                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1238509                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            14260164                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6011428                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    234                       # number of misc regfile reads
system.cpu3.numCycles                       238690219                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1502375696                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              179337355                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27603781                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5644032                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11512393                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                818448                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7727                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             74491733                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              57725680                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36453317                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 28152316                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11173051                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1426725                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17854014                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8849536                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        74491721                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30926                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               874                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11346256                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           862                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   289865581                       # The number of ROB reads
system.cpu3.rob.rob_writes                  110635222                       # The number of ROB writes
system.cpu3.timesIdled                          12973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4293861                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8524208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       341610                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62948                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55420187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4133324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111099433                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4196272                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1327286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3077878                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1152355                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1008                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            571                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2965007                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2964965                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1327286                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12816458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12816458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    471688256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471688256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1492                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4293974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4293974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4293974                       # Request fanout histogram
system.membus.respLayer1.occupancy        23136196250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22105984253                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5970325317.460318                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   33574789746.672070                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 266954709500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118275378000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 752260990000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9928696                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9928696                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9928696                       # number of overall hits
system.cpu2.icache.overall_hits::total        9928696                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        32792                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32792                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        32792                       # number of overall misses
system.cpu2.icache.overall_misses::total        32792                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    818671000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    818671000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    818671000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    818671000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9961488                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9961488                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9961488                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9961488                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003292                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003292                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003292                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003292                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24965.570871                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24965.570871                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24965.570871                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24965.570871                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25206                       # number of writebacks
system.cpu2.icache.writebacks::total            25206                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7554                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7554                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7554                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7554                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25238                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25238                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25238                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25238                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    608110500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    608110500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    608110500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    608110500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002534                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002534                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 24095.035264                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 24095.035264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 24095.035264                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 24095.035264                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25206                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9928696                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9928696                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        32792                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32792                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    818671000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    818671000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9961488                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9961488                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003292                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003292                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24965.570871                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24965.570871                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7554                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7554                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25238                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25238                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    608110500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    608110500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 24095.035264                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 24095.035264                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986922                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9902314                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25206                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           392.855431                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        353743000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986922                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19948214                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19948214                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13647800                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13647800                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13647800                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13647800                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2533223                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2533223                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2533223                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2533223                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 332947557215                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 332947557215                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 332947557215                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 332947557215                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16181023                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16181023                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16181023                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16181023                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.156555                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.156555                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.156555                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.156555                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131432.391548                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131432.391548                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131432.391548                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131432.391548                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2426183                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       386255                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            36385                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4605                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.680857                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.877307                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       987198                       # number of writebacks
system.cpu2.dcache.writebacks::total           987198                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1953533                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1953533                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1953533                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1953533                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579690                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579690                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579690                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579690                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69749166581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69749166581                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69749166581                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69749166581                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035825                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035825                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035825                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035825                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120321.493524                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120321.493524                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120321.493524                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120321.493524                       # average overall mshr miss latency
system.cpu2.dcache.replacements                987198                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11048108                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11048108                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1480208                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1480208                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 156434329000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 156434329000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12528316                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12528316                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.118149                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.118149                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105684.018057                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105684.018057                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1199553                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1199553                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280655                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280655                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31017647500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31017647500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022402                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022402                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110518.777503                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110518.777503                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2599692                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2599692                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1053015                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1053015                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 176513228215                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 176513228215                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652707                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652707                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.288283                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.288283                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 167626.508848                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 167626.508848                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       753980                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       753980                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299035                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299035                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38731519081                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38731519081                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081867                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081867                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129521.691712                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129521.691712                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          199                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5501000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5501000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.379048                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.379048                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27643.216080                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27643.216080                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          120                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           79                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.150476                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150476                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6360.759494                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6360.759494                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          157                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       841500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       841500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.432507                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.432507                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5359.872611                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5359.872611                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       708500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       708500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.429752                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.429752                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4541.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4541.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       346500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       346500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       323500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       323500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400227                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400227                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419419                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419419                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44826033500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44826033500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819646                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819646                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511707                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511707                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106876.497011                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106876.497011                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419419                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419419                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44406614500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44406614500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511707                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511707                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105876.497011                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105876.497011                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.218795                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15046742                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998917                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.063055                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        353754500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.218795                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.881837                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.881837                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35002060                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35002060                       # Number of data accesses
system.cpu3.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5958973424.603174                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33581929298.994324                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 266954713000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119705716500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 750830651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      7745339                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7745339                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      7745339                       # number of overall hits
system.cpu3.icache.overall_hits::total        7745339                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25589                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25589                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25589                       # number of overall misses
system.cpu3.icache.overall_misses::total        25589                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    606035000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    606035000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    606035000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    606035000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      7770928                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7770928                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      7770928                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7770928                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003293                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003293                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003293                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003293                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23683.418656                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23683.418656                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23683.418656                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23683.418656                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.800000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        19878                       # number of writebacks
system.cpu3.icache.writebacks::total            19878                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5679                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5679                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5679                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5679                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        19910                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19910                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        19910                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19910                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    458771500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    458771500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    458771500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    458771500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002562                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002562                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002562                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002562                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23042.265193                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23042.265193                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23042.265193                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23042.265193                       # average overall mshr miss latency
system.cpu3.icache.replacements                 19878                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      7745339                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7745339                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25589                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25589                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    606035000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    606035000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      7770928                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7770928                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003293                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003293                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23683.418656                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23683.418656                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5679                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5679                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        19910                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19910                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    458771500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    458771500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23042.265193                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23042.265193                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986701                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            7727145                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19878                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           388.728494                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        360685000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986701                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999584                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999584                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         15561766                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        15561766                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14125585                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14125585                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14125585                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14125585                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2595007                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2595007                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2595007                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2595007                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 344919529947                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 344919529947                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 344919529947                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 344919529947                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16720592                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16720592                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16720592                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16720592                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.155198                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.155198                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.155198                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.155198                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132916.608682                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132916.608682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132916.608682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132916.608682                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2577440                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       569531                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            39902                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6557                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.594256                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.858472                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998396                       # number of writebacks
system.cpu3.dcache.writebacks::total           998396                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2007538                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2007538                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2007538                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2007538                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587469                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587469                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587469                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587469                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  71004922139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  71004922139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  71004922139                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71004922139                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035134                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035134                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035134                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035134                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120865.819539                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120865.819539                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120865.819539                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120865.819539                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998396                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11455348                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11455348                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1530026                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1530026                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 160907739500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 160907739500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12985374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12985374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117827                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117827                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105166.670044                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105166.670044                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1246000                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1246000                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       284026                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       284026                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31387191000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31387191000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021873                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021873                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110508.161225                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110508.161225                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2670237                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2670237                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1064981                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1064981                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 184011790447                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 184011790447                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735218                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735218                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.285119                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.285119                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 172784.106427                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 172784.106427                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       761538                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       761538                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303443                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303443                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39617731139                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39617731139                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081238                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081238                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 130560.702138                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130560.702138                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          191                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          191                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4947500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4947500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.355019                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.355019                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25903.141361                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25903.141361                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          119                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           72                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       461500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       461500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.133829                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.133829                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6409.722222                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6409.722222                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1155500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1155500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.440104                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.440104                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6837.278107                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6837.278107                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1010500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1010500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6014.880952                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6014.880952                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       375000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       375000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       352000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       352000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396778                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396778                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422870                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422870                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45027054500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45027054500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819648                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819648                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515917                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515917                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106479.661598                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106479.661598                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422870                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422870                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44604184500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44604184500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515917                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515917                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105479.661598                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105479.661598                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.570987                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15532973                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010127                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.377248                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        360696500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.570987                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.892843                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.892843                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36092480                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36092480                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    862088933.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2858067845.673397                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11142213000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   857605034000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12931334000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    141643203                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141643203                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    141643203                       # number of overall hits
system.cpu0.icache.overall_hits::total      141643203                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28554935                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28554935                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28554935                       # number of overall misses
system.cpu0.icache.overall_misses::total     28554935                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 373008929495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 373008929495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 373008929495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 373008929495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170198138                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170198138                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170198138                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170198138                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167775                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167775                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167775                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167775                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13062.853391                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13062.853391                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13062.853391                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13062.853391                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3083                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.171875                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26963571                       # number of writebacks
system.cpu0.icache.writebacks::total         26963571                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1591330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1591330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1591330                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1591330                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26963605                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26963605                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26963605                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26963605                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 331379807499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 331379807499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 331379807499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 331379807499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158425                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158425                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158425                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158425                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12289.892524                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12289.892524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12289.892524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12289.892524                       # average overall mshr miss latency
system.cpu0.icache.replacements              26963571                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    141643203                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141643203                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28554935                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28554935                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 373008929495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 373008929495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170198138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170198138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167775                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167775                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13062.853391                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13062.853391                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1591330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1591330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26963605                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26963605                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 331379807499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 331379807499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158425                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158425                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12289.892524                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12289.892524                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168606561                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26963572                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.253124                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        367359880                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       367359880                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    343830993                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       343830993                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    343830993                       # number of overall hits
system.cpu0.dcache.overall_hits::total      343830993                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42833244                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42833244                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42833244                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42833244                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 984212218325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 984212218325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 984212218325                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 984212218325                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    386664237                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    386664237                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    386664237                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    386664237                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110776                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110776                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110776                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110776                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22977.765082                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22977.765082                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22977.765082                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22977.765082                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4102334                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       196750                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73525                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2268                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.795090                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.750441                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25520597                       # number of writebacks
system.cpu0.dcache.writebacks::total         25520597                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17720889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17720889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17720889                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17720889                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25112355                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25112355                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25112355                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25112355                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 431049527520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 431049527520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 431049527520                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 431049527520                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064946                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064946                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064946                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064946                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17164.838882                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17164.838882                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17164.838882                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17164.838882                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25520597                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    248346673                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      248346673                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28559368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28559368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 582114108000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 582114108000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    276906041                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    276906041                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20382.597682                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20382.597682                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7687459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7687459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20871909                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20871909                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 329850790000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 329850790000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075375                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075375                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15803.575514                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15803.575514                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95484320                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95484320                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14273876                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14273876                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 402098110325                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 402098110325                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758196                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758196                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.130048                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.130048                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28170.211814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28170.211814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10033430                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10033430                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4240446                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4240446                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 101198737520                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 101198737520                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038634                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038634                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23865.116434                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23865.116434                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1341                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1341                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11928500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11928500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.439961                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.439961                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8895.227442                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8895.227442                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1310                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1310                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1465500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1465500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010171                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010171                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47274.193548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47274.193548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2672                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          282                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          282                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2148000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2148000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2954                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095464                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095464                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7617.021277                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7617.021277                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          278                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1873000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1873000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.094110                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094110                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6737.410072                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6737.410072                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401991                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401991                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417883                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417883                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45223561000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45223561000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509692                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509692                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108220.628741                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108220.628741                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417883                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417883                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44805678000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44805678000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509692                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509692                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107220.628741                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107220.628741                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.951453                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          369767240                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25529943                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.483669                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.951453                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998483                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998483                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        800510201                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       800510201                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26903560                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24080790                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19360                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               63861                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               21719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               62609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               17398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               62229                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51231526                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26903560                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24080790                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19360                       # number of overall hits
system.l2.overall_hits::.cpu1.data              63861                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              21719                       # number of overall hits
system.l2.overall_hits::.cpu2.data              62609                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              17398                       # number of overall hits
system.l2.overall_hits::.cpu3.data              62229                       # number of overall hits
system.l2.overall_hits::total                51231526                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             60044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1439651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            926381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            924680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936140                       # number of demand (read+write) misses
system.l2.demand_misses::total                4295570                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            60044                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1439651                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2643                       # number of overall misses
system.l2.overall_misses::.cpu1.data           926381                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3519                       # number of overall misses
system.l2.overall_misses::.cpu2.data           924680                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2512                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936140                       # number of overall misses
system.l2.overall_misses::total               4295570                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5235360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 151802309500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    247244500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112238751499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    322369000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111532349500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    232115500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 113001859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     494612358499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5235360000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 151802309500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    247244500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112238751499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    322369000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111532349500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    232115500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 113001859000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    494612358499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26963604                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25520441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22003                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           19910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998369                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55527096                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26963604                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25520441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22003                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          19910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998369                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55527096                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002227                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.056412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.120120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.935510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.139433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.936585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.126168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.937669                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077360                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002227                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.056412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.120120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.935510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.139433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.936585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.126168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.937669                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077360                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87192.059157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105443.825969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93546.916383                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121158.304735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91608.127309                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120617.240018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92402.667197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120710.426859                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115144.755760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87192.059157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105443.825969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93546.916383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121158.304735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91608.127309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120617.240018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92402.667197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120710.426859                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115144.755760                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3077878                       # number of writebacks
system.l2.writebacks::total                   3077878                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            581                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            604                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            539                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3318                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           364                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           581                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           604                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           539                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3318                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        59966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1439227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       925800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       935601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4292252                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        59966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1439227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       925800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       935601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4292252                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4630225501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 137378299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    198121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102937557500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    262443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102245518500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    186551500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103605104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 451443821001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4630225501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 137378299000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    198121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102937557500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    262443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102245518500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    186551500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103605104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451443821001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.056395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.103577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.934923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.123900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.935973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.109292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.937129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077300                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.056395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.103577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.934923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.123900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.935973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.109292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.937129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077300                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77214.179719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95452.836141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86933.523475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111187.683625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83928.205948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110646.222280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85731.387868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110736.418623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105176.448401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77214.179719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95452.836141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86933.523475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111187.683625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83928.205948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110646.222280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85731.387868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110736.418623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105176.448401                       # average overall mshr miss latency
system.l2.replacements                        8425135                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7110765                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7110765                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7110765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7110765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48228269                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48228269                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48228269                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48228269                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  122                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 92                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1474500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1474500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              214                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.895833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.051282                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.041667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.064516                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.429907                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17145.348837                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16027.173913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1720500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1842500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.895833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.051282                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.041667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.064516                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.429907                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20005.813953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20027.173913                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.257143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.037037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.482759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.246667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       360000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       283000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       741500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.257143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.037037                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.482759                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.246667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20040.540541                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3738932                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3814122                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         910111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682752                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689682                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2964965                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  97816826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82115585999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81514080500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82598825500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  344045318499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4649043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       707968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6779087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.195763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.964673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.437369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107477.908189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120271.468995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119448.551479                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119763.638169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116036.890317                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       910111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2964965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  88715716500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75288065500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74689880500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75702005500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 314395668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.195763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.965046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.964673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437369                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97477.908189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110271.468264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109448.551479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109763.638169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106036.890149                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26903560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         19360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         21719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         17398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26962037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        60044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5235360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    247244500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    322369000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    232115500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6037089000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26963604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        19910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27030755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.120120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.139433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.126168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87192.059157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93546.916383                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91608.127309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92402.667197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87853.095259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          364                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          336                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1170                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        59966                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4630225501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    198121500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    262443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    186551500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5277342001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.103577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.123900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.109292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77214.179719                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86933.523475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83928.205948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85731.387868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78127.287277                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20341858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        37892                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        36972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20455367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       529540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       243629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       242260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1261887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  53985483000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30123165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30018269000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30403033500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 144529951000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20871398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       282274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       280152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       283430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21717254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.863094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.864745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.869555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101947.884957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123643.595385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123909.308181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123359.897021                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114534.780848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          424                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          581                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          604                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          539                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2148                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       529116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       241656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       245919                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1259739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  48662582500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27649492000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27555638000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27903098500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 131770811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.861036                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.862589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.867653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91969.591734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113761.446299                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114028.362631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113464.589967                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104601.676220                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             102                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           108                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.860465                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.944444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           37                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       723500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       472000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       273000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       535000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2003500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.860465                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19554.054054                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19814.814815                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19642.156863                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999897                       # Cycle average of tags in use
system.l2.tags.total_refs                   110862905                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8425141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.158582                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.715721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.940589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.481748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.193971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.038900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.185581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.029984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.384248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.558058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.320027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.021629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 895358053                       # Number of tag accesses
system.l2.tags.data_accesses                895358053                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3837760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92110528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        145856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59251200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        200128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59140864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        139264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59878464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          274704064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3837760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       145856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       200128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       139264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4323008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    196984192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       196984192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          59965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1439227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         925800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         935601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4292251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3077878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3077878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4408500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        105808937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           167547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68062866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           229890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67936121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           159975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68783415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             315557252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4408500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       167547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       229890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       159975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4965913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226279107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226279107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226279107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4408500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       105808937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          167547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68062866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          229890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67936121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          159975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68783415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            541836359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2988609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     59965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1337663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    921684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    919458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003501271750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185059                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185059                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8874551                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2814278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4292251                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3077878                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4292251                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3077878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 116334                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 89269                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            219097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            255898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            381109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            267195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            269741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            277737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            280918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            329626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           263610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           256817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           232381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            188876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            193553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           209722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168218                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194894084750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20879585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            273192528500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46670.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65420.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1421409                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1602944                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4292251                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3077878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1261726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1104066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  849808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  456017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  124761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   76231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   66455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   52376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 169562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 206492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 203174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 196277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4140139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.751435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.033471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.233679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3128221     75.56%     75.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       739067     17.85%     93.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       105091      2.54%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44532      1.08%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23084      0.56%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14547      0.35%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11241      0.27%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9023      0.22%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65333      1.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4140139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.565041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.118000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185058    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185059                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.584762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172614     93.28%     93.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              710      0.38%     93.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9172      4.96%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1899      1.03%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              489      0.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              131      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185059                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              267258688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7445376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191269568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               274704064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            196984192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       307.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    315.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  870536259000                       # Total gap between requests
system.mem_ctrls.avgGap                     118116.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3837760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     85610432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       145856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58987776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       200128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58845312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       139264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59492160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191269568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4408500.484381831251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 98342165.987486928701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 167547.279311368184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67760266.162711307406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 229890.453008621465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67596615.331756025553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 159974.936279744259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68339660.681470811367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219714620.814095616341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        59965                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1439227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       925800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       935601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3077878                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2140484750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  78457624250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    102100000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64200011250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    130564250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63578404750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     94853250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64488486000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21093336267750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35695.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54513.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44800.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69345.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41753.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68802.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43590.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68927.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6853207.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14662418400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7793237430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14304882900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7672737060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68719210560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     198577767360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     167062582560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       478792836270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.997512                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 431928851750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29069040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 409538476250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14898259740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7918590075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15511164480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7927687080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68719210560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     315605093220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      68513255520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       499093260675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.316956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 174671398250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29069040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 666795929750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5693990208.333333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32821039720.496353                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 266954566500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118929660500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 751606707500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12223251                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12223251                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12223251                       # number of overall hits
system.cpu1.icache.overall_hits::total       12223251                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26439                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26439                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26439                       # number of overall misses
system.cpu1.icache.overall_misses::total        26439                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    619750000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    619750000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    619750000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    619750000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12249690                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12249690                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12249690                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12249690                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002158                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002158                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002158                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002158                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23440.750407                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23440.750407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23440.750407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23440.750407                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21971                       # number of writebacks
system.cpu1.icache.writebacks::total            21971                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4436                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4436                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4436                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4436                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22003                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22003                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22003                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22003                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    501201500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    501201500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    501201500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    501201500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001796                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001796                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001796                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001796                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22778.780166                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22778.780166                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22778.780166                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22778.780166                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21971                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12223251                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12223251                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26439                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26439                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    619750000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    619750000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12249690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12249690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002158                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002158                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23440.750407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23440.750407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4436                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4436                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22003                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22003                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    501201500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    501201500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001796                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22778.780166                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22778.780166                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987152                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12194837                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21971                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           555.042420                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346416000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987152                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24521383                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24521383                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13672459                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13672459                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13672459                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13672459                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2516435                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2516435                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2516435                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2516435                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 335668563832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 335668563832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 335668563832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 335668563832                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16188894                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16188894                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16188894                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16188894                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155442                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155442                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155442                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155442                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 133390.516279                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133390.516279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 133390.516279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133390.516279                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2532108                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       268450                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39701                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3141                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.779451                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.466412                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       989979                       # number of writebacks
system.cpu1.dcache.writebacks::total           989979                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1933405                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1933405                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1933405                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1933405                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       583030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       583030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       583030                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       583030                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70319268889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70319268889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70319268889                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70319268889                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036014                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036014                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036014                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036014                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120610.035314                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120610.035314                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120610.035314                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120610.035314                       # average overall mshr miss latency
system.cpu1.dcache.replacements                989979                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11061985                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11061985                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1461295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1461295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 154778999500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 154778999500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12523280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12523280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.116686                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.116686                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105919.064597                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105919.064597                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1178488                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1178488                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       282807                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       282807                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31139339000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31139339000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022583                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110108.091384                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110108.091384                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2610474                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2610474                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1055140                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1055140                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 180889564332                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 180889564332                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287848                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287848                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 171436.552810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 171436.552810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       754917                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       754917                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300223                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300223                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39179929889                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39179929889                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081903                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081903                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 130502.759246                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 130502.759246                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6180000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6180000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.367113                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.367113                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32187.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32187.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       568000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       568000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.137667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.137667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7888.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7888.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       849000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       849000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.429752                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.429752                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5442.307692                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5442.307692                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       718000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       718000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.424242                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.424242                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4662.337662                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4662.337662                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       384000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       384000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       361000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       361000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401494                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401494                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418162                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418162                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44982164500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44982164500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819656                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819656                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107571.143480                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107571.143480                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418162                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418162                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44564002500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44564002500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510168                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510168                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106571.143480                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106571.143480                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.018993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15075249                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1000985                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.060414                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346427500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.018993                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.938094                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938094                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35019886                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35019886                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 870536368000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48750392                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10188643                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48416006                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5347257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1130                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           684                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1814                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           72                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6820273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6820273                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27030756                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21719638                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          108                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          108                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80890779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76571783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        65977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2981728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2973920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        59698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3007432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166626999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3451339136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3266625728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2814336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126733888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3228416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126366784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2546432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127792704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7107447424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8470228                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199777344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         63997797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076313                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.307607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59566612     93.08%     93.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4217535      6.59%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46350      0.07%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 104375      0.16%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  54124      0.08%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   8801      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           63997797                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111076503967                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1499382357                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38063483                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1516157948                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          30042034                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38296345157                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40480105425                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1502493843                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33191027                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1408192782500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130475                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740532                       # Number of bytes of host memory used
host_op_rate                                   130760                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11530.42                       # Real time elapsed on the host
host_tick_rate                               46629386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504435012                       # Number of instructions simulated
sim_ops                                    1507721191                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.537656                       # Number of seconds simulated
sim_ticks                                537656414500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.925461                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               72704776                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            72759010                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3481242                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        107179738                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7463                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12903                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5440                       # Number of indirect misses.
system.cpu0.branchPred.lookups              107852039                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2143                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1016                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3478509                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46227660                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8140736                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      158113022                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191909860                       # Number of instructions committed
system.cpu0.commit.committedOps             191910638                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1043057138                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183989                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.029273                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    994090806     95.31%     95.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12557247      1.20%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13611029      1.30%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2172024      0.21%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1546876      0.15%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       755232      0.07%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       756607      0.07%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9426581      0.90%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8140736      0.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1043057138                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               13901                       # Number of function calls committed.
system.cpu0.commit.int_insts                191300267                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57179489                       # Number of loads committed
system.cpu0.commit.membars                       1224                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1275      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133991259     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57180449     29.80%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        735917      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191910638                       # Class of committed instruction
system.cpu0.commit.refs                      57916460                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191909860                       # Number of Instructions Simulated
system.cpu0.committedOps                    191910638                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.560585                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.560585                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            887420877                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2798                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62609929                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             369765819                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                38899701                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                117346730                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3479429                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 8182                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             18155644                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  107852039                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70432338                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    989372531                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               681770                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     432091551                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6964324                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.101067                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72447585                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72712239                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.404910                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1065302381                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.405607                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.790263                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               779401536     73.16%     73.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               177770739     16.69%     89.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                86946922      8.16%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6360916      0.60%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13794835      1.29%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4455      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1019211      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     643      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3124      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1065302381                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     217                       # number of floating regfile writes
system.cpu0.idleCycles                        1828722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3568165                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59526112                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.397466                       # Inst execution rate
system.cpu0.iew.exec_refs                   237323818                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    752320                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              252501006                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99907859                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3434                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1320014                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1144091                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          348835216                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            236571498                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2363368                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            424148806                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2302443                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            427633498                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3479429                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            431965487                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16659743                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          104963                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          796                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42728370                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       407120                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           200                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1614979                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1953186                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238768981                       # num instructions consuming a value
system.cpu0.iew.wb_count                    259616312                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.704583                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168232551                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.243284                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     260543754                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               515951082                       # number of integer regfile reads
system.cpu0.int_regfile_writes              200274862                       # number of integer regfile writes
system.cpu0.ipc                              0.179837                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.179837                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2015      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            187932007     44.06%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1406      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  325      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           237747129     55.74%     99.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             828967      0.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             61      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             426512173                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    324                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                648                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          323                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               333                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   30590650                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.071723                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1199212      3.92%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              29389484     96.07%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1954      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             457100484                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1953825977                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    259615989                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        505759655                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 348830453                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                426512173                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4763                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      156924581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4909247                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           383                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    127625110                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1065302381                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.400367                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.105862                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          885896097     83.16%     83.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79912410      7.50%     90.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33979161      3.19%     93.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15536453      1.46%     95.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28028965      2.63%     97.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15351567      1.44%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3869943      0.36%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1883551      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             844234      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1065302381                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.399681                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2262207                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          430355                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99907859                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1144091                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1064                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1067131103                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8181729                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              724787255                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144954380                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27007360                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47126995                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             149613367                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1131485                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            494893558                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             359153841                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          268993935                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                123485393                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                847897                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3479429                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            166310419                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               124039563                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       494893246                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        112890                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2431                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                106824451                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2404                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1384930806                       # The number of ROB reads
system.cpu0.rob.rob_writes                  722313610                       # The number of ROB writes
system.cpu0.timesIdled                          19451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  740                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.945205                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56580115                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56611135                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2882353                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         81106192                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4100                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7312                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3212                       # Number of indirect misses.
system.cpu1.branchPred.lookups               81848850                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          401                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           881                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2881321                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34036141                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6409864                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      120834753                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141405820                       # Number of instructions committed
system.cpu1.commit.committedOps             141407137                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    796926673                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.013410                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    760952026     95.49%     95.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9194078      1.15%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10007668      1.26%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1543832      0.19%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1302627      0.16%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       520117      0.07%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       499005      0.06%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6497456      0.82%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6409864      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    796926673                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5937                       # Number of function calls committed.
system.cpu1.commit.int_insts                140797403                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41904769                       # Number of loads committed
system.cpu1.commit.membars                       1869                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1869      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98868297     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41905650     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        630985      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141407137                       # Class of committed instruction
system.cpu1.commit.refs                      42536635                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141405820                       # Number of Instructions Simulated
system.cpu1.committedOps                    141407137                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.759931                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.759931                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            676589754                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1044                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48078793                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             278874159                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30132403                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91441946                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2881999                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2668                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13202195                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   81848850                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 53884377                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    756175334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               624941                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     328585297                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5766062                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.100491                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55189932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56584215                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.403426                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         814248297                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.403549                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.786571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               596266761     73.23%     73.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               135671555     16.66%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                65848474      8.09%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6725189      0.83%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8684906      1.07%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4226      0.00%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1046545      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     584      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           814248297                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         239406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2960764                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44613818                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.381922                       # Inst execution rate
system.cpu1.iew.exec_refs                   170861242                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    652968                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              192255783                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             74855076                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2850                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1284434                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1028128                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          261117265                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            170208274                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2063825                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            311070753                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1692465                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            328146423                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2881999                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            331239576                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11956378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           63037                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          722                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          180                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32950307                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       396262                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           180                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1218915                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1741849                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                179501775                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194184567                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.701902                       # average fanout of values written-back
system.cpu1.iew.wb_producers                125992603                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.238413                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     194965382                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               379968615                       # number of integer regfile reads
system.cpu1.int_regfile_writes              149702907                       # number of integer regfile writes
system.cpu1.ipc                              0.173613                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173613                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2365      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141111508     45.06%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 385      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           171316003     54.71%     99.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             704093      0.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             313134578                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21666319                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.069192                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 951454      4.39%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20714831     95.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   34      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             334798532                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1466070186                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194184567                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        380827564                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 261112392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                313134578                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4873                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      119710128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3886414                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           638                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     95531904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    814248297                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.384569                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.087534                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          682256947     83.79%     83.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59006921      7.25%     91.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25086642      3.08%     94.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11631020      1.43%     95.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20325527      2.50%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10730727      1.32%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3076626      0.38%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1425282      0.18%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             708605      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      814248297                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.384456                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1767233                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          444698                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            74855076                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1028128                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    496                       # number of misc regfile reads
system.cpu1.numCycles                       814487703                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   260711245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              552658148                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106742146                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              19907704                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36472534                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             114591232                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               861843                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            371888902                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             269802863                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          202073341                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 95407253                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                807284                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2881999                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            126761307                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                95331195                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       371888902                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         67056                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2080                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 76705075                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2041                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1052756385                       # The number of ROB reads
system.cpu1.rob.rob_writes                  541822643                       # The number of ROB writes
system.cpu1.timesIdled                           3925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.957918                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39387109                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39403691                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2346998                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56587408                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              3878                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7544                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3666                       # Number of indirect misses.
system.cpu2.branchPred.lookups               57358813                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          461                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           805                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2345754                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22653627                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4640228                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4045                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       86686629                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94512181                       # Number of instructions committed
system.cpu2.commit.committedOps              94513425                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    544792561                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.173485                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.002794                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    520433791     95.53%     95.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6627476      1.22%     96.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6567205      1.21%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1108779      0.20%     98.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       862390      0.16%     98.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       351736      0.06%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       311554      0.06%     98.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3889402      0.71%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4640228      0.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    544792561                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5880                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93903794                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27491296                       # Number of loads committed
system.cpu2.commit.membars                       1786                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1786      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66416341     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27492101     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        602861      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94513425                       # Class of committed instruction
system.cpu2.commit.refs                      28094962                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94512181                       # Number of Instructions Simulated
system.cpu2.committedOps                     94513425                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.902460                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.902460                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            456825685                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1281                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32714388                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             194686121                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22377554                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67474262                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2346502                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3116                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8566653                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   57358813                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 38061002                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    516157709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               573726                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     233137261                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                4695492                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.102820                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39085201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39390987                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.417918                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         557590656                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.418122                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.805437                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               403797628     72.42%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                95667681     17.16%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                46042531      8.26%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5158129      0.93%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5814637      1.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6152      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1103265      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     583      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           557590656                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         263696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2418726                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30143635                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.362949                       # Inst execution rate
system.cpu2.iew.exec_refs                   106935346                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    628516                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              139334257                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51323625                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2704                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1223741                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              979966                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180276916                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            106306830                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1783922                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            202472916                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1181832                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            213267369                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2346502                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            215370497                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7465551                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           44887                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          647                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23832329                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       376300                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           266                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       954704                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1464022                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                121849616                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131403982                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.694903                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84673613                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.235552                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     131995265                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               248860463                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101227396                       # number of integer regfile writes
system.cpu2.ipc                              0.169421                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169421                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2267      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96251126     47.12%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 482      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107329683     52.55%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             673056      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             204256838                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12947437                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.063388                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 617231      4.77%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12330176     95.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   30      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             217202008                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         981819500                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131403982                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        266040664                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180272299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                204256838                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4617                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       85763491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2767731                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           572                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     69190016                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    557590656                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.366320                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.056265                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          469721990     84.24%     84.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40348413      7.24%     91.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16759250      3.01%     94.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7909393      1.42%     95.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12937560      2.32%     98.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6460746      1.16%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2051977      0.37%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             914702      0.16%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             486625      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      557590656                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.366147                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1511944                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          439554                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51323625                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             979966                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    481                       # number of misc regfile reads
system.cpu2.numCycles                       557854352                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   517344343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              376630742                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71259095                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              13050611                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26872082                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              73695700                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               703415                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            257849001                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             187433694                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          140735273                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 69424635                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                794034                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2346502                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             82259260                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                69476178                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       257849001                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         57435                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              2109                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 48488397                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          2076                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   721349865                       # The number of ROB reads
system.cpu2.rob.rob_writes                  375214581                       # The number of ROB writes
system.cpu2.timesIdled                           3732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.907975                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25118957                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25142094                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1855092                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         36013518                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4244                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10378                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6134                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36798921                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          493                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           779                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1853778                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13911946                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3101214                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           3988                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58034381                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58104771                       # Number of instructions committed
system.cpu3.commit.committedOps              58105986                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    327260138                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.177553                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.010422                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    311798688     95.28%     95.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4635739      1.42%     96.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3993197      1.22%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       790776      0.24%     98.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       562096      0.17%     98.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       218216      0.07%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       159135      0.05%     98.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      2001077      0.61%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3101214      0.95%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    327260138                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5876                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57496592                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16279472                       # Number of loads committed
system.cpu3.commit.membars                       1739                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1739      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41243566     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16280251     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        580094      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58105986                       # Class of committed instruction
system.cpu3.commit.refs                      16860345                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58104771                       # Number of Instructions Simulated
system.cpu3.committedOps                     58105986                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.790748                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.790748                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            266139899                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1375                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20574355                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             126174711                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16039052                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47167350                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1854540                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3967                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4977972                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   36798921                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24787055                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    308763874                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               515309                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     151991534                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3711708                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.109368                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25559073                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25123201                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.451724                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         336178813                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.452125                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.844860                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               237554975     70.66%     70.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60596965     18.03%     88.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29157837      8.67%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4496872      1.34%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3316503      0.99%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9919      0.00%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1044922      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      55      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     765      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           336178813                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         291295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1967215                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19066700                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.357991                       # Inst execution rate
system.cpu3.iew.exec_refs                    59317505                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    607172                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               88459460                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32276038                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2568                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1226898                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              953575                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115535860                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58710333                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1579640                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            120453285                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                702488                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            115025977                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1854540                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            116246080                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3891470                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31375                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          499                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          283                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     15996566                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       372702                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           283                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       821372                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1145843                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74576811                       # num instructions consuming a value
system.cpu3.iew.wb_count                     82890298                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.704512                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52540255                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.246353                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83363168                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               149301321                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63693734                       # number of integer regfile writes
system.cpu3.ipc                              0.172689                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.172689                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2219      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61748408     50.60%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 692      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59632571     48.87%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             648811      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             122032925                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6701401                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.054915                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 350512      5.23%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6350848     94.77%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   41      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             128732107                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         588596027                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     82890298                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        172966004                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115531391                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                122032925                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4469                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57429874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1649963                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           481                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     45640700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    336178813                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.363000                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.031962                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          281339211     83.69%     83.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26289545      7.82%     91.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11114691      3.31%     94.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4776538      1.42%     96.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7230867      2.15%     98.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3425268      1.02%     99.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1189824      0.35%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             507320      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             305549      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      336178813                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.362686                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1434719                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          436363                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32276038                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             953575                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    480                       # number of misc regfile reads
system.cpu3.numCycles                       336470108                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   738728840                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              220435618                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43616170                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7357412                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18947810                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              41358499                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               568104                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            165988474                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             121189705                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           91182198                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 47866775                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                830823                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1854540                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             47008836                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47566028                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       165988474                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         65234                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1970                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26668212                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1928                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   440296392                       # The number of ROB reads
system.cpu3.rob.rob_writes                  241217139                       # The number of ROB writes
system.cpu3.timesIdled                           3841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45365387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      88591698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3973756                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1897538                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47955534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     37409074                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     97406570                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       39306612                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45277980                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       795107                       # Transaction distribution
system.membus.trans_dist::CleanEvict         42440062                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21042                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1527                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55978                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45277982                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    133925451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              133925451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2952247040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2952247040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7914                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45356529                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45356529    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45356529                       # Request fanout histogram
system.membus.respLayer1.occupancy       237215979244                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        108022767524                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                606                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          304                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    851083519.736842                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1994830561.094422                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          304    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6897846000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            304                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   278927024500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 258729390000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     38056523                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        38056523                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     38056523                       # number of overall hits
system.cpu2.icache.overall_hits::total       38056523                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4479                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4479                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4479                       # number of overall misses
system.cpu2.icache.overall_misses::total         4479                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    250902000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    250902000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    250902000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    250902000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     38061002                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38061002                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     38061002                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38061002                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000118                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000118                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 56017.414601                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56017.414601                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 56017.414601                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56017.414601                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          450                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           90                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4064                       # number of writebacks
system.cpu2.icache.writebacks::total             4064                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          415                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          415                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          415                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          415                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4064                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4064                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4064                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4064                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    227997500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    227997500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    227997500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    227997500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 56101.747047                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56101.747047                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 56101.747047                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56101.747047                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4064                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     38056523                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       38056523                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4479                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4479                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    250902000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    250902000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     38061002                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38061002                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 56017.414601                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56017.414601                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          415                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          415                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4064                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4064                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    227997500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    227997500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 56101.747047                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56101.747047                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38112207                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4096                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9304.738037                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         76126068                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        76126068                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26150983                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26150983                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26150983                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26150983                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13521413                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13521413                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13521413                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13521413                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1223024653434                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1223024653434                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1223024653434                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1223024653434                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39672396                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39672396                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39672396                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39672396                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.340827                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.340827                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.340827                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.340827                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90450.950166                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90450.950166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90450.950166                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90450.950166                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    409386403                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         5152                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7601097                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            104                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.858858                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    49.538462                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9216517                       # number of writebacks
system.cpu2.dcache.writebacks::total          9216517                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4291765                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4291765                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4291765                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4291765                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9229648                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9229648                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9229648                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9229648                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 967486344441                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 967486344441                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 967486344441                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 967486344441                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.232647                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.232647                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.232647                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.232647                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104823.753240                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104823.753240                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104823.753240                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104823.753240                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9216503                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25753261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25753261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13317247                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13317247                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1203757511000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1203757511000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39070508                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39070508                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.340852                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.340852                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90390.867647                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90390.867647                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4107929                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4107929                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9209318                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9209318                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 965638007000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 965638007000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.235710                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.235710                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104854.453609                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104854.453609                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       397722                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        397722                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       204166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       204166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19267142434                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19267142434                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       601888                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       601888                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.339209                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.339209                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 94369.985375                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94369.985375                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183836                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183836                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20330                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20330                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1848337441                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1848337441                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.033777                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033777                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90916.745745                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90916.745745                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          913                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          913                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          359                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          359                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     12723500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     12723500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.282233                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.282233                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35441.504178                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35441.504178                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          168                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          191                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          191                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1345500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1345500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.150157                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150157                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7044.502618                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7044.502618                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          507                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          507                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          438                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          438                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2604000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2604000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          945                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          945                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.463492                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.463492                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5945.205479                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5945.205479                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          436                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          436                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2221000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2221000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.461376                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.461376                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5094.036697                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5094.036697                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       891000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       891000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       838000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       838000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          267                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            267                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          538                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          538                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2512500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2512500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          805                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          805                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.668323                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.668323                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4670.074349                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4670.074349                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          537                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          537                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1974500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1974500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.667081                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.667081                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3676.908752                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3676.908752                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.344353                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35387856                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9224367                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.836345                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.344353                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.917011                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.917011                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         88575174                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        88575174                       # Number of data accesses
system.cpu3.numPwrStateTransitions                548                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          275                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1343350905.454545                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2988332656.865156                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          275    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   9919469500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            275                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   168234915500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 369421499000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24782345                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24782345                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24782345                       # number of overall hits
system.cpu3.icache.overall_hits::total       24782345                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4710                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4710                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4710                       # number of overall misses
system.cpu3.icache.overall_misses::total         4710                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    283521499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    283521499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    283521499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    283521499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24787055                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24787055                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24787055                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24787055                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000190                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000190                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000190                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000190                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60195.647346                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60195.647346                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60195.647346                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60195.647346                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          626                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    39.125000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4228                       # number of writebacks
system.cpu3.icache.writebacks::total             4228                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          482                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          482                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          482                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          482                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4228                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4228                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4228                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4228                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    255515499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    255515499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    255515499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    255515499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 60434.129376                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60434.129376                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 60434.129376                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60434.129376                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4228                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24782345                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24782345                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4710                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4710                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    283521499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    283521499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24787055                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24787055                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000190                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000190                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60195.647346                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60195.647346                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          482                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          482                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4228                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4228                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    255515499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    255515499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 60434.129376                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60434.129376                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24824677                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4260                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5827.388967                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49578338                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49578338                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16455602                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16455602                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16455602                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16455602                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7948807                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7948807                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7948807                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7948807                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 735020725571                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 735020725571                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 735020725571                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 735020725571                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24404409                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24404409                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24404409                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24404409                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.325712                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.325712                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.325712                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.325712                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92469.313391                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92469.313391                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92469.313391                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92469.313391                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    225747449                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        32579                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3973033                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            452                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.819928                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.077434                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5100587                       # number of writebacks
system.cpu3.dcache.writebacks::total          5100587                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2836480                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2836480                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2836480                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2836480                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5112327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5112327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5112327                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5112327                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 553817107072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 553817107072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 553817107072                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 553817107072                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.209484                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.209484                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.209484                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.209484                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108329.750243                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108329.750243                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108329.750243                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108329.750243                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5100556                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16080737                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16080737                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7744568                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7744568                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 715051775500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 715051775500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23825305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23825305                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.325056                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325056                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92329.459242                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92329.459242                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2651928                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2651928                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5092640                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5092640                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 551911489000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 551911489000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.213749                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.213749                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108374.338064                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108374.338064                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       374865                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        374865                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       204239                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       204239                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19968950071                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19968950071                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       579104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       579104                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.352681                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.352681                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97772.463002                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97772.463002                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184552                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184552                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19687                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19687                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1905618072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1905618072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.033996                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033996                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 96795.757200                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 96795.757200                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          874                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          874                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          398                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          398                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     19207000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     19207000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.312893                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.312893                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 48258.793970                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 48258.793970                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          210                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          210                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          188                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          188                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2542000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2542000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.147799                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.147799                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13521.276596                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13521.276596                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          584                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          584                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          384                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          384                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2456000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2456000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.396694                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.396694                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6395.833333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6395.833333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          383                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          383                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2115000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2115000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.395661                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.395661                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5522.193211                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5522.193211                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       673500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       673500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       631500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       631500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          328                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            328                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          451                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          451                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2097500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2097500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          779                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          779                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.578947                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.578947                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4650.776053                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4650.776053                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          451                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          451                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1646500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1646500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.578947                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.578947                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3650.776053                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3650.776053                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.987291                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21573560                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5107457                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.223934                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.987291                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.874603                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.874603                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         53922284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        53922284                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 60                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           30                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       136362650                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   129635969.495429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    265933000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             30                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   533565535000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4090879500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70412202                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70412202                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70412202                       # number of overall hits
system.cpu0.icache.overall_hits::total       70412202                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20136                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20136                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20136                       # number of overall misses
system.cpu0.icache.overall_misses::total        20136                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1463088997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1463088997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1463088997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1463088997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70432338                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70432338                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70432338                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70432338                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000286                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000286                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72660.359406                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72660.359406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72660.359406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72660.359406                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2160                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.682927                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18271                       # number of writebacks
system.cpu0.icache.writebacks::total            18271                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1864                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1864                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1864                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1864                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18272                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18272                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1333777497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1333777497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1333777497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1333777497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000259                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000259                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72995.703645                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72995.703645                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72995.703645                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72995.703645                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18271                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70412202                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70412202                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20136                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20136                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1463088997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1463088997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70432338                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70432338                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72660.359406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72660.359406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1864                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1864                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1333777497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1333777497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72995.703645                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72995.703645                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70430719                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18303                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3848.042343                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140882947                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140882947                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51562821                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51562821                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51562821                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51562821                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28096122                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28096122                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28096122                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28096122                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2339429323329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2339429323329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2339429323329                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2339429323329                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79658943                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79658943                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79658943                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79658943                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.352705                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.352705                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.352705                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.352705                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83265.203765                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83265.203765                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83265.203765                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83265.203765                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    814029842                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6808                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16947063                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            114                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.033682                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.719298                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19934643                       # number of writebacks
system.cpu0.dcache.writebacks::total         19934643                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8148027                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8148027                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8148027                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8148027                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19948095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19948095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19948095                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19948095                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1900123909333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1900123909333                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1900123909333                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1900123909333                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.250419                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.250419                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.250419                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.250419                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95253.401858                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95253.401858                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95253.401858                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95253.401858                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19934606                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51052833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51052833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27871504                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27871504                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2318755521000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2318755521000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     78924337                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     78924337                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353142                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353142                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83194.488572                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83194.488572                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7952618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7952618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19918886                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19918886                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1897768021500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1897768021500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.252380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.252380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95274.807110                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95274.807110                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       509988                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        509988                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       224618                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       224618                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20673802329                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20673802329                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       734606                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       734606                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.305767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.305767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 92039.829083                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92039.829083                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       195409                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       195409                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29209                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29209                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2355887833                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2355887833                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039761                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039761                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80656.230374                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80656.230374                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          992                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          992                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          607                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          607                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12060500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12060500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.379612                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.379612                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19869.028007                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19869.028007                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          573                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          573                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021263                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021263                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7823.529412                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7823.529412                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          634                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          634                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          699                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          699                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6075000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6075000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1333                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1333                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.524381                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.524381                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8690.987124                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8690.987124                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          694                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          694                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5383000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5383000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.520630                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.520630                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7756.484150                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7756.484150                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            849                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       739000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       739000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1016                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1016                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.164370                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.164370                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4425.149701                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4425.149701                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       572000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       572000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.164370                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.164370                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3425.149701                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3425.149701                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981289                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71519215                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19939672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.586780                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981289                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999415                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999415                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179265422                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179265422                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2790                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1213316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              901407                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              630671                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              371952                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3125869                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2790                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1213316                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2108                       # number of overall hits
system.l2.overall_hits::.cpu1.data             901407                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1843                       # number of overall hits
system.l2.overall_hits::.cpu2.data             630671                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1782                       # number of overall hits
system.l2.overall_hits::.cpu3.data             371952                       # number of overall hits
system.l2.overall_hits::total                 3125869                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18717941                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2182                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13487531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8582742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2446                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4725827                       # number of demand (read+write) misses
system.l2.demand_misses::total               45536372                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15482                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18717941                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2182                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13487531                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2221                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8582742                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2446                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4725827                       # number of overall misses
system.l2.overall_misses::total              45536372                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1273573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1845710563496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    183361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1403064885998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    199306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 941307524996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    227416500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 539051054498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4731017686488                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1273573500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1845710563496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    183361000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1403064885998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    199306500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 941307524996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    227416500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 539051054498                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4731017686488                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19931257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14388938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9213413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4228                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5097779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48662241                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19931257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14388938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9213413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4228                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5097779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48662241                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.847307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.939125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.508625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.937354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.546506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.931549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.578524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.927036                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.935764                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.847307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.939125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.508625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.937354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.546506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.931549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.578524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.927036                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.935764                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82261.561814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98606.495420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84033.455545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104026.814544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89737.280504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109674.451940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92974.856909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114064.914881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103895.358341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82261.561814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98606.495420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84033.455545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104026.814544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89737.280504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109674.451940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92974.856909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114064.914881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103895.358341                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              795107                       # number of writebacks
system.l2.writebacks::total                    795107                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          56388                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60650                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            549                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          51848                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          32104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              202486                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         56388                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60650                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           549                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         51848                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         32104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             202486                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18661553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13426881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8530894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4693723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          45333886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18661553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13426881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8530894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4693723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45333886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1117683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1655701291636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    130640500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1265159237657                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    146774001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 852803645140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    185083500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 490072208149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4265316563583                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1117683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1655701291636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    130640500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1265159237657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    146774001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 852803645140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    185083500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 490072208149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4265316563583                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.845884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.936296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.365501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.933139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.411417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.925921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.505913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.920739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.931603                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.845884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.936296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.365501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.933139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.411417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.925921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.505913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.920739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.931603                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72313.858696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88722.588717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83316.645408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94225.847213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87783.493421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99966.503527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86528.050491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104410.125640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94086.718345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72313.858696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88722.588717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83316.645408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94225.847213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87783.493421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99966.503527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86528.050491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104410.125640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94086.718345                       # average overall mshr miss latency
system.l2.replacements                       82475766                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       917255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           917255                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       917255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       917255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     44588660                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44588660                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     44588660                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44588660                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            2245                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1383                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1096                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5956                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4922                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3649                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3145                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2898                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              14614                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    102125500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     66497500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     50423000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     54105000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    273151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5032                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3994                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20570                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.686759                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.725159                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.718529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.725588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.710452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20748.780983                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 18223.485887                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 16032.750397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 18669.772257                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18691.049678                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              75                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4898                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3631                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3127                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2883                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         14539                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     98874000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     72688500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     62623500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     58503500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    292689500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.683410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.721582                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.714416                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.721833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.706806                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20186.606778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20018.865326                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20026.702910                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20292.577177                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20131.336406                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                249                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          192                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            368                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.369792                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.264706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.260870                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.323370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1425000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       241000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       375000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       377000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2418000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.369792                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.264706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.260870                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.323370                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20070.422535                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20319.327731                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8224                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          12913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55900                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2069198500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1707142500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1674700500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1745226000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7196267500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.835544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.876077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.888652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.901938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 120744.500204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132244.364397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129691.047781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134860.211730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128734.660107                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        17137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        12907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        12912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        12940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1897828500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1577961500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1545570500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1615816000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6637176500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.835544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.888583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.901868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110744.500204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122256.256295                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119700.317534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124869.860896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118741.528911                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8523                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1273573500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    183361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    199306500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    227416500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1883657500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4290                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.847307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.508625                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.546506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.578524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.723764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82261.561814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84033.455545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89737.280504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92974.856909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84351.685997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          614                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          549                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1496                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2139                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1117683000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    130640500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    146774001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    185083500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1580181001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.845884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.365501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.411417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.505913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.675277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72313.858696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83316.645408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87783.493421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86528.050491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75842.620638                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1209943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       899581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       629053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       370545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3109122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18700804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13474622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8569829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4712886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        45458141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1843641364996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1401357743498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 939632824496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 537305828498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4721937761488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19910747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14374203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9198882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5083431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48567263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.939232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.937417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.931616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.927107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.935983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98586.208646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103999.781478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109644.290977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114007.813577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103874.414079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        56388                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        60648                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        51847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        32103                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       200986                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18644416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13413974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8517982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4680783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     45257155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1653803463136                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1263581276157                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 851258074640                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 488456392149                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4257099206082                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.936400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.933198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.925980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.920792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88702.347295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94198.876199                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99936.589986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104353.564809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94064.666815                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    93980968                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  82475830                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.139497                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.742480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.049036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.098900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.327283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.003482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.764907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.417851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.314045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.145739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.078179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.043202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 835989390                       # Number of tag accesses
system.l2.tags.data_accesses                835989390                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        989184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1194336576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        100352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     859318592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        107008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     545975296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        136896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     300396352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2901360256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       989184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       100352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       107008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       136896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1333440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50886848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50886848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18661509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13426853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8530864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4693693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45333754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       795107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             795107                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1839807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2221375108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           186647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1598267162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           199027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1015472486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           254616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        558714346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5396309200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1839807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       186647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       199027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       254616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2480097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94645663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94645663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94645663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1839807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2221375108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          186647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1598267162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          199027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1015472486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          254616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       558714346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5490954863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    791457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18603789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13390958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8508342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4678354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018732026500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49413                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49413                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            69731264                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             746332                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45333755                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     795107                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45333755                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   795107                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 131476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3650                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2058018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2169886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2534805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2739014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3653101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3389706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4840400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4737083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2634254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2471298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2128108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3210449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2412521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1895172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2001069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2327395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34859                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1536817553259                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               226011395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2384360284509                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33998.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52748.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 31467923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  685046                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45333755                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               795107                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2893645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4219227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5172342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5709191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4612939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5143979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5442670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4232561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3055969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2054643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1309755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 808626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 332013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 151775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  52654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  55186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  52001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13840766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.676021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.187168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.439983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6501905     46.98%     46.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3740629     27.03%     74.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1355407      9.79%     83.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       644465      4.66%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       372407      2.69%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       241315      1.74%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       170829      1.23%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       129890      0.94%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       683919      4.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13840766                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     914.784368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.950001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15709.987980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        49143     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535          251      0.51%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735            9      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49413                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.195243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48962     99.09%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              160      0.32%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              210      0.42%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      0.13%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49413                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2892945856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8414464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50652928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2901360320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50886848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5380.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5396.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  537656500000                       # Total gap between requests
system.mem_ctrls.avgGap                      11655.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       989248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1190642496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       100352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    857021312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       107008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    544533888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       136896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    299414656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50652928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1839925.970045317896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2214504400.746808052063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 186647.080353953439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1593994396.583173274994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 199026.733642736071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1012791577.138339877129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 254616.138314481126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556888466.174897670746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94210589.949169099331                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18661509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13426853                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8530864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4693693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       795107                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    477186500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 881911671753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64648500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 707978199252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     76508000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 498606899002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     95457250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 295149714252                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13404419412000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30871.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47258.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41229.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52728.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45758.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58447.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44627.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62882.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16858635.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          44120451900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23450587710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        136233099240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1942706520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42442121280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     243318020970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1560676800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       493067664420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        917.068319                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2099066000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17953520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 517603828500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          54702588780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          29075119260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        186511172820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2188672920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42442121280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     243582716430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1337775360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       559840166850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1041.260091                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1539496500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17953520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 518163398000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                666                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          334                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    390457273.952096                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   955241726.196435                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          334    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3519116500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            334                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   407243685000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 130412729500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53879653                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53879653                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53879653                       # number of overall hits
system.cpu1.icache.overall_hits::total       53879653                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4724                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4724                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4724                       # number of overall misses
system.cpu1.icache.overall_misses::total         4724                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    240075500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    240075500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    240075500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    240075500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53884377                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53884377                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53884377                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53884377                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000088                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000088                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50820.385267                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50820.385267                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50820.385267                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50820.385267                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          309                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    44.142857                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4290                       # number of writebacks
system.cpu1.icache.writebacks::total             4290                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          434                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          434                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          434                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          434                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4290                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4290                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4290                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4290                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    215349500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    215349500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    215349500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    215349500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50198.018648                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50198.018648                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50198.018648                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50198.018648                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4290                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53879653                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53879653                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4724                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4724                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    240075500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    240075500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53884377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53884377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50820.385267                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50820.385267                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          434                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          434                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4290                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4290                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    215349500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    215349500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50198.018648                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50198.018648                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53934360                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4322                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12479.028228                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107773044                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107773044                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38712856                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38712856                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38712856                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38712856                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20599570                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20599570                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20599570                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20599570                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1795352517861                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1795352517861                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1795352517861                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1795352517861                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59312426                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59312426                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59312426                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59312426                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.347306                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.347306                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.347306                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.347306                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87154.854099                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87154.854099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87154.854099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87154.854099                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    617879798                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5212                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12157940                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             93                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.821093                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.043011                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14392768                       # number of writebacks
system.cpu1.dcache.writebacks::total         14392768                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6193697                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6193697                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6193697                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6193697                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14405873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14405873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14405873                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14405873                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1442794408869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1442794408869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1442794408869                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1442794408869                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.242881                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.242881                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.242881                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.242881                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100153.208963                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100153.208963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100153.208963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100153.208963                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14392741                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38289246                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38289246                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20393184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20393184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1775699375000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1775699375000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58682430                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58682430                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.347518                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.347518                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87073.179696                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87073.179696                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6008326                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6008326                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14384858                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14384858                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1440891038500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1440891038500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100167.206273                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100167.206273                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       423610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        423610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       206386                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       206386                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19653142861                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19653142861                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       629996                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       629996                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.327599                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.327599                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95225.174484                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95225.174484                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185371                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185371                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        21015                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        21015                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1903370369                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1903370369                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.033357                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033357                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90571.989960                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90571.989960                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          954                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          954                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          344                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          344                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10989500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10989500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.265023                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.265023                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31946.220930                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31946.220930                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          173                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          173                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          171                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          171                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       909500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       909500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.131741                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.131741                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5318.713450                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5318.713450                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          439                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          439                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2098000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2098000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.456341                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.456341                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4779.043280                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4779.043280                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          437                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          437                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1738000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1738000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.454262                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.454262                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3977.116705                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3977.116705                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1291000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1291000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1214000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1214000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          230                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            230                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          651                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          651                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      3105500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      3105500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          881                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          881                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.738933                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.738933                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4770.353303                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4770.353303                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          651                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          651                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2454500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2454500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.738933                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.738933                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3770.353303                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3770.353303                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.954317                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53125667                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14400224                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.689225                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.954317                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998572                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998572                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133031329                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133031329                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 537656414500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48637048                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1712362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47758082                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        81680659                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26871                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1776                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28647                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          174                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65335                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48606202                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59822257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43193918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27665203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15315788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146089726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2338688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2551417152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       549120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1842028544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       520192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179514944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       541184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652695040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6229604864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        82523799                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53467584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        131206995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.350178                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.540916                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88663113     67.57%     67.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1               39895287     30.41%     97.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2006628      1.53%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 530691      0.40%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 111198      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     78      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          131206995                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        97378691860                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13874677797                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6377831                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7685687811                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6509576                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29953563420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27443419                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21645538180                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6746720                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
