{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "f_measure:f_measure_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"f_measure:f_measure_inst\|Div0\"" {  } { { "../f_measure.v" "Div0" { Text "A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 9 1688123398792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "f_measure:f_measure_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"f_measure:f_measure_inst\|Div1\"" {  } { { "../f_measure.v" "Div1" { Text "A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 9 1688123398792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "f_measure:f_measure_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"f_measure:f_measure_inst\|Div2\"" {  } { { "../f_measure.v" "Div2" { Text "A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v" 151 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 9 1688123398792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "f_measure:f_measure_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"f_measure:f_measure_inst\|Div3\"" {  } { { "../f_measure.v" "Div3" { Text "A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 9 1688123398792 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "f_measure:f_measure_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"f_measure:f_measure_inst\|Div4\"" {  } { { "../f_measure.v" "Div4" { Text "A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 9 1688123398792 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 9 1688123398792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_measure:f_measure_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"f_measure:f_measure_inst\|lpm_divide:Div0\"" {  } { { "../f_measure.v" "" { Text "A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 9 1688123398880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_measure:f_measure_inst\|lpm_divide:Div0 " "Instantiated megafunction \"f_measure:f_measure_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 46 " "Parameter \"LPM_WIDTHN\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 9 1688123398880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 9 1688123398880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 9 1688123398880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 9 1688123398880 ""}  } { { "../f_measure.v" "" { Text "A:/whu/EI/Cyclone5DE10/project/osc/f_measure.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 9 1688123398880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bdm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bdm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bdm " "Found entity 1: lpm_divide_bdm" {  } { { "db/lpm_divide_bdm.tdf" "" { Text "A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/lpm_divide_bdm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 9 1688123398932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 9 1688123398932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 9 1688123398968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 9 1688123398968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_83f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_83f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_83f " "Found entity 1: alt_u_div_83f" {  } { { "db/alt_u_div_83f.tdf" "" { Text "A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/db/alt_u_div_83f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 9 1688123399069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 9 1688123399069 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "f_measure:f_measure_inst " "Starting Logic Optimization and Technology Mapping for Partition f_measure:f_measure_inst" {  } { { "de10_standard_ghrd.v" "f_measure_inst" { Text "A:/whu/EI/Cyclone5DE10/project/osc/DE10_Standard_GHRD/de10_standard_ghrd.v" 308 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 9 1688123400306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "f_measure:f_measure_inst " "Timing-Driven Synthesis is running on partition \"f_measure:f_measure_inst\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 9 1688123412808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11051 " "Implemented 11051 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 9 1688123414834 ""} { "Info" "ICUT_CUT_TM_OPINS" "258 " "Implemented 258 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 9 1688123414834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10776 " "Implemented 10776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 9 1688123414834 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 9 1688123414834 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "9 " "Implemented 9 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 9 1688123414834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 9 1688123414834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 9 1688123415178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 19:10:15 2023 " "Processing ended: Fri Jun 30 19:10:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 9 1688123415178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 9 1688123415178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 9 1688123415178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 9 1688123415178 ""}
