v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5,
