test_vsrab_1_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_2_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_3_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_4_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_5_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_6_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_7_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_8_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_9_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_10_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_11_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_12_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_13_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_14_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_15_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_16_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_17_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_18_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_19_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_20_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_21_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_22_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_23_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_24_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_25_GEN:
  #_ REGISTER_IN v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_26_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsrab_27_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00000000, 00000001, 00000001, 00000001]

test_vsrab_28_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_29_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_30_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_31_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsrab_32_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_33_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_34_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsrab_35_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_36_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000001]

test_vsrab_37_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsrab_38_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsrab_39_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_40_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsrab_41_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000000, 00000000]

test_vsrab_42_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00000001, 00000001, 00000001, 00000001]

test_vsrab_43_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_44_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_45_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_46_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_47_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_48_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000001]

test_vsrab_49_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000001, 00000000, 00000000, 00000001]

test_vsrab_50_GEN:
  #_ REGISTER_IN v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_51_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_52_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_53_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_54_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_55_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_56_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_57_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_58_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_59_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_60_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_61_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_62_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_63_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_64_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_65_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_66_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_67_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_68_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_69_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_70_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_71_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_72_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_73_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_74_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_75_GEN:
  #_ REGISTER_IN v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]

test_vsrab_76_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vsrab_77_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00010201, 04050603, 08090A05, 0C0D0E07]

test_vsrab_78_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00010000, 00000607, 08090A0B, 00000E0F]

test_vsrab_79_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00000200, 04000600, 08000A00, 0C000E00]

test_vsrab_80_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 08040201, 00000000]

test_vsrab_81_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000003, 04050007, 00090A00, 00000E00]

test_vsrab_82_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_83_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_84_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]

test_vsrab_85_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00000000, 01010101, 02020202, 03030303]

test_vsrab_86_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00000003, 00000003, 04020100, 0000000F]

test_vsrab_87_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00010203, 00050607, 00000000, 00010101]

test_vsrab_88_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00010203, 02050607, 04090A0B, 060D0E0F]

test_vsrab_89_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00010000, 00000000, 00090201, 00000000]

test_vsrab_90_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00010203, 04000607, 00000000, 00000000]

test_vsrab_91_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00010203, 00050607, 00000000, 00010101]

test_vsrab_92_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00010203, 02050607, 04090A0B, 060D0E0F]

test_vsrab_93_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00060301]

test_vsrab_94_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00000000, 00000000, 08040201, 00000000]

test_vsrab_95_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_96_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 08090A05, 0C030E01]

test_vsrab_97_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 04010603, 00000000, 0C010E03]

test_vsrab_98_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000101, 04050000, 00000000, 0C0D0E0F]

test_vsrab_99_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000003, 04050600, 00000000, 0C060E0F]

test_vsrab_100_GEN:
  #_ REGISTER_IN v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_101_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsrab_102_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [000D0006, 000D0006, 000D0006, 000D0006]

test_vsrab_103_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [000D0000, 0000000D, 000D000D, 0000000D]

test_vsrab_104_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00060001, 00000000, 00060001, 00000000]

test_vsrab_105_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00060001, 00000000, 00060001, 00000000]

test_vsrab_106_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [0000000D, 000D000D, 000D0000, 00000000]

test_vsrab_107_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_108_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_109_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsrab_110_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00030003, 00030003, 00030003, 00030003]

test_vsrab_111_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0000000D, 00000006, 00030000, 0000000D]

test_vsrab_112_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 00000000, 00010001]

test_vsrab_113_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsrab_114_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [000D0001, 00000000, 000D0001, 00000000]

test_vsrab_115_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [000D000D, 0000000D, 00000000, 00000000]

test_vsrab_116_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 00000000, 00010001]

test_vsrab_117_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [000D000D, 000D000D, 000D000D, 000D000D]

test_vsrab_118_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00060001]

test_vsrab_119_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00060001, 00000000, 00060001, 00000000]

test_vsrab_120_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_121_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 000D0006, 00030001]

test_vsrab_122_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 00030006, 00000000, 00010003]

test_vsrab_123_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000006, 000D0000, 00000000, 000D000D]

test_vsrab_124_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [0000000D, 000D0000, 00000000, 0006000D]

test_vsrab_125_GEN:
  #_ REGISTER_IN v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_126_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]

test_vsrab_127_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00112219, 4455663B, 8899AADD, CCDDEEFF]

test_vsrab_128_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00110000, 00006677, 8899AABB, FFFFEEFF]

test_vsrab_129_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00080806, 04020100, 88CCEAF7, FCFEFFFF]

test_vsrab_130_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00002201, 44026603, 88FCAAFD, CCFEEEFF]

test_vsrab_131_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [00000033, 44550077, FF99AAFF, FFFFEEFF]

test_vsrab_132_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00010203, 04050607, F8F9FAFB, FCFDFEFF]

test_vsrab_133_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, FFFFFFFF, FFFFFFFF]

test_vsrab_134_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00112233, 44556677, 8899AABB, CCDDEEFF]

test_vsrab_135_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [0004080C, 1115191D, E2E6EAEE, F3F7FBFF]

test_vsrab_136_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00010033, 00020C3B, C4E6F5FB, FEFFFFFF]

test_vsrab_137_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00112233, 00556677, FFF9FAFD, FFFBFDFF]

test_vsrab_138_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00112233, 22556677, C499AABB, E6DDEEFF]

test_vsrab_139_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00110806, 04020100, FF99EAF7, FCFEFFFF]

test_vsrab_140_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00112233, 44006677, FFFFFFFF, FFFFFFFF]

test_vsrab_141_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00112233, 00556677, FFF9FAFD, FFFBFDFF]

test_vsrab_142_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00112233, 22556677, C499AABB, E6DDEEFF]

test_vsrab_143_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000101, 02020303, FCFCFDFD, FCEEFBFF]

test_vsrab_144_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00080806, 04020100, 88CCEAF7, FCFEFFFF]

test_vsrab_145_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 01010101, FEFEFEFE, FFFFFFFF]

test_vsrab_146_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00010001, 00010000, 8899AADD, CCF7EEFF]

test_vsrab_147_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 4415663B, FFF9FFFD, CCFBEEFF]

test_vsrab_148_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00001119, 44550000, FFFFFFFF, CCDDEEFF]

test_vsrab_149_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000033, 44556600, FFFEFFFF, CCEEEEFF]

test_vsrab_150_GEN:
  #_ REGISTER_IN v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, FFFFFFFF, FFFFFFFF]

test_vsrab_151_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_152_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_153_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_154_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_155_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_156_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_157_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_158_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_159_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_160_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_161_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_162_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_163_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_164_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_165_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_166_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_167_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_168_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_169_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_170_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_171_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_172_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_173_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_174_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_175_GEN:
  #_ REGISTER_IN v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]

test_vsrab_176_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vsrab_177_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [04040402, 04040402, 04040402, 04040402]

test_vsrab_178_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [04040000, 00000404, 04040404, 00000404]

test_vsrab_179_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [04020100, 00000000, 04020100, 00000000]

test_vsrab_180_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [04000400, 04000400, 04000400, 04000400]

test_vsrab_181_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [04020100, 00000000, 04020100, 00000000]

test_vsrab_182_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [04000004, 04040004, 00040400, 00000400]

test_vsrab_183_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_184_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [04040404, 04040404, 04040404, 04040404]

test_vsrab_185_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [01010101, 01010101, 01010101, 01010101]

test_vsrab_186_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [01000004, 00000002, 02010000, 00000004]

test_vsrab_187_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00040404, 00040404, 00000000, 00000000]

test_vsrab_188_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [02040404, 02040404, 02040404, 02040404]

test_vsrab_189_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00040100, 00000000, 00040100, 00000000]

test_vsrab_190_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [04040404, 04000404, 00000000, 00000000]

test_vsrab_191_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00040404, 00040404, 00000000, 00000000]

test_vsrab_192_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [02040404, 02040404, 02040404, 02040404]

test_vsrab_193_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00020100]

test_vsrab_194_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [04020100, 00000000, 04020100, 00000000]

test_vsrab_195_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_196_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 04040402, 04010400]

test_vsrab_197_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 04010402, 00000000, 04000401]

test_vsrab_198_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000202, 04040000, 00000000, 04040404]

test_vsrab_199_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000004, 04040400, 00000000, 04020404]

test_vsrab_200_GEN:
  #_ REGISTER_IN v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_201_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vsrab_202_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [07070703, 07070703, 07070703, 07070703]

test_vsrab_203_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [07070000, 00000707, 07070707, 00000707]

test_vsrab_204_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [07030100, 00000000, 07030100, 00000000]

test_vsrab_205_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [07000700, 07000700, 07000700, 07000700]

test_vsrab_206_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [07030100, 00000000, 07030100, 00000000]

test_vsrab_207_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [07000007, 07070007, 00070700, 00000700]

test_vsrab_208_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_209_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [07070707, 07070707, 07070707, 07070707]

test_vsrab_210_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [01010101, 01010101, 01010101, 01010101]

test_vsrab_211_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [01000007, 00000003, 03010000, 00000007]

test_vsrab_212_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00070707, 00070707, 00000000, 00000000]

test_vsrab_213_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [03070707, 03070707, 03070707, 03070707]

test_vsrab_214_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00070100, 00000000, 00070100, 00000000]

test_vsrab_215_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [07070707, 07000707, 00000000, 00000000]

test_vsrab_216_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00070707, 00070707, 00000000, 00000000]

test_vsrab_217_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [03070707, 03070707, 03070707, 03070707]

test_vsrab_218_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00030100]

test_vsrab_219_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [07030100, 00000000, 07030100, 00000000]

test_vsrab_220_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_221_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 07070703, 07010700]

test_vsrab_222_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 07010703, 00000000, 07000701]

test_vsrab_223_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000303, 07070000, 00000000, 07070707]

test_vsrab_224_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000007, 07070700, 00000000, 07030707]

test_vsrab_225_GEN:
  #_ REGISTER_IN v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_226_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [08080808, 08080808, 08080808, 08080808]

test_vsrab_227_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [08080804, 08080804, 08080804, 08080804]

test_vsrab_228_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [08080000, 00000808, 08080808, 00000808]

test_vsrab_229_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [08040201, 00000000, 08040201, 00000000]

test_vsrab_230_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [08000800, 08000800, 08000800, 08000800]

test_vsrab_231_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [08040201, 00000000, 08040201, 00000000]

test_vsrab_232_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [08000008, 08080008, 00080800, 00000800]

test_vsrab_233_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_234_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_235_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [02020202, 02020202, 02020202, 02020202]

test_vsrab_236_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [02000008, 00000104, 04020100, 00000008]

test_vsrab_237_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00080808, 00080808, 00000000, 00010101]

test_vsrab_238_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [04080808, 04080808, 04080808, 04080808]

test_vsrab_239_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00080201, 00000000, 00080201, 00000000]

test_vsrab_240_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [08080808, 08000808, 00000000, 00000000]

test_vsrab_241_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00080808, 00080808, 00000000, 00010101]

test_vsrab_242_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [04080808, 04080808, 04080808, 04080808]

test_vsrab_243_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00040201]

test_vsrab_244_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [08040201, 00000000, 08040201, 00000000]

test_vsrab_245_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_246_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00000000, 00000000, 08080804, 08020801]

test_vsrab_247_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 08020804, 00000000, 08010802]

test_vsrab_248_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000404, 08080000, 00000000, 08080808]

test_vsrab_249_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000008, 08080800, 00000000, 08040808]

test_vsrab_250_GEN:
  #_ REGISTER_IN v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_251_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vsrab_252_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [12121209, 12121209, 12121209, 12121209]

test_vsrab_253_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [12120000, 00001212, 12121212, 00001212]

test_vsrab_254_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [12090402, 01000000, 12090402, 01000000]

test_vsrab_255_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [12001200, 12001200, 12001200, 12001200]

test_vsrab_256_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [12090402, 01000000, 12090402, 01000000]

test_vsrab_257_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [12000012, 12120012, 00121200, 00001200]

test_vsrab_258_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [01010101, 01010101, 01010101, 01010101]

test_vsrab_259_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_260_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [12121212, 12121212, 12121212, 12121212]

test_vsrab_261_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [04010012, 00000209, 09040201, 00000012]

test_vsrab_262_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00121212, 00121212, 00010100, 00020202]

test_vsrab_263_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [09121212, 09121212, 09121212, 09121212]

test_vsrab_264_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00120402, 01000000, 00120402, 01000000]

test_vsrab_265_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [12121212, 12001212, 00000000, 00000000]

test_vsrab_266_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00121212, 00121212, 00010100, 00020202]

test_vsrab_267_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [09121212, 09121212, 09121212, 09121212]

test_vsrab_268_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 01090402]

test_vsrab_269_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [12090402, 01000000, 12090402, 01000000]

test_vsrab_270_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_271_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00010000, 00000000, 12121209, 12041202]

test_vsrab_272_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00000000, 12041209, 00010000, 12021204]

test_vsrab_273_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000909, 12120000, 00000000, 12121212]

test_vsrab_274_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000012, 12121200, 00000000, 12091212]

test_vsrab_275_GEN:
  #_ REGISTER_IN v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, 00000000, 00000000, 00000000]

test_vsrab_276_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [12345678, 87654321, 11223344, 55667788]

test_vsrab_277_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [1234563C, 87654310, 11223322, 556677C4]

test_vsrab_278_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [12340000, FF004321, 11223344, 00007788]

test_vsrab_279_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [121A150F, F8030100, 11110C08, 050301FF]

test_vsrab_280_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [12015603, 87034301, 11013302, 550377FC]

test_vsrab_281_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [121A150F, F8030100, 11110C08, 050301FF]

test_vsrab_282_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [12000078, 87650021, 00223300, 000077FF]

test_vsrab_283_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [01030507, F8060402, 01020304, 050607F8]

test_vsrab_284_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, FF000000, 00000000, 000000FF]

test_vsrab_285_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [12345678, 87654321, 11223344, 55667788]

test_vsrab_286_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [040D151E, E1191008, 04080C11, 15191DE2]

test_vsrab_287_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00345678, FF654321, 00020302, 000C0EF1]

test_vsrab_288_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [09345678, C3654321, 08223344, 2A667788]

test_vsrab_289_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [0034150F, F8030100, 00220C08, 050301FF]

test_vsrab_290_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [12345678, 87004321, 00000000, 000000FF]

test_vsrab_291_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00345678, FF654321, 00020302, 000C0EF1]

test_vsrab_292_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [09345678, C3654321, 08223344, 2A667788]

test_vsrab_293_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [00010203, FC030201, 00010102, 05331DF1]

test_vsrab_294_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [121A150F, F8030100, 11110C08, 050301FF]

test_vsrab_295_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00000101, FE010100, 00000001, 010101FE]

test_vsrab_296_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00030003, FF010000, 11223322, 551977F1]

test_vsrab_297_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00010001, 87194310, 00020002, 550C77E2]

test_vsrab_298_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00002B3C, 87650000, 00000000, 55667788]

test_vsrab_299_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000078, 87654300, 00000000, 55337788]

test_vsrab_300_GEN:
  #_ REGISTER_IN v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, FF000000, 00000000, 000000FF]

test_vsrab_301_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vsrab_302_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCE6, 3FF33319]

test_vsrab_303_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [3F800000, 00FF0000, 3F8CCCCD, 00FF3333]

test_vsrab_304_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [3FC00000, 03FE0000, 3FC6F3F9, 03FF0000]

test_vsrab_305_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [3FFC0000, 3FFE0000, 3FFCCCFE, 3FFF3301]

test_vsrab_306_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [3FC00000, 03FE0000, 3FC6F3F9, 03FF0000]

test_vsrab_307_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [3FFF0000, 3FC00000, 008CCCFF, 00FF3300]

test_vsrab_308_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [03F80000, 03FC0000, 03F8FCFC, 03FF0303]

test_vsrab_309_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00FF0000, 00FF0000, 00FFFFFF, 00FF0000]

test_vsrab_310_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]

test_vsrab_311_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [0FE00000, 0FF00000, 0FE3F3F3, 0FFC0C0C]

test_vsrab_312_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [0FF80000, 00FE0000, 1FE3F9FC, 01FF0033]

test_vsrab_313_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [1F800000, 1FC00000, 1F8CCCCD, 1FF33333]

test_vsrab_314_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00800000, 03FE0000, 008CF3F9, 03FF0000]

test_vsrab_315_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [3F800000, 3FFF0000, 00FFFFFF, 00FF0000]

test_vsrab_316_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00800000, 00C00000, 00F8FCFE, 00FE0606]

test_vsrab_317_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [1F800000, 1FC00000, 1F8CCCCD, 1FF33333]

test_vsrab_318_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [01FC0000, 01FE0000, 01FCFEFE, 03F90C06]

test_vsrab_319_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [3FC00000, 03FE0000, 3FC6F3F9, 03FF0000]

test_vsrab_320_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [00FE0000, 00FF0000, 00FEFFFF, 00FF0000]

test_vsrab_321_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00F80000, 00FF0000, 3F8CCCE6, 3FFC3306]

test_vsrab_322_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00FC0000, 3FF00000, 00F8FFFE, 3FFE330C]

test_vsrab_323_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00FF0000, 3FC00000, 00FFFFFF, 3FF33333]

test_vsrab_324_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00FF0000, 3FC00000, 00FEFFFF, 3FF93333]

test_vsrab_325_GEN:
  #_ REGISTER_IN v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00FF0000, 00FF0000, 00FFFFFF, 00FF0000]

test_vsrab_326_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vsrab_327_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vsrab_328_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [41200000, FF000000, 41700000, FF000000]

test_vsrab_329_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [41100000, FC010000, 41380000, FC030000]

test_vsrab_330_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [41010000, C1010000, 41030000, C1030000]

test_vsrab_331_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [41100000, FC010000, 41380000, FC030000]

test_vsrab_332_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [41000000, C1200000, 00700000, FF000000]

test_vsrab_333_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [04020000, FC020000, 04070000, FC070000]

test_vsrab_334_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00000000, FF000000, 00000000, FF000000]

test_vsrab_335_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [41200000, C1200000, 41700000, C1700000]

test_vsrab_336_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [10080000, F0080000, 101C0000, F01C0000]

test_vsrab_337_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [10020000, FF010000, 201C0000, FE010000]

test_vsrab_338_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00200000, FF200000, 00070000, FF0E0000]

test_vsrab_339_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [00200000, FC010000, 00700000, FC030000]

test_vsrab_340_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [41200000, C1000000, 00000000, FF000000]

test_vsrab_341_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00200000, FF200000, 00070000, FF0E0000]

test_vsrab_342_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [20200000, E0200000, 20700000, E0700000]

test_vsrab_343_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [02010000, FE010000, 02030000, FC380000]

test_vsrab_344_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [41100000, FC010000, 41380000, FC030000]

test_vsrab_345_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [01000000, FF000000, 01010000, FF010000]

test_vsrab_346_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00020000, FF000000, 41700000, C11C0000]

test_vsrab_347_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00010000, C1080000, 00070000, C10E0000]

test_vsrab_348_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00000000, C1200000, 00000000, C1700000]

test_vsrab_349_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00000000, C1200000, 00010000, C1380000]

test_vsrab_350_GEN:
  #_ REGISTER_IN v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00000000, FF000000, 00000000, FF000000]

test_vsrab_351_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vsrab_352_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [7F800201, 04050603, 7F800A05, 0C0D0E07]

test_vsrab_353_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [7F800000, 00000607, 7F800A0B, 00000E0F]

test_vsrab_354_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [7FC00000, 00000000, 7FC00201, 00000000]

test_vsrab_355_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [7FFC0200, 04000600, 7FFC0A00, 0C000E00]

test_vsrab_356_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [7FC00000, 00000000, 7FC00201, 00000000]

test_vsrab_357_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [7FFF0003, 04050007, 00800A00, 00000E00]

test_vsrab_358_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [07F80000, 00000000, 07F80000, 00000000]

test_vsrab_359_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [00FF0000, 00000000, 00FF0000, 00000000]

test_vsrab_360_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]

test_vsrab_361_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [1FE00000, 01010101, 1FE00202, 03030303]

test_vsrab_362_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [1FF80003, 00000003, 3FE00100, 0000000F]

test_vsrab_363_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [00800203, 00050607, 00F80000, 00010101]

test_vsrab_364_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [3F800203, 02050607, 3F800A0B, 060D0E0F]

test_vsrab_365_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [7F800203, 04000607, 00FF0000, 00000000]

test_vsrab_366_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [00800203, 00050607, 00F80000, 00010101]

test_vsrab_367_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [3F800203, 02050607, 3F800A0B, 060D0E0F]

test_vsrab_368_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [03FC0000, 00000000, 03FC0000, 00060301]

test_vsrab_369_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [7FC00000, 00000000, 7FC00201, 00000000]

test_vsrab_370_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [01FE0000, 00000000, 01FE0000, 00000000]

test_vsrab_371_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [00F80000, 00000000, 7F800A05, 0C030E01]

test_vsrab_372_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [00FC0000, 04010603, 00F80000, 0C010E03]

test_vsrab_373_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [00FF0101, 04050000, 00FF0000, 0C0D0E0F]

test_vsrab_374_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [00FF0003, 04050600, 00FE0000, 0C060E0F]

test_vsrab_375_GEN:
  #_ REGISTER_IN v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [00FF0000, 00000000, 00FF0000, 00000000]

test_vsrab_376_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsrab_377_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [80081008, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsrab_378_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [80080000, FFFF0000, 7FFFFFFF, FFFFFFFF]

test_vsrab_379_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [80040402, F8FC0000, 7FFFFFFF, F8FFFFFF]

test_vsrab_380_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [80001000, 80FC0000, 7FFFFFFF, 8FFFFFFF]

test_vsrab_381_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [80040402, F8FC0000, 7FFFFFFF, F8FFFFFF]

test_vsrab_382_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [80000010, 808F0000, 00FFFFFF, FFFFFFFF]

test_vsrab_383_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [F8000101, F8F80000, 07FFFFFF, F8FFFFFF]

test_vsrab_384_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FF000000, FFFF0000, 00FFFFFF, FFFFFFFF]

test_vsrab_385_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]

test_vsrab_386_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [E0020404, E0E30000, 1FFFFFFF, E3FFFFFF]

test_vsrab_387_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [E0000010, FFFC0000, 3FFFFFFF, FCFFFFFF]

test_vsrab_388_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FF081010, FF8F0000, 00FFFFFF, FFFFFFFF]

test_vsrab_389_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [C0081010, C08F0000, 3FFFFFFF, C7FFFFFF]

test_vsrab_390_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FF080402, F8FC0000, 00FFFFFF, F8FFFFFF]

test_vsrab_391_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FF081010, FF8F0000, 00FFFFFF, FFFFFFFF]

test_vsrab_392_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [C0081010, C08F0000, 3FFFFFFF, C7FFFFFF]

test_vsrab_393_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FC000000, FCFC0000, 03FFFFFF, F8FFFFFF]

test_vsrab_394_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [80040402, F8FC0000, 7FFFFFFF, F8FFFFFF]

test_vsrab_395_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FE000000, FEFE0000, 01FFFFFF, FEFFFFFF]

test_vsrab_396_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FF000000, FFFE0000, 7FFFFFFF, 8FFFFFFF]

test_vsrab_397_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FF000000, 80E30000, 00FFFFFF, 8FFFFFFF]

test_vsrab_398_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FF000808, 808F0000, 00FFFFFF, 8FFFFFFF]

test_vsrab_399_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FF000010, 808F0000, 00FFFFFF, 8FFFFFFF]

test_vsrab_400_GEN:
  #_ REGISTER_IN v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FF000000, FFFF0000, 00FFFFFF, FFFFFFFF]

test_vsrab_401_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8CCCCD, BFF33333]

test_vsrab_402_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8CCCE6, BFF33319]

test_vsrab_403_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [BF800000, FFFF0000, BF8CCCCD, FFFF3333]

test_vsrab_404_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [BFC00000, FBFE0000, BFC6F3F9, FBFF0000]

test_vsrab_405_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [BFFC0000, BFFE0000, BFFCCCFE, BFFF3301]

test_vsrab_406_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [BFC00000, FBFE0000, BFC6F3F9, FBFF0000]

test_vsrab_407_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [BFFF0000, BFC00000, FF8CCCFF, FFFF3300]

test_vsrab_408_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FBF80000, FBFC0000, FBF8FCFC, FBFF0303]

test_vsrab_409_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFF0000, FFFF0000, FFFFFFFF, FFFF0000]

test_vsrab_410_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [BF800000, BFC00000, BF8CCCCD, BFF33333]

test_vsrab_411_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [EFE00000, EFF00000, EFE3F3F3, EFFC0C0C]

test_vsrab_412_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [EFF80000, FFFE0000, DFE3F9FC, FDFF0033]

test_vsrab_413_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FF800000, FFC00000, FFF8FCFE, FFFE0606]

test_vsrab_414_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [DF800000, DFC00000, DF8CCCCD, DFF33333]

test_vsrab_415_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FF800000, FBFE0000, FF8CF3F9, FBFF0000]

test_vsrab_416_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [BF800000, BFFF0000, FFFFFFFF, FFFF0000]

test_vsrab_417_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [DF800000, DFC00000, DF8CCCCD, DFF33333]

test_vsrab_418_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FDFC0000, FDFE0000, FDFCFEFE, FBF90C06]

test_vsrab_419_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [BFC00000, FBFE0000, BFC6F3F9, FBFF0000]

test_vsrab_420_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FEFE0000, FEFF0000, FEFEFFFF, FEFF0000]

test_vsrab_421_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFF80000, FFFF0000, BF8CCCE6, BFFC3306]

test_vsrab_422_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFC0000, BFF00000, FFF8FFFE, BFFE330C]

test_vsrab_423_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFF0000, BFC00000, FFFFFFFF, BFF33333]

test_vsrab_424_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFF0000, BFC00000, FFFEFFFF, BFF93333]

test_vsrab_425_GEN:
  #_ REGISTER_IN v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFF0000, FFFF0000, FFFFFFFF, FFFF0000]

test_vsrab_426_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vsrab_427_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vsrab_428_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [C1200000, 00FF0000, C1A00000, 00FF0000]

test_vsrab_429_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [C1100000, 04FD0000, C1D00000, 04FF0000]

test_vsrab_430_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [C1010000, 41FD0000, C1FD0000, 41FF0000]

test_vsrab_431_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [C1100000, 04FD0000, C1D00000, 04FF0000]

test_vsrab_432_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [C1000000, 41A00000, FFA00000, 00FF0000]

test_vsrab_433_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FC020000, 04FA0000, FCFA0000, 04FF0000]

test_vsrab_434_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FF000000, 00FF0000, FFFF0000, 00FF0000]

test_vsrab_435_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [C1200000, 41A00000, C1A00000, 41F00000]

test_vsrab_436_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [F0080000, 10E80000, F0E80000, 10FC0000]

test_vsrab_437_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [F0020000, 00FD0000, E0E80000, 02FF0000]

test_vsrab_438_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FF200000, 00A00000, FFFA0000, 00FE0000]

test_vsrab_439_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [E0200000, 20A00000, E0A00000, 20F00000]

test_vsrab_440_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FF200000, 04FD0000, FFA00000, 04FF0000]

test_vsrab_441_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [C1200000, 41FF0000, FFFF0000, 00FF0000]

test_vsrab_442_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FF200000, 00A00000, FFFA0000, 00FE0000]

test_vsrab_443_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FE010000, 02FD0000, FEFD0000, 04F80000]

test_vsrab_444_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [C1100000, 04FD0000, C1D00000, 04FF0000]

test_vsrab_445_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FF000000, 01FE0000, FFFE0000, 01FF0000]

test_vsrab_446_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FF020000, 00FE0000, C1A00000, 41FC0000]

test_vsrab_447_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FF010000, 41E80000, FFFA0000, 41FE0000]

test_vsrab_448_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FF000000, 41A00000, FFFF0000, 41F00000]

test_vsrab_449_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FF000000, 41A00000, FFFE0000, 41F80000]

test_vsrab_450_GEN:
  #_ REGISTER_IN v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FF000000, 00FF0000, FFFF0000, 00FF0000]

test_vsrab_451_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vsrab_452_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [CDCDCDE6, CDCDCDE6, CDCDCDE6, 04010201]

test_vsrab_453_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [CDCDFFFF, FFFFCDCD, CDCDCDCD, 00000203]

test_vsrab_454_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [CDE6F3F9, FCFEFFFF, CDE6F3F9, 00000000]

test_vsrab_455_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [CDFECDFE, CDFECDFE, CDFECDFE, 04000200]

test_vsrab_456_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [CDE6F3F9, FCFEFFFF, CDE6F3F9, 00000000]

test_vsrab_457_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [CDFFFFCD, CDCDFFCD, FFCDCDFF, 00000200]

test_vsrab_458_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FCFCFCFC, FCFCFCFC, FCFCFCFC, 00000000]

test_vsrab_459_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, 00000000]

test_vsrab_460_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]

test_vsrab_461_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [F3F3F3F3, F3F3F3F3, F3F3F3F3, 01000000]

test_vsrab_462_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [F3FCFFCD, FFFEF9E6, E6F3F9FC, 00000003]

test_vsrab_463_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFCDCDCD, FFCDCDCD, FFFCFCFE, 00000000]

test_vsrab_464_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [E6CDCDCD, E6CDCDCD, E6CDCDCD, 02010203]

test_vsrab_465_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFCDF3F9, FCFEFFFF, FFCDF3F9, 00000000]

test_vsrab_466_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [CDCDCDCD, CDFFCDCD, FFFFFFFF, 00000000]

test_vsrab_467_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFCDCDCD, FFCDCDCD, FFFCFCFE, 00000000]

test_vsrab_468_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [E6CDCDCD, E6CDCDCD, E6CDCDCD, 02010203]

test_vsrab_469_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [CDE6F3F9, FCFEFFFF, CDE6F3F9, 00000000]

test_vsrab_470_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, 00000000]

test_vsrab_471_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFCFFFE, FFFFFFFF, CDCDCDE6, 04000200]

test_vsrab_472_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFEFFFF, CDF3CDE6, FFFCFFFE, 04000200]

test_vsrab_473_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFE6E6, CDCDFFFF, FFFFFFFF, 04010203]

test_vsrab_474_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFFCD, CDCDCDFF, FFFFFFFF, 04000203]

test_vsrab_475_GEN:
  #_ REGISTER_IN v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, 00000000]

test_vsrab_476_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vsrab_477_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [F8F9FAFD, FCFDFEFF, 00010201, 04050603]

test_vsrab_478_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [F8F9FFFF, FFFFFEFF, 00010203, 00000607]

test_vsrab_479_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [F8FCFEFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_480_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [F8FFFAFF, FCFFFEFF, 00000200, 04000600]

test_vsrab_481_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [F8FCFEFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_482_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [F8FFFFFB, FCFDFFFF, 00010200, 00000600]

test_vsrab_483_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_484_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_485_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]

test_vsrab_486_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FEFEFEFE, FFFFFFFF, 00000000, 01010101]

test_vsrab_487_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FEFFFFFB, FFFFFFFF, 00000000, 00000007]

test_vsrab_488_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFF9FAFB, FFFDFEFF, 00000000, 00000000]

test_vsrab_489_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FCF9FAFB, FEFDFEFF, 00010203, 02050607]

test_vsrab_490_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFF9FEFF, FFFFFFFF, 00010000, 00000000]

test_vsrab_491_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [F8F9FAFB, FCFFFEFF, 00000000, 00000000]

test_vsrab_492_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFF9FAFB, FFFDFEFF, 00000000, 00000000]

test_vsrab_493_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FCF9FAFB, FEFDFEFF, 00010203, 02050607]

test_vsrab_494_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00020100]

test_vsrab_495_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_496_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00010201, 04010600]

test_vsrab_497_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, FCFFFEFF, 00000000, 04000601]

test_vsrab_498_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFDFD, FCFDFFFF, 00000000, 04050607]

test_vsrab_499_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFFFB, FCFDFEFF, 00000000, 04020607]

test_vsrab_500_GEN:
  #_ REGISTER_IN v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_501_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vsrab_502_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FEFEFEFF, FEFEFEFF, FEFEFEFF, FEFEFEFF]

test_vsrab_503_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FEFEFFFF, FFFFFEFE, FEFEFEFE, FFFFFEFE]

test_vsrab_504_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FEFFFFFF, FFFFFFFF, FEFFFFFF, FFFFFFFF]

test_vsrab_505_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FEFFFEFF, FEFFFEFF, FEFFFEFF, FEFFFEFF]

test_vsrab_506_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FEFFFFFF, FFFFFFFF, FEFFFFFF, FFFFFFFF]

test_vsrab_507_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FEFFFFFE, FEFEFFFE, FFFEFEFF, FFFFFEFF]

test_vsrab_508_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_509_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_510_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]

test_vsrab_511_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_512_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFFE, FFFFFFFF, FFFFFFFF, FFFFFFFE]

test_vsrab_513_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFEFEFE, FFFEFEFE, FFFFFFFF, FFFFFFFF]

test_vsrab_514_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFEFEFE, FFFEFEFE, FFFEFEFE, FFFEFEFE]

test_vsrab_515_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFEFFFF, FFFFFFFF, FFFEFFFF, FFFFFFFF]

test_vsrab_516_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FEFEFEFE, FEFFFEFE, FFFFFFFF, FFFFFFFF]

test_vsrab_517_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFEFEFE, FFFEFEFE, FFFFFFFF, FFFFFFFF]

test_vsrab_518_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFEFEFE, FFFEFEFE, FFFEFEFE, FFFEFEFE]

test_vsrab_519_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_520_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FEFFFFFF, FFFFFFFF, FEFFFFFF, FFFFFFFF]

test_vsrab_521_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FEFEFEFF, FEFFFEFF]

test_vsrab_522_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, FEFFFEFF, FFFFFFFF, FEFFFEFF]

test_vsrab_523_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FEFEFFFF, FFFFFFFF, FEFEFEFE]

test_vsrab_524_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFFFE, FEFEFEFF, FFFFFFFF, FEFFFEFE]

test_vsrab_525_GEN:
  #_ REGISTER_IN v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_526_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsrab_527_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFCFFFE, FFFEFFFF, 00000000, 00020001]

test_vsrab_528_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFCFFFF, FFFFFFFF, 00000001, 00000003]

test_vsrab_529_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFEFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_530_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_531_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFEFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_532_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFFFFFD, FFFEFFFF, 00000000, 00000000]

test_vsrab_533_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_534_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_535_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsrab_536_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_537_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFFD, FFFFFFFF, 00000000, 00000003]

test_vsrab_538_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000000, 00000000]

test_vsrab_539_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsrab_540_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFCFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_541_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFFFFFF, 00000000, 00000000]

test_vsrab_542_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000000, 00000000]

test_vsrab_543_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]

test_vsrab_544_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00010000]

test_vsrab_545_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFEFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_546_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_547_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_548_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFFE, FFFEFFFF, 00000000, 00020003]

test_vsrab_549_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFFFD, FFFEFFFF, 00000000, 00010003]

test_vsrab_550_GEN:
  #_ REGISTER_IN v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, 00000000, 00000000]

test_vsrab_551_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsrab_552_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFDFF3F, 000200C0, FFFCFF3E, 000300C1]

test_vsrab_553_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFDFF00, 00000081, FFFCFF7D, 00000082]

test_vsrab_554_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFEFF0F, 000000FF, FFFEFF0F, 000000FF]

test_vsrab_555_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFFF03, 000000FC, FFFFFF03, 000000FC]

test_vsrab_556_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFEFF0F, 000000FF, FFFEFF0F, 000000FF]

test_vsrab_557_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFFFF7E, 00020081, FFFCFF00, 000000FF]

test_vsrab_558_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFFF07, 000000F8, FFFFFF07, 000000F8]

test_vsrab_559_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFF00, 000000FF, FFFFFF00, 000000FF]

test_vsrab_560_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsrab_561_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFF1F, 000000E0, FFFFFF1F, 000000E0]

test_vsrab_562_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFF7E, 000000C0, FFFFFF07, 00000082]

test_vsrab_563_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFFFF03, 000000F0]

test_vsrab_564_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsrab_565_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFDFF0F, 000000FF, FFFCFF0F, 000000FF]

test_vsrab_566_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00000081, FFFFFF00, 000000FF]

test_vsrab_567_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFFFF03, 000000F0]

test_vsrab_568_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]

test_vsrab_569_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFF03, 000000FC, FFFFFF03, 000100F0]

test_vsrab_570_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFEFF0F, 000000FF, FFFEFF0F, 000000FF]

test_vsrab_571_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFF01, 000000FE, FFFFFF01, 000000FE]

test_vsrab_572_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFF03, 000000FF, FFFCFF3E, 000000F0]

test_vsrab_573_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFF3F, 000200FF, FFFFFF00, 00030082]

test_vsrab_574_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFF7E, 000200FF, FFFFFF00, 00010082]

test_vsrab_575_GEN:
  #_ REGISTER_IN v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFF00, 000000FF, FFFFFF00, 000000FF]

test_vsrab_576_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsrab_577_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFF0100, 7070FFFF, FFFFFFFF, 00000000]

test_vsrab_578_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFF0000, 0000FFFF, FFFFFFFF, 00000000]

test_vsrab_579_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFF0000, 0703FFFF, FFFFFFFF, 00000000]

test_vsrab_580_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFF0100, 7003FFFF, FFFFFFFF, 00000000]

test_vsrab_581_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFF0000, 0703FFFF, FFFFFFFF, 00000000]

test_vsrab_582_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFF0001, 7070FFFF, FFFFFFFF, 00000000]

test_vsrab_583_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFF0000, 0707FFFF, FFFFFFFF, 00000000]

test_vsrab_584_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFF0000, 0000FFFF, FFFFFFFF, 00000000]

test_vsrab_585_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]

test_vsrab_586_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFF0000, 1C1CFFFF, FFFFFFFF, 00000000]

test_vsrab_587_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFF0001, 0003FFFF, FFFFFFFF, 00000000]

test_vsrab_588_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFF0101, 0070FFFF, FFFFFFFF, 00000000]

test_vsrab_589_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFF0101, 3870FFFF, FFFFFFFF, 00000000]

test_vsrab_590_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFF0000, 0703FFFF, FFFFFFFF, 00000000]

test_vsrab_591_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFF0101, 7000FFFF, FFFFFFFF, 00000000]

test_vsrab_592_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFF0101, 0070FFFF, FFFFFFFF, 00000000]

test_vsrab_593_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFF0101, 3870FFFF, FFFFFFFF, 00000000]

test_vsrab_594_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFF0000, 0303FFFF, FFFFFFFF, 00000000]

test_vsrab_595_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFF0000, 0703FFFF, FFFFFFFF, 00000000]

test_vsrab_596_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFF0000, 0101FFFF, FFFFFFFF, 00000000]

test_vsrab_597_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFF0000, 0001FFFF, FFFFFFFF, 00000000]

test_vsrab_598_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFF0000, 701CFFFF, FFFFFFFF, 00000000]

test_vsrab_599_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFF0001, 7070FFFF, FFFFFFFF, 00000000]

test_vsrab_600_GEN:
  #_ REGISTER_IN v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFF0000, 0000FFFF, FFFFFFFF, 00000000]

test_vsrab_601_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsrab_602_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFFFFC0, 0000003F, FFFEFF3F, 000100C0]

test_vsrab_603_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, 0000007F, FFFEFF7F, 00000080]

test_vsrab_604_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFFFF0, 00000000, FFFFFF0F, 000000FF]

test_vsrab_605_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFFFFC, 00000003, FFFFFF03, 000000FC]

test_vsrab_606_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFFFF0, 00000000, FFFFFF0F, 000000FF]

test_vsrab_607_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF00, 000000FF]

test_vsrab_608_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFFFF8, 00000007, FFFFFF07, 000000F8]

test_vsrab_609_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFF00, 000000FF]

test_vsrab_610_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsrab_611_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFE0, 0000001F, FFFFFF1F, 000000E0]

test_vsrab_612_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000003F, FFFFFF07, 00000080]

test_vsrab_613_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFFFF03, 000000F0]

test_vsrab_614_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsrab_615_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFFFF0, 00000000, FFFEFF0F, 000000FF]

test_vsrab_616_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFFFF00, 000000FF]

test_vsrab_617_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFFFF03, 000000F0]

test_vsrab_618_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]

test_vsrab_619_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFFC, 00000003, FFFFFF03, 000000F0]

test_vsrab_620_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFF0, 00000000, FFFFFF0F, 000000FF]

test_vsrab_621_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFE, 00000001, FFFFFF01, 000000FE]

test_vsrab_622_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFC, 00000000, FFFEFF3F, 000000F0]

test_vsrab_623_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFE, 0000003F, FFFFFF03, 000000E0]

test_vsrab_624_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFC0, 00000000, FFFFFF00, 00010080]

test_vsrab_625_GEN:
  #_ REGISTER_IN v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_IN v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v2 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, 00000000, FFFFFF00, 000000FF]

test_vsrab_626_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000000, 00000000, 00000000, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000000, 00000000, 00000000, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_627_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00000001, 00000001, 00000001, 00000001]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00000001, 00000001, 00000001, 00000001]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_628_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [0000FFFF, FFFF0000, 00000000, FFFF0000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_629_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00010203, 04050607, 08090A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_630_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [000D000D, 000D000D, 000D000D, 000D000D]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [000D000D, 000D000D, 000D000D, 000D000D]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_631_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00112233, 44556677, 8899AABB, CCDDEEFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_632_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_633_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [04040404, 04040404, 04040404, 04040404]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [04040404, 04040404, 04040404, 04040404]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_634_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [07070707, 07070707, 07070707, 07070707]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [07070707, 07070707, 07070707, 07070707]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_635_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [08080808, 08080808, 08080808, 08080808]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [08080808, 08080808, 08080808, 08080808]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_636_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12121212, 12121212, 12121212, 12121212]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12121212, 12121212, 12121212, 12121212]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_637_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [12345678, 87654321, 11223344, 55667788]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [12345678, 87654321, 11223344, 55667788]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_638_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [3F800000, 3FC00000, 3F8CCCCD, 3FF33333]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_639_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [41200000, C1200000, 41700000, C1700000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [41200000, C1200000, 41700000, C1700000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_640_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_641_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [80081010, 808F0000, 7FFFFFFF, 8FFFFFFF]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_642_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [BF800000, BFC00000, BF8CCCCD, BFF33333]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_643_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [C1200000, 41A00000, C1A00000, 41F00000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [C1200000, 41A00000, C1A00000, 41F00000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_644_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [CDCDCDCD, CDCDCDCD, CDCDCDCD, 04010203]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_645_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_646_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FEFEFEFE, FEFEFEFE, FEFEFEFE, FEFEFEFE]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_647_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_648_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFDFF7E, 00020081, FFFCFF7D, 00030082]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_649_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFF0101, 7070FFFF, FFFFFFFF, 00000000]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

test_vsrab_650_GEN:
  #_ REGISTER_IN v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_IN v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  vsrab v3, v1, v2
  blr
  #_ REGISTER_OUT v1 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]
  #_ REGISTER_OUT v2 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
  #_ REGISTER_OUT v3 [FFFFFFFF, FFFFFFFF, FFFFFFFF, FFFFFFFF]

