// Seed: 3103263072
module module_0;
  assign id_1 = 1'b0;
  integer id_2;
  reg id_3, id_4;
  assign id_1 = 1;
  final begin
    if (1'b0) begin
      begin
        if (id_2) id_3 <= 1;
      end
    end
  end
  final if (1 | id_1) $display(id_3);
  assign {1} = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input tri id_2,
    input wor id_3
);
  assign id_1 = "" - 1;
  or (id_1, id_2, id_3);
  module_0();
endmodule
