

Implementation tool: Xilinx Vivado v.2019.1
Project:             HLS
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Tue Dec 31 20:39:25 JST 2019

#=== Post-Implementation Resource usage ===
SLICE:         2332
LUT:           4085
FF:            3804
DSP:             47
BRAM:            39
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    10.298
CP achieved post-implementation:    9.571
Timing met
