module lab1 (SW, LEDR);

input [9:0] SW;
output [9:0] LEDR;


wire Sel;  // select multiplexer
wire [3:0] x, y, m; // 4-Bit 

assign x = SW[3:0];
assign y = SW[7:4];
assign Sel = SW[9];

assign m[0] = (~Sel & x[0]) | (Sel & y[0]);
assign m[1] = (~Sel & x[1]) | (Sel & y[1]);
assign m[2] = (~Sel & x[2]) | (Sel & y[2]);
assign m[3] = (~Sel & x[3]) | (Sel & y[3]);


assign LEDR[9] = Sel;
assign LEDR[3:0] = m;
assign LEDR[8:4] = 5'b0; // Set To Zero ==> will not used


endmodule