INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Moore_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_4/Basic/Lab4_Moore/Lab4_Moore.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
