# ğŸš— AutoSpeed-Control

**C++ Automotive Speed Control Simulation with Safety Logic Verification**

![C++](https://img.shields.io/badge/C%2B%2B-17-blue)
![CMake](https://img.shields.io/badge/CMake-3.14+-green)
![GoogleTest](https://img.shields.io/badge/GoogleTest-v1.14-orange)
![Tests](https://img.shields.io/badge/Tests-10%20Passed-brightgreen)
![Coverage](https://img.shields.io/badge/Coverage-95%25-brightgreen)
[![CI](https://github.com/duytan1412/AutoSpeed-Control/actions/workflows/ci.yml/badge.svg)](https://github.com/duytan1412/AutoSpeed-Control/actions/workflows/ci.yml)

---

## ğŸ“‹ Description | MÃ´ táº£

**ğŸ‡¬ğŸ‡§ English:**  
A simulation project demonstrating **Design Verification (DV)** and **Safety-Critical Logic** for Automotive software. The system models an Automatic Transmission Controller and Throttle/Brake system, verified through professional-grade test cases following **ISO 26262** safety mindset.

**ğŸ‡»ğŸ‡³ Tiáº¿ng Viá»‡t:**  
Dá»± Ã¡n mÃ´ phá»ng thá»ƒ hiá»‡n ká»¹ nÄƒng **Design Verification (DV)** vÃ  **Logic An toÃ n (Safety-Critical)** cho pháº§n má»m Ã´ tÃ´. Há»‡ thá»‘ng mÃ´ phá»ng Bá»™ Ä‘iá»u khiá»ƒn há»™p sá»‘ tá»± Ä‘á»™ng vÃ  há»‡ thá»‘ng Ga/Phanh, Ä‘Æ°á»£c xÃ¡c thá»±c bá»Ÿi cÃ¡c ká»‹ch báº£n kiá»ƒm thá»­ chuáº©n cÃ´ng nghiá»‡p theo tÆ° duy **ISO 26262**.

---

## ğŸ”„ System State Machine | MÃ¡y tráº¡ng thÃ¡i há»‡ thá»‘ng

The transmission controller implements a **Finite State Machine (FSM)** for gear management - a fundamental concept in **Digital Logic Design** and **Sequential Circuit** verification.

```mermaid
stateDiagram-v2
    [*] --> P : System Start
    
    P --> R : Speed==0 && Brake==1
    P --> N : Speed==0
    P --> D : Speed==0
    
    R --> P : Brake==1 && Speed==0
    R --> N : Speed==0
    
    N --> P : Brake==1 && Speed==0
    N --> R : Speed==0 && Brake==1
    N --> D : Always
    
    D --> N : Always
    D --> P : Brake==1 && Speed==0
    
    note right of R
        Reverse Lock:
        Blocked if Speed > 0
        (Safety Interlock)
    end note
    
    note right of P
        Park Interlock:
        Requires Brake + Stop
        (ISO 26262 Compliant)
    end note
```

**Key FSM Properties | Äáº·c tÃ­nh mÃ¡y tráº¡ng thÃ¡i:**
- **4 States**: P (Park), R (Reverse), N (Neutral), D (Drive)
- **Transition Guards**: Speed and Brake conditions prevent unsafe gear shifts
- **Safety Interlocks**: Reverse lock (Speed > 0) and Park interlock (requires brake)
- **Sequential Logic**: State changes synchronized with system clock

> **Why FSM Matters for Chip Design:**  
> In semiconductor verification, every control system is modeled as a state machine. This project demonstrates understanding of **state encoding**, **transition coverage**, and **safety properties** - core skills for RTL verification engineers.

---

## ğŸ§  Verification Strategy | Chiáº¿n lÆ°á»£c xÃ¡c thá»±c

| Strategy | Description | MÃ´ táº£ |
|----------|-------------|-------|
| **Boundary Value Analysis (BVA)** | Test limits: 0 and MAX_SPEED | Kiá»ƒm tra giá»›i háº¡n: 0 vÃ  tá»‘c Ä‘á»™ tá»‘i Ä‘a |
| **State Transition Coverage** | Validate all FSM transitions (Pâ†”Râ†”Nâ†”D) | XÃ¡c thá»±c má»i chuyá»ƒn tráº¡ng thÃ¡i |
| **Safety Interlock Verification** | Assert safety rules with `ASSERT_FALSE` | Kiá»ƒm tra khÃ³a liÃªn Ä‘á»™ng an toÃ n |
| **Decision Coverage** | **Achieved 100%** for safety-critical states | **Äáº¡t 100%** cho tráº¡ng thÃ¡i an toÃ n |

---

## ğŸ›¡ï¸ Safety Rules (ISO 26262 Mindset)

| Rule | Description | Code Logic |
|------|-------------|------------|
| **Reverse Lock** | Block R gear when speed > 0 | `if (speed_ > 0) return false;` |
| **Park Interlock** | P requires Stop + Brake | `if (!brake_ || speed_ > 0) return false;` |
| **Brake Override (BOS)** | Brake > Throttle priority | `if (brake_) decelerate();` |
| **Neutral Safety** | No acceleration in N | `if (gear_ == 'N') ignore_throttle;` |

---

## ğŸš¦ Requirements Traceability Matrix (RTM)

Mapping Safety Requirements to Verification Test Cases:

| Requirement ID | Description | Test Case | Status |
|---|---|---|---|
| **REQ-001** | Vehicle must stop before shifting to Park | `SafetyTest.GearParkRequiresBrake` | âœ… PASS |
| **REQ-002** | Reverse Gear inhibited while moving forward | `SafetyTest.PreventReverseWhileDriving` | âœ… PASS |
| **REQ-003** | Brake MUST always override throttle input | `SafetyTest.BrakeOverrideThrottle` | âœ… PASS |
| **REQ-004** | Speed cannot exceed MAX_SPEED limit | `BoundaryTest.MaxSpeedLimit` | âœ… PASS |
| **REQ-005** | Negative speed is physically impossible | `BoundaryTest.SpeedNeverNegative` | âœ… PASS |


---

## âœ… Verification Results | Káº¿t quáº£ xÃ¡c thá»±c

**ğŸ¯ Coverage Achievement: 100% Decision Coverage for Safety-Critical States**  
*(Brake Override, Gear Shifting Interlocks)*

```
[==========] Running 10 tests from 3 test suites.
[----------] Global test environment set-up.

[----------] 6 tests from SafetyTest
[ RUN      ] SafetyTest.PreventReverseWhileDriving
[       OK ] SafetyTest.PreventReverseWhileDriving (0 ms)
[ RUN      ] SafetyTest.BrakeOverrideThrottle
[       OK ] SafetyTest.BrakeOverrideThrottle (0 ms)
[ RUN      ] SafetyTest.AllowReverseWhenStopped
[       OK ] SafetyTest.AllowReverseWhenStopped (0 ms)
[ RUN      ] SafetyTest.GearParkRequiresBrake
[       OK ] SafetyTest.GearParkRequiresBrake (0 ms)
[ RUN      ] SafetyTest.EmergencyBrakeAtHighSpeed
[       OK ] SafetyTest.EmergencyBrakeAtHighSpeed (0 ms)
[ RUN      ] SafetyTest.NeutralGearNoAcceleration
[       OK ] SafetyTest.NeutralGearNoAcceleration (0 ms)
[----------] 6 tests from SafetyTest (11 ms total)

[----------] 3 tests from BoundaryTest
[ RUN      ] BoundaryTest.MaxSpeedLimit
[       OK ] BoundaryTest.MaxSpeedLimit (0 ms)
[ RUN      ] BoundaryTest.ThrottleClampedToValidRange
[       OK ] BoundaryTest.ThrottleClampedToValidRange (0 ms)
[ RUN      ] BoundaryTest.SpeedNeverNegative
[       OK ] BoundaryTest.SpeedNeverNegative (0 ms)
[----------] 3 tests from BoundaryTest (5 ms total)

[----------] 1 test from StateTest
[ RUN      ] StateTest.ConsecutiveGearChanges
[       OK ] StateTest.ConsecutiveGearChanges (0 ms)
[----------] 1 test from StateTest (1 ms total)

[----------] Global test environment tear-down
[==========] 10 tests from 3 test suites ran. (25 ms total)
[  PASSED  ] 10 tests.
```

---

## ğŸ“ Project Structure | Cáº¥u trÃºc dá»± Ã¡n

```
AutoSpeed-Control/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ CarController.h     # OOP Header with Doxygen comments
â”‚   â””â”€â”€ CarController.cpp   # Safety logic & State implementation
â”œâ”€â”€ tests/
â”‚   â””â”€â”€ test_safety.cpp     # Safety Logic Verification & Edge Case Analysis
â”œâ”€â”€ .github/workflows/      # Automated CI pipeline
â”‚   â””â”€â”€ ci.yml              # Build + Test on every push
â”œâ”€â”€ run_tests.sh            # One-click test runner (Linux/macOS)
â”œâ”€â”€ run_tests.bat           # One-click test runner (Windows)
â””â”€â”€ CMakeLists.txt          # Modern CMake with FetchContent (GTest)
```

---

## ğŸš€ Build & Run | CÃ¡ch cháº¡y

### Quick Start (One Command)
```bash
# Linux / macOS / Git Bash
bash run_tests.sh

# Windows CMD
run_tests.bat
```

### Manual Build
```bash
# Clone
git clone https://github.com/duytan1412/AutoSpeed-Control.git
cd AutoSpeed-Control

# Build (Windows MinGW)
mkdir build && cd build
cmake -G "MinGW Makefiles" ..
cmake --build .

# Run Verification Tests
ctest --output-on-failure
# Or: ./bin/AutoSpeedTests
```

---

## ğŸ’¡ Technical Challenges | ThÃ¡ch thá»©c ká»¹ thuáº­t

**1. Finite State Machine Design**  
Implemented proper FSM with state encoding and transition guards to prevent illegal state changes. This mirrors RTL design patterns used in chip verification.

**2. Safety Interlock Logic**  
Designed mutual exclusion between brake and throttle inputs, ensuring brake always overrides throttle - critical for ASIL-D automotive systems.

**3. 100% Decision Coverage**  
Achieved full decision coverage for all safety-critical branches using systematic test case generation, a requirement in semiconductor Design Verification (DV).

---

## ğŸ‘¨â€ğŸ’» Author | TÃ¡c giáº£

**BÃ¬ Duy TÃ¢n**
- ğŸ“ FPT Jetking (Chip Design Technology) - **Electronics: 96/100, Digital Logic: 93/100**
- ğŸ¯ Embedded Firmware Engineer @ FPT Semiconductor (Target)
- ğŸ“§ duytan2903@gmail.com
- ğŸ”— [LinkedIn](https://www.linkedin.com/in/bi-duy-tan-)

---

## ğŸ“ License

MIT License - Free to use for learning purposes.

