
DW3000_op.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b590  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  0800b770  0800b770  0000c770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bae0  0800bae0  0000d1a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bae0  0800bae0  0000cae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bae8  0800bae8  0000d1a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bae8  0800bae8  0000cae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800baec  0800baec  0000caec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001a0  20000000  0800baf0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c54  200001a0  0800bc90  0000d1a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001df4  0800bc90  0000ddf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a52  00000000  00000000  0000d1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f50  00000000  00000000  00022c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  00026b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e48  00000000  00000000  00027eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af20  00000000  00000000  00028d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b18c  00000000  00000000  00053c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea622  00000000  00000000  0006edac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001593ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005604  00000000  00000000  00159414  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  0015ea18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001a0 	.word	0x200001a0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b758 	.word	0x0800b758

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001a4 	.word	0x200001a4
 800021c:	0800b758 	.word	0x0800b758

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <sendBytes>:
    number >>= 1; // Right shift the number by 1 bit
  }
  return count;
}

HAL_StatusTypeDef sendBytes(uint8_t *sendb, uint16_t sendLen) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80005f8:	2300      	movs	r3, #0
 80005fa:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&UWB_SPI_HANDLE, sendb, sendLen, 1);
 80005fc:	887a      	ldrh	r2, [r7, #2]
 80005fe:	2301      	movs	r3, #1
 8000600:	6879      	ldr	r1, [r7, #4]
 8000602:	4805      	ldr	r0, [pc, #20]	@ (8000618 <sendBytes+0x2c>)
 8000604:	f004 ffb5 	bl	8005572 <HAL_SPI_Transmit>
 8000608:	4603      	mov	r3, r0
 800060a:	73fb      	strb	r3, [r7, #15]

  return status;
 800060c:	7bfb      	ldrb	r3, [r7, #15]
}
 800060e:	4618      	mov	r0, r3
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000204 	.word	0x20000204

0800061c <readBytes>:

HAL_StatusTypeDef readBytes(uint8_t *recvb, uint16_t recLen) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]

  HAL_SPI_Receive(&UWB_SPI_HANDLE, recvb, recLen, 1);
 800062c:	887a      	ldrh	r2, [r7, #2]
 800062e:	2301      	movs	r3, #1
 8000630:	6879      	ldr	r1, [r7, #4]
 8000632:	4804      	ldr	r0, [pc, #16]	@ (8000644 <readBytes+0x28>)
 8000634:	f005 f913 	bl	800585e <HAL_SPI_Receive>

  return status;
 8000638:	7bfb      	ldrb	r3, [r7, #15]
}
 800063a:	4618      	mov	r0, r3
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000204 	.word	0x20000204

08000648 <DW3000pack_fast_command>:

uint8_t DW3000pack_fast_command(uint8_t cmd) {
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
  uint8_t b = 0x81;
 8000652:	2381      	movs	r3, #129	@ 0x81
 8000654:	73fb      	strb	r3, [r7, #15]
  b |= ((cmd & 0x1F) << 1);
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	b25b      	sxtb	r3, r3
 800065e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8000662:	b25a      	sxtb	r2, r3
 8000664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000668:	4313      	orrs	r3, r2
 800066a:	b25b      	sxtb	r3, r3
 800066c:	73fb      	strb	r3, [r7, #15]

  return b;
 800066e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000670:	4618      	mov	r0, r3
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr

0800067c <DW3000pack_full_address>:
  b |= ((address & 0x1F) << 1);

  return b;
}

uint16_t DW3000pack_full_address(uint8_t base, uint8_t sub, uint8_t rw) {
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
 8000686:	460b      	mov	r3, r1
 8000688:	71bb      	strb	r3, [r7, #6]
 800068a:	4613      	mov	r3, r2
 800068c:	717b      	strb	r3, [r7, #5]
  uint16_t header = 0x4000;
 800068e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000692:	81fb      	strh	r3, [r7, #14]

  header |= (rw << 15);
 8000694:	797b      	ldrb	r3, [r7, #5]
 8000696:	b21b      	sxth	r3, r3
 8000698:	03db      	lsls	r3, r3, #15
 800069a:	b21a      	sxth	r2, r3
 800069c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	81fb      	strh	r3, [r7, #14]
  header |= ((base & 0x1F) << 9);
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	b21b      	sxth	r3, r3
 80006aa:	025b      	lsls	r3, r3, #9
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80006b2:	b21a      	sxth	r2, r3
 80006b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	b21b      	sxth	r3, r3
 80006bc:	81fb      	strh	r3, [r7, #14]
  header |= ((sub & 0x7F) << 2);
 80006be:	79bb      	ldrb	r3, [r7, #6]
 80006c0:	b21b      	sxth	r3, r3
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	b21b      	sxth	r3, r3
 80006c6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80006ca:	b21a      	sxth	r2, r3
 80006cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006d0:	4313      	orrs	r3, r2
 80006d2:	b21b      	sxth	r3, r3
 80006d4:	81fb      	strh	r3, [r7, #14]

  return header;
 80006d6:	89fb      	ldrh	r3, [r7, #14]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <set_SPI2lowspeed>:
/**
 * @brief Set the SPI speed to low speed (5 MHz)
 * 
 * @param hspi 
 */
void set_SPI2lowspeed(SPI_HandleTypeDef *hspi) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  // set SPI speed to 3 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2218      	movs	r2, #24
 80006f0:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	f004 fe92 	bl	800541c <HAL_SPI_Init>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <set_SPI2lowspeed+0x1e>
    Error_Handler();
 80006fe:	f001 fe4f 	bl	80023a0 <Error_Handler>
  }
}
 8000702:	bf00      	nop
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}

0800070a <set_SPI2highspeed>:
/**
 * @brief set the SPI speed to high speed (20 MHz)
 * 
 * @param hspi 
 */
void set_SPI2highspeed(SPI_HandleTypeDef *hspi) {
 800070a:	b580      	push	{r7, lr}
 800070c:	b082      	sub	sp, #8
 800070e:	af00      	add	r7, sp, #0
 8000710:	6078      	str	r0, [r7, #4]
  // set SPI speed to 24 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	2200      	movs	r2, #0
 8000716:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f004 fe7f 	bl	800541c <HAL_SPI_Init>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <set_SPI2highspeed+0x1e>
    Error_Handler();
 8000724:	f001 fe3c 	bl	80023a0 <Error_Handler>
  }
}
 8000728:	bf00      	nop
 800072a:	3708      	adds	r7, #8
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}

08000730 <DW3000poweron>:

/**
 * @brief Enable on the DW3000 3.3V LDO
 * 
 */
void DW3000poweron(void) {
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_PWR_EN_GPIO_Port, UWB_PWR_EN_Pin, GPIO_PIN_SET);
 8000734:	2201      	movs	r2, #1
 8000736:	2102      	movs	r1, #2
 8000738:	4802      	ldr	r0, [pc, #8]	@ (8000744 <DW3000poweron+0x14>)
 800073a:	f002 fb67 	bl	8002e0c <HAL_GPIO_WritePin>
}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40020000 	.word	0x40020000

08000748 <DW3000hardReset>:
 * Host microprocessor can use this pin to reset the device instead of calling dwt_softreset() function.
 * The pin should be driven low (for 10 ns) and then left in open-drain mode.
 * RSTn pin should never be driven high.
 * 
 */
void DW3000hardReset(void) {
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	2108      	movs	r1, #8
 8000750:	4806      	ldr	r0, [pc, #24]	@ (800076c <DW3000hardReset+0x24>)
 8000752:	f002 fb5b 	bl	8002e0c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000756:	200a      	movs	r0, #10
 8000758:	f002 f886 	bl	8002868 <HAL_Delay>
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_SET);
 800075c:	2201      	movs	r2, #1
 800075e:	2108      	movs	r1, #8
 8000760:	4802      	ldr	r0, [pc, #8]	@ (800076c <DW3000hardReset+0x24>)
 8000762:	f002 fb53 	bl	8002e0c <HAL_GPIO_WritePin>
}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40020000 	.word	0x40020000

08000770 <DW3000writereg>:
 * 
 * @param reg register full address (base + sub)
 * @param data data to write
 * @param len length of data to write (1, 2, 4 bytes)
 */
void DW3000writereg(uint32_t reg, uint8_t* data, uint8_t len) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	4613      	mov	r3, r2
 800077c:	71fb      	strb	r3, [r7, #7]
  uint8_t base = reg >> 16;
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	0c1b      	lsrs	r3, r3, #16
 8000782:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 1);
 8000788:	7db9      	ldrb	r1, [r7, #22]
 800078a:	7dfb      	ldrb	r3, [r7, #23]
 800078c:	2201      	movs	r2, #1
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff ff74 	bl	800067c <DW3000pack_full_address>
 8000794:	4603      	mov	r3, r0
 8000796:	82bb      	strh	r3, [r7, #20]

  // uint8_t* regBytes = data;
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000798:	8abb      	ldrh	r3, [r7, #20]
 800079a:	0a1b      	lsrs	r3, r3, #8
 800079c:	b29b      	uxth	r3, r3
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	743b      	strb	r3, [r7, #16]
  headerBytes[1] = header & 0xFF;
 80007a2:	8abb      	ldrh	r3, [r7, #20]
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	747b      	strb	r3, [r7, #17]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007ae:	480c      	ldr	r0, [pc, #48]	@ (80007e0 <DW3000writereg+0x70>)
 80007b0:	f002 fb2c 	bl	8002e0c <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 80007b4:	f107 0310 	add.w	r3, r7, #16
 80007b8:	2102      	movs	r1, #2
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ff16 	bl	80005ec <sendBytes>
  sendBytes(data, len);
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	b29b      	uxth	r3, r3
 80007c4:	4619      	mov	r1, r3
 80007c6:	68b8      	ldr	r0, [r7, #8]
 80007c8:	f7ff ff10 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007d2:	4803      	ldr	r0, [pc, #12]	@ (80007e0 <DW3000writereg+0x70>)
 80007d4:	f002 fb1a 	bl	8002e0c <HAL_GPIO_WritePin>
}
 80007d8:	bf00      	nop
 80007da:	3718      	adds	r7, #24
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40020800 	.word	0x40020800

080007e4 <DW3000readreg>:
 * 
 * @param reg register full address (base + sub)
 * @param len length of data to read (1, 2, 4 bytes)
 * @return uint32_t data read from the register
 */
uint32_t DW3000readreg(uint32_t reg, uint8_t len) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b086      	sub	sp, #24
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	460b      	mov	r3, r1
 80007ee:	70fb      	strb	r3, [r7, #3]
  uint8_t base = reg >> 16;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	0c1b      	lsrs	r3, r3, #16
 80007f4:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 0);
 80007fa:	7db9      	ldrb	r1, [r7, #22]
 80007fc:	7dfb      	ldrb	r3, [r7, #23]
 80007fe:	2200      	movs	r2, #0
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff ff3b 	bl	800067c <DW3000pack_full_address>
 8000806:	4603      	mov	r3, r0
 8000808:	82bb      	strh	r3, [r7, #20]

  uint8_t regBytes[4] = {0, 0, 0, 0};
 800080a:	2300      	movs	r3, #0
 800080c:	60fb      	str	r3, [r7, #12]
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 800080e:	8abb      	ldrh	r3, [r7, #20]
 8000810:	0a1b      	lsrs	r3, r3, #8
 8000812:	b29b      	uxth	r3, r3
 8000814:	b2db      	uxtb	r3, r3
 8000816:	723b      	strb	r3, [r7, #8]
  headerBytes[1] = header & 0xFF;
 8000818:	8abb      	ldrh	r3, [r7, #20]
 800081a:	b2db      	uxtb	r3, r3
 800081c:	727b      	strb	r3, [r7, #9]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000824:	4813      	ldr	r0, [pc, #76]	@ (8000874 <DW3000readreg+0x90>)
 8000826:	f002 faf1 	bl	8002e0c <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 800082a:	f107 0308 	add.w	r3, r7, #8
 800082e:	2102      	movs	r1, #2
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fedb 	bl	80005ec <sendBytes>
  readBytes(regBytes, len);
 8000836:	78fb      	ldrb	r3, [r7, #3]
 8000838:	b29a      	uxth	r2, r3
 800083a:	f107 030c 	add.w	r3, r7, #12
 800083e:	4611      	mov	r1, r2
 8000840:	4618      	mov	r0, r3
 8000842:	f7ff feeb 	bl	800061c <readBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000846:	2201      	movs	r2, #1
 8000848:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800084c:	4809      	ldr	r0, [pc, #36]	@ (8000874 <DW3000readreg+0x90>)
 800084e:	f002 fadd 	bl	8002e0c <HAL_GPIO_WritePin>

  // Combine the 4 bytes into a single 32-bit integer
  uint32_t regValue =
  ((uint32_t)regBytes[3] << 24) |
 8000852:	7bfb      	ldrb	r3, [r7, #15]
 8000854:	061a      	lsls	r2, r3, #24
  ((uint32_t)regBytes[2] << 16) |
 8000856:	7bbb      	ldrb	r3, [r7, #14]
 8000858:	041b      	lsls	r3, r3, #16
  ((uint32_t)regBytes[3] << 24) |
 800085a:	431a      	orrs	r2, r3
  ((uint32_t)regBytes[1] << 8)  |
 800085c:	7b7b      	ldrb	r3, [r7, #13]
 800085e:	021b      	lsls	r3, r3, #8
  ((uint32_t)regBytes[2] << 16) |
 8000860:	4313      	orrs	r3, r2
  ((uint32_t)regBytes[0]);
 8000862:	7b3a      	ldrb	r2, [r7, #12]
  uint32_t regValue =
 8000864:	4313      	orrs	r3, r2
 8000866:	613b      	str	r3, [r7, #16]

  return regValue;
 8000868:	693b      	ldr	r3, [r7, #16]
}
 800086a:	4618      	mov	r0, r3
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40020800 	.word	0x40020800

08000878 <DW3000check_IDLE_RC>:
/**
 * @brief FZ stole from DecaWave API, check if the DW3000 is in the IDLE_RC state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_RC(void) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
  uint32_t reg = dwt_read32bitoffsetreg(SYS_STATUS_ID, 0);
 800087e:	2100      	movs	r1, #0
 8000880:	2044      	movs	r0, #68	@ 0x44
 8000882:	f000 f9ec 	bl	8000c5e <dwt_read32bitoffsetreg>
 8000886:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800088e:	2b00      	cmp	r3, #0
 8000890:	bf14      	ite	ne
 8000892:	2301      	movne	r3, #1
 8000894:	2300      	moveq	r3, #0
 8000896:	b2db      	uxtb	r3, r3
}
 8000898:	4618      	mov	r0, r3
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <dwt_clearaonconfig>:
*
* output parameters
*
* no return value
*/
void dwt_clearaonconfig(void) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  // Clear any AON auto download bits (as reset will trigger AON download)
  dwt_write16bitoffsetreg(AON_DIG_CFG_ID, 0, 0x00);
 80008a4:	2200      	movs	r2, #0
 80008a6:	2100      	movs	r1, #0
 80008a8:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 80008ac:	f000 fa51 	bl	8000d52 <dwt_write16bitoffsetreg>
  // Clear the wake-up configuration
  dwt_write8bitoffsetreg(ANA_CFG_ID, 0, 0x00);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2100      	movs	r1, #0
 80008b4:	4807      	ldr	r0, [pc, #28]	@ (80008d4 <dwt_clearaonconfig+0x34>)
 80008b6:	f000 fa67 	bl	8000d88 <dwt_write8bitoffsetreg>
  // Upload the new configuration
  // Copy config to AON - upload the new configuration
  dwt_write8bitoffsetreg(AON_CTRL_ID, 0, 0);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2100      	movs	r1, #0
 80008be:	4806      	ldr	r0, [pc, #24]	@ (80008d8 <dwt_clearaonconfig+0x38>)
 80008c0:	f000 fa62 	bl	8000d88 <dwt_write8bitoffsetreg>
  dwt_write8bitoffsetreg(AON_CTRL_ID, 0, AON_CTRL_ARRAY_SAVE_BIT_MASK);
 80008c4:	2202      	movs	r2, #2
 80008c6:	2100      	movs	r1, #0
 80008c8:	4803      	ldr	r0, [pc, #12]	@ (80008d8 <dwt_clearaonconfig+0x38>)
 80008ca:	f000 fa5d 	bl	8000d88 <dwt_write8bitoffsetreg>
}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	000a0014 	.word	0x000a0014
 80008d8:	000a0004 	.word	0x000a0004

080008dc <DW3000_writefastCMD_FZ>:
/**
 * @brief write a fast command to the DW3000
 * 
 * @param cmd 
 */
void DW3000_writefastCMD_FZ(uint8_t cmd) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd2send = DW3000pack_fast_command(cmd);
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff fead 	bl	8000648 <DW3000pack_fast_command>
 80008ee:	4603      	mov	r3, r0
 80008f0:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008f8:	4809      	ldr	r0, [pc, #36]	@ (8000920 <DW3000_writefastCMD_FZ+0x44>)
 80008fa:	f002 fa87 	bl	8002e0c <HAL_GPIO_WritePin>
  sendBytes(&cmd2send, 1);
 80008fe:	f107 030f 	add.w	r3, r7, #15
 8000902:	2101      	movs	r1, #1
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fe71 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800090a:	2201      	movs	r2, #1
 800090c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000910:	4803      	ldr	r0, [pc, #12]	@ (8000920 <DW3000_writefastCMD_FZ+0x44>)
 8000912:	f002 fa7b 	bl	8002e0c <HAL_GPIO_WritePin>
}
 8000916:	bf00      	nop
 8000918:	3710      	adds	r7, #16
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40020800 	.word	0x40020800

08000924 <DW3000_clear_IRQ>:

// clear the IRQ flags
void DW3000_clear_IRQ(void) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
  uint32_t irqFlags = DW3000readreg(SYS_STATUS_ID, 4);
 800092a:	2104      	movs	r1, #4
 800092c:	2044      	movs	r0, #68	@ 0x44
 800092e:	f7ff ff59 	bl	80007e4 <DW3000readreg>
 8000932:	4603      	mov	r3, r0
 8000934:	607b      	str	r3, [r7, #4]
    // FZ: Clear the interrupt flags
  DW3000writereg(SYS_STATUS_ID, (uint8_t*)&irqFlags, 4);
 8000936:	1d3b      	adds	r3, r7, #4
 8000938:	2204      	movs	r2, #4
 800093a:	4619      	mov	r1, r3
 800093c:	2044      	movs	r0, #68	@ 0x44
 800093e:	f7ff ff17 	bl	8000770 <DW3000writereg>
  DW3000_IRQ_flag = false;
 8000942:	4b03      	ldr	r3, [pc, #12]	@ (8000950 <DW3000_clear_IRQ+0x2c>)
 8000944:	2200      	movs	r2, #0
 8000946:	701a      	strb	r2, [r3, #0]
}
 8000948:	bf00      	nop
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	200001bc 	.word	0x200001bc

08000954 <DW3000_irq_for_tx_done>:

  // FZ: write the channel control register
  DW3000writereg(CHAN_CTRL_ID, (uint8_t*)&chan_ctrl, 4);
}

void DW3000_irq_for_tx_done(void) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
  uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
 800095a:	2104      	movs	r1, #4
 800095c:	203c      	movs	r0, #60	@ 0x3c
 800095e:	f7ff ff41 	bl	80007e4 <DW3000readreg>
 8000962:	4603      	mov	r3, r0
 8000964:	607b      	str	r3, [r7, #4]
  sys_enable |= (1 << SYS_ENABLE_LO_TXFRS_ENABLE_BIT_OFFSET); // Enable TX done interrupt
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800096c:	607b      	str	r3, [r7, #4]
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	2204      	movs	r2, #4
 8000972:	4619      	mov	r1, r3
 8000974:	203c      	movs	r0, #60	@ 0x3c
 8000976:	f7ff fefb 	bl	8000770 <DW3000writereg>
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <DW3000_irq_for_rx_done>:

void DW3000_irq_for_rx_done(void) {
 8000982:	b580      	push	{r7, lr}
 8000984:	b082      	sub	sp, #8
 8000986:	af00      	add	r7, sp, #0
  // uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
  // sys_enable |= ((1 << SYS_ENABLE_LO_RXFR_ENABLE_BIT_OFFSET)  |
  //                (1 << SYS_ENABLE_LO_RXPHD_ENABLE_BIT_OFFSET)); // Enable RX done interrupt
  uint32_t sys_enable = SYS_STATUS_RXFCG_BIT_MASK;
 8000988:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800098c:	607b      	str	r3, [r7, #4]
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2204      	movs	r2, #4
 8000992:	4619      	mov	r1, r3
 8000994:	203c      	movs	r0, #60	@ 0x3c
 8000996:	f7ff feeb 	bl	8000770 <DW3000writereg>
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
	...

080009a4 <HAL_GPIO_EXTI_Callback>:
}

// FZ: the IRQ will be triggered at the very beginning because
// the SPI ready will cause an interrupt
// so we need to clear the interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == UWB_IRQ_Pin) {
 80009ae:	88fb      	ldrh	r3, [r7, #6]
 80009b0:	2b04      	cmp	r3, #4
 80009b2:	d102      	bne.n	80009ba <HAL_GPIO_EXTI_Callback+0x16>
    DW3000_IRQ_flag = true;
 80009b4:	4b04      	ldr	r3, [pc, #16]	@ (80009c8 <HAL_GPIO_EXTI_Callback+0x24>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	701a      	strb	r2, [r3, #0]
  }
}
 80009ba:	bf00      	nop
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	200001bc 	.word	0x200001bc

080009cc <writetospi>:
} localdata;

static localdata _ptr;
static localdata *pdw3000local = &_ptr;

int writetospi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t bodyLength, uint8_t *bodyBuffer) {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	60b9      	str	r1, [r7, #8]
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	4603      	mov	r3, r0
 80009d8:	81fb      	strh	r3, [r7, #14]
 80009da:	4613      	mov	r3, r2
 80009dc:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009e4:	480b      	ldr	r0, [pc, #44]	@ (8000a14 <writetospi+0x48>)
 80009e6:	f002 fa11 	bl	8002e0c <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 80009ea:	89fb      	ldrh	r3, [r7, #14]
 80009ec:	4619      	mov	r1, r3
 80009ee:	68b8      	ldr	r0, [r7, #8]
 80009f0:	f7ff fdfc 	bl	80005ec <sendBytes>
  sendBytes(bodyBuffer, bodyLength);
 80009f4:	89bb      	ldrh	r3, [r7, #12]
 80009f6:	4619      	mov	r1, r3
 80009f8:	6878      	ldr	r0, [r7, #4]
 80009fa:	f7ff fdf7 	bl	80005ec <sendBytes>
  // }
  // for(int i = 0; i < bodyLength; i++) {
  //   SPI.transfer(bodyBuffer[i]); // write values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80009fe:	2201      	movs	r2, #1
 8000a00:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a04:	4803      	ldr	r0, [pc, #12]	@ (8000a14 <writetospi+0x48>)
 8000a06:	f002 fa01 	bl	8002e0c <HAL_GPIO_WritePin>

  return 0;
 8000a0a:	2300      	movs	r3, #0
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3710      	adds	r7, #16
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40020800 	.word	0x40020800

08000a18 <readfromspi>:

int readfromspi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t readLength, uint8_t *readBuffer)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	4603      	mov	r3, r0
 8000a24:	81fb      	strh	r3, [r7, #14]
 8000a26:	4613      	mov	r3, r2
 8000a28:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a30:	480b      	ldr	r0, [pc, #44]	@ (8000a60 <readfromspi+0x48>)
 8000a32:	f002 f9eb 	bl	8002e0c <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 8000a36:	89fb      	ldrh	r3, [r7, #14]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	68b8      	ldr	r0, [r7, #8]
 8000a3c:	f7ff fdd6 	bl	80005ec <sendBytes>
  readBytes(readBuffer, readLength);
 8000a40:	89bb      	ldrh	r3, [r7, #12]
 8000a42:	4619      	mov	r1, r3
 8000a44:	6878      	ldr	r0, [r7, #4]
 8000a46:	f7ff fde9 	bl	800061c <readBytes>
  // }
  // for(int i = 0; i < readLength; i++) {
  //   readBuffer[i] = SPI.transfer(JUNK); // read values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a50:	4803      	ldr	r0, [pc, #12]	@ (8000a60 <readfromspi+0x48>)
 8000a52:	f002 f9db 	bl	8002e0c <HAL_GPIO_WritePin>

  return 0;
 8000a56:	2300      	movs	r3, #0
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	40020800 	.word	0x40020800

08000a64 <dwt_xfer3000>:
  uint16_t    indx,       //sub-index, calculated from regFileID 0..0x7F,
  uint16_t    length,
  uint8_t     *buffer,
  spi_modes_e mode
)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b088      	sub	sp, #32
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	460b      	mov	r3, r1
 8000a70:	817b      	strh	r3, [r7, #10]
 8000a72:	4613      	mov	r3, r2
 8000a74:	813b      	strh	r3, [r7, #8]
  uint8_t  header[2];           // Buffer to compose header in
  uint16_t cnt = 0;             // Counter for length of a header
 8000a76:	2300      	movs	r3, #0
 8000a78:	83fb      	strh	r3, [r7, #30]

  uint16_t reg_file     = 0x1F & ((regFileID + indx) >> 16);
 8000a7a:	897a      	ldrh	r2, [r7, #10]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	4413      	add	r3, r2
 8000a80:	0c1b      	lsrs	r3, r3, #16
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	f003 031f 	and.w	r3, r3, #31
 8000a88:	83bb      	strh	r3, [r7, #28]
  uint16_t reg_offset   = 0x7F &  (regFileID + indx);
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	897b      	ldrh	r3, [r7, #10]
 8000a90:	4413      	add	r3, r2
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000a98:	837b      	strh	r3, [r7, #26]

  assert(reg_file     <= 0x1F);
 8000a9a:	8bbb      	ldrh	r3, [r7, #28]
 8000a9c:	2b1f      	cmp	r3, #31
 8000a9e:	d906      	bls.n	8000aae <dwt_xfer3000+0x4a>
 8000aa0:	4b52      	ldr	r3, [pc, #328]	@ (8000bec <dwt_xfer3000+0x188>)
 8000aa2:	4a53      	ldr	r2, [pc, #332]	@ (8000bf0 <dwt_xfer3000+0x18c>)
 8000aa4:	f240 218d 	movw	r1, #653	@ 0x28d
 8000aa8:	4852      	ldr	r0, [pc, #328]	@ (8000bf4 <dwt_xfer3000+0x190>)
 8000aaa:	f009 fe3f 	bl	800a72c <__assert_func>
  assert(reg_offset   <= 0x7F);
 8000aae:	8b7b      	ldrh	r3, [r7, #26]
 8000ab0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ab2:	d906      	bls.n	8000ac2 <dwt_xfer3000+0x5e>
 8000ab4:	4b50      	ldr	r3, [pc, #320]	@ (8000bf8 <dwt_xfer3000+0x194>)
 8000ab6:	4a4e      	ldr	r2, [pc, #312]	@ (8000bf0 <dwt_xfer3000+0x18c>)
 8000ab8:	f240 218e 	movw	r1, #654	@ 0x28e
 8000abc:	484d      	ldr	r0, [pc, #308]	@ (8000bf4 <dwt_xfer3000+0x190>)
 8000abe:	f009 fe35 	bl	800a72c <__assert_func>
  assert(length       < 0x3100);
 8000ac2:	893b      	ldrh	r3, [r7, #8]
 8000ac4:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 8000ac8:	d306      	bcc.n	8000ad8 <dwt_xfer3000+0x74>
 8000aca:	4b4c      	ldr	r3, [pc, #304]	@ (8000bfc <dwt_xfer3000+0x198>)
 8000acc:	4a48      	ldr	r2, [pc, #288]	@ (8000bf0 <dwt_xfer3000+0x18c>)
 8000ace:	f240 218f 	movw	r1, #655	@ 0x28f
 8000ad2:	4848      	ldr	r0, [pc, #288]	@ (8000bf4 <dwt_xfer3000+0x190>)
 8000ad4:	f009 fe2a 	bl	800a72c <__assert_func>
  assert(mode == DW3000_SPI_WR_BIT ||\
 8000ad8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000ada:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000ade:	d018      	beq.n	8000b12 <dwt_xfer3000+0xae>
 8000ae0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d015      	beq.n	8000b12 <dwt_xfer3000+0xae>
 8000ae6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000ae8:	f248 0201 	movw	r2, #32769	@ 0x8001
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d010      	beq.n	8000b12 <dwt_xfer3000+0xae>
 8000af0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000af2:	f248 0202 	movw	r2, #32770	@ 0x8002
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d00b      	beq.n	8000b12 <dwt_xfer3000+0xae>
 8000afa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000afc:	f248 0203 	movw	r2, #32771	@ 0x8003
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d006      	beq.n	8000b12 <dwt_xfer3000+0xae>
 8000b04:	4b3e      	ldr	r3, [pc, #248]	@ (8000c00 <dwt_xfer3000+0x19c>)
 8000b06:	4a3a      	ldr	r2, [pc, #232]	@ (8000bf0 <dwt_xfer3000+0x18c>)
 8000b08:	f44f 7124 	mov.w	r1, #656	@ 0x290
 8000b0c:	4839      	ldr	r0, [pc, #228]	@ (8000bf4 <dwt_xfer3000+0x190>)
 8000b0e:	f009 fe0d 	bl	800a72c <__assert_func>
         mode == DW3000_SPI_AND_OR_16 ||\
         mode == DW3000_SPI_AND_OR_32);

  // Write message header selecting WRITE operation and addresses as appropriate
  uint16_t  addr;
  addr = (reg_file << 9) | (reg_offset << 2);
 8000b12:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000b16:	025b      	lsls	r3, r3, #9
 8000b18:	b21a      	sxth	r2, r3
 8000b1a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	b21b      	sxth	r3, r3
 8000b22:	4313      	orrs	r3, r2
 8000b24:	b21b      	sxth	r3, r3
 8000b26:	833b      	strh	r3, [r7, #24]

  header[0] = (uint8_t)((mode | addr) >> 8);   //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 8000b28:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b2a:	8b3b      	ldrh	r3, [r7, #24]
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	0a1b      	lsrs	r3, r3, #8
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	753b      	strb	r3, [r7, #20]
  header[1] = (uint8_t)(addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 8000b38:	8b3b      	ldrh	r3, [r7, #24]
 8000b3a:	b25a      	sxtb	r2, r3
 8000b3c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b3e:	b25b      	sxtb	r3, r3
 8000b40:	f003 0303 	and.w	r3, r3, #3
 8000b44:	b25b      	sxtb	r3, r3
 8000b46:	4313      	orrs	r3, r2
 8000b48:	b25b      	sxtb	r3, r3
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	757b      	strb	r3, [r7, #21]

  if (/*reg_offset == 0 && */length == 0) {   /* Fast Access Commands (FAC)
 8000b4e:	893b      	ldrh	r3, [r7, #8]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d115      	bne.n	8000b80 <dwt_xfer3000+0x11c>
        * only write operation is possible for this mode
        * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
        */
      assert(mode == DW3000_SPI_WR_BIT);
 8000b54:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000b5a:	d006      	beq.n	8000b6a <dwt_xfer3000+0x106>
 8000b5c:	4b29      	ldr	r3, [pc, #164]	@ (8000c04 <dwt_xfer3000+0x1a0>)
 8000b5e:	4a24      	ldr	r2, [pc, #144]	@ (8000bf0 <dwt_xfer3000+0x18c>)
 8000b60:	f240 21a1 	movw	r1, #673	@ 0x2a1
 8000b64:	4823      	ldr	r0, [pc, #140]	@ (8000bf4 <dwt_xfer3000+0x190>)
 8000b66:	f009 fde1 	bl	800a72c <__assert_func>

      header[0] = (uint8_t)((DW3000_SPI_WR_BIT>>8) | (regFileID<<1) | DW3000_SPI_FAC);
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	83fb      	strh	r3, [r7, #30]
 8000b7e:	e015      	b.n	8000bac <dwt_xfer3000+0x148>
  }
  else if (reg_offset == 0 /*&& length > 0*/ && (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT))
 8000b80:	8b7b      	ldrh	r3, [r7, #26]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d10b      	bne.n	8000b9e <dwt_xfer3000+0x13a>
 8000b86:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000b8c:	d002      	beq.n	8000b94 <dwt_xfer3000+0x130>
 8000b8e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d104      	bne.n	8000b9e <dwt_xfer3000+0x13a>
  {   /* Fast Access Commands with Read/Write support (FACRW)
        * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
        */
      header[0] |= DW3000_SPI_FARW;
 8000b94:	7d3b      	ldrb	r3, [r7, #20]
 8000b96:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	83fb      	strh	r3, [r7, #30]
 8000b9c:	e006      	b.n	8000bac <dwt_xfer3000+0x148>
  else
  {  /* Extended Address Mode with Read/Write support (EAMRW)
      * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
      * b[1] = addr<<2 | (mode&0x3)
      */
    header[0] |= DW3000_SPI_EAMRW;
 8000b9e:	7d3b      	ldrb	r3, [r7, #20]
 8000ba0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	753b      	strb	r3, [r7, #20]
    cnt = 2;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	83fb      	strh	r3, [r7, #30]
  }

  switch (mode)
 8000bac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d00d      	beq.n	8000bce <dwt_xfer3000+0x16a>
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	db14      	blt.n	8000be0 <dwt_xfer3000+0x17c>
 8000bb6:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8000bba:	2b03      	cmp	r3, #3
 8000bbc:	d810      	bhi.n	8000be0 <dwt_xfer3000+0x17c>
    case    DW3000_SPI_AND_OR_16:
    case    DW3000_SPI_AND_OR_32:
    case    DW3000_SPI_WR_BIT:
    {
      {
        writetospi(cnt, header, length, buffer);
 8000bbe:	893a      	ldrh	r2, [r7, #8]
 8000bc0:	f107 0114 	add.w	r1, r7, #20
 8000bc4:	8bf8      	ldrh	r0, [r7, #30]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f7ff ff00 	bl	80009cc <writetospi>
      }
      break;
 8000bcc:	e009      	b.n	8000be2 <dwt_xfer3000+0x17e>
    }

    case DW3000_SPI_RD_BIT:
    {
      readfromspi(cnt, header, length, buffer);
 8000bce:	893a      	ldrh	r2, [r7, #8]
 8000bd0:	f107 0114 	add.w	r1, r7, #20
 8000bd4:	8bf8      	ldrh	r0, [r7, #30]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	f7ff ff1e 	bl	8000a18 <readfromspi>
      break;
 8000bdc:	e001      	b.n	8000be2 <dwt_xfer3000+0x17e>
 8000bde:	e7ff      	b.n	8000be0 <dwt_xfer3000+0x17c>
    }

    default:
      while(1);
 8000be0:	e7fd      	b.n	8000bde <dwt_xfer3000+0x17a>
      break;
  }
} // end dwt_xfer3000()
 8000be2:	bf00      	nop
 8000be4:	3720      	adds	r7, #32
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	0800b794 	.word	0x0800b794
 8000bf0:	0800ba50 	.word	0x0800ba50
 8000bf4:	0800b7a8 	.word	0x0800b7a8
 8000bf8:	0800b7c0 	.word	0x0800b7c0
 8000bfc:	0800b7d4 	.word	0x0800b7d4
 8000c00:	0800b7e4 	.word	0x0800b7e4
 8000c04:	0800b87c 	.word	0x0800b87c

08000c08 <dwt_writetodevice>:
 * output parameters
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length, uint8_t *buffer) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af02      	add	r7, sp, #8
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	607b      	str	r3, [r7, #4]
 8000c12:	460b      	mov	r3, r1
 8000c14:	817b      	strh	r3, [r7, #10]
 8000c16:	4613      	mov	r3, r2
 8000c18:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 8000c1a:	893a      	ldrh	r2, [r7, #8]
 8000c1c:	8979      	ldrh	r1, [r7, #10]
 8000c1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	68f8      	ldr	r0, [r7, #12]
 8000c28:	f7ff ff1c 	bl	8000a64 <dwt_xfer3000>
}
 8000c2c:	bf00      	nop
 8000c2e:	3710      	adds	r7, #16
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <dwt_readfromdevice>:
  uint32_t  regFileID,
  uint16_t  index,
  uint16_t  length,
  uint8_t   *buffer
)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af02      	add	r7, sp, #8
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	607b      	str	r3, [r7, #4]
 8000c3e:	460b      	mov	r3, r1
 8000c40:	817b      	strh	r3, [r7, #10]
 8000c42:	4613      	mov	r3, r2
 8000c44:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 8000c46:	893a      	ldrh	r2, [r7, #8]
 8000c48:	8979      	ldrh	r1, [r7, #10]
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	9300      	str	r3, [sp, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	68f8      	ldr	r0, [r7, #12]
 8000c52:	f7ff ff07 	bl	8000a64 <dwt_xfer3000>
}
 8000c56:	bf00      	nop
 8000c58:	3710      	adds	r7, #16
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b086      	sub	sp, #24
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
 8000c66:	460b      	mov	r3, r1
 8000c68:	807b      	strh	r3, [r7, #2]
  int     j ;
  uint32_t  regval = 0 ;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	613b      	str	r3, [r7, #16]
  uint8_t   buffer[4] ;

  dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	8879      	ldrh	r1, [r7, #2]
 8000c74:	2204      	movs	r2, #4
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f7ff ffdc 	bl	8000c34 <dwt_readfromdevice>

  for (j = 3 ; j >= 0 ; j --) {
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	617b      	str	r3, [r7, #20]
 8000c80:	e00b      	b.n	8000c9a <dwt_read32bitoffsetreg+0x3c>
    regval = (regval << 8) + buffer[j] ;
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	021b      	lsls	r3, r3, #8
 8000c86:	f107 010c 	add.w	r1, r7, #12
 8000c8a:	697a      	ldr	r2, [r7, #20]
 8000c8c:	440a      	add	r2, r1
 8000c8e:	7812      	ldrb	r2, [r2, #0]
 8000c90:	4413      	add	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]
  for (j = 3 ; j >= 0 ; j --) {
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	3b01      	subs	r3, #1
 8000c98:	617b      	str	r3, [r7, #20]
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	daf0      	bge.n	8000c82 <dwt_read32bitoffsetreg+0x24>
  }

  return (regval);
 8000ca0:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3718      	adds	r7, #24
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b084      	sub	sp, #16
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	807b      	strh	r3, [r7, #2]
    uint16_t  regval = 0 ;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	81fb      	strh	r3, [r7, #14]
    uint8_t   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 8000cba:	f107 030c 	add.w	r3, r7, #12
 8000cbe:	8879      	ldrh	r1, [r7, #2]
 8000cc0:	2202      	movs	r2, #2
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f7ff ffb6 	bl	8000c34 <dwt_readfromdevice>

    regval = ((uint16_t)buffer[1] << 8) + buffer[0] ;
 8000cc8:	7b7b      	ldrb	r3, [r7, #13]
 8000cca:	021b      	lsls	r3, r3, #8
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	7b3a      	ldrb	r2, [r7, #12]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	81fb      	strh	r3, [r7, #14]
    return regval ;
 8000cd4:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b084      	sub	sp, #16
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	807b      	strh	r3, [r7, #2]
  uint8_t regval;
  uint8_t buffer[1];

  dwt_readfromdevice(regFileID, regOffset, 1, buffer);
 8000cea:	f107 030c 	add.w	r3, r7, #12
 8000cee:	8879      	ldrh	r1, [r7, #2]
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff ff9e 	bl	8000c34 <dwt_readfromdevice>
  regval = buffer[0] ;
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	73fb      	strb	r3, [r7, #15]

  return regval ;
 8000cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint32_t regval)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b086      	sub	sp, #24
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	60f8      	str	r0, [r7, #12]
 8000d0e:	460b      	mov	r3, r1
 8000d10:	607a      	str	r2, [r7, #4]
 8000d12:	817b      	strh	r3, [r7, #10]
    int     j ;
    uint8_t   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	e00d      	b.n	8000d36 <dwt_write32bitoffsetreg+0x30>
    {
        buffer[j] = (uint8_t)regval;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	b2d9      	uxtb	r1, r3
 8000d1e:	f107 0210 	add.w	r2, r7, #16
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	4413      	add	r3, r2
 8000d26:	460a      	mov	r2, r1
 8000d28:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	0a1b      	lsrs	r3, r3, #8
 8000d2e:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	3301      	adds	r3, #1
 8000d34:	617b      	str	r3, [r7, #20]
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	2b03      	cmp	r3, #3
 8000d3a:	ddee      	ble.n	8000d1a <dwt_write32bitoffsetreg+0x14>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 8000d3c:	f107 0310 	add.w	r3, r7, #16
 8000d40:	8979      	ldrh	r1, [r7, #10]
 8000d42:	2204      	movs	r2, #4
 8000d44:	68f8      	ldr	r0, [r7, #12]
 8000d46:	f7ff ff5f 	bl	8000c08 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8000d4a:	bf00      	nop
 8000d4c:	3718      	adds	r7, #24
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint16_t regval)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b084      	sub	sp, #16
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	807b      	strh	r3, [r7, #2]
 8000d5e:	4613      	mov	r3, r2
 8000d60:	803b      	strh	r3, [r7, #0]
    uint8_t   buffer[2] ;

    buffer[0] = (uint8_t)regval;
 8000d62:	883b      	ldrh	r3, [r7, #0]
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	733b      	strb	r3, [r7, #12]
    buffer[1] = regval >> 8 ;
 8000d68:	883b      	ldrh	r3, [r7, #0]
 8000d6a:	0a1b      	lsrs	r3, r3, #8
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	737b      	strb	r3, [r7, #13]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 8000d72:	f107 030c 	add.w	r3, r7, #12
 8000d76:	8879      	ldrh	r1, [r7, #2]
 8000d78:	2202      	movs	r2, #2
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f7ff ff44 	bl	8000c08 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8000d80:	bf00      	nop
 8000d82:	3710      	adds	r7, #16
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint8_t regval)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	460b      	mov	r3, r1
 8000d92:	807b      	strh	r3, [r7, #2]
 8000d94:	4613      	mov	r3, r2
 8000d96:	707b      	strb	r3, [r7, #1]
    uint8_t   buffer[1];
    buffer[0] = regval;
 8000d98:	787b      	ldrb	r3, [r7, #1]
 8000d9a:	733b      	strb	r3, [r7, #12]
    dwt_writetodevice(regFileID, regOffset, 1, buffer);
 8000d9c:	f107 030c 	add.w	r3, r7, #12
 8000da0:	8879      	ldrh	r1, [r7, #2]
 8000da2:	2201      	movs	r2, #1
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f7ff ff2f 	bl	8000c08 <dwt_writetodevice>
}
 8000daa:	bf00      	nop
 8000dac:	3710      	adds	r7, #16
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint32_t _and, const uint32_t _or)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b088      	sub	sp, #32
 8000db6:	af02      	add	r7, sp, #8
 8000db8:	60f8      	str	r0, [r7, #12]
 8000dba:	607a      	str	r2, [r7, #4]
 8000dbc:	603b      	str	r3, [r7, #0]
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	817b      	strh	r3, [r7, #10]
    uint8_t buf[8];
    buf[0] = (uint8_t)_and;//       &0xFF;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	743b      	strb	r3, [r7, #16]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	0a1b      	lsrs	r3, r3, #8
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	747b      	strb	r3, [r7, #17]
    buf[2] = (uint8_t)(_and>>16);// &0xFF;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	0c1b      	lsrs	r3, r3, #16
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	74bb      	strb	r3, [r7, #18]
    buf[3] = (uint8_t)(_and>>24);// &0xFF;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	0e1b      	lsrs	r3, r3, #24
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	74fb      	strb	r3, [r7, #19]
    buf[4] = (uint8_t)_or;//        &0xFF;
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	753b      	strb	r3, [r7, #20]
    buf[5] = (uint8_t)(_or>>8);//   &0xFF;
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	0a1b      	lsrs	r3, r3, #8
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	757b      	strb	r3, [r7, #21]
    buf[6] = (uint8_t)(_or>>16);//  &0xFF;
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	0c1b      	lsrs	r3, r3, #16
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	75bb      	strb	r3, [r7, #22]
    buf[7] = (uint8_t)(_or>>24);//  &0xFF;
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	0e1b      	lsrs	r3, r3, #24
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 8000dfe:	f107 0310 	add.w	r3, r7, #16
 8000e02:	8979      	ldrh	r1, [r7, #10]
 8000e04:	f248 0203 	movw	r2, #32771	@ 0x8003
 8000e08:	9200      	str	r2, [sp, #0]
 8000e0a:	2208      	movs	r2, #8
 8000e0c:	68f8      	ldr	r0, [r7, #12]
 8000e0e:	f7ff fe29 	bl	8000a64 <dwt_xfer3000>
}
 8000e12:	bf00      	nop
 8000e14:	3718      	adds	r7, #24
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint16_t _and, const uint16_t _or)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b088      	sub	sp, #32
 8000e1e:	af02      	add	r7, sp, #8
 8000e20:	60f8      	str	r0, [r7, #12]
 8000e22:	4608      	mov	r0, r1
 8000e24:	4611      	mov	r1, r2
 8000e26:	461a      	mov	r2, r3
 8000e28:	4603      	mov	r3, r0
 8000e2a:	817b      	strh	r3, [r7, #10]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	813b      	strh	r3, [r7, #8]
 8000e30:	4613      	mov	r3, r2
 8000e32:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[4];
    buf[0] = (uint8_t)_and;//       &0xFF;
 8000e34:	893b      	ldrh	r3, [r7, #8]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	753b      	strb	r3, [r7, #20]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8000e3a:	893b      	ldrh	r3, [r7, #8]
 8000e3c:	0a1b      	lsrs	r3, r3, #8
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	757b      	strb	r3, [r7, #21]
    buf[2] = (uint8_t)_or;//        &0xFF;
 8000e44:	88fb      	ldrh	r3, [r7, #6]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	75bb      	strb	r3, [r7, #22]
    buf[3] = (uint8_t)(_or>>8);//   &0xFF;
 8000e4a:	88fb      	ldrh	r3, [r7, #6]
 8000e4c:	0a1b      	lsrs	r3, r3, #8
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 8000e54:	f107 0314 	add.w	r3, r7, #20
 8000e58:	8979      	ldrh	r1, [r7, #10]
 8000e5a:	f248 0202 	movw	r2, #32770	@ 0x8002
 8000e5e:	9200      	str	r2, [sp, #0]
 8000e60:	2204      	movs	r2, #4
 8000e62:	68f8      	ldr	r0, [r7, #12]
 8000e64:	f7ff fdfe 	bl	8000a64 <dwt_xfer3000>
}
 8000e68:	bf00      	nop
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <dwt_modify8bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint8_t _and, const uint8_t _or)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af02      	add	r7, sp, #8
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	4608      	mov	r0, r1
 8000e7a:	4611      	mov	r1, r2
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	4603      	mov	r3, r0
 8000e80:	807b      	strh	r3, [r7, #2]
 8000e82:	460b      	mov	r3, r1
 8000e84:	707b      	strb	r3, [r7, #1]
 8000e86:	4613      	mov	r3, r2
 8000e88:	703b      	strb	r3, [r7, #0]
    uint8_t buf[2];
    buf[0] = _and;
 8000e8a:	787b      	ldrb	r3, [r7, #1]
 8000e8c:	733b      	strb	r3, [r7, #12]
    buf[1] = _or;
 8000e8e:	783b      	ldrb	r3, [r7, #0]
 8000e90:	737b      	strb	r3, [r7, #13]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf),buf, DW3000_SPI_AND_OR_8);
 8000e92:	f107 030c 	add.w	r3, r7, #12
 8000e96:	8879      	ldrh	r1, [r7, #2]
 8000e98:	f248 0201 	movw	r2, #32769	@ 0x8001
 8000e9c:	9200      	str	r2, [sp, #0]
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f7ff fddf 	bl	8000a64 <dwt_xfer3000>
}
 8000ea6:	bf00      	nop
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	80fb      	strh	r3, [r7, #6]
  uint32_t ret_data;

  // Set manual access mode
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8000eba:	2201      	movs	r2, #1
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	480c      	ldr	r0, [pc, #48]	@ (8000ef0 <_dwt_otpread+0x40>)
 8000ec0:	f7ff ff47 	bl	8000d52 <dwt_write16bitoffsetreg>
  // set the address
  dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8000ec4:	88fb      	ldrh	r3, [r7, #6]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	2100      	movs	r1, #0
 8000eca:	480a      	ldr	r0, [pc, #40]	@ (8000ef4 <_dwt_otpread+0x44>)
 8000ecc:	f7ff ff41 	bl	8000d52 <dwt_write16bitoffsetreg>
  // Assert the read strobe
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	4806      	ldr	r0, [pc, #24]	@ (8000ef0 <_dwt_otpread+0x40>)
 8000ed6:	f7ff ff3c 	bl	8000d52 <dwt_write16bitoffsetreg>
  // attempt a read from OTP address
  ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8000eda:	2100      	movs	r1, #0
 8000edc:	4806      	ldr	r0, [pc, #24]	@ (8000ef8 <_dwt_otpread+0x48>)
 8000ede:	f7ff febe 	bl	8000c5e <dwt_read32bitoffsetreg>
 8000ee2:	60f8      	str	r0, [r7, #12]

  // Return the 32bit of read data
  return ret_data;
 8000ee4:	68fb      	ldr	r3, [r7, #12]
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3710      	adds	r7, #16
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	000b0008 	.word	0x000b0008
 8000ef4:	000b0004 	.word	0x000b0004
 8000ef8:	000b0010 	.word	0x000b0010

08000efc <_dwt_prog_ldo_and_bias_tune>:

void _dwt_prog_ldo_and_bias_tune(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 8000f00:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000f04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4807      	ldr	r0, [pc, #28]	@ (8000f28 <_dwt_prog_ldo_and_bias_tune+0x2c>)
 8000f0c:	f7ff ff85 	bl	8000e1a <dwt_modify16bitoffsetreg>
  dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0, (uint16_t)~BIAS_CTRL_BIAS_BIT_MASK, pdw3000local->bias_tune);
 8000f10:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <_dwt_prog_ldo_and_bias_tune+0x30>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	7a1b      	ldrb	r3, [r3, #8]
 8000f16:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4804      	ldr	r0, [pc, #16]	@ (8000f30 <_dwt_prog_ldo_and_bias_tune+0x34>)
 8000f1e:	f7ff ff7c 	bl	8000e1a <dwt_modify16bitoffsetreg>
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	000b0008 	.word	0x000b0008
 8000f2c:	20000000 	.word	0x20000000
 8000f30:	0011001f 	.word	0x0011001f

08000f34 <dwt_softreset>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  //clear any AON configurations (this will leave the device at FOSC/4, thus we need low SPI rate)
  dwt_clearaonconfig();
 8000f38:	f7ff fcb2 	bl	80008a0 <dwt_clearaonconfig>

  //make sure the new AON array config has been set
  HAL_Delay(1);
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	f001 fc93 	bl	8002868 <HAL_Delay>

  //need to make sure clock is not PLL as the PLL will be switched off as part of reset
  dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 8000f42:	2303      	movs	r3, #3
 8000f44:	22ff      	movs	r2, #255	@ 0xff
 8000f46:	2100      	movs	r1, #0
 8000f48:	480a      	ldr	r0, [pc, #40]	@ (8000f74 <dwt_softreset+0x40>)
 8000f4a:	f7ff ff91 	bl	8000e70 <dwt_modify8bitoffsetreg>

  // Reset HIF, TX, RX and PMSC
  dwt_write8bitoffsetreg(SOFT_RST_ID, 0, DWT_RESET_ALL);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2100      	movs	r1, #0
 8000f52:	f44f 1088 	mov.w	r0, #1114112	@ 0x110000
 8000f56:	f7ff ff17 	bl	8000d88 <dwt_write8bitoffsetreg>

  // DW3000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
  // Could also have polled the PLL lock flag, but then the SPI needs to be <= 7MHz !! So a simple delay is easier
  HAL_Delay(1);
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f001 fc84 	bl	8002868 <HAL_Delay>

  //reset buffer to process RX_BUFFER_0 next - if in double buffer mode (clear bit 1 if set)
  pdw3000local->dblbuffon = DBL_BUFF_ACCESS_BUFFER_0;
 8000f60:	4b05      	ldr	r3, [pc, #20]	@ (8000f78 <dwt_softreset+0x44>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2201      	movs	r2, #1
 8000f66:	73da      	strb	r2, [r3, #15]
  pdw3000local->sleep_mode = 0;
 8000f68:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <dwt_softreset+0x44>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	821a      	strh	r2, [r3, #16]
}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	00110004 	.word	0x00110004
 8000f78:	20000000 	.word	0x20000000

08000f7c <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 8000f80:	2100      	movs	r1, #0
 8000f82:	2000      	movs	r0, #0
 8000f84:	f7ff fe6b 	bl	8000c5e <dwt_read32bitoffsetreg>
 8000f88:	4603      	mov	r3, r0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <dwt_check_dev_id>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
  uint32_t  dev_id;

  dev_id = dwt_readdevid();
 8000f96:	f7ff fff1 	bl	8000f7c <dwt_readdevid>
 8000f9a:	6078      	str	r0, [r7, #4]

  printf("DEVICE ID: %lX\r\n", dev_id);
 8000f9c:	6879      	ldr	r1, [r7, #4]
 8000f9e:	4809      	ldr	r0, [pc, #36]	@ (8000fc4 <dwt_check_dev_id+0x34>)
 8000fa0:	f009 fd74 	bl	800aa8c <iprintf>

  if (!((DWT_DW3000_PDOA_DEV_ID == dev_id) || (DWT_DW3000_DEV_ID == dev_id)))
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4a08      	ldr	r2, [pc, #32]	@ (8000fc8 <dwt_check_dev_id+0x38>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d006      	beq.n	8000fba <dwt_check_dev_id+0x2a>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a07      	ldr	r2, [pc, #28]	@ (8000fcc <dwt_check_dev_id+0x3c>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d002      	beq.n	8000fba <dwt_check_dev_id+0x2a>
  {
    return DWT_ERROR;
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fb8:	e000      	b.n	8000fbc <dwt_check_dev_id+0x2c>
  }

  return DWT_SUCCESS;
 8000fba:	2300      	movs	r3, #0
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	0800b898 	.word	0x0800b898
 8000fc8:	deca0312 	.word	0xdeca0312
 8000fcc:	deca0302 	.word	0xdeca0302

08000fd0 <dwt_initialise>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_initialise(uint8_t mode)
{
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
//  uint16_t otp_addr;
//  uint32_t devid;
  uint32_t ldo_tune_lo;
  uint32_t ldo_tune_hi;

  pdw3000local->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 8000fda:	4b6c      	ldr	r3, [pc, #432]	@ (800118c <dwt_initialise+0x1bc>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	73da      	strb	r2, [r3, #15]
  pdw3000local->sleep_mode = DWT_RUNSAR;  // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 8000fe2:	4b6a      	ldr	r3, [pc, #424]	@ (800118c <dwt_initialise+0x1bc>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	821a      	strh	r2, [r3, #16]
  pdw3000local->spicrc = DWT_SPI_CRC_MODE_NO;
 8000fea:	4b68      	ldr	r3, [pc, #416]	@ (800118c <dwt_initialise+0x1bc>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	751a      	strb	r2, [r3, #20]
  pdw3000local->stsconfig = 0; //STS off
 8000ff2:	4b66      	ldr	r3, [pc, #408]	@ (800118c <dwt_initialise+0x1bc>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	755a      	strb	r2, [r3, #21]
  pdw3000local->vBatP = 0;
 8000ffa:	4b64      	ldr	r3, [pc, #400]	@ (800118c <dwt_initialise+0x1bc>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2200      	movs	r2, #0
 8001000:	729a      	strb	r2, [r3, #10]
  pdw3000local->tempP = 0;
 8001002:	4b62      	ldr	r3, [pc, #392]	@ (800118c <dwt_initialise+0x1bc>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2200      	movs	r2, #0
 8001008:	72da      	strb	r2, [r3, #11]

  pdw3000local->cbTxDone = NULL;
 800100a:	4b60      	ldr	r3, [pc, #384]	@ (800118c <dwt_initialise+0x1bc>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2200      	movs	r2, #0
 8001010:	629a      	str	r2, [r3, #40]	@ 0x28
  pdw3000local->cbRxOk = NULL;
 8001012:	4b5e      	ldr	r3, [pc, #376]	@ (800118c <dwt_initialise+0x1bc>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2200      	movs	r2, #0
 8001018:	62da      	str	r2, [r3, #44]	@ 0x2c
  pdw3000local->cbRxTo = NULL;
 800101a:	4b5c      	ldr	r3, [pc, #368]	@ (800118c <dwt_initialise+0x1bc>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2200      	movs	r2, #0
 8001020:	631a      	str	r2, [r3, #48]	@ 0x30
  pdw3000local->cbRxErr = NULL;
 8001022:	4b5a      	ldr	r3, [pc, #360]	@ (800118c <dwt_initialise+0x1bc>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2200      	movs	r2, #0
 8001028:	635a      	str	r2, [r3, #52]	@ 0x34
  pdw3000local->cbSPIRdy = NULL;
 800102a:	4b58      	ldr	r3, [pc, #352]	@ (800118c <dwt_initialise+0x1bc>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2200      	movs	r2, #0
 8001030:	63da      	str	r2, [r3, #60]	@ 0x3c
  pdw3000local->cbSPIErr = NULL;
 8001032:	4b56      	ldr	r3, [pc, #344]	@ (800118c <dwt_initialise+0x1bc>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2200      	movs	r2, #0
 8001038:	639a      	str	r2, [r3, #56]	@ 0x38

  // Read and validate device ID return -1 if not recognised
  if (dwt_check_dev_id() != DWT_SUCCESS) {
 800103a:	f7ff ffa9 	bl	8000f90 <dwt_check_dev_id>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d002      	beq.n	800104a <dwt_initialise+0x7a>
    return DWT_ERROR;
 8001044:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001048:	e09b      	b.n	8001182 <dwt_initialise+0x1b2>
  // } else {
  //   return DWT_ERROR;
  // }

  //Read LDO_TUNE and BIAS_TUNE from OTP
  ldo_tune_lo = _dwt_otpread(LDOTUNELO_ADDRESS);
 800104a:	2004      	movs	r0, #4
 800104c:	f7ff ff30 	bl	8000eb0 <_dwt_otpread>
 8001050:	60f8      	str	r0, [r7, #12]
  ldo_tune_hi = _dwt_otpread(LDOTUNEHI_ADDRESS);
 8001052:	2005      	movs	r0, #5
 8001054:	f7ff ff2c 	bl	8000eb0 <_dwt_otpread>
 8001058:	60b8      	str	r0, [r7, #8]
  pdw3000local->bias_tune = (_dwt_otpread(BIAS_TUNE_ADDRESS) >> 16) & BIAS_CTRL_BIAS_BIT_MASK;
 800105a:	200a      	movs	r0, #10
 800105c:	f7ff ff28 	bl	8000eb0 <_dwt_otpread>
 8001060:	4603      	mov	r3, r0
 8001062:	0c1b      	lsrs	r3, r3, #16
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4b49      	ldr	r3, [pc, #292]	@ (800118c <dwt_initialise+0x1bc>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f002 021f 	and.w	r2, r2, #31
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	721a      	strb	r2, [r3, #8]

  if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0) && (pdw3000local->bias_tune != 0)) {
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d009      	beq.n	800108c <dwt_initialise+0xbc>
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d006      	beq.n	800108c <dwt_initialise+0xbc>
 800107e:	4b43      	ldr	r3, [pc, #268]	@ (800118c <dwt_initialise+0x1bc>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	7a1b      	ldrb	r3, [r3, #8]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <dwt_initialise+0xbc>
    _dwt_prog_ldo_and_bias_tune();
 8001088:	f7ff ff38 	bl	8000efc <_dwt_prog_ldo_and_bias_tune>
  }

  // Read DGC_CFG from OTP
  if (_dwt_otpread(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 800108c:	2020      	movs	r0, #32
 800108e:	f7ff ff0f 	bl	8000eb0 <_dwt_otpread>
 8001092:	4603      	mov	r3, r0
 8001094:	4a3e      	ldr	r2, [pc, #248]	@ (8001190 <dwt_initialise+0x1c0>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d104      	bne.n	80010a4 <dwt_initialise+0xd4>
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 800109a:	4b3c      	ldr	r3, [pc, #240]	@ (800118c <dwt_initialise+0x1bc>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2201      	movs	r2, #1
 80010a0:	725a      	strb	r2, [r3, #9]
 80010a2:	e003      	b.n	80010ac <dwt_initialise+0xdc>
  } else {
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 80010a4:	4b39      	ldr	r3, [pc, #228]	@ (800118c <dwt_initialise+0x1bc>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2200      	movs	r2, #0
 80010aa:	725a      	strb	r2, [r3, #9]
  }

  // Load Part and Lot ID from OTP
  if(!(mode & DWT_READ_OTP_PID)) {
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	f003 0310 	and.w	r3, r3, #16
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d106      	bne.n	80010c4 <dwt_initialise+0xf4>
    pdw3000local->partID = _dwt_otpread(PARTID_ADDRESS);
 80010b6:	4b35      	ldr	r3, [pc, #212]	@ (800118c <dwt_initialise+0x1bc>)
 80010b8:	681c      	ldr	r4, [r3, #0]
 80010ba:	2006      	movs	r0, #6
 80010bc:	f7ff fef8 	bl	8000eb0 <_dwt_otpread>
 80010c0:	4603      	mov	r3, r0
 80010c2:	6023      	str	r3, [r4, #0]
  }
  if (!(mode & DWT_READ_OTP_LID)) {
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	f003 0320 	and.w	r3, r3, #32
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d106      	bne.n	80010dc <dwt_initialise+0x10c>
    pdw3000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 80010ce:	4b2f      	ldr	r3, [pc, #188]	@ (800118c <dwt_initialise+0x1bc>)
 80010d0:	681c      	ldr	r4, [r3, #0]
 80010d2:	2007      	movs	r0, #7
 80010d4:	f7ff feec 	bl	8000eb0 <_dwt_otpread>
 80010d8:	4603      	mov	r3, r0
 80010da:	6063      	str	r3, [r4, #4]
  }
  if (!(mode & DWT_READ_OTP_BAT)) {
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d107      	bne.n	80010f6 <dwt_initialise+0x126>
    pdw3000local->vBatP = (uint8_t)_dwt_otpread(VBAT_ADDRESS);
 80010e6:	2008      	movs	r0, #8
 80010e8:	f7ff fee2 	bl	8000eb0 <_dwt_otpread>
 80010ec:	4602      	mov	r2, r0
 80010ee:	4b27      	ldr	r3, [pc, #156]	@ (800118c <dwt_initialise+0x1bc>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	b2d2      	uxtb	r2, r2
 80010f4:	729a      	strb	r2, [r3, #10]
  }
  if (!(mode & DWT_READ_OTP_TMP)) {
 80010f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	db07      	blt.n	800110e <dwt_initialise+0x13e>
    pdw3000local->tempP = (uint8_t)_dwt_otpread(VTEMP_ADDRESS);
 80010fe:	2009      	movs	r0, #9
 8001100:	f7ff fed6 	bl	8000eb0 <_dwt_otpread>
 8001104:	4602      	mov	r2, r0
 8001106:	4b21      	ldr	r3, [pc, #132]	@ (800118c <dwt_initialise+0x1bc>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	b2d2      	uxtb	r2, r2
 800110c:	72da      	strb	r2, [r3, #11]
  }
  
  if(pdw3000local->tempP == 0) {  //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 800110e:	4b1f      	ldr	r3, [pc, #124]	@ (800118c <dwt_initialise+0x1bc>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	7adb      	ldrb	r3, [r3, #11]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d103      	bne.n	8001120 <dwt_initialise+0x150>
      pdw3000local->tempP = 0x85 ; //@temp of 20 deg
 8001118:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <dwt_initialise+0x1bc>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2285      	movs	r2, #133	@ 0x85
 800111e:	72da      	strb	r2, [r3, #11]
  }

  if(pdw3000local->vBatP == 0) {//if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 8001120:	4b1a      	ldr	r3, [pc, #104]	@ (800118c <dwt_initialise+0x1bc>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	7a9b      	ldrb	r3, [r3, #10]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d103      	bne.n	8001132 <dwt_initialise+0x162>
    pdw3000local->vBatP = 0x74 ;  //@Vref of 3.0V
 800112a:	4b18      	ldr	r3, [pc, #96]	@ (800118c <dwt_initialise+0x1bc>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2274      	movs	r2, #116	@ 0x74
 8001130:	729a      	strb	r2, [r3, #10]
  }

  pdw3000local->otprev = (uint8_t) _dwt_otpread(OTPREV_ADDRESS);
 8001132:	201f      	movs	r0, #31
 8001134:	f7ff febc 	bl	8000eb0 <_dwt_otpread>
 8001138:	4602      	mov	r2, r0
 800113a:	4b14      	ldr	r3, [pc, #80]	@ (800118c <dwt_initialise+0x1bc>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	735a      	strb	r2, [r3, #13]

  pdw3000local->init_xtrim = _dwt_otpread(XTRIM_ADDRESS) & 0x7f;
 8001142:	201e      	movs	r0, #30
 8001144:	f7ff feb4 	bl	8000eb0 <_dwt_otpread>
 8001148:	4603      	mov	r3, r0
 800114a:	b2da      	uxtb	r2, r3
 800114c:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <dwt_initialise+0x1bc>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001154:	b2d2      	uxtb	r2, r2
 8001156:	739a      	strb	r2, [r3, #14]

  if(pdw3000local->init_xtrim == 0) {
 8001158:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <dwt_initialise+0x1bc>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	7b9b      	ldrb	r3, [r3, #14]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d106      	bne.n	8001170 <dwt_initialise+0x1a0>
    pdw3000local->init_xtrim = 0x2E ; //set default value
 8001162:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <dwt_initialise+0x1bc>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	222e      	movs	r2, #46	@ 0x2e
 8001168:	739a      	strb	r2, [r3, #14]
    printf("XTRIM OTP READ FAIL\r\n");
 800116a:	480a      	ldr	r0, [pc, #40]	@ (8001194 <dwt_initialise+0x1c4>)
 800116c:	f009 fcf6 	bl	800ab5c <puts>
  }

  dwt_write8bitoffsetreg(XTAL_ID, 0, pdw3000local->init_xtrim);
 8001170:	4b06      	ldr	r3, [pc, #24]	@ (800118c <dwt_initialise+0x1bc>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	7b9b      	ldrb	r3, [r3, #14]
 8001176:	461a      	mov	r2, r3
 8001178:	2100      	movs	r1, #0
 800117a:	4807      	ldr	r0, [pc, #28]	@ (8001198 <dwt_initialise+0x1c8>)
 800117c:	f7ff fe04 	bl	8000d88 <dwt_write8bitoffsetreg>

  return DWT_SUCCESS ;
 8001180:	2300      	movs	r3, #0

} // end dwt_initialise()
 8001182:	4618      	mov	r0, r3
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	bd90      	pop	{r4, r7, pc}
 800118a:	bf00      	nop
 800118c:	20000000 	.word	0x20000000
 8001190:	10000240 	.word	0x10000240
 8001194:	0800b8ac 	.word	0x0800b8ac
 8001198:	00090014 	.word	0x00090014

0800119c <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	71fb      	strb	r3, [r7, #7]
  uint32_t reg;
  if (mode & DWT_LEDS_ENABLE) {
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d030      	beq.n	8001212 <dwt_setleds+0x76>
    // Set up MFIO for LED output.
    dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK), (GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));
 80011b0:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80011b4:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 80011b8:	2100      	movs	r1, #0
 80011ba:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 80011be:	f7ff fdf8 	bl	8000db2 <dwt_modify32bitoffsetreg>

    // Enable LP Oscillator to run from counter and turn on de-bounce clock.
    dwt_or32bitoffsetreg(CLK_CTRL_ID, 0, (CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));
 80011c2:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 80011c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011ca:	2100      	movs	r1, #0
 80011cc:	481a      	ldr	r0, [pc, #104]	@ (8001238 <dwt_setleds+0x9c>)
 80011ce:	f7ff fdf0 	bl	8000db2 <dwt_modify32bitoffsetreg>

    // Enable LEDs to blink and set default blink time.
    reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 80011d2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80011d6:	60fb      	str	r3, [r7, #12]
    // Make LEDs blink once if requested.
    if (mode & DWT_LEDS_INIT_BLINK) {
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <dwt_setleds+0x4e>
        reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 80011e8:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitreg(LED_CTRL_ID, reg);
 80011ea:	68fa      	ldr	r2, [r7, #12]
 80011ec:	2100      	movs	r1, #0
 80011ee:	4813      	ldr	r0, [pc, #76]	@ (800123c <dwt_setleds+0xa0>)
 80011f0:	f7ff fd89 	bl	8000d06 <dwt_write32bitoffsetreg>
    // Clear force blink bits if needed.
    if(mode & DWT_LEDS_INIT_BLINK) {
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d018      	beq.n	8001230 <dwt_setleds+0x94>
      reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8001204:	60fb      	str	r3, [r7, #12]
      dwt_write32bitreg(LED_CTRL_ID, reg);
 8001206:	68fa      	ldr	r2, [r7, #12]
 8001208:	2100      	movs	r1, #0
 800120a:	480c      	ldr	r0, [pc, #48]	@ (800123c <dwt_setleds+0xa0>)
 800120c:	f7ff fd7b 	bl	8000d06 <dwt_write32bitoffsetreg>
    // Clear the GPIO bits that are used for LED control.
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
  }

}
 8001210:	e00e      	b.n	8001230 <dwt_setleds+0x94>
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
 8001212:	2300      	movs	r3, #0
 8001214:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8001218:	2100      	movs	r1, #0
 800121a:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 800121e:	f7ff fdc8 	bl	8000db2 <dwt_modify32bitoffsetreg>
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
 8001222:	2300      	movs	r3, #0
 8001224:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8001228:	2100      	movs	r1, #0
 800122a:	4804      	ldr	r0, [pc, #16]	@ (800123c <dwt_setleds+0xa0>)
 800122c:	f7ff fdf5 	bl	8000e1a <dwt_modify16bitoffsetreg>
}
 8001230:	bf00      	nop
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	00110004 	.word	0x00110004
 800123c:	00110016 	.word	0x00110016

08001240 <get_sts_mnth>:
    }
  }
}

static uint16_t get_sts_mnth (uint16_t cipher, uint8_t threshold, uint8_t shift_val)
{
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	80fb      	strh	r3, [r7, #6]
 800124a:	460b      	mov	r3, r1
 800124c:	717b      	strb	r3, [r7, #5]
 800124e:	4613      	mov	r3, r2
 8001250:	713b      	strb	r3, [r7, #4]
    uint32_t  value;
    uint16_t  mod_val;

    value = cipher* (uint32_t)threshold;
 8001252:	88fb      	ldrh	r3, [r7, #6]
 8001254:	797a      	ldrb	r2, [r7, #5]
 8001256:	fb02 f303 	mul.w	r3, r2, r3
 800125a:	60fb      	str	r3, [r7, #12]
    if (shift_val == 3)
 800125c:	793b      	ldrb	r3, [r7, #4]
 800125e:	2b03      	cmp	r3, #3
 8001260:	d107      	bne.n	8001272 <get_sts_mnth+0x32>
    {
        value *= SQRT_FACTOR;//Factor to sqrt(2)
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	22b5      	movs	r2, #181	@ 0xb5
 8001266:	fb02 f303 	mul.w	r3, r2, r3
 800126a:	60fb      	str	r3, [r7, #12]
        value >>= SQRT_SHIFT_VAL;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	09db      	lsrs	r3, r3, #7
 8001270:	60fb      	str	r3, [r7, #12]
    }

    mod_val = value % MOD_VALUE+ HALF_MOD;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	b29b      	uxth	r3, r3
 8001276:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800127a:	b29b      	uxth	r3, r3
 800127c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001280:	817b      	strh	r3, [r7, #10]
    value >>= SHIFT_VALUE;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	0adb      	lsrs	r3, r3, #11
 8001286:	60fb      	str	r3, [r7, #12]
    /* Check if modulo greater than MOD_VALUE, if yes add 1 */
    if (mod_val >= MOD_VALUE)
 8001288:	897b      	ldrh	r3, [r7, #10]
 800128a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800128e:	d302      	bcc.n	8001296 <get_sts_mnth+0x56>
  {
        value += 1;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	3301      	adds	r3, #1
 8001294:	60fb      	str	r3, [r7, #12]
  }

    return (uint16_t)value;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	b29b      	uxth	r3, r3
}
 800129a:	4618      	mov	r0, r3
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <dwt_setplenfine>:
* output parameters
*
* no return value
*/
void dwt_setplenfine(uint8_t preambleLength)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b082      	sub	sp, #8
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	4603      	mov	r3, r0
 80012ae:	71fb      	strb	r3, [r7, #7]
    dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	461a      	mov	r2, r3
 80012b4:	2101      	movs	r1, #1
 80012b6:	2028      	movs	r0, #40	@ 0x28
 80012b8:	f7ff fd66 	bl	8000d88 <dwt_write8bitoffsetreg>
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <dwt_setdwstate>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(uint8_t state)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
    if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d109      	bne.n	80012e8 <dwt_setdwstate+0x24>
    //NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
    {
        //switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
        dwt_force_clocks(FORCE_CLK_AUTO);
 80012d4:	2005      	movs	r0, #5
 80012d6:	f000 f83f 	bl	8001358 <dwt_force_clocks>
        dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 80012da:	2301      	movs	r3, #1
 80012dc:	22ff      	movs	r2, #255	@ 0xff
 80012de:	2101      	movs	r1, #1
 80012e0:	481b      	ldr	r0, [pc, #108]	@ (8001350 <dwt_setdwstate+0x8c>)
 80012e2:	f7ff fdc5 	bl	8000e70 <dwt_modify8bitoffsetreg>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
        //clear the auto INIT2IDLE bit and set FORCE2INIT
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
  }
}
 80012e6:	e02e      	b.n	8001346 <dwt_setdwstate+0x82>
    else if(state == DWT_DW_IDLE_RC)  //Change state to IDLE_RC and clear auto INIT2IDLE bit
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d117      	bne.n	800131e <dwt_setdwstate+0x5a>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 80012ee:	2303      	movs	r3, #3
 80012f0:	22ff      	movs	r2, #255	@ 0xff
 80012f2:	2100      	movs	r1, #0
 80012f4:	4817      	ldr	r0, [pc, #92]	@ (8001354 <dwt_setdwstate+0x90>)
 80012f6:	f7ff fdbb 	bl	8000e70 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 80012fa:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80012fe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001302:	2100      	movs	r1, #0
 8001304:	4812      	ldr	r0, [pc, #72]	@ (8001350 <dwt_setdwstate+0x8c>)
 8001306:	f7ff fd54 	bl	8000db2 <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 800130a:	2300      	movs	r3, #0
 800130c:	227f      	movs	r2, #127	@ 0x7f
 800130e:	2102      	movs	r1, #2
 8001310:	480f      	ldr	r0, [pc, #60]	@ (8001350 <dwt_setdwstate+0x8c>)
 8001312:	f7ff fdad 	bl	8000e70 <dwt_modify8bitoffsetreg>
        dwt_force_clocks(FORCE_CLK_AUTO);
 8001316:	2005      	movs	r0, #5
 8001318:	f000 f81e 	bl	8001358 <dwt_force_clocks>
}
 800131c:	e013      	b.n	8001346 <dwt_setdwstate+0x82>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 800131e:	2301      	movs	r3, #1
 8001320:	22ff      	movs	r2, #255	@ 0xff
 8001322:	2100      	movs	r1, #0
 8001324:	480b      	ldr	r0, [pc, #44]	@ (8001354 <dwt_setdwstate+0x90>)
 8001326:	f7ff fda3 	bl	8000e70 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 800132a:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800132e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001332:	2100      	movs	r1, #0
 8001334:	4806      	ldr	r0, [pc, #24]	@ (8001350 <dwt_setdwstate+0x8c>)
 8001336:	f7ff fd3c 	bl	8000db2 <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 800133a:	2300      	movs	r3, #0
 800133c:	227f      	movs	r2, #127	@ 0x7f
 800133e:	2102      	movs	r1, #2
 8001340:	4803      	ldr	r0, [pc, #12]	@ (8001350 <dwt_setdwstate+0x8c>)
 8001342:	f7ff fd95 	bl	8000e70 <dwt_modify8bitoffsetreg>
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	00110008 	.word	0x00110008
 8001354:	00110004 	.word	0x00110004

08001358 <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */
void dwt_force_clocks(int clocks)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]

    if (clocks == FORCE_CLK_SYS_TX)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d110      	bne.n	8001388 <dwt_force_clocks+0x30>
    {
        uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK | CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;
 8001366:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800136a:	81fb      	strh	r3, [r7, #14]

        //SYS_CLK_SEL = PLL
        regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL) << CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;
 800136c:	89fb      	ldrh	r3, [r7, #14]
 800136e:	f043 0302 	orr.w	r3, r3, #2
 8001372:	81fb      	strh	r3, [r7, #14]

        //TX_CLK_SEL = ON
        regvalue0 |= ((uint16_t) FORCE_CLK_PLL) << CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;
 8001374:	89fb      	ldrh	r3, [r7, #14]
 8001376:	f043 0320 	orr.w	r3, r3, #32
 800137a:	81fb      	strh	r3, [r7, #14]

        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 800137c:	89fb      	ldrh	r3, [r7, #14]
 800137e:	461a      	mov	r2, r3
 8001380:	2100      	movs	r1, #0
 8001382:	4808      	ldr	r0, [pc, #32]	@ (80013a4 <dwt_force_clocks+0x4c>)
 8001384:	f7ff fce5 	bl	8000d52 <dwt_write16bitoffsetreg>

    }

    if (clocks == FORCE_CLK_AUTO)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b05      	cmp	r3, #5
 800138c:	d105      	bne.n	800139a <dwt_force_clocks+0x42>
    {
        //Restore auto clock mode
        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS);  //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 800138e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001392:	2100      	movs	r1, #0
 8001394:	4803      	ldr	r0, [pc, #12]	@ (80013a4 <dwt_force_clocks+0x4c>)
 8001396:	f7ff fcdc 	bl	8000d52 <dwt_write16bitoffsetreg>
    }

} // end dwt_force_clocks()
 800139a:	bf00      	nop
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	00110004 	.word	0x00110004

080013a8 <_dwt_kick_dgc_on_wakeup>:
*
* no return value
*/
static
void _dwt_kick_dgc_on_wakeup(int8_t channel)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
    /* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
    if (channel == 5)
 80013b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b6:	2b05      	cmp	r3, #5
 80013b8:	d107      	bne.n	80013ca <_dwt_kick_dgc_on_wakeup+0x22>
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 80013ba:	2340      	movs	r3, #64	@ 0x40
 80013bc:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 80013c0:	2100      	movs	r1, #0
 80013c2:	480a      	ldr	r0, [pc, #40]	@ (80013ec <_dwt_kick_dgc_on_wakeup+0x44>)
 80013c4:	f7ff fcf5 	bl	8000db2 <dwt_modify32bitoffsetreg>
    else if (channel == 9)
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
                (DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET) | OTP_CFG_DGC_KICK_BIT_MASK);
    }
}
 80013c8:	e00b      	b.n	80013e2 <_dwt_kick_dgc_on_wakeup+0x3a>
    else if (channel == 9)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	2b09      	cmp	r3, #9
 80013d0:	d107      	bne.n	80013e2 <_dwt_kick_dgc_on_wakeup+0x3a>
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 80013d2:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 80013d6:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 80013da:	2100      	movs	r1, #0
 80013dc:	4803      	ldr	r0, [pc, #12]	@ (80013ec <_dwt_kick_dgc_on_wakeup+0x44>)
 80013de:	f7ff fce8 	bl	8000db2 <dwt_modify32bitoffsetreg>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	000b0008 	.word	0x000b0008

080013f0 <dwt_configmrxlut>:
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(uint8_t channel)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08a      	sub	sp, #40	@ 0x28
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
  uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]

    if (channel == 5)
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	2b05      	cmp	r3, #5
 8001402:	d10e      	bne.n	8001422 <dwt_configmrxlut+0x32>
    {
        lut0 = (uint32_t)CH5_DGC_LUT_0;
 8001404:	4b26      	ldr	r3, [pc, #152]	@ (80014a0 <dwt_configmrxlut+0xb0>)
 8001406:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH5_DGC_LUT_1;
 8001408:	4b26      	ldr	r3, [pc, #152]	@ (80014a4 <dwt_configmrxlut+0xb4>)
 800140a:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH5_DGC_LUT_2;
 800140c:	4b26      	ldr	r3, [pc, #152]	@ (80014a8 <dwt_configmrxlut+0xb8>)
 800140e:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH5_DGC_LUT_3;
 8001410:	4b26      	ldr	r3, [pc, #152]	@ (80014ac <dwt_configmrxlut+0xbc>)
 8001412:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH5_DGC_LUT_4;
 8001414:	4b26      	ldr	r3, [pc, #152]	@ (80014b0 <dwt_configmrxlut+0xc0>)
 8001416:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH5_DGC_LUT_5;
 8001418:	4b26      	ldr	r3, [pc, #152]	@ (80014b4 <dwt_configmrxlut+0xc4>)
 800141a:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH5_DGC_LUT_6;
 800141c:	4b26      	ldr	r3, [pc, #152]	@ (80014b8 <dwt_configmrxlut+0xc8>)
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	e00d      	b.n	800143e <dwt_configmrxlut+0x4e>
    }
    else
    {
        lut0 = (uint32_t)CH9_DGC_LUT_0;
 8001422:	4b26      	ldr	r3, [pc, #152]	@ (80014bc <dwt_configmrxlut+0xcc>)
 8001424:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH9_DGC_LUT_1;
 8001426:	4b26      	ldr	r3, [pc, #152]	@ (80014c0 <dwt_configmrxlut+0xd0>)
 8001428:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH9_DGC_LUT_2;
 800142a:	4b26      	ldr	r3, [pc, #152]	@ (80014c4 <dwt_configmrxlut+0xd4>)
 800142c:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH9_DGC_LUT_3;
 800142e:	4b26      	ldr	r3, [pc, #152]	@ (80014c8 <dwt_configmrxlut+0xd8>)
 8001430:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH9_DGC_LUT_4;
 8001432:	4b26      	ldr	r3, [pc, #152]	@ (80014cc <dwt_configmrxlut+0xdc>)
 8001434:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH9_DGC_LUT_5;
 8001436:	4b26      	ldr	r3, [pc, #152]	@ (80014d0 <dwt_configmrxlut+0xe0>)
 8001438:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH9_DGC_LUT_6;
 800143a:	4b25      	ldr	r3, [pc, #148]	@ (80014d0 <dwt_configmrxlut+0xe0>)
 800143c:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 800143e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001440:	2100      	movs	r1, #0
 8001442:	4824      	ldr	r0, [pc, #144]	@ (80014d4 <dwt_configmrxlut+0xe4>)
 8001444:	f7ff fc5f 	bl	8000d06 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 8001448:	6a3a      	ldr	r2, [r7, #32]
 800144a:	2100      	movs	r1, #0
 800144c:	4822      	ldr	r0, [pc, #136]	@ (80014d8 <dwt_configmrxlut+0xe8>)
 800144e:	f7ff fc5a 	bl	8000d06 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 8001452:	69fa      	ldr	r2, [r7, #28]
 8001454:	2100      	movs	r1, #0
 8001456:	4821      	ldr	r0, [pc, #132]	@ (80014dc <dwt_configmrxlut+0xec>)
 8001458:	f7ff fc55 	bl	8000d06 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	2100      	movs	r1, #0
 8001460:	481f      	ldr	r0, [pc, #124]	@ (80014e0 <dwt_configmrxlut+0xf0>)
 8001462:	f7ff fc50 	bl	8000d06 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 8001466:	697a      	ldr	r2, [r7, #20]
 8001468:	2100      	movs	r1, #0
 800146a:	481e      	ldr	r0, [pc, #120]	@ (80014e4 <dwt_configmrxlut+0xf4>)
 800146c:	f7ff fc4b 	bl	8000d06 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	2100      	movs	r1, #0
 8001474:	481c      	ldr	r0, [pc, #112]	@ (80014e8 <dwt_configmrxlut+0xf8>)
 8001476:	f7ff fc46 	bl	8000d06 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 800147a:	68fa      	ldr	r2, [r7, #12]
 800147c:	2100      	movs	r1, #0
 800147e:	481b      	ldr	r0, [pc, #108]	@ (80014ec <dwt_configmrxlut+0xfc>)
 8001480:	f7ff fc41 	bl	8000d06 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 8001484:	4a1a      	ldr	r2, [pc, #104]	@ (80014f0 <dwt_configmrxlut+0x100>)
 8001486:	2100      	movs	r1, #0
 8001488:	481a      	ldr	r0, [pc, #104]	@ (80014f4 <dwt_configmrxlut+0x104>)
 800148a:	f7ff fc3c 	bl	8000d06 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 800148e:	4a1a      	ldr	r2, [pc, #104]	@ (80014f8 <dwt_configmrxlut+0x108>)
 8001490:	2100      	movs	r1, #0
 8001492:	481a      	ldr	r0, [pc, #104]	@ (80014fc <dwt_configmrxlut+0x10c>)
 8001494:	f7ff fc37 	bl	8000d06 <dwt_write32bitoffsetreg>
}
 8001498:	bf00      	nop
 800149a:	3728      	adds	r7, #40	@ 0x28
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	0001c0fd 	.word	0x0001c0fd
 80014a4:	0001c43e 	.word	0x0001c43e
 80014a8:	0001c6be 	.word	0x0001c6be
 80014ac:	0001c77e 	.word	0x0001c77e
 80014b0:	0001cf36 	.word	0x0001cf36
 80014b4:	0001cfb5 	.word	0x0001cfb5
 80014b8:	0001cff5 	.word	0x0001cff5
 80014bc:	0002a8fe 	.word	0x0002a8fe
 80014c0:	0002ac36 	.word	0x0002ac36
 80014c4:	0002a5fe 	.word	0x0002a5fe
 80014c8:	0002af3e 	.word	0x0002af3e
 80014cc:	0002af7d 	.word	0x0002af7d
 80014d0:	0002afb5 	.word	0x0002afb5
 80014d4:	00030038 	.word	0x00030038
 80014d8:	0003003c 	.word	0x0003003c
 80014dc:	00030040 	.word	0x00030040
 80014e0:	00030044 	.word	0x00030044
 80014e4:	00030048 	.word	0x00030048
 80014e8:	0003004c 	.word	0x0003004c
 80014ec:	00030050 	.word	0x00030050
 80014f0:	10000240 	.word	0x10000240
 80014f4:	0003001c 	.word	0x0003001c
 80014f8:	1b6da489 	.word	0x1b6da489
 80014fc:	00030020 	.word	0x00030020

08001500 <dwt_pgf_cal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(uint8_t ldoen)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
    uint8_t temp;
    uint16_t val;

    //PGF needs LDOs turned on - ensure PGF LDOs are enabled
    if (ldoen == 1)
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d10d      	bne.n	800152c <dwt_pgf_cal+0x2c>
    {
        val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 8001510:	2100      	movs	r1, #0
 8001512:	480f      	ldr	r0, [pc, #60]	@ (8001550 <dwt_pgf_cal+0x50>)
 8001514:	f7ff fbc9 	bl	8000caa <dwt_read16bitoffsetreg>
 8001518:	4603      	mov	r3, r0
 800151a:	81fb      	strh	r3, [r7, #14]

        dwt_or16bitoffsetreg(LDO_CTRL_ID, 0, (
 800151c:	f240 1305 	movw	r3, #261	@ 0x105
 8001520:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001524:	2100      	movs	r1, #0
 8001526:	480a      	ldr	r0, [pc, #40]	@ (8001550 <dwt_pgf_cal+0x50>)
 8001528:	f7ff fc77 	bl	8000e1a <dwt_modify16bitoffsetreg>
            LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK |
            LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
    }

    //Run PGF Cal
    temp = dwt_run_pgfcal();
 800152c:	f000 f812 	bl	8001554 <dwt_run_pgfcal>
 8001530:	4603      	mov	r3, r0
 8001532:	737b      	strb	r3, [r7, #13]

    //Turn off RX LDOs if previously off
    if (ldoen == 1)
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d105      	bne.n	8001546 <dwt_pgf_cal+0x46>
    {
        dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 800153a:	89fa      	ldrh	r2, [r7, #14]
 800153c:	2300      	movs	r3, #0
 800153e:	2100      	movs	r1, #0
 8001540:	4803      	ldr	r0, [pc, #12]	@ (8001550 <dwt_pgf_cal+0x50>)
 8001542:	f7ff fc6a 	bl	8000e1a <dwt_modify16bitoffsetreg>
    }
    return temp;
 8001546:	7b7b      	ldrb	r3, [r7, #13]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	00070048 	.word	0x00070048

08001554 <dwt_run_pgfcal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
    int result = DWT_SUCCESS;
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
    uint32_t    data;
    uint32_t    val = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	607b      	str	r3, [r7, #4]
    uint8_t     cnt,flag;
    //put into cal mode
    //Turn on delay mode
    data = (((uint32_t)0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET) | (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
 8001562:	4b33      	ldr	r3, [pc, #204]	@ (8001630 <dwt_run_pgfcal+0xdc>)
 8001564:	603b      	str	r3, [r7, #0]
    dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 8001566:	683a      	ldr	r2, [r7, #0]
 8001568:	2100      	movs	r1, #0
 800156a:	4832      	ldr	r0, [pc, #200]	@ (8001634 <dwt_run_pgfcal+0xe0>)
 800156c:	f7ff fbcb 	bl	8000d06 <dwt_write32bitoffsetreg>
    // Trigger PGF Cal
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 8001570:	2310      	movs	r3, #16
 8001572:	22ff      	movs	r2, #255	@ 0xff
 8001574:	2100      	movs	r1, #0
 8001576:	482f      	ldr	r0, [pc, #188]	@ (8001634 <dwt_run_pgfcal+0xe0>)
 8001578:	f7ff fc7a 	bl	8000e70 <dwt_modify8bitoffsetreg>

    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 800157c:	2301      	movs	r3, #1
 800157e:	72bb      	strb	r3, [r7, #10]
 8001580:	2300      	movs	r3, #0
 8001582:	72fb      	strb	r3, [r7, #11]
 8001584:	e012      	b.n	80015ac <dwt_run_pgfcal+0x58>
    {
        HAL_Delay(1);
 8001586:	2001      	movs	r0, #1
 8001588:	f001 f96e 	bl	8002868 <HAL_Delay>
        if(dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1)
 800158c:	2100      	movs	r1, #0
 800158e:	482a      	ldr	r0, [pc, #168]	@ (8001638 <dwt_run_pgfcal+0xe4>)
 8001590:	f7ff fba5 	bl	8000cde <dwt_read8bitoffsetreg>
 8001594:	4603      	mov	r3, r0
 8001596:	2b01      	cmp	r3, #1
 8001598:	d105      	bne.n	80015a6 <dwt_run_pgfcal+0x52>
        {//PGF cal is complete
      printf("PGF cal complete..\r\n");
 800159a:	4828      	ldr	r0, [pc, #160]	@ (800163c <dwt_run_pgfcal+0xe8>)
 800159c:	f009 fade 	bl	800ab5c <puts>
            flag=0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	72bb      	strb	r3, [r7, #10]
            break;
 80015a4:	e005      	b.n	80015b2 <dwt_run_pgfcal+0x5e>
    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 80015a6:	7afb      	ldrb	r3, [r7, #11]
 80015a8:	3301      	adds	r3, #1
 80015aa:	72fb      	strb	r3, [r7, #11]
 80015ac:	7afb      	ldrb	r3, [r7, #11]
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d9e9      	bls.n	8001586 <dwt_run_pgfcal+0x32>
        }
    }
    if (flag)
 80015b2:	7abb      	ldrb	r3, [r7, #10]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d005      	beq.n	80015c4 <dwt_run_pgfcal+0x70>
    {
    	printf("PGF CAL ERROR\r\n");
 80015b8:	4821      	ldr	r0, [pc, #132]	@ (8001640 <dwt_run_pgfcal+0xec>)
 80015ba:	f009 facf 	bl	800ab5c <puts>
        result = DWT_ERROR;
 80015be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015c2:	60fb      	str	r3, [r7, #12]
    }

    // Put into normal mode
    dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 80015c4:	2200      	movs	r2, #0
 80015c6:	2100      	movs	r1, #0
 80015c8:	481a      	ldr	r0, [pc, #104]	@ (8001634 <dwt_run_pgfcal+0xe0>)
 80015ca:	f7ff fbdd 	bl	8000d88 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 80015ce:	2201      	movs	r2, #1
 80015d0:	2100      	movs	r1, #0
 80015d2:	4819      	ldr	r0, [pc, #100]	@ (8001638 <dwt_run_pgfcal+0xe4>)
 80015d4:	f7ff fbd8 	bl	8000d88 <dwt_write8bitoffsetreg>
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 80015d8:	2301      	movs	r3, #1
 80015da:	22ff      	movs	r2, #255	@ 0xff
 80015dc:	2102      	movs	r1, #2
 80015de:	4815      	ldr	r0, [pc, #84]	@ (8001634 <dwt_run_pgfcal+0xe0>)
 80015e0:	f7ff fc46 	bl	8000e70 <dwt_modify8bitoffsetreg>
    val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 80015e4:	2100      	movs	r1, #0
 80015e6:	4817      	ldr	r0, [pc, #92]	@ (8001644 <dwt_run_pgfcal+0xf0>)
 80015e8:	f7ff fb39 	bl	8000c5e <dwt_read32bitoffsetreg>
 80015ec:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d105      	bne.n	8001604 <dwt_run_pgfcal+0xb0>
    {
        //PGF I Cal Fail
    	printf("PGF I CAL ERROR\r\n");
 80015f8:	4813      	ldr	r0, [pc, #76]	@ (8001648 <dwt_run_pgfcal+0xf4>)
 80015fa:	f009 faaf 	bl	800ab5c <puts>
        result = DWT_ERROR;
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001602:	60fb      	str	r3, [r7, #12]
    }
    val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 8001604:	2100      	movs	r1, #0
 8001606:	4811      	ldr	r0, [pc, #68]	@ (800164c <dwt_run_pgfcal+0xf8>)
 8001608:	f7ff fb29 	bl	8000c5e <dwt_read32bitoffsetreg>
 800160c:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001614:	4293      	cmp	r3, r2
 8001616:	d105      	bne.n	8001624 <dwt_run_pgfcal+0xd0>
    {
        //PGF Q Cal Fail
    	printf("PGF Q CAL ERROR\r\n");
 8001618:	480d      	ldr	r0, [pc, #52]	@ (8001650 <dwt_run_pgfcal+0xfc>)
 800161a:	f009 fa9f 	bl	800ab5c <puts>
        result = DWT_ERROR;
 800161e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001622:	60fb      	str	r3, [r7, #12]
    }

    return result;
 8001624:	68fb      	ldr	r3, [r7, #12]
}
 8001626:	4618      	mov	r0, r3
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	00020001 	.word	0x00020001
 8001634:	0004000c 	.word	0x0004000c
 8001638:	00040020 	.word	0x00040020
 800163c:	0800b8c4 	.word	0x0800b8c4
 8001640:	0800b8d8 	.word	0x0800b8d8
 8001644:	00040014 	.word	0x00040014
 8001648:	0800b8e8 	.word	0x0800b8e8
 800164c:	0004001c 	.word	0x0004001c
 8001650:	0800b8fc 	.word	0x0800b8fc

08001654 <dwt_configure>:
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_configure(dwt_config_t *config)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08a      	sub	sp, #40	@ 0x28
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
    uint8_t chan = config->chan,cnt,flag;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	767b      	strb	r3, [r7, #25]
    uint32_t temp;
    uint8_t scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	791b      	ldrb	r3, [r3, #4]
 8001666:	2b18      	cmp	r3, #24
 8001668:	d803      	bhi.n	8001672 <dwt_configure+0x1e>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	78db      	ldrb	r3, [r3, #3]
 800166e:	2b18      	cmp	r3, #24
 8001670:	d901      	bls.n	8001676 <dwt_configure+0x22>
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <dwt_configure+0x24>
 8001676:	2300      	movs	r3, #0
 8001678:	763b      	strb	r3, [r7, #24]
    uint8_t mode = (config->phrMode == DWT_PHRMODE_EXT) ? SYS_CFG_PHR_MODE_BIT_MASK : 0;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	79db      	ldrb	r3, [r3, #7]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d101      	bne.n	8001686 <dwt_configure+0x32>
 8001682:	2310      	movs	r3, #16
 8001684:	e000      	b.n	8001688 <dwt_configure+0x34>
 8001686:	2300      	movs	r3, #0
 8001688:	75fb      	strb	r3, [r7, #23]
    uint16_t sts_len;
    int error = DWT_SUCCESS;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
        || ((config->stsMode & DWT_STS_CONFIG_MASK) == (DWT_STS_MODE_ND | DWT_STS_MODE_SDC))
        || ((config->stsMode & DWT_STS_CONFIG_MASK) == DWT_STS_CONFIG_MASK));
#endif
    int preamble_len;

    switch (config->txPreambLength)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	785b      	ldrb	r3, [r3, #1]
 8001692:	3b01      	subs	r3, #1
 8001694:	2b06      	cmp	r3, #6
 8001696:	d81d      	bhi.n	80016d4 <dwt_configure+0x80>
 8001698:	a201      	add	r2, pc, #4	@ (adr r2, 80016a0 <dwt_configure+0x4c>)
 800169a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800169e:	bf00      	nop
 80016a0:	080016c3 	.word	0x080016c3
 80016a4:	080016d5 	.word	0x080016d5
 80016a8:	080016d5 	.word	0x080016d5
 80016ac:	080016bd 	.word	0x080016bd
 80016b0:	080016cf 	.word	0x080016cf
 80016b4:	080016d5 	.word	0x080016d5
 80016b8:	080016c9 	.word	0x080016c9
    {
    case DWT_PLEN_32:
        preamble_len = 32;
 80016bc:	2320      	movs	r3, #32
 80016be:	61fb      	str	r3, [r7, #28]
        break;
 80016c0:	e00c      	b.n	80016dc <dwt_configure+0x88>
    case DWT_PLEN_64:
        preamble_len = 64;
 80016c2:	2340      	movs	r3, #64	@ 0x40
 80016c4:	61fb      	str	r3, [r7, #28]
        break;
 80016c6:	e009      	b.n	80016dc <dwt_configure+0x88>
    case DWT_PLEN_72:
        preamble_len = 72;
 80016c8:	2348      	movs	r3, #72	@ 0x48
 80016ca:	61fb      	str	r3, [r7, #28]
        break;
 80016cc:	e006      	b.n	80016dc <dwt_configure+0x88>
    case DWT_PLEN_128:
        preamble_len = 128;
 80016ce:	2380      	movs	r3, #128	@ 0x80
 80016d0:	61fb      	str	r3, [r7, #28]
        break;
 80016d2:	e003      	b.n	80016dc <dwt_configure+0x88>
    default:
        preamble_len = 256;
 80016d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016d8:	61fb      	str	r3, [r7, #28]
        break;
 80016da:	bf00      	nop
    }

    pdw3000local->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3));  //clear the sleep mode ALT_OPS bit
 80016dc:	4ba5      	ldr	r3, [pc, #660]	@ (8001974 <dwt_configure+0x320>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	8a1a      	ldrh	r2, [r3, #16]
 80016e2:	4ba4      	ldr	r3, [pc, #656]	@ (8001974 <dwt_configure+0x320>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80016ea:	b292      	uxth	r2, r2
 80016ec:	821a      	strh	r2, [r3, #16]
    pdw3000local->longFrames = config->phrMode ;
 80016ee:	4ba1      	ldr	r3, [pc, #644]	@ (8001974 <dwt_configure+0x320>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	79d2      	ldrb	r2, [r2, #7]
 80016f6:	731a      	strb	r2, [r3, #12]
    sts_len=GET_STS_REG_SET_VALUE((uint16_t)(config->stsLength));
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	7b5b      	ldrb	r3, [r3, #13]
 80016fc:	3302      	adds	r3, #2
 80016fe:	2201      	movs	r2, #1
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	81fb      	strh	r3, [r7, #14]
    pdw3000local->ststhreshold = (int16_t)((((uint32_t)sts_len) * 8) * STSQUAL_THRESH_64);
 8001706:	89fb      	ldrh	r3, [r7, #14]
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	ee07 3a90 	vmov	s15, r3
 800170e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001712:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001978 <dwt_configure+0x324>
 8001716:	ee67 7a87 	vmul.f32	s15, s15, s14
 800171a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800171e:	ee17 3a90 	vmov	r3, s15
 8001722:	b21a      	sxth	r2, r3
 8001724:	4b93      	ldr	r3, [pc, #588]	@ (8001974 <dwt_configure+0x320>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	b292      	uxth	r2, r2
 800172a:	825a      	strh	r2, [r3, #18]
    pdw3000local->stsconfig = config->stsMode;
 800172c:	4b91      	ldr	r3, [pc, #580]	@ (8001974 <dwt_configure+0x320>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	7b12      	ldrb	r2, [r2, #12]
 8001734:	755a      	strb	r2, [r3, #21]
    /////////////////////////////////////////////////////////////////////////
    //SYS_CFG
    //clear the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
    //then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
    dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
        ((uint32_t)config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	7b9b      	ldrb	r3, [r3, #14]
 800173a:	041a      	lsls	r2, r3, #16
        | ((uint16_t)config->stsMode & DWT_STS_CONFIG_MASK) << SYS_CFG_CP_SPC_BIT_OFFSET
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	7b1b      	ldrb	r3, [r3, #12]
 8001740:	031b      	lsls	r3, r3, #12
 8001742:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
 8001746:	431a      	orrs	r2, r3
        | (SYS_CFG_PHR_6M8_BIT_MASK & ((uint32_t)config->phrRate << SYS_CFG_PHR_6M8_BIT_OFFSET))
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	7a1b      	ldrb	r3, [r3, #8]
 800174c:	015b      	lsls	r3, r3, #5
 800174e:	f003 0320 	and.w	r3, r3, #32
 8001752:	431a      	orrs	r2, r3
    dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
 8001754:	7dfb      	ldrb	r3, [r7, #23]
 8001756:	4313      	orrs	r3, r2
 8001758:	4a88      	ldr	r2, [pc, #544]	@ (800197c <dwt_configure+0x328>)
 800175a:	2100      	movs	r1, #0
 800175c:	2010      	movs	r0, #16
 800175e:	f7ff fb28 	bl	8000db2 <dwt_modify32bitoffsetreg>
        | mode);

    if (scp)
 8001762:	7e3b      	ldrb	r3, [r7, #24]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d027      	beq.n	80017b8 <dwt_configure+0x164>
    {
        //configure OPS tables for SCP mode
        pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1;  //configure correct OPS table is kicked on wakeup
 8001768:	4b82      	ldr	r3, [pc, #520]	@ (8001974 <dwt_configure+0x320>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	8a1a      	ldrh	r2, [r3, #16]
 800176e:	4b81      	ldr	r3, [pc, #516]	@ (8001974 <dwt_configure+0x320>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8001776:	b292      	uxth	r2, r2
 8001778:	821a      	strh	r2, [r3, #16]
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);
 800177a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800177e:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8001782:	2100      	movs	r1, #0
 8001784:	487e      	ldr	r0, [pc, #504]	@ (8001980 <dwt_configure+0x32c>)
 8001786:	f7ff fb14 	bl	8000db2 <dwt_modify32bitoffsetreg>

        dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP);       //Set this if Ipatov analysis is used in SCP mode
 800178a:	f240 3206 	movw	r2, #774	@ 0x306
 800178e:	2100      	movs	r1, #0
 8001790:	487c      	ldr	r0, [pc, #496]	@ (8001984 <dwt_configure+0x330>)
 8001792:	f7ff fab8 	bl	8000d06 <dwt_write32bitoffsetreg>
        dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 8001796:	2200      	movs	r2, #0
 8001798:	2100      	movs	r1, #0
 800179a:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 800179e:	f7ff fab2 	bl	8000d06 <dwt_write32bitoffsetreg>

        dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 80017a2:	4a79      	ldr	r2, [pc, #484]	@ (8001988 <dwt_configure+0x334>)
 80017a4:	2100      	movs	r1, #0
 80017a6:	4879      	ldr	r0, [pc, #484]	@ (800198c <dwt_configure+0x338>)
 80017a8:	f7ff faad 	bl	8000d06 <dwt_write32bitoffsetreg>
        dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 80017ac:	229d      	movs	r2, #157	@ 0x9d
 80017ae:	2100      	movs	r1, #0
 80017b0:	4877      	ldr	r0, [pc, #476]	@ (8001990 <dwt_configure+0x33c>)
 80017b2:	f7ff fae9 	bl	8000d88 <dwt_write8bitoffsetreg>
 80017b6:	e052      	b.n	800185e <dwt_configure+0x20a>
    }
    else
    {
        uint16_t sts_mnth;
        if (config->stsMode != DWT_STS_MODE_OFF)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	7b1b      	ldrb	r3, [r3, #12]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d031      	beq.n	8001824 <dwt_configure+0x1d0>
        {  
            //configure CIA STS lower bound
            if ((config->pdoaMode == DWT_PDOA_M1) || (config->pdoaMode == DWT_PDOA_M0))
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	7b9b      	ldrb	r3, [r3, #14]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d003      	beq.n	80017d0 <dwt_configure+0x17c>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	7b9b      	ldrb	r3, [r3, #14]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d10d      	bne.n	80017ec <dwt_configure+0x198>
            {
                //In PDOA mode 1, number of accumulated symbols is the whole length of the STS
                sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 3);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	7b5b      	ldrb	r3, [r3, #13]
 80017d4:	461a      	mov	r2, r3
 80017d6:	4b6f      	ldr	r3, [pc, #444]	@ (8001994 <dwt_configure+0x340>)
 80017d8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80017dc:	2203      	movs	r2, #3
 80017de:	2110      	movs	r1, #16
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fd2d 	bl	8001240 <get_sts_mnth>
 80017e6:	4603      	mov	r3, r0
 80017e8:	837b      	strh	r3, [r7, #26]
 80017ea:	e00c      	b.n	8001806 <dwt_configure+0x1b2>
            }
            else
            {
                //In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
                sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 4);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	7b5b      	ldrb	r3, [r3, #13]
 80017f0:	461a      	mov	r2, r3
 80017f2:	4b68      	ldr	r3, [pc, #416]	@ (8001994 <dwt_configure+0x340>)
 80017f4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80017f8:	2204      	movs	r2, #4
 80017fa:	2110      	movs	r1, #16
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fd1f 	bl	8001240 <get_sts_mnth>
 8001802:	4603      	mov	r3, r0
 8001804:	837b      	strh	r3, [r7, #26]
            }

            preamble_len += (sts_len) * 8;
 8001806:	89fb      	ldrh	r3, [r7, #14]
 8001808:	00db      	lsls	r3, r3, #3
 800180a:	69fa      	ldr	r2, [r7, #28]
 800180c:	4413      	add	r3, r2
 800180e:	61fb      	str	r3, [r7, #28]
            dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2, (uint16_t)~(STS_CONFIG_LO_STS_MAN_TH_BIT_MASK >> 16), sts_mnth & 0x7F);
 8001810:	8b7b      	ldrh	r3, [r7, #26]
 8001812:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001816:	b29b      	uxth	r3, r3
 8001818:	f64f 7280 	movw	r2, #65408	@ 0xff80
 800181c:	2102      	movs	r1, #2
 800181e:	485b      	ldr	r0, [pc, #364]	@ (800198c <dwt_configure+0x338>)
 8001820:	f7ff fafb 	bl	8000e1a <dwt_modify16bitoffsetreg>

        }

        //configure OPS tables for non-SCP mode
        if (preamble_len >= 256)
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	2bff      	cmp	r3, #255	@ 0xff
 8001828:	dd11      	ble.n	800184e <dwt_configure+0x1fa>
        {
            pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 800182a:	4b52      	ldr	r3, [pc, #328]	@ (8001974 <dwt_configure+0x320>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	8a1a      	ldrh	r2, [r3, #16]
 8001830:	4b50      	ldr	r3, [pc, #320]	@ (8001974 <dwt_configure+0x320>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f042 0220 	orr.w	r2, r2, #32
 8001838:	b292      	uxth	r2, r2
 800183a:	821a      	strh	r2, [r3, #16]
            dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
 800183c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001840:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8001844:	2100      	movs	r1, #0
 8001846:	484e      	ldr	r0, [pc, #312]	@ (8001980 <dwt_configure+0x32c>)
 8001848:	f7ff fab3 	bl	8000db2 <dwt_modify32bitoffsetreg>
 800184c:	e007      	b.n	800185e <dwt_configure+0x20a>
        }
        else
        {
            dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SHORT | OTP_CFG_OPS_KICK_BIT_MASK);
 800184e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001852:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8001856:	2100      	movs	r1, #0
 8001858:	4849      	ldr	r0, [pc, #292]	@ (8001980 <dwt_configure+0x32c>)
 800185a:	f7ff faaa 	bl	8000db2 <dwt_modify32bitoffsetreg>
    }

    }

    dwt_modify8bitoffsetreg(DTUNE0_ID, 0, (uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	789b      	ldrb	r3, [r3, #2]
 8001862:	22fc      	movs	r2, #252	@ 0xfc
 8001864:	2100      	movs	r1, #0
 8001866:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 800186a:	f7ff fb01 	bl	8000e70 <dwt_modify8bitoffsetreg>

    dwt_write8bitoffsetreg(STS_CFG0_ID, 0, sts_len-1);    /*Starts from 0 that is why -1*/
 800186e:	89fb      	ldrh	r3, [r7, #14]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	3b01      	subs	r3, #1
 8001874:	b2db      	uxtb	r3, r3
 8001876:	461a      	mov	r2, r3
 8001878:	2100      	movs	r1, #0
 800187a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800187e:	f7ff fa83 	bl	8000d88 <dwt_write8bitoffsetreg>

    if (config->txPreambLength == DWT_PLEN_72)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	785b      	ldrb	r3, [r3, #1]
 8001886:	2b07      	cmp	r3, #7
 8001888:	d103      	bne.n	8001892 <dwt_configure+0x23e>
    {
        dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 800188a:	2008      	movs	r0, #8
 800188c:	f7ff fd0b 	bl	80012a6 <dwt_setplenfine>
 8001890:	e002      	b.n	8001898 <dwt_configure+0x244>
    }
    else
    {
        dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 8001892:	2000      	movs	r0, #0
 8001894:	f7ff fd07 	bl	80012a6 <dwt_setplenfine>
    }

    if((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	7b1b      	ldrb	r3, [r3, #12]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	2b03      	cmp	r3, #3
 80018a2:	d105      	bne.n	80018b0 <dwt_configure+0x25c>
    {
        //configure lower preamble detection threshold for no data STS mode
        dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 80018a4:	4a3c      	ldr	r2, [pc, #240]	@ (8001998 <dwt_configure+0x344>)
 80018a6:	2100      	movs	r1, #0
 80018a8:	483c      	ldr	r0, [pc, #240]	@ (800199c <dwt_configure+0x348>)
 80018aa:	f7ff fa2c 	bl	8000d06 <dwt_write32bitoffsetreg>
 80018ae:	e004      	b.n	80018ba <dwt_configure+0x266>
    }
    else
    {
        //configure default preamble detection threshold for other modes
        dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 80018b0:	4a3b      	ldr	r2, [pc, #236]	@ (80019a0 <dwt_configure+0x34c>)
 80018b2:	2100      	movs	r1, #0
 80018b4:	4839      	ldr	r0, [pc, #228]	@ (800199c <dwt_configure+0x348>)
 80018b6:	f7ff fa26 	bl	8000d06 <dwt_write32bitoffsetreg>
    }

    /////////////////////////////////////////////////////////////////////////
    //CHAN_CTRL
    temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 80018ba:	2100      	movs	r1, #0
 80018bc:	4839      	ldr	r0, [pc, #228]	@ (80019a4 <dwt_configure+0x350>)
 80018be:	f7ff f9ce 	bl	8000c5e <dwt_read32bitoffsetreg>
 80018c2:	6238      	str	r0, [r7, #32]
  
    temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK | CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));
 80018c4:	6a3a      	ldr	r2, [r7, #32]
 80018c6:	4b38      	ldr	r3, [pc, #224]	@ (80019a8 <dwt_configure+0x354>)
 80018c8:	4013      	ands	r3, r2
 80018ca:	623b      	str	r3, [r7, #32]

    if (chan == 9) temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 80018cc:	7e7b      	ldrb	r3, [r7, #25]
 80018ce:	2b09      	cmp	r3, #9
 80018d0:	d103      	bne.n	80018da <dwt_configure+0x286>
 80018d2:	6a3b      	ldr	r3, [r7, #32]
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	623b      	str	r3, [r7, #32]

    temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK & ((uint32_t)config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	791b      	ldrb	r3, [r3, #4]
 80018de:	021b      	lsls	r3, r3, #8
 80018e0:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 80018e4:	6a3a      	ldr	r2, [r7, #32]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	623b      	str	r3, [r7, #32]
    temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK & ((uint32_t)config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	78db      	ldrb	r3, [r3, #3]
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	6a3a      	ldr	r2, [r7, #32]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	623b      	str	r3, [r7, #32]
    temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK & ((uint32_t)config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	795b      	ldrb	r3, [r3, #5]
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	f003 0306 	and.w	r3, r3, #6
 8001902:	6a3a      	ldr	r2, [r7, #32]
 8001904:	4313      	orrs	r3, r2
 8001906:	623b      	str	r3, [r7, #32]

    dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 8001908:	6a3a      	ldr	r2, [r7, #32]
 800190a:	2100      	movs	r1, #0
 800190c:	4825      	ldr	r0, [pc, #148]	@ (80019a4 <dwt_configure+0x350>)
 800190e:	f7ff f9fa 	bl	8000d06 <dwt_write32bitoffsetreg>

    /////////////////////////////////////////////////////////////////////////
    //TX_FCTRL
    // Set up TX Preamble Size, PRF and Data Rate
    dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
                                              ((uint32_t)config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	799b      	ldrb	r3, [r3, #6]
 8001916:	029a      	lsls	r2, r3, #10
                                              | ((uint32_t) config->txPreambLength) << TX_FCTRL_TXPSR_BIT_OFFSET);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	785b      	ldrb	r3, [r3, #1]
 800191c:	031b      	lsls	r3, r3, #12
    dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
 800191e:	4313      	orrs	r3, r2
 8001920:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 8001924:	2100      	movs	r1, #0
 8001926:	2024      	movs	r0, #36	@ 0x24
 8001928:	f7ff fa43 	bl	8000db2 <dwt_modify32bitoffsetreg>


    //DTUNE (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if (config->sfdTO == 0)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	895b      	ldrh	r3, [r3, #10]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d102      	bne.n	800193a <dwt_configure+0x2e6>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2281      	movs	r2, #129	@ 0x81
 8001938:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	895b      	ldrh	r3, [r3, #10]
 800193e:	461a      	mov	r2, r3
 8001940:	2102      	movs	r1, #2
 8001942:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8001946:	f7ff fa04 	bl	8000d52 <dwt_write16bitoffsetreg>


    ///////////////////////
    // RF
    if (chan == 9)
 800194a:	7e7b      	ldrb	r3, [r7, #25]
 800194c:	2b09      	cmp	r3, #9
 800194e:	d135      	bne.n	80019bc <dwt_configure+0x368>
    {
        // Setup TX analog for ch9
        dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 8001950:	4a16      	ldr	r2, [pc, #88]	@ (80019ac <dwt_configure+0x358>)
 8001952:	2100      	movs	r1, #0
 8001954:	4816      	ldr	r0, [pc, #88]	@ (80019b0 <dwt_configure+0x35c>)
 8001956:	f7ff f9d6 	bl	8000d06 <dwt_write32bitoffsetreg>
        dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 800195a:	f640 723c 	movw	r2, #3900	@ 0xf3c
 800195e:	2100      	movs	r1, #0
 8001960:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8001964:	f7ff f9f5 	bl	8000d52 <dwt_write16bitoffsetreg>
        // Setup RX analog for ch9
        dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 8001968:	4a12      	ldr	r2, [pc, #72]	@ (80019b4 <dwt_configure+0x360>)
 800196a:	2100      	movs	r1, #0
 800196c:	4812      	ldr	r0, [pc, #72]	@ (80019b8 <dwt_configure+0x364>)
 800196e:	f7ff f9ca 	bl	8000d06 <dwt_write32bitoffsetreg>
 8001972:	e02f      	b.n	80019d4 <dwt_configure+0x380>
 8001974:	20000000 	.word	0x20000000
 8001978:	3f666666 	.word	0x3f666666
 800197c:	fffc4fcf 	.word	0xfffc4fcf
 8001980:	000b0008 	.word	0x000b0008
 8001984:	000e000c 	.word	0x000e000c
 8001988:	000c5a0a 	.word	0x000c5a0a
 800198c:	000e0012 	.word	0x000e0012
 8001990:	000e0016 	.word	0x000e0016
 8001994:	0800ba40 	.word	0x0800ba40
 8001998:	af5f35cc 	.word	0xaf5f35cc
 800199c:	0006000c 	.word	0x0006000c
 80019a0:	af5f584c 	.word	0xaf5f584c
 80019a4:	00010014 	.word	0x00010014
 80019a8:	ffffe000 	.word	0xffffe000
 80019ac:	1c010034 	.word	0x1c010034
 80019b0:	0007001c 	.word	0x0007001c
 80019b4:	08b5a833 	.word	0x08b5a833
 80019b8:	00070010 	.word	0x00070010
    }
    else
    { 
        // Setup TX analog for ch5
        dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 80019bc:	4a3f      	ldr	r2, [pc, #252]	@ (8001abc <dwt_configure+0x468>)
 80019be:	2100      	movs	r1, #0
 80019c0:	483f      	ldr	r0, [pc, #252]	@ (8001ac0 <dwt_configure+0x46c>)
 80019c2:	f7ff f9a0 	bl	8000d06 <dwt_write32bitoffsetreg>
    

    
        dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 80019c6:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 80019ca:	2100      	movs	r1, #0
 80019cc:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 80019d0:	f7ff f9bf 	bl	8000d52 <dwt_write16bitoffsetreg>
    

    }

    dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);  
 80019d4:	2214      	movs	r2, #20
 80019d6:	2101      	movs	r1, #1
 80019d8:	483a      	ldr	r0, [pc, #232]	@ (8001ac4 <dwt_configure+0x470>)
 80019da:	f7ff f9d5 	bl	8000d88 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 80019de:	220e      	movs	r2, #14
 80019e0:	2102      	movs	r1, #2
 80019e2:	4839      	ldr	r0, [pc, #228]	@ (8001ac8 <dwt_configure+0x474>)
 80019e4:	f7ff f9d0 	bl	8000d88 <dwt_write8bitoffsetreg>
  
    dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD);        // Extend the lock delay
 80019e8:	2281      	movs	r2, #129	@ 0x81
 80019ea:	2100      	movs	r1, #0
 80019ec:	4837      	ldr	r0, [pc, #220]	@ (8001acc <dwt_configure+0x478>)
 80019ee:	f7ff f9cb 	bl	8000d88 <dwt_write8bitoffsetreg>

    //Verify PLL lock bit is cleared
    dwt_write32bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 80019f2:	2202      	movs	r2, #2
 80019f4:	2100      	movs	r1, #0
 80019f6:	2044      	movs	r0, #68	@ 0x44
 80019f8:	f7ff f985 	bl	8000d06 <dwt_write32bitoffsetreg>

    ///////////////////////
    // auto cal the PLL and change to IDLE_PLL state
    dwt_setdwstate(DWT_DW_IDLE);
 80019fc:	2001      	movs	r0, #1
 80019fe:	f7ff fc61 	bl	80012c4 <dwt_setdwstate>

    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PLL;cnt++)
 8001a02:	2301      	movs	r3, #1
 8001a04:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001a08:	2300      	movs	r3, #0
 8001a0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a0e:	e017      	b.n	8001a40 <dwt_configure+0x3ec>
    {
        HAL_Delay(1);
 8001a10:	2001      	movs	r0, #1
 8001a12:	f000 ff29 	bl	8002868 <HAL_Delay>
        if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_CP_LOCK_BIT_MASK))
 8001a16:	2100      	movs	r1, #0
 8001a18:	2044      	movs	r0, #68	@ 0x44
 8001a1a:	f7ff f960 	bl	8000cde <dwt_read8bitoffsetreg>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d006      	beq.n	8001a36 <dwt_configure+0x3e2>
        {//PLL is locked
      printf("PLL is locked..\r\n");
 8001a28:	4829      	ldr	r0, [pc, #164]	@ (8001ad0 <dwt_configure+0x47c>)
 8001a2a:	f009 f897 	bl	800ab5c <puts>
            flag=0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 8001a34:	e008      	b.n	8001a48 <dwt_configure+0x3f4>
    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PLL;cnt++)
 8001a36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001a44:	2b05      	cmp	r3, #5
 8001a46:	d9e3      	bls.n	8001a10 <dwt_configure+0x3bc>
        }
    }
    if (flag)
 8001a48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d005      	beq.n	8001a5c <dwt_configure+0x408>
    { 
    	printf("PLL LOCKING ERROR\r\n");
 8001a50:	4820      	ldr	r0, [pc, #128]	@ (8001ad4 <dwt_configure+0x480>)
 8001a52:	f009 f883 	bl	800ab5c <puts>
        return  DWT_ERROR;
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a5a:	e02a      	b.n	8001ab2 <dwt_configure+0x45e>
    }

    if ((config->rxCode >= 9) && (config->rxCode <= 24)) //only enable DGC for PRF 64
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	791b      	ldrb	r3, [r3, #4]
 8001a60:	2b08      	cmp	r3, #8
 8001a62:	d91b      	bls.n	8001a9c <dwt_configure+0x448>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	791b      	ldrb	r3, [r3, #4]
 8001a68:	2b18      	cmp	r3, #24
 8001a6a:	d817      	bhi.n	8001a9c <dwt_configure+0x448>
    {
        //load RX LUTs
        /* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
        if (pdw3000local->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP)
 8001a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad8 <dwt_configure+0x484>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	7a5b      	ldrb	r3, [r3, #9]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d105      	bne.n	8001a82 <dwt_configure+0x42e>
        {
            _dwt_kick_dgc_on_wakeup(chan);
 8001a76:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fc94 	bl	80013a8 <_dwt_kick_dgc_on_wakeup>
 8001a80:	e003      	b.n	8001a8a <dwt_configure+0x436>
        }
        /* Else we manually program hard-coded values into the DGC registers. */
        else
        {
            dwt_configmrxlut(chan);
 8001a82:	7e7b      	ldrb	r3, [r7, #25]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff fcb3 	bl	80013f0 <dwt_configmrxlut>
        }
        dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0, (uint16_t)~DGC_CFG_THR_64_BIT_MASK, DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
 8001a8a:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8001a8e:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 8001a92:	2100      	movs	r1, #0
 8001a94:	4811      	ldr	r0, [pc, #68]	@ (8001adc <dwt_configure+0x488>)
 8001a96:	f7ff f9c0 	bl	8000e1a <dwt_modify16bitoffsetreg>
 8001a9a:	e005      	b.n	8001aa8 <dwt_configure+0x454>
    }
    else
    {
        dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0, (uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	22fe      	movs	r2, #254	@ 0xfe
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	480e      	ldr	r0, [pc, #56]	@ (8001adc <dwt_configure+0x488>)
 8001aa4:	f7ff f9e4 	bl	8000e70 <dwt_modify8bitoffsetreg>
    }

    ///////////////////////
    // PGF
    error = dwt_pgf_cal(1);  //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 8001aa8:	2001      	movs	r0, #1
 8001aaa:	f7ff fd29 	bl	8001500 <dwt_pgf_cal>
 8001aae:	6138      	str	r0, [r7, #16]

    return error;
 8001ab0:	693b      	ldr	r3, [r7, #16]
} // end dwt_configure()
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3728      	adds	r7, #40	@ 0x28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	1c071134 	.word	0x1c071134
 8001ac0:	0007001c 	.word	0x0007001c
 8001ac4:	00070051 	.word	0x00070051
 8001ac8:	00070018 	.word	0x00070018
 8001acc:	00090008 	.word	0x00090008
 8001ad0:	0800b910 	.word	0x0800b910
 8001ad4:	0800b924 	.word	0x0800b924
 8001ad8:	20000000 	.word	0x20000000
 8001adc:	00030018 	.word	0x00030018

08001ae0 <dwt_enable_rftx_blocks>:
 * None
 *
 * No return value
 */
static void dwt_enable_rftx_blocks(uint32_t channel)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
    if (channel == SEL_CHANNEL5)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b05      	cmp	r3, #5
 8001aec:	d107      	bne.n	8001afe <dwt_enable_rftx_blocks+0x1e>
    {
        dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8001aee:	4b0b      	ldr	r3, [pc, #44]	@ (8001b1c <dwt_enable_rftx_blocks+0x3c>)
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001af4:	2100      	movs	r1, #0
 8001af6:	480a      	ldr	r0, [pc, #40]	@ (8001b20 <dwt_enable_rftx_blocks+0x40>)
 8001af8:	f7ff f95b 	bl	8000db2 <dwt_modify32bitoffsetreg>
    {
        dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
                | RF_ENABLE_TX_EN_BIT_MASK
                | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
    }
}
 8001afc:	e009      	b.n	8001b12 <dwt_enable_rftx_blocks+0x32>
    else if (channel == SEL_CHANNEL9)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2b09      	cmp	r3, #9
 8001b02:	d106      	bne.n	8001b12 <dwt_enable_rftx_blocks+0x32>
        dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8001b04:	4b07      	ldr	r3, [pc, #28]	@ (8001b24 <dwt_enable_rftx_blocks+0x44>)
 8001b06:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4804      	ldr	r0, [pc, #16]	@ (8001b20 <dwt_enable_rftx_blocks+0x40>)
 8001b0e:	f7ff f950 	bl	8000db2 <dwt_modify32bitoffsetreg>
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	02003c00 	.word	0x02003c00
 8001b20:	00070004 	.word	0x00070004
 8001b24:	02001c00 	.word	0x02001c00

08001b28 <dwt_enable_rf_tx>:
 * @param[in] switch_config - specifies whether the switch needs to be configured for TX 
 *
 * output parameters
 *
 */
static void dwt_enable_rf_tx(uint32_t channel, uint8_t switch_control) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	70fb      	strb	r3, [r7, #3]
  //Turn on TX LDOs
  dwt_or32bitoffsetreg(LDO_CTRL_ID, 0, (LDO_CTRL_LDO_VDDHVTX_VREF_BIT_MASK |
 8001b34:	f04f 2308 	mov.w	r3, #134219776	@ 0x8000800
 8001b38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4815      	ldr	r0, [pc, #84]	@ (8001b94 <dwt_enable_rf_tx+0x6c>)
 8001b40:	f7ff f937 	bl	8000db2 <dwt_modify32bitoffsetreg>
          LDO_CTRL_LDO_VDDHVTX_EN_BIT_MASK));
  dwt_or32bitoffsetreg(LDO_CTRL_ID, 0, (LDO_CTRL_LDO_VDDTX2_VREF_BIT_MASK |
 8001b44:	f04f 1360 	mov.w	r3, #6291552	@ 0x600060
 8001b48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4811      	ldr	r0, [pc, #68]	@ (8001b94 <dwt_enable_rf_tx+0x6c>)
 8001b50:	f7ff f92f 	bl	8000db2 <dwt_modify32bitoffsetreg>
          LDO_CTRL_LDO_VDDTX1_VREF_BIT_MASK |
          LDO_CTRL_LDO_VDDTX2_EN_BIT_MASK |
          LDO_CTRL_LDO_VDDTX1_EN_BIT_MASK));

  //Enable RF blocks for TX (configure RF_ENABLE_ID reg)
  if (channel == SEL_CHANNEL5) {
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b05      	cmp	r3, #5
 8001b58:	d108      	bne.n	8001b6c <dwt_enable_rf_tx+0x44>
    dwt_or32bitoffsetreg(RF_ENABLE_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8001b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b98 <dwt_enable_rf_tx+0x70>)
 8001b5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b60:	2100      	movs	r1, #0
 8001b62:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8001b66:	f7ff f924 	bl	8000db2 <dwt_modify32bitoffsetreg>
 8001b6a:	e007      	b.n	8001b7c <dwt_enable_rf_tx+0x54>
        | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK
        | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
  } else {
    dwt_or32bitoffsetreg(RF_ENABLE_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b9c <dwt_enable_rf_tx+0x74>)
 8001b6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b72:	2100      	movs	r1, #0
 8001b74:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8001b78:	f7ff f91b 	bl	8000db2 <dwt_modify32bitoffsetreg>
        | RF_ENABLE_TX_EN_BIT_MASK
        | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
  }

  if (switch_control) {
 8001b7c:	78fb      	ldrb	r3, [r7, #3]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d004      	beq.n	8001b8c <dwt_enable_rf_tx+0x64>
    //configure the TXRX switch for TX mode 
    dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_TX);
 8001b82:	4a07      	ldr	r2, [pc, #28]	@ (8001ba0 <dwt_enable_rf_tx+0x78>)
 8001b84:	2100      	movs	r1, #0
 8001b86:	4807      	ldr	r0, [pc, #28]	@ (8001ba4 <dwt_enable_rf_tx+0x7c>)
 8001b88:	f7ff f8bd 	bl	8000d06 <dwt_write32bitoffsetreg>
  }
}
 8001b8c:	bf00      	nop
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	00070048 	.word	0x00070048
 8001b98:	02003c00 	.word	0x02003c00
 8001b9c:	02001c00 	.word	0x02001c00
 8001ba0:	01011100 	.word	0x01011100
 8001ba4:	00070014 	.word	0x00070014

08001ba8 <dwt_disable_rf_tx>:
 *
 * output parameters
 * None
 *
 */
static void dwt_disable_rf_tx(uint8_t switch_config) {
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
  //Turn off TX LDOs
  dwt_write32bitoffsetreg(LDO_CTRL_ID, 0, 0x00000000);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	480b      	ldr	r0, [pc, #44]	@ (8001be4 <dwt_disable_rf_tx+0x3c>)
 8001bb8:	f7ff f8a5 	bl	8000d06 <dwt_write32bitoffsetreg>

  //Disable RF blocks for TX (configure RF_ENABLE_ID reg)
  dwt_write32bitoffsetreg(RF_ENABLE_ID, 0, 0x00000000);
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8001bc4:	f7ff f89f 	bl	8000d06 <dwt_write32bitoffsetreg>

  if (switch_config) {
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d005      	beq.n	8001bda <dwt_disable_rf_tx+0x32>
    //Restore the TXRX switch to auto
    dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_AUTO);
 8001bce:	f04f 52e0 	mov.w	r2, #469762048	@ 0x1c000000
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4804      	ldr	r0, [pc, #16]	@ (8001be8 <dwt_disable_rf_tx+0x40>)
 8001bd6:	f7ff f896 	bl	8000d06 <dwt_write32bitoffsetreg>
  }
}
 8001bda:	bf00      	nop
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	00070048 	.word	0x00070048
 8001be8:	00070014 	.word	0x00070014

08001bec <dwt_disable_rftx_blocks>:
 * output parameters:
 * None
 *
 * No return value
 */
static void dwt_disable_rftx_blocks(void) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  dwt_write32bitoffsetreg(RF_CTRL_MASK_ID, 0, 0x00000000);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4802      	ldr	r0, [pc, #8]	@ (8001c00 <dwt_disable_rftx_blocks+0x14>)
 8001bf6:	f7ff f886 	bl	8000d06 <dwt_write32bitoffsetreg>
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	00070004 	.word	0x00070004

08001c04 <dwt_calcbandwidthadj>:
 * @param channel - int - The channel to configure for the corrected bandwidth (5 or 9)
 *
 * output parameters:
 * returns: (uint8_t) The setting that was written to the PG_DELAY register (when calibration completed)
 */
uint8_t dwt_calcbandwidthadj(uint16_t target_count, uint8_t channel) {
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	460a      	mov	r2, r1
 8001c0e:	80fb      	strh	r3, [r7, #6]
 8001c10:	4613      	mov	r3, r2
 8001c12:	717b      	strb	r3, [r7, #5]
  // Force system clock to FOSC/4 and TX clocks on and enable RF blocks
  dwt_force_clocks(FORCE_CLK_SYS_TX);
 8001c14:	2001      	movs	r0, #1
 8001c16:	f7ff fb9f 	bl	8001358 <dwt_force_clocks>
  dwt_enable_rf_tx(channel, 0);
 8001c1a:	797b      	ldrb	r3, [r7, #5]
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff ff82 	bl	8001b28 <dwt_enable_rf_tx>
  dwt_enable_rftx_blocks(channel);
 8001c24:	797b      	ldrb	r3, [r7, #5]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff ff5a 	bl	8001ae0 <dwt_enable_rftx_blocks>

  // Write to the PG target before kicking off PG auto-cal with given target value
  dwt_write16bitoffsetreg(PG_CAL_TARGET_ID, 0x0, target_count & PG_CAL_TARGET_TARGET_BIT_MASK);
 8001c2c:	88fb      	ldrh	r3, [r7, #6]
 8001c2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	461a      	mov	r2, r3
 8001c36:	2100      	movs	r1, #0
 8001c38:	4813      	ldr	r0, [pc, #76]	@ (8001c88 <dwt_calcbandwidthadj+0x84>)
 8001c3a:	f7ff f88a 	bl	8000d52 <dwt_write16bitoffsetreg>
  // Run PG count cal
  dwt_or8bitoffsetreg(PGC_CTRL_ID, 0x0, (uint8_t)(PGC_CTRL_PGC_START_BIT_MASK | PGC_CTRL_PGC_AUTO_CAL_BIT_MASK));
 8001c3e:	2303      	movs	r3, #3
 8001c40:	22ff      	movs	r2, #255	@ 0xff
 8001c42:	2100      	movs	r1, #0
 8001c44:	4811      	ldr	r0, [pc, #68]	@ (8001c8c <dwt_calcbandwidthadj+0x88>)
 8001c46:	f7ff f913 	bl	8000e70 <dwt_modify8bitoffsetreg>
  // Wait for calibration to complete
  while (dwt_read8bitoffsetreg(PGC_CTRL_ID, 0) & PGC_CTRL_PGC_START_BIT_MASK);
 8001c4a:	bf00      	nop
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	480f      	ldr	r0, [pc, #60]	@ (8001c8c <dwt_calcbandwidthadj+0x88>)
 8001c50:	f7ff f845 	bl	8000cde <dwt_read8bitoffsetreg>
 8001c54:	4603      	mov	r3, r0
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1f6      	bne.n	8001c4c <dwt_calcbandwidthadj+0x48>

  //Restore clocks to AUTO and turn off TX blocks
  dwt_disable_rftx_blocks();
 8001c5e:	f7ff ffc5 	bl	8001bec <dwt_disable_rftx_blocks>
  dwt_disable_rf_tx(0);
 8001c62:	2000      	movs	r0, #0
 8001c64:	f7ff ffa0 	bl	8001ba8 <dwt_disable_rf_tx>
  dwt_force_clocks(FORCE_CLK_AUTO);
 8001c68:	2005      	movs	r0, #5
 8001c6a:	f7ff fb75 	bl	8001358 <dwt_force_clocks>

  return  (dwt_read8bitoffsetreg(TX_CTRL_HI_ID, 0) & TX_CTRL_HI_TX_PG_DELAY_BIT_MASK);
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4807      	ldr	r0, [pc, #28]	@ (8001c90 <dwt_calcbandwidthadj+0x8c>)
 8001c72:	f7ff f834 	bl	8000cde <dwt_read8bitoffsetreg>
 8001c76:	4603      	mov	r3, r0
 8001c78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c7c:	b2db      	uxtb	r3, r3
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	0008001c 	.word	0x0008001c
 8001c8c:	00080010 	.word	0x00080010
 8001c90:	0007001c 	.word	0x0007001c

08001c94 <dwt_configuretxrf>:
  //23:16     TX_SHR_PWR
  //15:8      TX_PHR_PWR
  //7:0       TX_DATA_PWR
  uint32_t  power,
  uint16_t  PGcount)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	6039      	str	r1, [r7, #0]
 8001c9e:	71fb      	strb	r3, [r7, #7]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	80bb      	strh	r3, [r7, #4]
    if (PGcount == 0) 
 8001ca4:	88bb      	ldrh	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d106      	bne.n	8001cb8 <dwt_configuretxrf+0x24>
  {
        // Configure RF TX PG_DELAY
        dwt_write8bitoffsetreg(TX_CTRL_HI_ID, 0, PGdly);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	461a      	mov	r2, r3
 8001cae:	2100      	movs	r1, #0
 8001cb0:	480f      	ldr	r0, [pc, #60]	@ (8001cf0 <dwt_configuretxrf+0x5c>)
 8001cb2:	f7ff f869 	bl	8000d88 <dwt_write8bitoffsetreg>
 8001cb6:	e012      	b.n	8001cde <dwt_configuretxrf+0x4a>
    }
    else
    {
        uint8_t channel = 5;
 8001cb8:	2305      	movs	r3, #5
 8001cba:	73fb      	strb	r3, [r7, #15]
        if (dwt_read8bitoffsetreg(CHAN_CTRL_ID, 0) & 0x1)
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	480d      	ldr	r0, [pc, #52]	@ (8001cf4 <dwt_configuretxrf+0x60>)
 8001cc0:	f7ff f80d 	bl	8000cde <dwt_read8bitoffsetreg>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <dwt_configuretxrf+0x3e>
        {
            channel = 9;
 8001cce:	2309      	movs	r3, #9
 8001cd0:	73fb      	strb	r3, [r7, #15]
        }
        dwt_calcbandwidthadj(PGcount, channel);
 8001cd2:	7bfa      	ldrb	r2, [r7, #15]
 8001cd4:	88bb      	ldrh	r3, [r7, #4]
 8001cd6:	4611      	mov	r1, r2
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff ff93 	bl	8001c04 <dwt_calcbandwidthadj>
    }

    // Configure TX power
    dwt_write32bitreg(TX_POWER_ID, power);
 8001cde:	683a      	ldr	r2, [r7, #0]
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	4805      	ldr	r0, [pc, #20]	@ (8001cf8 <dwt_configuretxrf+0x64>)
 8001ce4:	f7ff f80f 	bl	8000d06 <dwt_write32bitoffsetreg>
}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	0007001c 	.word	0x0007001c
 8001cf4:	00010014 	.word	0x00010014
 8001cf8:	0001000c 	.word	0x0001000c

08001cfc <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset, uint8_t ranging)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	80fb      	strh	r3, [r7, #6]
 8001d06:	460b      	mov	r3, r1
 8001d08:	80bb      	strh	r3, [r7, #4]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

    //DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
    //prior to writing the data
    if(txBufferOffset <= 127)
 8001d0e:	88bb      	ldrh	r3, [r7, #4]
 8001d10:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d12:	d80e      	bhi.n	8001d32 <dwt_writetxfctrl+0x36>
    {
        // Write the frame length to the TX frame control register
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 8001d14:	88fa      	ldrh	r2, [r7, #6]
 8001d16:	88bb      	ldrh	r3, [r7, #4]
 8001d18:	041b      	lsls	r3, r3, #16
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	78fb      	ldrb	r3, [r7, #3]
 8001d1e:	02db      	lsls	r3, r3, #11
 8001d20:	4313      	orrs	r3, r2
 8001d22:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4a10      	ldr	r2, [pc, #64]	@ (8001d68 <dwt_writetxfctrl+0x6c>)
 8001d28:	2100      	movs	r1, #0
 8001d2a:	2024      	movs	r0, #36	@ 0x24
 8001d2c:	f7ff f841 	bl	8000db2 <dwt_modify32bitoffsetreg>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
    }

} // end dwt_writetxfctrl()
 8001d30:	e015      	b.n	8001d5e <dwt_writetxfctrl+0x62>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 8001d32:	88fa      	ldrh	r2, [r7, #6]
 8001d34:	88bb      	ldrh	r3, [r7, #4]
 8001d36:	3380      	adds	r3, #128	@ 0x80
 8001d38:	041b      	lsls	r3, r3, #16
 8001d3a:	431a      	orrs	r2, r3
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	02db      	lsls	r3, r3, #11
 8001d40:	4313      	orrs	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4a08      	ldr	r2, [pc, #32]	@ (8001d68 <dwt_writetxfctrl+0x6c>)
 8001d48:	2100      	movs	r1, #0
 8001d4a:	2024      	movs	r0, #36	@ 0x24
 8001d4c:	f7ff f831 	bl	8000db2 <dwt_modify32bitoffsetreg>
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 8001d50:	2100      	movs	r1, #0
 8001d52:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001d56:	f7fe ffc2 	bl	8000cde <dwt_read8bitoffsetreg>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 8001d5e:	bf00      	nop
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	fc00f400 	.word	0xfc00f400

08001d6c <DW3000_start_receiver_FZ>:

/**
 * @brief write a RX fast command
 * 
 */
void DW3000_start_receiver_FZ(void) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  DW3000_writefastCMD_FZ(CMD_RX);
 8001d70:	2002      	movs	r0, #2
 8001d72:	f7fe fdb3 	bl	80008dc <DW3000_writefastCMD_FZ>
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <DW3000_writetxdata_FZ>:
 * 
 * @param data data2send
 * @param len length of data2send
 * @return uint8_t 
 */
void DW3000_writetxdata_FZ(uint8_t *data, uint16_t len) {
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b082      	sub	sp, #8
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
 8001d82:	460b      	mov	r3, r1
 8001d84:	807b      	strh	r3, [r7, #2]
  DW3000writereg(TX_BUFFER_ID, data, len);
 8001d86:	887b      	ldrh	r3, [r7, #2]
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	6879      	ldr	r1, [r7, #4]
 8001d8e:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 8001d92:	f7fe fced 	bl	8000770 <DW3000writereg>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <DW3000_txcmd_FZ>:
/**
 * @brief write a TX fast command
 * 
 * @param delay 
 */
void DW3000_txcmd_FZ(uint32_t delay) {
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b082      	sub	sp, #8
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
  DW3000_writefastCMD_FZ(CMD_TX);
 8001da6:	2001      	movs	r0, #1
 8001da8:	f7fe fd98 	bl	80008dc <DW3000_writefastCMD_FZ>
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dba:	f000 fcf8 	bl	80027ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dbe:	f000 f933 	bl	8002028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dc2:	f000 fa1b 	bl	80021fc <MX_GPIO_Init>
  MX_SPI1_Init();
 8001dc6:	f000 f99d 	bl	8002104 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001dca:	f000 f9d9 	bl	8002180 <MX_SPI2_Init>
  MX_FATFS_Init();
 8001dce:	f005 fe2b 	bl	8007a28 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8001dd2:	f007 ff09 	bl	8009be8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(10);
 8001dd6:	200a      	movs	r0, #10
 8001dd8:	f000 fd46 	bl	8002868 <HAL_Delay>

  DW3000poweron();
 8001ddc:	f7fe fca8 	bl	8000730 <DW3000poweron>
  HAL_Delay(10);     // wait for the DW3000 to power on and stabilize
 8001de0:	200a      	movs	r0, #10
 8001de2:	f000 fd41 	bl	8002868 <HAL_Delay>
  DW3000hardReset(); // with hard reset, no need for a softreset
 8001de6:	f7fe fcaf 	bl	8000748 <DW3000hardReset>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 8001dea:	200a      	movs	r0, #10
 8001dec:	f000 fd3c 	bl	8002868 <HAL_Delay>

  set_SPI2lowspeed(&hspi1);
 8001df0:	487f      	ldr	r0, [pc, #508]	@ (8001ff0 <main+0x23c>)
 8001df2:	f7fe fc77 	bl	80006e4 <set_SPI2lowspeed>
  // HAL_Delay(10);     // wait for the DW3000 to wake up

  // Make sure the SPI is ready
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8001df6:	e002      	b.n	8001dfe <main+0x4a>
    HAL_Delay(10);
 8001df8:	200a      	movs	r0, #10
 8001dfa:	f000 fd35 	bl	8002868 <HAL_Delay>
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8001dfe:	2100      	movs	r1, #0
 8001e00:	2044      	movs	r0, #68	@ 0x44
 8001e02:	f7fe ff2c 	bl	8000c5e <dwt_read32bitoffsetreg>
 8001e06:	4603      	mov	r3, r0
 8001e08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d0f3      	beq.n	8001df8 <main+0x44>
  }

  while (!DW3000check_IDLE_RC()) // Need to make sure DW IC is in IDLE_RC before proceeding
 8001e10:	e004      	b.n	8001e1c <main+0x68>
  {
    printf("IDLE FAILED\r\n");
 8001e12:	4878      	ldr	r0, [pc, #480]	@ (8001ff4 <main+0x240>)
 8001e14:	f008 fea2 	bl	800ab5c <puts>
    while (1) {;}
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <main+0x64>
  while (!DW3000check_IDLE_RC()) // Need to make sure DW IC is in IDLE_RC before proceeding
 8001e1c:	f7fe fd2c 	bl	8000878 <DW3000check_IDLE_RC>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f5      	beq.n	8001e12 <main+0x5e>
  }

  dwt_softreset();
 8001e26:	f7ff f885 	bl	8000f34 <dwt_softreset>

  while (!DW3000check_IDLE_RC()) // Need to make sure DW IC is in IDLE_RC before proceeding
 8001e2a:	bf00      	nop
 8001e2c:	f7fe fd24 	bl	8000878 <DW3000check_IDLE_RC>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d104      	bne.n	8001e40 <main+0x8c>
  {
    printf("IDLE FAILED\r\n");
 8001e36:	486f      	ldr	r0, [pc, #444]	@ (8001ff4 <main+0x240>)
 8001e38:	f008 fe90 	bl	800ab5c <puts>
    while (1) {;}
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <main+0x88>
  // } else {
  //   printf("Wrong Device ID: 0x%08lX\r\n", dev_id);
  //   while (1);
  // }

  HAL_Delay(10);
 8001e40:	200a      	movs	r0, #10
 8001e42:	f000 fd11 	bl	8002868 <HAL_Delay>

  if(DW3000check_IDLE_RC()) {
 8001e46:	f7fe fd17 	bl	8000878 <DW3000check_IDLE_RC>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d101      	bne.n	8001e54 <main+0xa0>
    // DW3000enter_IDLE_PLL(); // enter PLL mode
    // HAL_Delay(10); // wait for the PLL to lock
  } else {
    while (1);
 8001e50:	bf00      	nop
 8001e52:	e7fd      	b.n	8001e50 <main+0x9c>

  // DW3000_cfg_FZ();
  // DW3000config_CH(0x09, 0x09, 0x00, CH5); // configure the channel

  // test_run_info((unsigned char *)"IDLE OK\r\n");
  if (dwt_initialise(DWT_DW_INIT) == DWT_ERROR) {
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff f8bb 	bl	8000fd0 <dwt_initialise>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e60:	d104      	bne.n	8001e6c <main+0xb8>
	  printf("dwt_initialise error\r\n");
 8001e62:	4865      	ldr	r0, [pc, #404]	@ (8001ff8 <main+0x244>)
 8001e64:	f008 fe7a 	bl	800ab5c <puts>
    while (100) {;}
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <main+0xb4>
  }

  if (current_node == tx_node) dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 8001e6c:	4b63      	ldr	r3, [pc, #396]	@ (8001ffc <main+0x248>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d102      	bne.n	8001e7a <main+0xc6>
 8001e74:	2003      	movs	r0, #3
 8001e76:	f7ff f991 	bl	800119c <dwt_setleds>

  // Configure DW IC. See NOTE 5 below.
  // if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device
  if (dwt_configure(&config))  {
 8001e7a:	4861      	ldr	r0, [pc, #388]	@ (8002000 <main+0x24c>)
 8001e7c:	f7ff fbea 	bl	8001654 <dwt_configure>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d004      	beq.n	8001e90 <main+0xdc>
    printf("CONFIG FAILED\r\n");
 8001e86:	485f      	ldr	r0, [pc, #380]	@ (8002004 <main+0x250>)
 8001e88:	f008 fe68 	bl	800ab5c <puts>
    while (100) {;}
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <main+0xd8>
  // if (current_node == rx_node) {
  //   DW3000_pgf_cal(); // perform the PGF calibration
  //   printf("PGF calibration done\r\n");
  // }

  if (current_node == tx_node) {
 8001e90:	4b5a      	ldr	r3, [pc, #360]	@ (8001ffc <main+0x248>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d107      	bne.n	8001ea8 <main+0xf4>
    DW3000_irq_for_tx_done(); // enable the IRQ for TX done
 8001e98:	f7fe fd5c 	bl	8000954 <DW3000_irq_for_tx_done>
    /* Configure the TX spectrum parameters (power PG delay and PG Count) */
    dwt_configuretxrf(0x34, 0xfdfdfdfd, 0x00);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f04f 31fd 	mov.w	r1, #4261281277	@ 0xfdfdfdfd
 8001ea2:	2034      	movs	r0, #52	@ 0x34
 8001ea4:	f7ff fef6 	bl	8001c94 <dwt_configuretxrf>
  }
  if (current_node == rx_node) {
 8001ea8:	4b54      	ldr	r3, [pc, #336]	@ (8001ffc <main+0x248>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d101      	bne.n	8001eb4 <main+0x100>
    DW3000_irq_for_rx_done(); // enable the IRQ for RX done
 8001eb0:	f7fe fd67 	bl	8000982 <DW3000_irq_for_rx_done>
  //   HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
  // } else {
  //   HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
  //   while (1);
  // }
  set_SPI2highspeed(&hspi1);
 8001eb4:	484e      	ldr	r0, [pc, #312]	@ (8001ff0 <main+0x23c>)
 8001eb6:	f7fe fc28 	bl	800070a <set_SPI2highspeed>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (current_node == tx_node) {
 8001eba:	4b50      	ldr	r3, [pc, #320]	@ (8001ffc <main+0x248>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d150      	bne.n	8001f64 <main+0x1b0>
      // send data
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 8001ec2:	f7fe fd2f 	bl	8000924 <DW3000_clear_IRQ>
      DW3000_writetxdata_FZ(data2send, 10);
 8001ec6:	210a      	movs	r1, #10
 8001ec8:	484f      	ldr	r0, [pc, #316]	@ (8002008 <main+0x254>)
 8001eca:	f7ff ff56 	bl	8001d7a <DW3000_writetxdata_FZ>
      dwt_writetxfctrl(12, 0, 0); /* Zero offset in TX buffer, no ranging. */
 8001ece:	2200      	movs	r2, #0
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	200c      	movs	r0, #12
 8001ed4:	f7ff ff12 	bl	8001cfc <dwt_writetxfctrl>
      DW3000_txcmd_FZ(0);
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f7ff ff60 	bl	8001d9e <DW3000_txcmd_FZ>

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 8001ede:	bf00      	nop
 8001ee0:	4b4a      	ldr	r3, [pc, #296]	@ (800200c <main+0x258>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	f083 0301 	eor.w	r3, r3, #1
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1f8      	bne.n	8001ee0 <main+0x12c>

      DW3000_IRQ_flag = false; // reset the flag
 8001eee:	4b47      	ldr	r3, [pc, #284]	@ (800200c <main+0x258>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	701a      	strb	r2, [r3, #0]
      current_status = DW3000readreg(SYS_STATUS_ID, 4);
 8001ef4:	2104      	movs	r1, #4
 8001ef6:	2044      	movs	r0, #68	@ 0x44
 8001ef8:	f7fe fc74 	bl	80007e4 <DW3000readreg>
 8001efc:	4603      	mov	r3, r0
 8001efe:	4a44      	ldr	r2, [pc, #272]	@ (8002010 <main+0x25c>)
 8001f00:	6013      	str	r3, [r2, #0]

      if (current_status & SYS_STATUS_TXFRS_BIT_MASK) {
 8001f02:	4b43      	ldr	r3, [pc, #268]	@ (8002010 <main+0x25c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d019      	beq.n	8001f42 <main+0x18e>
        printf("TX done, SYS_STATUS: 0x%08lX\r\n", current_status);
 8001f0e:	4b40      	ldr	r3, [pc, #256]	@ (8002010 <main+0x25c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4619      	mov	r1, r3
 8001f14:	483f      	ldr	r0, [pc, #252]	@ (8002014 <main+0x260>)
 8001f16:	f008 fdb9 	bl	800aa8c <iprintf>
        // clear the IRQ flags
        DW3000_clear_IRQ();
 8001f1a:	f7fe fd03 	bl	8000924 <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 8001f1e:	2201      	movs	r2, #1
 8001f20:	2110      	movs	r1, #16
 8001f22:	483d      	ldr	r0, [pc, #244]	@ (8002018 <main+0x264>)
 8001f24:	f000 ff72 	bl	8002e0c <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8001f28:	2032      	movs	r0, #50	@ 0x32
 8001f2a:	f000 fc9d 	bl	8002868 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2110      	movs	r1, #16
 8001f32:	4839      	ldr	r0, [pc, #228]	@ (8002018 <main+0x264>)
 8001f34:	f000 ff6a 	bl	8002e0c <HAL_GPIO_WritePin>
        HAL_Delay(950);
 8001f38:	f240 30b6 	movw	r0, #950	@ 0x3b6
 8001f3c:	f000 fc94 	bl	8002868 <HAL_Delay>
 8001f40:	e010      	b.n	8001f64 <main+0x1b0>
      } else {
        printf("TX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 8001f42:	4b33      	ldr	r3, [pc, #204]	@ (8002010 <main+0x25c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4619      	mov	r1, r3
 8001f48:	4834      	ldr	r0, [pc, #208]	@ (800201c <main+0x268>)
 8001f4a:	f008 fd9f 	bl	800aa8c <iprintf>
        // clear the IRQ flags
        DW3000_clear_IRQ();
 8001f4e:	f7fe fce9 	bl	8000924 <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2110      	movs	r1, #16
 8001f56:	4830      	ldr	r0, [pc, #192]	@ (8002018 <main+0x264>)
 8001f58:	f000 ff58 	bl	8002e0c <HAL_GPIO_WritePin>
        HAL_Delay(1000);
 8001f5c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f60:	f000 fc82 	bl	8002868 <HAL_Delay>
      }
    }
    if (current_node == rx_node) {
 8001f64:	4b25      	ldr	r3, [pc, #148]	@ (8001ffc <main+0x248>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d1a6      	bne.n	8001eba <main+0x106>
      //   /* Clear RX error events in the DW IC status register. */
      //   dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR);
      // }

      // receive data
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 8001f6c:	f7fe fcda 	bl	8000924 <DW3000_clear_IRQ>
      DW3000_start_receiver_FZ(); // start the receiver
 8001f70:	f7ff fefc 	bl	8001d6c <DW3000_start_receiver_FZ>
      // DW3000_set_max_sfd_timeout(); // set the maximum SFD timeout

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 8001f74:	bf00      	nop
 8001f76:	4b25      	ldr	r3, [pc, #148]	@ (800200c <main+0x258>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	f083 0301 	eor.w	r3, r3, #1
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1f8      	bne.n	8001f76 <main+0x1c2>

      DW3000_IRQ_flag = false; // reset the flag
 8001f84:	4b21      	ldr	r3, [pc, #132]	@ (800200c <main+0x258>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	701a      	strb	r2, [r3, #0]
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	2044      	movs	r0, #68	@ 0x44
 8001f8e:	f7fe fc29 	bl	80007e4 <DW3000readreg>
 8001f92:	6078      	str	r0, [r7, #4]

      if (current_status & SYS_STATUS_RXFR_BIT_MASK) {
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d013      	beq.n	8001fc6 <main+0x212>
        DW3000_clear_IRQ();
 8001f9e:	f7fe fcc1 	bl	8000924 <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	2110      	movs	r1, #16
 8001fa6:	481c      	ldr	r0, [pc, #112]	@ (8002018 <main+0x264>)
 8001fa8:	f000 ff30 	bl	8002e0c <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8001fac:	2032      	movs	r0, #50	@ 0x32
 8001fae:	f000 fc5b 	bl	8002868 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2110      	movs	r1, #16
 8001fb6:	4818      	ldr	r0, [pc, #96]	@ (8002018 <main+0x264>)
 8001fb8:	f000 ff28 	bl	8002e0c <HAL_GPIO_WritePin>
        printf("RX ready, SYS_STATUS: 0x%08lX\r\n", current_status);
 8001fbc:	6879      	ldr	r1, [r7, #4]
 8001fbe:	4818      	ldr	r0, [pc, #96]	@ (8002020 <main+0x26c>)
 8001fc0:	f008 fd64 	bl	800aa8c <iprintf>
 8001fc4:	e779      	b.n	8001eba <main+0x106>
      } else {
        DW3000_clear_IRQ();
 8001fc6:	f7fe fcad 	bl	8000924 <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 8001fca:	2201      	movs	r2, #1
 8001fcc:	2110      	movs	r1, #16
 8001fce:	4812      	ldr	r0, [pc, #72]	@ (8002018 <main+0x264>)
 8001fd0:	f000 ff1c 	bl	8002e0c <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8001fd4:	2032      	movs	r0, #50	@ 0x32
 8001fd6:	f000 fc47 	bl	8002868 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2110      	movs	r1, #16
 8001fde:	480e      	ldr	r0, [pc, #56]	@ (8002018 <main+0x264>)
 8001fe0:	f000 ff14 	bl	8002e0c <HAL_GPIO_WritePin>
        printf("RX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 8001fe4:	6879      	ldr	r1, [r7, #4]
 8001fe6:	480f      	ldr	r0, [pc, #60]	@ (8002024 <main+0x270>)
 8001fe8:	f008 fd50 	bl	800aa8c <iprintf>
    if (current_node == tx_node) {
 8001fec:	e765      	b.n	8001eba <main+0x106>
 8001fee:	bf00      	nop
 8001ff0:	20000204 	.word	0x20000204
 8001ff4:	0800b938 	.word	0x0800b938
 8001ff8:	0800b948 	.word	0x0800b948
 8001ffc:	20000020 	.word	0x20000020
 8002000:	20000010 	.word	0x20000010
 8002004:	0800b960 	.word	0x0800b960
 8002008:	20000004 	.word	0x20000004
 800200c:	200001bc 	.word	0x200001bc
 8002010:	20000200 	.word	0x20000200
 8002014:	0800b970 	.word	0x0800b970
 8002018:	40020800 	.word	0x40020800
 800201c:	0800b990 	.word	0x0800b990
 8002020:	0800b9b4 	.word	0x0800b9b4
 8002024:	0800b9d4 	.word	0x0800b9d4

08002028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b094      	sub	sp, #80	@ 0x50
 800202c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800202e:	f107 0320 	add.w	r3, r7, #32
 8002032:	2230      	movs	r2, #48	@ 0x30
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f008 fd98 	bl	800ab6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800203c:	f107 030c 	add.w	r3, r7, #12
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800204c:	f002 f99c 	bl	8004388 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002050:	4b2a      	ldr	r3, [pc, #168]	@ (80020fc <SystemClock_Config+0xd4>)
 8002052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002054:	4a29      	ldr	r2, [pc, #164]	@ (80020fc <SystemClock_Config+0xd4>)
 8002056:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800205a:	6413      	str	r3, [r2, #64]	@ 0x40
 800205c:	4b27      	ldr	r3, [pc, #156]	@ (80020fc <SystemClock_Config+0xd4>)
 800205e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002060:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002064:	60bb      	str	r3, [r7, #8]
 8002066:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002068:	4b25      	ldr	r3, [pc, #148]	@ (8002100 <SystemClock_Config+0xd8>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a24      	ldr	r2, [pc, #144]	@ (8002100 <SystemClock_Config+0xd8>)
 800206e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002072:	6013      	str	r3, [r2, #0]
 8002074:	4b22      	ldr	r3, [pc, #136]	@ (8002100 <SystemClock_Config+0xd8>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800207c:	607b      	str	r3, [r7, #4]
 800207e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002080:	2301      	movs	r3, #1
 8002082:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002084:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800208a:	2302      	movs	r3, #2
 800208c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800208e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002092:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002094:	2308      	movs	r3, #8
 8002096:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002098:	2360      	movs	r3, #96	@ 0x60
 800209a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800209c:	2302      	movs	r3, #2
 800209e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80020a0:	2304      	movs	r3, #4
 80020a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020a4:	f107 0320 	add.w	r3, r7, #32
 80020a8:	4618      	mov	r0, r3
 80020aa:	f002 f9cd 	bl	8004448 <HAL_RCC_OscConfig>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80020b4:	f000 f974 	bl	80023a0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80020b8:	f002 f976 	bl	80043a8 <HAL_PWREx_EnableOverDrive>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80020c2:	f000 f96d 	bl	80023a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020c6:	230f      	movs	r3, #15
 80020c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020ca:	2302      	movs	r3, #2
 80020cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020ce:	2300      	movs	r3, #0
 80020d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80020de:	f107 030c 	add.w	r3, r7, #12
 80020e2:	2103      	movs	r1, #3
 80020e4:	4618      	mov	r0, r3
 80020e6:	f002 fc53 	bl	8004990 <HAL_RCC_ClockConfig>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80020f0:	f000 f956 	bl	80023a0 <Error_Handler>
  }
}
 80020f4:	bf00      	nop
 80020f6:	3750      	adds	r7, #80	@ 0x50
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40023800 	.word	0x40023800
 8002100:	40007000 	.word	0x40007000

08002104 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002108:	4b1b      	ldr	r3, [pc, #108]	@ (8002178 <MX_SPI1_Init+0x74>)
 800210a:	4a1c      	ldr	r2, [pc, #112]	@ (800217c <MX_SPI1_Init+0x78>)
 800210c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800210e:	4b1a      	ldr	r3, [pc, #104]	@ (8002178 <MX_SPI1_Init+0x74>)
 8002110:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002114:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002116:	4b18      	ldr	r3, [pc, #96]	@ (8002178 <MX_SPI1_Init+0x74>)
 8002118:	2200      	movs	r2, #0
 800211a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800211c:	4b16      	ldr	r3, [pc, #88]	@ (8002178 <MX_SPI1_Init+0x74>)
 800211e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002122:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002124:	4b14      	ldr	r3, [pc, #80]	@ (8002178 <MX_SPI1_Init+0x74>)
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800212a:	4b13      	ldr	r3, [pc, #76]	@ (8002178 <MX_SPI1_Init+0x74>)
 800212c:	2200      	movs	r2, #0
 800212e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002130:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <MX_SPI1_Init+0x74>)
 8002132:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002136:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002138:	4b0f      	ldr	r3, [pc, #60]	@ (8002178 <MX_SPI1_Init+0x74>)
 800213a:	2220      	movs	r2, #32
 800213c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800213e:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <MX_SPI1_Init+0x74>)
 8002140:	2200      	movs	r2, #0
 8002142:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002144:	4b0c      	ldr	r3, [pc, #48]	@ (8002178 <MX_SPI1_Init+0x74>)
 8002146:	2200      	movs	r2, #0
 8002148:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800214a:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <MX_SPI1_Init+0x74>)
 800214c:	2200      	movs	r2, #0
 800214e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002150:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <MX_SPI1_Init+0x74>)
 8002152:	2207      	movs	r2, #7
 8002154:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002156:	4b08      	ldr	r3, [pc, #32]	@ (8002178 <MX_SPI1_Init+0x74>)
 8002158:	2200      	movs	r2, #0
 800215a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800215c:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <MX_SPI1_Init+0x74>)
 800215e:	2208      	movs	r2, #8
 8002160:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002162:	4805      	ldr	r0, [pc, #20]	@ (8002178 <MX_SPI1_Init+0x74>)
 8002164:	f003 f95a 	bl	800541c <HAL_SPI_Init>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800216e:	f000 f917 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000204 	.word	0x20000204
 800217c:	40013000 	.word	0x40013000

08002180 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002184:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <MX_SPI2_Init+0x74>)
 8002186:	4a1c      	ldr	r2, [pc, #112]	@ (80021f8 <MX_SPI2_Init+0x78>)
 8002188:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800218a:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <MX_SPI2_Init+0x74>)
 800218c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002190:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002192:	4b18      	ldr	r3, [pc, #96]	@ (80021f4 <MX_SPI2_Init+0x74>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002198:	4b16      	ldr	r3, [pc, #88]	@ (80021f4 <MX_SPI2_Init+0x74>)
 800219a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800219e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021a0:	4b14      	ldr	r3, [pc, #80]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021a6:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80021ac:	4b11      	ldr	r3, [pc, #68]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021b2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80021b4:	4b0f      	ldr	r3, [pc, #60]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021b6:	2238      	movs	r2, #56	@ 0x38
 80021b8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021ba:	4b0e      	ldr	r3, [pc, #56]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021bc:	2200      	movs	r2, #0
 80021be:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80021c0:	4b0c      	ldr	r3, [pc, #48]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021c6:	4b0b      	ldr	r3, [pc, #44]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80021cc:	4b09      	ldr	r3, [pc, #36]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021ce:	2207      	movs	r2, #7
 80021d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80021d2:	4b08      	ldr	r3, [pc, #32]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80021d8:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021da:	2208      	movs	r2, #8
 80021dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021de:	4805      	ldr	r0, [pc, #20]	@ (80021f4 <MX_SPI2_Init+0x74>)
 80021e0:	f003 f91c 	bl	800541c <HAL_SPI_Init>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80021ea:	f000 f8d9 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000268 	.word	0x20000268
 80021f8:	40003800 	.word	0x40003800

080021fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08a      	sub	sp, #40	@ 0x28
 8002200:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002202:	f107 0314 	add.w	r3, r7, #20
 8002206:	2200      	movs	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
 800220a:	605a      	str	r2, [r3, #4]
 800220c:	609a      	str	r2, [r3, #8]
 800220e:	60da      	str	r2, [r3, #12]
 8002210:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002212:	4b5f      	ldr	r3, [pc, #380]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	4a5e      	ldr	r2, [pc, #376]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002218:	f043 0304 	orr.w	r3, r3, #4
 800221c:	6313      	str	r3, [r2, #48]	@ 0x30
 800221e:	4b5c      	ldr	r3, [pc, #368]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	613b      	str	r3, [r7, #16]
 8002228:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800222a:	4b59      	ldr	r3, [pc, #356]	@ (8002390 <MX_GPIO_Init+0x194>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222e:	4a58      	ldr	r2, [pc, #352]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002230:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002234:	6313      	str	r3, [r2, #48]	@ 0x30
 8002236:	4b56      	ldr	r3, [pc, #344]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002242:	4b53      	ldr	r3, [pc, #332]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	4a52      	ldr	r2, [pc, #328]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	6313      	str	r3, [r2, #48]	@ 0x30
 800224e:	4b50      	ldr	r3, [pc, #320]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800225a:	4b4d      	ldr	r3, [pc, #308]	@ (8002390 <MX_GPIO_Init+0x194>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225e:	4a4c      	ldr	r2, [pc, #304]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002260:	f043 0302 	orr.w	r3, r3, #2
 8002264:	6313      	str	r3, [r2, #48]	@ 0x30
 8002266:	4b4a      	ldr	r3, [pc, #296]	@ (8002390 <MX_GPIO_Init+0x194>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	607b      	str	r3, [r7, #4]
 8002270:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8002272:	2200      	movs	r2, #0
 8002274:	2158      	movs	r1, #88	@ 0x58
 8002276:	4847      	ldr	r0, [pc, #284]	@ (8002394 <MX_GPIO_Init+0x198>)
 8002278:	f000 fdc8 	bl	8002e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 800227c:	2201      	movs	r2, #1
 800227e:	2101      	movs	r1, #1
 8002280:	4845      	ldr	r0, [pc, #276]	@ (8002398 <MX_GPIO_Init+0x19c>)
 8002282:	f000 fdc3 	bl	8002e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|UWB_RST_Pin, GPIO_PIN_RESET);
 8002286:	2200      	movs	r2, #0
 8002288:	210a      	movs	r1, #10
 800228a:	4843      	ldr	r0, [pc, #268]	@ (8002398 <MX_GPIO_Init+0x19c>)
 800228c:	f000 fdbe 	bl	8002e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8002290:	2200      	movs	r2, #0
 8002292:	2101      	movs	r1, #1
 8002294:	4841      	ldr	r0, [pc, #260]	@ (800239c <MX_GPIO_Init+0x1a0>)
 8002296:	f000 fdb9 	bl	8002e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800229a:	2201      	movs	r2, #1
 800229c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022a0:	483c      	ldr	r0, [pc, #240]	@ (8002394 <MX_GPIO_Init+0x198>)
 80022a2:	f000 fdb3 	bl	8002e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LORA_RESET_Pin SD_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin|SD_CS_Pin|UWB_CS_Pin;
 80022a6:	f44f 7312 	mov.w	r3, #584	@ 0x248
 80022aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ac:	2301      	movs	r3, #1
 80022ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022b0:	2301      	movs	r3, #1
 80022b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b4:	2300      	movs	r3, #0
 80022b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b8:	f107 0314 	add.w	r3, r7, #20
 80022bc:	4619      	mov	r1, r3
 80022be:	4835      	ldr	r0, [pc, #212]	@ (8002394 <MX_GPIO_Init+0x198>)
 80022c0:	f000 fc08 	bl	8002ad4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin;
 80022c4:	2301      	movs	r3, #1
 80022c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c8:	2301      	movs	r3, #1
 80022ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022cc:	2301      	movs	r3, #1
 80022ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d0:	2300      	movs	r3, #0
 80022d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_CS_GPIO_Port, &GPIO_InitStruct);
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	4619      	mov	r1, r3
 80022da:	482f      	ldr	r0, [pc, #188]	@ (8002398 <MX_GPIO_Init+0x19c>)
 80022dc:	f000 fbfa 	bl	8002ad4 <HAL_GPIO_Init>

  /*Configure GPIO pins : UWB_PWR_EN_Pin UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|UWB_RST_Pin;
 80022e0:	230a      	movs	r3, #10
 80022e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e4:	2301      	movs	r3, #1
 80022e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ec:	2300      	movs	r3, #0
 80022ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f0:	f107 0314 	add.w	r3, r7, #20
 80022f4:	4619      	mov	r1, r3
 80022f6:	4828      	ldr	r0, [pc, #160]	@ (8002398 <MX_GPIO_Init+0x19c>)
 80022f8:	f000 fbec 	bl	8002ad4 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 80022fc:	2304      	movs	r3, #4
 80022fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002300:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002304:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 800230a:	f107 0314 	add.w	r3, r7, #20
 800230e:	4619      	mov	r1, r3
 8002310:	4821      	ldr	r0, [pc, #132]	@ (8002398 <MX_GPIO_Init+0x19c>)
 8002312:	f000 fbdf 	bl	8002ad4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8002316:	2310      	movs	r3, #16
 8002318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800231a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800231e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002320:	2302      	movs	r3, #2
 8002322:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002324:	f107 0314 	add.w	r3, r7, #20
 8002328:	4619      	mov	r1, r3
 800232a:	481b      	ldr	r0, [pc, #108]	@ (8002398 <MX_GPIO_Init+0x19c>)
 800232c:	f000 fbd2 	bl	8002ad4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8002330:	2310      	movs	r3, #16
 8002332:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002334:	2301      	movs	r3, #1
 8002336:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233c:	2300      	movs	r3, #0
 800233e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8002340:	f107 0314 	add.w	r3, r7, #20
 8002344:	4619      	mov	r1, r3
 8002346:	4813      	ldr	r0, [pc, #76]	@ (8002394 <MX_GPIO_Init+0x198>)
 8002348:	f000 fbc4 	bl	8002ad4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 800234c:	2301      	movs	r3, #1
 800234e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002350:	2301      	movs	r3, #1
 8002352:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002354:	2300      	movs	r3, #0
 8002356:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002358:	2300      	movs	r3, #0
 800235a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	4619      	mov	r1, r3
 8002362:	480e      	ldr	r0, [pc, #56]	@ (800239c <MX_GPIO_Init+0x1a0>)
 8002364:	f000 fbb6 	bl	8002ad4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002368:	2200      	movs	r2, #0
 800236a:	2100      	movs	r1, #0
 800236c:	2008      	movs	r0, #8
 800236e:	f000 fb7a 	bl	8002a66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002372:	2008      	movs	r0, #8
 8002374:	f000 fb93 	bl	8002a9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002378:	2200      	movs	r2, #0
 800237a:	2100      	movs	r1, #0
 800237c:	200a      	movs	r0, #10
 800237e:	f000 fb72 	bl	8002a66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002382:	200a      	movs	r0, #10
 8002384:	f000 fb8b 	bl	8002a9e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002388:	bf00      	nop
 800238a:	3728      	adds	r7, #40	@ 0x28
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40023800 	.word	0x40023800
 8002394:	40020800 	.word	0x40020800
 8002398:	40020000 	.word	0x40020000
 800239c:	40020400 	.word	0x40020400

080023a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023a4:	b672      	cpsid	i
}
 80023a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023a8:	bf00      	nop
 80023aa:	e7fd      	b.n	80023a8 <Error_Handler+0x8>

080023ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80023b2:	4b0f      	ldr	r3, [pc, #60]	@ (80023f0 <HAL_MspInit+0x44>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b6:	4a0e      	ldr	r2, [pc, #56]	@ (80023f0 <HAL_MspInit+0x44>)
 80023b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023be:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <HAL_MspInit+0x44>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023c6:	607b      	str	r3, [r7, #4]
 80023c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ca:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <HAL_MspInit+0x44>)
 80023cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ce:	4a08      	ldr	r2, [pc, #32]	@ (80023f0 <HAL_MspInit+0x44>)
 80023d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023d6:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <HAL_MspInit+0x44>)
 80023d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023de:	603b      	str	r3, [r7, #0]
 80023e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800

080023f4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08c      	sub	sp, #48	@ 0x30
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 031c 	add.w	r3, r7, #28
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a3c      	ldr	r2, [pc, #240]	@ (8002504 <HAL_SPI_MspInit+0x110>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d128      	bne.n	8002468 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002416:	4b3c      	ldr	r3, [pc, #240]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241a:	4a3b      	ldr	r2, [pc, #236]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 800241c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002420:	6453      	str	r3, [r2, #68]	@ 0x44
 8002422:	4b39      	ldr	r3, [pc, #228]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002426:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800242a:	61bb      	str	r3, [r7, #24]
 800242c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242e:	4b36      	ldr	r3, [pc, #216]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002432:	4a35      	ldr	r2, [pc, #212]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	6313      	str	r3, [r2, #48]	@ 0x30
 800243a:	4b33      	ldr	r3, [pc, #204]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	617b      	str	r3, [r7, #20]
 8002444:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002446:	23e0      	movs	r3, #224	@ 0xe0
 8002448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244a:	2302      	movs	r3, #2
 800244c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244e:	2300      	movs	r3, #0
 8002450:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002452:	2303      	movs	r3, #3
 8002454:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002456:	2305      	movs	r3, #5
 8002458:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245a:	f107 031c 	add.w	r3, r7, #28
 800245e:	4619      	mov	r1, r3
 8002460:	482a      	ldr	r0, [pc, #168]	@ (800250c <HAL_SPI_MspInit+0x118>)
 8002462:	f000 fb37 	bl	8002ad4 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002466:	e049      	b.n	80024fc <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a28      	ldr	r2, [pc, #160]	@ (8002510 <HAL_SPI_MspInit+0x11c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d144      	bne.n	80024fc <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002472:	4b25      	ldr	r3, [pc, #148]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	4a24      	ldr	r2, [pc, #144]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 8002478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800247c:	6413      	str	r3, [r2, #64]	@ 0x40
 800247e:	4b22      	ldr	r3, [pc, #136]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800248a:	4b1f      	ldr	r3, [pc, #124]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	4a1e      	ldr	r2, [pc, #120]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 8002490:	f043 0304 	orr.w	r3, r3, #4
 8002494:	6313      	str	r3, [r2, #48]	@ 0x30
 8002496:	4b1c      	ldr	r3, [pc, #112]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a2:	4b19      	ldr	r3, [pc, #100]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	4a18      	ldr	r2, [pc, #96]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 80024a8:	f043 0302 	orr.w	r3, r3, #2
 80024ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ae:	4b16      	ldr	r3, [pc, #88]	@ (8002508 <HAL_SPI_MspInit+0x114>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	60bb      	str	r3, [r7, #8]
 80024b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80024ba:	2306      	movs	r3, #6
 80024bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024be:	2302      	movs	r3, #2
 80024c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c6:	2303      	movs	r3, #3
 80024c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024ca:	2305      	movs	r3, #5
 80024cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ce:	f107 031c 	add.w	r3, r7, #28
 80024d2:	4619      	mov	r1, r3
 80024d4:	480f      	ldr	r0, [pc, #60]	@ (8002514 <HAL_SPI_MspInit+0x120>)
 80024d6:	f000 fafd 	bl	8002ad4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e0:	2302      	movs	r3, #2
 80024e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e8:	2303      	movs	r3, #3
 80024ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024ec:	2305      	movs	r3, #5
 80024ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024f0:	f107 031c 	add.w	r3, r7, #28
 80024f4:	4619      	mov	r1, r3
 80024f6:	4808      	ldr	r0, [pc, #32]	@ (8002518 <HAL_SPI_MspInit+0x124>)
 80024f8:	f000 faec 	bl	8002ad4 <HAL_GPIO_Init>
}
 80024fc:	bf00      	nop
 80024fe:	3730      	adds	r7, #48	@ 0x30
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40013000 	.word	0x40013000
 8002508:	40023800 	.word	0x40023800
 800250c:	40020000 	.word	0x40020000
 8002510:	40003800 	.word	0x40003800
 8002514:	40020800 	.word	0x40020800
 8002518:	40020400 	.word	0x40020400

0800251c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002520:	bf00      	nop
 8002522:	e7fd      	b.n	8002520 <NMI_Handler+0x4>

08002524 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002528:	bf00      	nop
 800252a:	e7fd      	b.n	8002528 <HardFault_Handler+0x4>

0800252c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002530:	bf00      	nop
 8002532:	e7fd      	b.n	8002530 <MemManage_Handler+0x4>

08002534 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002538:	bf00      	nop
 800253a:	e7fd      	b.n	8002538 <BusFault_Handler+0x4>

0800253c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002540:	bf00      	nop
 8002542:	e7fd      	b.n	8002540 <UsageFault_Handler+0x4>

08002544 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002548:	bf00      	nop
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002552:	b480      	push	{r7}
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002572:	f000 f959 	bl	8002828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}

0800257a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 800257e:	2004      	movs	r0, #4
 8002580:	f000 fc5e 	bl	8002e40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002584:	bf00      	nop
 8002586:	bd80      	pop	{r7, pc}

08002588 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 800258c:	2010      	movs	r0, #16
 800258e:	f000 fc57 	bl	8002e40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800259c:	4802      	ldr	r0, [pc, #8]	@ (80025a8 <OTG_FS_IRQHandler+0x10>)
 800259e:	f000 fd9f 	bl	80030e0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	200017c8 	.word	0x200017c8

080025ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  return 1;
 80025b0:	2301      	movs	r3, #1
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <_kill>:

int _kill(int pid, int sig)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025c6:	f008 fae9 	bl	800ab9c <__errno>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2216      	movs	r2, #22
 80025ce:	601a      	str	r2, [r3, #0]
  return -1;
 80025d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <_exit>:

void _exit (int status)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7ff ffe7 	bl	80025bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80025ee:	bf00      	nop
 80025f0:	e7fd      	b.n	80025ee <_exit+0x12>

080025f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025fe:	2300      	movs	r3, #0
 8002600:	617b      	str	r3, [r7, #20]
 8002602:	e00a      	b.n	800261a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002604:	f3af 8000 	nop.w
 8002608:	4601      	mov	r1, r0
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	1c5a      	adds	r2, r3, #1
 800260e:	60ba      	str	r2, [r7, #8]
 8002610:	b2ca      	uxtb	r2, r1
 8002612:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	3301      	adds	r3, #1
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	429a      	cmp	r2, r3
 8002620:	dbf0      	blt.n	8002604 <_read+0x12>
  }

  return len;
 8002622:	687b      	ldr	r3, [r7, #4]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002638:	2300      	movs	r3, #0
 800263a:	617b      	str	r3, [r7, #20]
 800263c:	e009      	b.n	8002652 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	1c5a      	adds	r2, r3, #1
 8002642:	60ba      	str	r2, [r7, #8]
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	f007 fbc3 	bl	8009dd2 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	3301      	adds	r3, #1
 8002650:	617b      	str	r3, [r7, #20]
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	429a      	cmp	r2, r3
 8002658:	dbf1      	blt.n	800263e <_write+0x12>
  }
  return len;
 800265a:	687b      	ldr	r3, [r7, #4]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <_close>:

int _close(int file)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800266c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002670:	4618      	mov	r0, r3
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800268c:	605a      	str	r2, [r3, #4]
  return 0;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <_isatty>:

int _isatty(int file)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026a4:	2301      	movs	r3, #1
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr

080026b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b085      	sub	sp, #20
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	60f8      	str	r0, [r7, #12]
 80026ba:	60b9      	str	r1, [r7, #8]
 80026bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026d4:	4a14      	ldr	r2, [pc, #80]	@ (8002728 <_sbrk+0x5c>)
 80026d6:	4b15      	ldr	r3, [pc, #84]	@ (800272c <_sbrk+0x60>)
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026e0:	4b13      	ldr	r3, [pc, #76]	@ (8002730 <_sbrk+0x64>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d102      	bne.n	80026ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026e8:	4b11      	ldr	r3, [pc, #68]	@ (8002730 <_sbrk+0x64>)
 80026ea:	4a12      	ldr	r2, [pc, #72]	@ (8002734 <_sbrk+0x68>)
 80026ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ee:	4b10      	ldr	r3, [pc, #64]	@ (8002730 <_sbrk+0x64>)
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4413      	add	r3, r2
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d207      	bcs.n	800270c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026fc:	f008 fa4e 	bl	800ab9c <__errno>
 8002700:	4603      	mov	r3, r0
 8002702:	220c      	movs	r2, #12
 8002704:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002706:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800270a:	e009      	b.n	8002720 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800270c:	4b08      	ldr	r3, [pc, #32]	@ (8002730 <_sbrk+0x64>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002712:	4b07      	ldr	r3, [pc, #28]	@ (8002730 <_sbrk+0x64>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4413      	add	r3, r2
 800271a:	4a05      	ldr	r2, [pc, #20]	@ (8002730 <_sbrk+0x64>)
 800271c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800271e:	68fb      	ldr	r3, [r7, #12]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	20040000 	.word	0x20040000
 800272c:	00000400 	.word	0x00000400
 8002730:	200002cc 	.word	0x200002cc
 8002734:	20001df8 	.word	0x20001df8

08002738 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800273c:	4b06      	ldr	r3, [pc, #24]	@ (8002758 <SystemInit+0x20>)
 800273e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002742:	4a05      	ldr	r2, [pc, #20]	@ (8002758 <SystemInit+0x20>)
 8002744:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002748:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800274c:	bf00      	nop
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800275c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002794 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002760:	f7ff ffea 	bl	8002738 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002764:	480c      	ldr	r0, [pc, #48]	@ (8002798 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002766:	490d      	ldr	r1, [pc, #52]	@ (800279c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002768:	4a0d      	ldr	r2, [pc, #52]	@ (80027a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800276a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800276c:	e002      	b.n	8002774 <LoopCopyDataInit>

0800276e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800276e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002772:	3304      	adds	r3, #4

08002774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002778:	d3f9      	bcc.n	800276e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800277a:	4a0a      	ldr	r2, [pc, #40]	@ (80027a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800277c:	4c0a      	ldr	r4, [pc, #40]	@ (80027a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800277e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002780:	e001      	b.n	8002786 <LoopFillZerobss>

08002782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002784:	3204      	adds	r2, #4

08002786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002788:	d3fb      	bcc.n	8002782 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800278a:	f008 fa0d 	bl	800aba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800278e:	f7ff fb11 	bl	8001db4 <main>
  bx  lr    
 8002792:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002794:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002798:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800279c:	200001a0 	.word	0x200001a0
  ldr r2, =_sidata
 80027a0:	0800baf0 	.word	0x0800baf0
  ldr r2, =_sbss
 80027a4:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 80027a8:	20001df4 	.word	0x20001df4

080027ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027ac:	e7fe      	b.n	80027ac <ADC_IRQHandler>

080027ae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027b2:	2003      	movs	r0, #3
 80027b4:	f000 f94c 	bl	8002a50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027b8:	200f      	movs	r0, #15
 80027ba:	f000 f805 	bl	80027c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027be:	f7ff fdf5 	bl	80023ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027d0:	4b12      	ldr	r3, [pc, #72]	@ (800281c <HAL_InitTick+0x54>)
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	4b12      	ldr	r3, [pc, #72]	@ (8002820 <HAL_InitTick+0x58>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	4619      	mov	r1, r3
 80027da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027de:	fbb3 f3f1 	udiv	r3, r3, r1
 80027e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e6:	4618      	mov	r0, r3
 80027e8:	f000 f967 	bl	8002aba <HAL_SYSTICK_Config>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e00e      	b.n	8002814 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2b0f      	cmp	r3, #15
 80027fa:	d80a      	bhi.n	8002812 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027fc:	2200      	movs	r2, #0
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002804:	f000 f92f 	bl	8002a66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002808:	4a06      	ldr	r2, [pc, #24]	@ (8002824 <HAL_InitTick+0x5c>)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	e000      	b.n	8002814 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
}
 8002814:	4618      	mov	r0, r3
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000024 	.word	0x20000024
 8002820:	2000002c 	.word	0x2000002c
 8002824:	20000028 	.word	0x20000028

08002828 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800282c:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <HAL_IncTick+0x20>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	461a      	mov	r2, r3
 8002832:	4b06      	ldr	r3, [pc, #24]	@ (800284c <HAL_IncTick+0x24>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4413      	add	r3, r2
 8002838:	4a04      	ldr	r2, [pc, #16]	@ (800284c <HAL_IncTick+0x24>)
 800283a:	6013      	str	r3, [r2, #0]
}
 800283c:	bf00      	nop
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	2000002c 	.word	0x2000002c
 800284c:	200002d0 	.word	0x200002d0

08002850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  return uwTick;
 8002854:	4b03      	ldr	r3, [pc, #12]	@ (8002864 <HAL_GetTick+0x14>)
 8002856:	681b      	ldr	r3, [r3, #0]
}
 8002858:	4618      	mov	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	200002d0 	.word	0x200002d0

08002868 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002870:	f7ff ffee 	bl	8002850 <HAL_GetTick>
 8002874:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002880:	d005      	beq.n	800288e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002882:	4b0a      	ldr	r3, [pc, #40]	@ (80028ac <HAL_Delay+0x44>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	461a      	mov	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	4413      	add	r3, r2
 800288c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800288e:	bf00      	nop
 8002890:	f7ff ffde 	bl	8002850 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	429a      	cmp	r2, r3
 800289e:	d8f7      	bhi.n	8002890 <HAL_Delay+0x28>
  {
  }
}
 80028a0:	bf00      	nop
 80028a2:	bf00      	nop
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	2000002c 	.word	0x2000002c

080028b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028c0:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <__NVIC_SetPriorityGrouping+0x40>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028c6:	68ba      	ldr	r2, [r7, #8]
 80028c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028cc:	4013      	ands	r3, r2
 80028ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80028d8:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <__NVIC_SetPriorityGrouping+0x44>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028de:	4a04      	ldr	r2, [pc, #16]	@ (80028f0 <__NVIC_SetPriorityGrouping+0x40>)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	60d3      	str	r3, [r2, #12]
}
 80028e4:	bf00      	nop
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	e000ed00 	.word	0xe000ed00
 80028f4:	05fa0000 	.word	0x05fa0000

080028f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028fc:	4b04      	ldr	r3, [pc, #16]	@ (8002910 <__NVIC_GetPriorityGrouping+0x18>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	0a1b      	lsrs	r3, r3, #8
 8002902:	f003 0307 	and.w	r3, r3, #7
}
 8002906:	4618      	mov	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800291e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002922:	2b00      	cmp	r3, #0
 8002924:	db0b      	blt.n	800293e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	f003 021f 	and.w	r2, r3, #31
 800292c:	4907      	ldr	r1, [pc, #28]	@ (800294c <__NVIC_EnableIRQ+0x38>)
 800292e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	2001      	movs	r0, #1
 8002936:	fa00 f202 	lsl.w	r2, r0, r2
 800293a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	e000e100 	.word	0xe000e100

08002950 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	6039      	str	r1, [r7, #0]
 800295a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002960:	2b00      	cmp	r3, #0
 8002962:	db0a      	blt.n	800297a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	b2da      	uxtb	r2, r3
 8002968:	490c      	ldr	r1, [pc, #48]	@ (800299c <__NVIC_SetPriority+0x4c>)
 800296a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296e:	0112      	lsls	r2, r2, #4
 8002970:	b2d2      	uxtb	r2, r2
 8002972:	440b      	add	r3, r1
 8002974:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002978:	e00a      	b.n	8002990 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	b2da      	uxtb	r2, r3
 800297e:	4908      	ldr	r1, [pc, #32]	@ (80029a0 <__NVIC_SetPriority+0x50>)
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	3b04      	subs	r3, #4
 8002988:	0112      	lsls	r2, r2, #4
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	440b      	add	r3, r1
 800298e:	761a      	strb	r2, [r3, #24]
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	e000e100 	.word	0xe000e100
 80029a0:	e000ed00 	.word	0xe000ed00

080029a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b089      	sub	sp, #36	@ 0x24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	f1c3 0307 	rsb	r3, r3, #7
 80029be:	2b04      	cmp	r3, #4
 80029c0:	bf28      	it	cs
 80029c2:	2304      	movcs	r3, #4
 80029c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	3304      	adds	r3, #4
 80029ca:	2b06      	cmp	r3, #6
 80029cc:	d902      	bls.n	80029d4 <NVIC_EncodePriority+0x30>
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	3b03      	subs	r3, #3
 80029d2:	e000      	b.n	80029d6 <NVIC_EncodePriority+0x32>
 80029d4:	2300      	movs	r3, #0
 80029d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43da      	mvns	r2, r3
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	401a      	ands	r2, r3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	fa01 f303 	lsl.w	r3, r1, r3
 80029f6:	43d9      	mvns	r1, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029fc:	4313      	orrs	r3, r2
         );
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3724      	adds	r7, #36	@ 0x24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a1c:	d301      	bcc.n	8002a22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e00f      	b.n	8002a42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a22:	4a0a      	ldr	r2, [pc, #40]	@ (8002a4c <SysTick_Config+0x40>)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	3b01      	subs	r3, #1
 8002a28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a2a:	210f      	movs	r1, #15
 8002a2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a30:	f7ff ff8e 	bl	8002950 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a34:	4b05      	ldr	r3, [pc, #20]	@ (8002a4c <SysTick_Config+0x40>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a3a:	4b04      	ldr	r3, [pc, #16]	@ (8002a4c <SysTick_Config+0x40>)
 8002a3c:	2207      	movs	r2, #7
 8002a3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	e000e010 	.word	0xe000e010

08002a50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f7ff ff29 	bl	80028b0 <__NVIC_SetPriorityGrouping>
}
 8002a5e:	bf00      	nop
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b086      	sub	sp, #24
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	607a      	str	r2, [r7, #4]
 8002a72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a78:	f7ff ff3e 	bl	80028f8 <__NVIC_GetPriorityGrouping>
 8002a7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	68b9      	ldr	r1, [r7, #8]
 8002a82:	6978      	ldr	r0, [r7, #20]
 8002a84:	f7ff ff8e 	bl	80029a4 <NVIC_EncodePriority>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a8e:	4611      	mov	r1, r2
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff ff5d 	bl	8002950 <__NVIC_SetPriority>
}
 8002a96:	bf00      	nop
 8002a98:	3718      	adds	r7, #24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b082      	sub	sp, #8
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff ff31 	bl	8002914 <__NVIC_EnableIRQ>
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7ff ffa2 	bl	8002a0c <SysTick_Config>
 8002ac8:	4603      	mov	r3, r0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
	...

08002ad4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b089      	sub	sp, #36	@ 0x24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002aea:	2300      	movs	r3, #0
 8002aec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002aee:	2300      	movs	r3, #0
 8002af0:	61fb      	str	r3, [r7, #28]
 8002af2:	e169      	b.n	8002dc8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002af4:	2201      	movs	r2, #1
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	4013      	ands	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	f040 8158 	bne.w	8002dc2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f003 0303 	and.w	r3, r3, #3
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d005      	beq.n	8002b2a <HAL_GPIO_Init+0x56>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f003 0303 	and.w	r3, r3, #3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d130      	bne.n	8002b8c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	2203      	movs	r2, #3
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	43db      	mvns	r3, r3
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b60:	2201      	movs	r2, #1
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	091b      	lsrs	r3, r3, #4
 8002b76:	f003 0201 	and.w	r2, r3, #1
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 0303 	and.w	r3, r3, #3
 8002b94:	2b03      	cmp	r3, #3
 8002b96:	d017      	beq.n	8002bc8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	2203      	movs	r2, #3
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	43db      	mvns	r3, r3
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	4013      	ands	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f003 0303 	and.w	r3, r3, #3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d123      	bne.n	8002c1c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	08da      	lsrs	r2, r3, #3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3208      	adds	r2, #8
 8002bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002be0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	f003 0307 	and.w	r3, r3, #7
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	220f      	movs	r2, #15
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	691a      	ldr	r2, [r3, #16]
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	08da      	lsrs	r2, r3, #3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	3208      	adds	r2, #8
 8002c16:	69b9      	ldr	r1, [r7, #24]
 8002c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	2203      	movs	r2, #3
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	43db      	mvns	r3, r3
 8002c2e:	69ba      	ldr	r2, [r7, #24]
 8002c30:	4013      	ands	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f003 0203 	and.w	r2, r3, #3
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	f000 80b2 	beq.w	8002dc2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c5e:	4b60      	ldr	r3, [pc, #384]	@ (8002de0 <HAL_GPIO_Init+0x30c>)
 8002c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c62:	4a5f      	ldr	r2, [pc, #380]	@ (8002de0 <HAL_GPIO_Init+0x30c>)
 8002c64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c68:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c6a:	4b5d      	ldr	r3, [pc, #372]	@ (8002de0 <HAL_GPIO_Init+0x30c>)
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002c76:	4a5b      	ldr	r2, [pc, #364]	@ (8002de4 <HAL_GPIO_Init+0x310>)
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	089b      	lsrs	r3, r3, #2
 8002c7c:	3302      	adds	r3, #2
 8002c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	220f      	movs	r2, #15
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	43db      	mvns	r3, r3
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	4013      	ands	r3, r2
 8002c98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a52      	ldr	r2, [pc, #328]	@ (8002de8 <HAL_GPIO_Init+0x314>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d02b      	beq.n	8002cfa <HAL_GPIO_Init+0x226>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a51      	ldr	r2, [pc, #324]	@ (8002dec <HAL_GPIO_Init+0x318>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d025      	beq.n	8002cf6 <HAL_GPIO_Init+0x222>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a50      	ldr	r2, [pc, #320]	@ (8002df0 <HAL_GPIO_Init+0x31c>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d01f      	beq.n	8002cf2 <HAL_GPIO_Init+0x21e>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a4f      	ldr	r2, [pc, #316]	@ (8002df4 <HAL_GPIO_Init+0x320>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d019      	beq.n	8002cee <HAL_GPIO_Init+0x21a>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a4e      	ldr	r2, [pc, #312]	@ (8002df8 <HAL_GPIO_Init+0x324>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d013      	beq.n	8002cea <HAL_GPIO_Init+0x216>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a4d      	ldr	r2, [pc, #308]	@ (8002dfc <HAL_GPIO_Init+0x328>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d00d      	beq.n	8002ce6 <HAL_GPIO_Init+0x212>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a4c      	ldr	r2, [pc, #304]	@ (8002e00 <HAL_GPIO_Init+0x32c>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d007      	beq.n	8002ce2 <HAL_GPIO_Init+0x20e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a4b      	ldr	r2, [pc, #300]	@ (8002e04 <HAL_GPIO_Init+0x330>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d101      	bne.n	8002cde <HAL_GPIO_Init+0x20a>
 8002cda:	2307      	movs	r3, #7
 8002cdc:	e00e      	b.n	8002cfc <HAL_GPIO_Init+0x228>
 8002cde:	2308      	movs	r3, #8
 8002ce0:	e00c      	b.n	8002cfc <HAL_GPIO_Init+0x228>
 8002ce2:	2306      	movs	r3, #6
 8002ce4:	e00a      	b.n	8002cfc <HAL_GPIO_Init+0x228>
 8002ce6:	2305      	movs	r3, #5
 8002ce8:	e008      	b.n	8002cfc <HAL_GPIO_Init+0x228>
 8002cea:	2304      	movs	r3, #4
 8002cec:	e006      	b.n	8002cfc <HAL_GPIO_Init+0x228>
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e004      	b.n	8002cfc <HAL_GPIO_Init+0x228>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e002      	b.n	8002cfc <HAL_GPIO_Init+0x228>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <HAL_GPIO_Init+0x228>
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	69fa      	ldr	r2, [r7, #28]
 8002cfe:	f002 0203 	and.w	r2, r2, #3
 8002d02:	0092      	lsls	r2, r2, #2
 8002d04:	4093      	lsls	r3, r2
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002d0c:	4935      	ldr	r1, [pc, #212]	@ (8002de4 <HAL_GPIO_Init+0x310>)
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	089b      	lsrs	r3, r3, #2
 8002d12:	3302      	adds	r3, #2
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d1a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e08 <HAL_GPIO_Init+0x334>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	43db      	mvns	r3, r3
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	4013      	ands	r3, r2
 8002d28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d3e:	4a32      	ldr	r2, [pc, #200]	@ (8002e08 <HAL_GPIO_Init+0x334>)
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d44:	4b30      	ldr	r3, [pc, #192]	@ (8002e08 <HAL_GPIO_Init+0x334>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	4013      	ands	r3, r2
 8002d52:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d003      	beq.n	8002d68 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d68:	4a27      	ldr	r2, [pc, #156]	@ (8002e08 <HAL_GPIO_Init+0x334>)
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d6e:	4b26      	ldr	r3, [pc, #152]	@ (8002e08 <HAL_GPIO_Init+0x334>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	43db      	mvns	r3, r3
 8002d78:	69ba      	ldr	r2, [r7, #24]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d003      	beq.n	8002d92 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d92:	4a1d      	ldr	r2, [pc, #116]	@ (8002e08 <HAL_GPIO_Init+0x334>)
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d98:	4b1b      	ldr	r3, [pc, #108]	@ (8002e08 <HAL_GPIO_Init+0x334>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4013      	ands	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d003      	beq.n	8002dbc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002dbc:	4a12      	ldr	r2, [pc, #72]	@ (8002e08 <HAL_GPIO_Init+0x334>)
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	61fb      	str	r3, [r7, #28]
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	2b0f      	cmp	r3, #15
 8002dcc:	f67f ae92 	bls.w	8002af4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002dd0:	bf00      	nop
 8002dd2:	bf00      	nop
 8002dd4:	3724      	adds	r7, #36	@ 0x24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40013800 	.word	0x40013800
 8002de8:	40020000 	.word	0x40020000
 8002dec:	40020400 	.word	0x40020400
 8002df0:	40020800 	.word	0x40020800
 8002df4:	40020c00 	.word	0x40020c00
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	40021400 	.word	0x40021400
 8002e00:	40021800 	.word	0x40021800
 8002e04:	40021c00 	.word	0x40021c00
 8002e08:	40013c00 	.word	0x40013c00

08002e0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	460b      	mov	r3, r1
 8002e16:	807b      	strh	r3, [r7, #2]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e1c:	787b      	ldrb	r3, [r7, #1]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e22:	887a      	ldrh	r2, [r7, #2]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002e28:	e003      	b.n	8002e32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002e2a:	887b      	ldrh	r3, [r7, #2]
 8002e2c:	041a      	lsls	r2, r3, #16
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	619a      	str	r2, [r3, #24]
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
	...

08002e40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002e4a:	4b08      	ldr	r3, [pc, #32]	@ (8002e6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e4c:	695a      	ldr	r2, [r3, #20]
 8002e4e:	88fb      	ldrh	r3, [r7, #6]
 8002e50:	4013      	ands	r3, r2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d006      	beq.n	8002e64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e56:	4a05      	ldr	r2, [pc, #20]	@ (8002e6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e58:	88fb      	ldrh	r3, [r7, #6]
 8002e5a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e5c:	88fb      	ldrh	r3, [r7, #6]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7fd fda0 	bl	80009a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e64:	bf00      	nop
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40013c00 	.word	0x40013c00

08002e70 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af02      	add	r7, sp, #8
 8002e76:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e108      	b.n	8003094 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d106      	bne.n	8002ea2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f007 f8d3 	bl	800a048 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2203      	movs	r2, #3
 8002ea6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002eb0:	d102      	bne.n	8002eb8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f003 fb68 	bl	8006592 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6818      	ldr	r0, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	7c1a      	ldrb	r2, [r3, #16]
 8002eca:	f88d 2000 	strb.w	r2, [sp]
 8002ece:	3304      	adds	r3, #4
 8002ed0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ed2:	f003 fa1f 	bl	8006314 <USB_CoreInit>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d005      	beq.n	8002ee8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e0d5      	b.n	8003094 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2100      	movs	r1, #0
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f003 fb60 	bl	80065b4 <USB_SetCurrentMode>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d005      	beq.n	8002f06 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2202      	movs	r2, #2
 8002efe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e0c6      	b.n	8003094 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f06:	2300      	movs	r3, #0
 8002f08:	73fb      	strb	r3, [r7, #15]
 8002f0a:	e04a      	b.n	8002fa2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002f0c:	7bfa      	ldrb	r2, [r7, #15]
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	4613      	mov	r3, r2
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	4413      	add	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	3315      	adds	r3, #21
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002f20:	7bfa      	ldrb	r2, [r7, #15]
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	00db      	lsls	r3, r3, #3
 8002f28:	4413      	add	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	3314      	adds	r3, #20
 8002f30:	7bfa      	ldrb	r2, [r7, #15]
 8002f32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002f34:	7bfa      	ldrb	r2, [r7, #15]
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	b298      	uxth	r0, r3
 8002f3a:	6879      	ldr	r1, [r7, #4]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	4413      	add	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	332e      	adds	r3, #46	@ 0x2e
 8002f48:	4602      	mov	r2, r0
 8002f4a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002f4c:	7bfa      	ldrb	r2, [r7, #15]
 8002f4e:	6879      	ldr	r1, [r7, #4]
 8002f50:	4613      	mov	r3, r2
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	4413      	add	r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	440b      	add	r3, r1
 8002f5a:	3318      	adds	r3, #24
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002f60:	7bfa      	ldrb	r2, [r7, #15]
 8002f62:	6879      	ldr	r1, [r7, #4]
 8002f64:	4613      	mov	r3, r2
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	4413      	add	r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	331c      	adds	r3, #28
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002f74:	7bfa      	ldrb	r2, [r7, #15]
 8002f76:	6879      	ldr	r1, [r7, #4]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	4413      	add	r3, r2
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	440b      	add	r3, r1
 8002f82:	3320      	adds	r3, #32
 8002f84:	2200      	movs	r2, #0
 8002f86:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f88:	7bfa      	ldrb	r2, [r7, #15]
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	4413      	add	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	440b      	add	r3, r1
 8002f96:	3324      	adds	r3, #36	@ 0x24
 8002f98:	2200      	movs	r2, #0
 8002f9a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	791b      	ldrb	r3, [r3, #4]
 8002fa6:	7bfa      	ldrb	r2, [r7, #15]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d3af      	bcc.n	8002f0c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fac:	2300      	movs	r3, #0
 8002fae:	73fb      	strb	r3, [r7, #15]
 8002fb0:	e044      	b.n	800303c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002fb2:	7bfa      	ldrb	r2, [r7, #15]
 8002fb4:	6879      	ldr	r1, [r7, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	4413      	add	r3, r2
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	440b      	add	r3, r1
 8002fc0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002fc8:	7bfa      	ldrb	r2, [r7, #15]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	4413      	add	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002fda:	7bfa      	ldrb	r2, [r7, #15]
 8002fdc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002fde:	7bfa      	ldrb	r2, [r7, #15]
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	4413      	add	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	440b      	add	r3, r1
 8002fec:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002ff4:	7bfa      	ldrb	r2, [r7, #15]
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	4413      	add	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800300a:	7bfa      	ldrb	r2, [r7, #15]
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	4413      	add	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	440b      	add	r3, r1
 8003018:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003020:	7bfa      	ldrb	r2, [r7, #15]
 8003022:	6879      	ldr	r1, [r7, #4]
 8003024:	4613      	mov	r3, r2
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	4413      	add	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	440b      	add	r3, r1
 800302e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003036:	7bfb      	ldrb	r3, [r7, #15]
 8003038:	3301      	adds	r3, #1
 800303a:	73fb      	strb	r3, [r7, #15]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	791b      	ldrb	r3, [r3, #4]
 8003040:	7bfa      	ldrb	r2, [r7, #15]
 8003042:	429a      	cmp	r2, r3
 8003044:	d3b5      	bcc.n	8002fb2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6818      	ldr	r0, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	7c1a      	ldrb	r2, [r3, #16]
 800304e:	f88d 2000 	strb.w	r2, [sp]
 8003052:	3304      	adds	r3, #4
 8003054:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003056:	f003 faf9 	bl	800664c <USB_DevInit>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e013      	b.n	8003094 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	7b1b      	ldrb	r3, [r3, #12]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d102      	bne.n	8003088 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f001 f95c 	bl	8004340 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4618      	mov	r0, r3
 800308e:	f004 fb4e 	bl	800772e <USB_DevDisconnect>

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d101      	bne.n	80030b2 <HAL_PCD_Start+0x16>
 80030ae:	2302      	movs	r3, #2
 80030b0:	e012      	b.n	80030d8 <HAL_PCD_Start+0x3c>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f003 fa56 	bl	8006570 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f004 fb0f 	bl	80076ec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80030e0:	b590      	push	{r4, r7, lr}
 80030e2:	b08d      	sub	sp, #52	@ 0x34
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f004 fbcd 	bl	8007896 <USB_GetMode>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	f040 84b9 	bne.w	8003a76 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f004 fb31 	bl	8007770 <USB_ReadInterrupts>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 84af 	beq.w	8003a74 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	0a1b      	lsrs	r3, r3, #8
 8003120:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f004 fb1e 	bl	8007770 <USB_ReadInterrupts>
 8003134:	4603      	mov	r3, r0
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b02      	cmp	r3, #2
 800313c:	d107      	bne.n	800314e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695a      	ldr	r2, [r3, #20]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f002 0202 	and.w	r2, r2, #2
 800314c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f004 fb0c 	bl	8007770 <USB_ReadInterrupts>
 8003158:	4603      	mov	r3, r0
 800315a:	f003 0310 	and.w	r3, r3, #16
 800315e:	2b10      	cmp	r3, #16
 8003160:	d161      	bne.n	8003226 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	699a      	ldr	r2, [r3, #24]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f022 0210 	bic.w	r2, r2, #16
 8003170:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003172:	6a3b      	ldr	r3, [r7, #32]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	f003 020f 	and.w	r2, r3, #15
 800317e:	4613      	mov	r3, r2
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	4413      	add	r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	4413      	add	r3, r2
 800318e:	3304      	adds	r3, #4
 8003190:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003198:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800319c:	d124      	bne.n	80031e8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80031a4:	4013      	ands	r3, r2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d035      	beq.n	8003216 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	091b      	lsrs	r3, r3, #4
 80031b2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80031b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	461a      	mov	r2, r3
 80031bc:	6a38      	ldr	r0, [r7, #32]
 80031be:	f004 f943 	bl	8007448 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	091b      	lsrs	r3, r3, #4
 80031ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031ce:	441a      	add	r2, r3
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	695a      	ldr	r2, [r3, #20]
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	091b      	lsrs	r3, r3, #4
 80031dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031e0:	441a      	add	r2, r3
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	615a      	str	r2, [r3, #20]
 80031e6:	e016      	b.n	8003216 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80031ee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80031f2:	d110      	bne.n	8003216 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80031fa:	2208      	movs	r2, #8
 80031fc:	4619      	mov	r1, r3
 80031fe:	6a38      	ldr	r0, [r7, #32]
 8003200:	f004 f922 	bl	8007448 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	695a      	ldr	r2, [r3, #20]
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	091b      	lsrs	r3, r3, #4
 800320c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003210:	441a      	add	r2, r3
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	699a      	ldr	r2, [r3, #24]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f042 0210 	orr.w	r2, r2, #16
 8003224:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4618      	mov	r0, r3
 800322c:	f004 faa0 	bl	8007770 <USB_ReadInterrupts>
 8003230:	4603      	mov	r3, r0
 8003232:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003236:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800323a:	f040 80a7 	bne.w	800338c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800323e:	2300      	movs	r3, #0
 8003240:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4618      	mov	r0, r3
 8003248:	f004 faa5 	bl	8007796 <USB_ReadDevAllOutEpInterrupt>
 800324c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800324e:	e099      	b.n	8003384 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 808e 	beq.w	8003378 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	4611      	mov	r1, r2
 8003266:	4618      	mov	r0, r3
 8003268:	f004 fac9 	bl	80077fe <USB_ReadDevOutEPInterrupt>
 800326c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00c      	beq.n	8003292 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327a:	015a      	lsls	r2, r3, #5
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	4413      	add	r3, r2
 8003280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003284:	461a      	mov	r2, r3
 8003286:	2301      	movs	r3, #1
 8003288:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800328a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f000 fed1 	bl	8004034 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	f003 0308 	and.w	r3, r3, #8
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00c      	beq.n	80032b6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800329c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329e:	015a      	lsls	r2, r3, #5
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	4413      	add	r3, r2
 80032a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032a8:	461a      	mov	r2, r3
 80032aa:	2308      	movs	r3, #8
 80032ac:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80032ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 ffa7 	bl	8004204 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	f003 0310 	and.w	r3, r3, #16
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d008      	beq.n	80032d2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80032c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c2:	015a      	lsls	r2, r3, #5
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	4413      	add	r3, r2
 80032c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032cc:	461a      	mov	r2, r3
 80032ce:	2310      	movs	r3, #16
 80032d0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d030      	beq.n	800333e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80032dc:	6a3b      	ldr	r3, [r7, #32]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032e4:	2b80      	cmp	r3, #128	@ 0x80
 80032e6:	d109      	bne.n	80032fc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	69fa      	ldr	r2, [r7, #28]
 80032f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80032f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032fa:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80032fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032fe:	4613      	mov	r3, r2
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	4413      	add	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	4413      	add	r3, r2
 800330e:	3304      	adds	r3, #4
 8003310:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	78db      	ldrb	r3, [r3, #3]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d108      	bne.n	800332c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	2200      	movs	r2, #0
 800331e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003322:	b2db      	uxtb	r3, r3
 8003324:	4619      	mov	r1, r3
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f006 ffb2 	bl	800a290 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800332c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332e:	015a      	lsls	r2, r3, #5
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	4413      	add	r3, r2
 8003334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003338:	461a      	mov	r2, r3
 800333a:	2302      	movs	r3, #2
 800333c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	f003 0320 	and.w	r3, r3, #32
 8003344:	2b00      	cmp	r3, #0
 8003346:	d008      	beq.n	800335a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334a:	015a      	lsls	r2, r3, #5
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	4413      	add	r3, r2
 8003350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003354:	461a      	mov	r2, r3
 8003356:	2320      	movs	r3, #32
 8003358:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d009      	beq.n	8003378 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	015a      	lsls	r2, r3, #5
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	4413      	add	r3, r2
 800336c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003370:	461a      	mov	r2, r3
 8003372:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003376:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337a:	3301      	adds	r3, #1
 800337c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800337e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003380:	085b      	lsrs	r3, r3, #1
 8003382:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003386:	2b00      	cmp	r3, #0
 8003388:	f47f af62 	bne.w	8003250 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4618      	mov	r0, r3
 8003392:	f004 f9ed 	bl	8007770 <USB_ReadInterrupts>
 8003396:	4603      	mov	r3, r0
 8003398:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800339c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80033a0:	f040 80db 	bne.w	800355a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f004 fa0e 	bl	80077ca <USB_ReadDevAllInEpInterrupt>
 80033ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80033b0:	2300      	movs	r3, #0
 80033b2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80033b4:	e0cd      	b.n	8003552 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80033b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f000 80c2 	beq.w	8003546 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033c8:	b2d2      	uxtb	r2, r2
 80033ca:	4611      	mov	r1, r2
 80033cc:	4618      	mov	r0, r3
 80033ce:	f004 fa34 	bl	800783a <USB_ReadDevInEPInterrupt>
 80033d2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d057      	beq.n	800348e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80033de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e0:	f003 030f 	and.w	r3, r3, #15
 80033e4:	2201      	movs	r2, #1
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	43db      	mvns	r3, r3
 80033f8:	69f9      	ldr	r1, [r7, #28]
 80033fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80033fe:	4013      	ands	r3, r2
 8003400:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003404:	015a      	lsls	r2, r3, #5
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	4413      	add	r3, r2
 800340a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800340e:	461a      	mov	r2, r3
 8003410:	2301      	movs	r3, #1
 8003412:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	799b      	ldrb	r3, [r3, #6]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d132      	bne.n	8003482 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800341c:	6879      	ldr	r1, [r7, #4]
 800341e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003420:	4613      	mov	r3, r2
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	4413      	add	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	3320      	adds	r3, #32
 800342c:	6819      	ldr	r1, [r3, #0]
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003432:	4613      	mov	r3, r2
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	4413      	add	r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4403      	add	r3, r0
 800343c:	331c      	adds	r3, #28
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4419      	add	r1, r3
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003446:	4613      	mov	r3, r2
 8003448:	00db      	lsls	r3, r3, #3
 800344a:	4413      	add	r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	4403      	add	r3, r0
 8003450:	3320      	adds	r3, #32
 8003452:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003456:	2b00      	cmp	r3, #0
 8003458:	d113      	bne.n	8003482 <HAL_PCD_IRQHandler+0x3a2>
 800345a:	6879      	ldr	r1, [r7, #4]
 800345c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800345e:	4613      	mov	r3, r2
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	4413      	add	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	440b      	add	r3, r1
 8003468:	3324      	adds	r3, #36	@ 0x24
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d108      	bne.n	8003482 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6818      	ldr	r0, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800347a:	461a      	mov	r2, r3
 800347c:	2101      	movs	r1, #1
 800347e:	f004 fa3d 	bl	80078fc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	b2db      	uxtb	r3, r3
 8003486:	4619      	mov	r1, r3
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f006 fe7c 	bl	800a186 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	f003 0308 	and.w	r3, r3, #8
 8003494:	2b00      	cmp	r3, #0
 8003496:	d008      	beq.n	80034aa <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349a:	015a      	lsls	r2, r3, #5
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	4413      	add	r3, r2
 80034a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034a4:	461a      	mov	r2, r3
 80034a6:	2308      	movs	r3, #8
 80034a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d008      	beq.n	80034c6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80034b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b6:	015a      	lsls	r2, r3, #5
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	4413      	add	r3, r2
 80034bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034c0:	461a      	mov	r2, r3
 80034c2:	2310      	movs	r3, #16
 80034c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d008      	beq.n	80034e2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80034d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034dc:	461a      	mov	r2, r3
 80034de:	2340      	movs	r3, #64	@ 0x40
 80034e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d023      	beq.n	8003534 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80034ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034ee:	6a38      	ldr	r0, [r7, #32]
 80034f0:	f003 fa1c 	bl	800692c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80034f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034f6:	4613      	mov	r3, r2
 80034f8:	00db      	lsls	r3, r3, #3
 80034fa:	4413      	add	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	3310      	adds	r3, #16
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	4413      	add	r3, r2
 8003504:	3304      	adds	r3, #4
 8003506:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	78db      	ldrb	r3, [r3, #3]
 800350c:	2b01      	cmp	r3, #1
 800350e:	d108      	bne.n	8003522 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	2200      	movs	r2, #0
 8003514:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003518:	b2db      	uxtb	r3, r3
 800351a:	4619      	mov	r1, r3
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f006 fec9 	bl	800a2b4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003524:	015a      	lsls	r2, r3, #5
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	4413      	add	r3, r2
 800352a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800352e:	461a      	mov	r2, r3
 8003530:	2302      	movs	r3, #2
 8003532:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800353e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 fcea 	bl	8003f1a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003548:	3301      	adds	r3, #1
 800354a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800354c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800354e:	085b      	lsrs	r3, r3, #1
 8003550:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003554:	2b00      	cmp	r3, #0
 8003556:	f47f af2e 	bne.w	80033b6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f004 f906 	bl	8007770 <USB_ReadInterrupts>
 8003564:	4603      	mov	r3, r0
 8003566:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800356a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800356e:	d122      	bne.n	80035b6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	69fa      	ldr	r2, [r7, #28]
 800357a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800357e:	f023 0301 	bic.w	r3, r3, #1
 8003582:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800358a:	2b01      	cmp	r3, #1
 800358c:	d108      	bne.n	80035a0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003596:	2100      	movs	r1, #0
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f007 f847 	bl	800a62c <HAL_PCDEx_LPM_Callback>
 800359e:	e002      	b.n	80035a6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f006 fe67 	bl	800a274 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695a      	ldr	r2, [r3, #20]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80035b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f004 f8d8 	bl	8007770 <USB_ReadInterrupts>
 80035c0:	4603      	mov	r3, r0
 80035c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035ca:	d112      	bne.n	80035f2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d102      	bne.n	80035e2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f006 fe23 	bl	800a228 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	695a      	ldr	r2, [r3, #20]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80035f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f004 f8ba 	bl	8007770 <USB_ReadInterrupts>
 80035fc:	4603      	mov	r3, r0
 80035fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003602:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003606:	d121      	bne.n	800364c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	695a      	ldr	r2, [r3, #20]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8003616:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800361e:	2b00      	cmp	r3, #0
 8003620:	d111      	bne.n	8003646 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003630:	089b      	lsrs	r3, r3, #2
 8003632:	f003 020f 	and.w	r2, r3, #15
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800363c:	2101      	movs	r1, #1
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f006 fff4 	bl	800a62c <HAL_PCDEx_LPM_Callback>
 8003644:	e002      	b.n	800364c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f006 fdee 	bl	800a228 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4618      	mov	r0, r3
 8003652:	f004 f88d 	bl	8007770 <USB_ReadInterrupts>
 8003656:	4603      	mov	r3, r0
 8003658:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800365c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003660:	f040 80b7 	bne.w	80037d2 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	69fa      	ldr	r2, [r7, #28]
 800366e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003672:	f023 0301 	bic.w	r3, r3, #1
 8003676:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2110      	movs	r1, #16
 800367e:	4618      	mov	r0, r3
 8003680:	f003 f954 	bl	800692c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003684:	2300      	movs	r3, #0
 8003686:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003688:	e046      	b.n	8003718 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800368a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800368c:	015a      	lsls	r2, r3, #5
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	4413      	add	r3, r2
 8003692:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003696:	461a      	mov	r2, r3
 8003698:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800369c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800369e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036a0:	015a      	lsls	r2, r3, #5
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	4413      	add	r3, r2
 80036a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036ae:	0151      	lsls	r1, r2, #5
 80036b0:	69fa      	ldr	r2, [r7, #28]
 80036b2:	440a      	add	r2, r1
 80036b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80036b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80036bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80036be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036c0:	015a      	lsls	r2, r3, #5
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	4413      	add	r3, r2
 80036c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036ca:	461a      	mov	r2, r3
 80036cc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80036d0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80036d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d4:	015a      	lsls	r2, r3, #5
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	4413      	add	r3, r2
 80036da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036e2:	0151      	lsls	r1, r2, #5
 80036e4:	69fa      	ldr	r2, [r7, #28]
 80036e6:	440a      	add	r2, r1
 80036e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80036ec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80036f0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80036f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f4:	015a      	lsls	r2, r3, #5
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	4413      	add	r3, r2
 80036fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003702:	0151      	lsls	r1, r2, #5
 8003704:	69fa      	ldr	r2, [r7, #28]
 8003706:	440a      	add	r2, r1
 8003708:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800370c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003710:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003714:	3301      	adds	r3, #1
 8003716:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	791b      	ldrb	r3, [r3, #4]
 800371c:	461a      	mov	r2, r3
 800371e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003720:	4293      	cmp	r3, r2
 8003722:	d3b2      	bcc.n	800368a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800372a:	69db      	ldr	r3, [r3, #28]
 800372c:	69fa      	ldr	r2, [r7, #28]
 800372e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003732:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003736:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	7bdb      	ldrb	r3, [r3, #15]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d016      	beq.n	800376e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003746:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800374a:	69fa      	ldr	r2, [r7, #28]
 800374c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003750:	f043 030b 	orr.w	r3, r3, #11
 8003754:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800375e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003760:	69fa      	ldr	r2, [r7, #28]
 8003762:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003766:	f043 030b 	orr.w	r3, r3, #11
 800376a:	6453      	str	r3, [r2, #68]	@ 0x44
 800376c:	e015      	b.n	800379a <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003774:	695a      	ldr	r2, [r3, #20]
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800377c:	4619      	mov	r1, r3
 800377e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8003782:	4313      	orrs	r3, r2
 8003784:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	69fa      	ldr	r2, [r7, #28]
 8003790:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003794:	f043 030b 	orr.w	r3, r3, #11
 8003798:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	69fa      	ldr	r2, [r7, #28]
 80037a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037a8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80037ac:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80037bc:	461a      	mov	r2, r3
 80037be:	f004 f89d 	bl	80078fc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	695a      	ldr	r2, [r3, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80037d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f003 ffca 	bl	8007770 <USB_ReadInterrupts>
 80037dc:	4603      	mov	r3, r0
 80037de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037e6:	d123      	bne.n	8003830 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f004 f861 	bl	80078b4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f003 f911 	bl	8006a1e <USB_GetDevSpeed>
 80037fc:	4603      	mov	r3, r0
 80037fe:	461a      	mov	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681c      	ldr	r4, [r3, #0]
 8003808:	f001 fab2 	bl	8004d70 <HAL_RCC_GetHCLKFreq>
 800380c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003812:	461a      	mov	r2, r3
 8003814:	4620      	mov	r0, r4
 8003816:	f002 fe09 	bl	800642c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f006 fcdb 	bl	800a1d6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	695a      	ldr	r2, [r3, #20]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800382e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4618      	mov	r0, r3
 8003836:	f003 ff9b 	bl	8007770 <USB_ReadInterrupts>
 800383a:	4603      	mov	r3, r0
 800383c:	f003 0308 	and.w	r3, r3, #8
 8003840:	2b08      	cmp	r3, #8
 8003842:	d10a      	bne.n	800385a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f006 fcb8 	bl	800a1ba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f002 0208 	and.w	r2, r2, #8
 8003858:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4618      	mov	r0, r3
 8003860:	f003 ff86 	bl	8007770 <USB_ReadInterrupts>
 8003864:	4603      	mov	r3, r0
 8003866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800386a:	2b80      	cmp	r3, #128	@ 0x80
 800386c:	d123      	bne.n	80038b6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003876:	6a3b      	ldr	r3, [r7, #32]
 8003878:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800387a:	2301      	movs	r3, #1
 800387c:	627b      	str	r3, [r7, #36]	@ 0x24
 800387e:	e014      	b.n	80038aa <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003880:	6879      	ldr	r1, [r7, #4]
 8003882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003884:	4613      	mov	r3, r2
 8003886:	00db      	lsls	r3, r3, #3
 8003888:	4413      	add	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	440b      	add	r3, r1
 800388e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d105      	bne.n	80038a4 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389a:	b2db      	uxtb	r3, r3
 800389c:	4619      	mov	r1, r3
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 fb0a 	bl	8003eb8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a6:	3301      	adds	r3, #1
 80038a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	791b      	ldrb	r3, [r3, #4]
 80038ae:	461a      	mov	r2, r3
 80038b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d3e4      	bcc.n	8003880 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4618      	mov	r0, r3
 80038bc:	f003 ff58 	bl	8007770 <USB_ReadInterrupts>
 80038c0:	4603      	mov	r3, r0
 80038c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038ca:	d13c      	bne.n	8003946 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038cc:	2301      	movs	r3, #1
 80038ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80038d0:	e02b      	b.n	800392a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80038d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d4:	015a      	lsls	r2, r3, #5
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	4413      	add	r3, r2
 80038da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038e6:	4613      	mov	r3, r2
 80038e8:	00db      	lsls	r3, r3, #3
 80038ea:	4413      	add	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	440b      	add	r3, r1
 80038f0:	3318      	adds	r3, #24
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d115      	bne.n	8003924 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80038f8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	da12      	bge.n	8003924 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003902:	4613      	mov	r3, r2
 8003904:	00db      	lsls	r3, r3, #3
 8003906:	4413      	add	r3, r2
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	440b      	add	r3, r1
 800390c:	3317      	adds	r3, #23
 800390e:	2201      	movs	r2, #1
 8003910:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003914:	b2db      	uxtb	r3, r3
 8003916:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800391a:	b2db      	uxtb	r3, r3
 800391c:	4619      	mov	r1, r3
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 faca 	bl	8003eb8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003926:	3301      	adds	r3, #1
 8003928:	627b      	str	r3, [r7, #36]	@ 0x24
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	791b      	ldrb	r3, [r3, #4]
 800392e:	461a      	mov	r2, r3
 8003930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003932:	4293      	cmp	r3, r2
 8003934:	d3cd      	bcc.n	80038d2 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	695a      	ldr	r2, [r3, #20]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003944:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f003 ff10 	bl	8007770 <USB_ReadInterrupts>
 8003950:	4603      	mov	r3, r0
 8003952:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003956:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800395a:	d156      	bne.n	8003a0a <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800395c:	2301      	movs	r3, #1
 800395e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003960:	e045      	b.n	80039ee <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003964:	015a      	lsls	r2, r3, #5
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	4413      	add	r3, r2
 800396a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003976:	4613      	mov	r3, r2
 8003978:	00db      	lsls	r3, r3, #3
 800397a:	4413      	add	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d12e      	bne.n	80039e8 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800398a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800398c:	2b00      	cmp	r3, #0
 800398e:	da2b      	bge.n	80039e8 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	0c1a      	lsrs	r2, r3, #16
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800399a:	4053      	eors	r3, r2
 800399c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d121      	bne.n	80039e8 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80039a4:	6879      	ldr	r1, [r7, #4]
 80039a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a8:	4613      	mov	r3, r2
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	4413      	add	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	440b      	add	r3, r1
 80039b2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80039b6:	2201      	movs	r2, #1
 80039b8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80039ba:	6a3b      	ldr	r3, [r7, #32]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80039c2:	6a3b      	ldr	r3, [r7, #32]
 80039c4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80039c6:	6a3b      	ldr	r3, [r7, #32]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10a      	bne.n	80039e8 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	69fa      	ldr	r2, [r7, #28]
 80039dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039e4:	6053      	str	r3, [r2, #4]
            break;
 80039e6:	e008      	b.n	80039fa <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ea:	3301      	adds	r3, #1
 80039ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	791b      	ldrb	r3, [r3, #4]
 80039f2:	461a      	mov	r2, r3
 80039f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d3b3      	bcc.n	8003962 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	695a      	ldr	r2, [r3, #20]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003a08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f003 feae 	bl	8007770 <USB_ReadInterrupts>
 8003a14:	4603      	mov	r3, r0
 8003a16:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a1e:	d10a      	bne.n	8003a36 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f006 fc59 	bl	800a2d8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	695a      	ldr	r2, [r3, #20]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003a34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f003 fe98 	bl	8007770 <USB_ReadInterrupts>
 8003a40:	4603      	mov	r3, r0
 8003a42:	f003 0304 	and.w	r3, r3, #4
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d115      	bne.n	8003a76 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d002      	beq.n	8003a62 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f006 fc49 	bl	800a2f4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6859      	ldr	r1, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	605a      	str	r2, [r3, #4]
 8003a72:	e000      	b.n	8003a76 <HAL_PCD_IRQHandler+0x996>
      return;
 8003a74:	bf00      	nop
    }
  }
}
 8003a76:	3734      	adds	r7, #52	@ 0x34
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd90      	pop	{r4, r7, pc}

08003a7c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	460b      	mov	r3, r1
 8003a86:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <HAL_PCD_SetAddress+0x1a>
 8003a92:	2302      	movs	r3, #2
 8003a94:	e012      	b.n	8003abc <HAL_PCD_SetAddress+0x40>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	78fa      	ldrb	r2, [r7, #3]
 8003aa2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	78fa      	ldrb	r2, [r7, #3]
 8003aaa:	4611      	mov	r1, r2
 8003aac:	4618      	mov	r0, r3
 8003aae:	f003 fdf7 	bl	80076a0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3708      	adds	r7, #8
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	4608      	mov	r0, r1
 8003ace:	4611      	mov	r1, r2
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	70fb      	strb	r3, [r7, #3]
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	803b      	strh	r3, [r7, #0]
 8003ada:	4613      	mov	r3, r2
 8003adc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ae2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	da0f      	bge.n	8003b0a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003aea:	78fb      	ldrb	r3, [r7, #3]
 8003aec:	f003 020f 	and.w	r2, r3, #15
 8003af0:	4613      	mov	r3, r2
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	4413      	add	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	3310      	adds	r3, #16
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	4413      	add	r3, r2
 8003afe:	3304      	adds	r3, #4
 8003b00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2201      	movs	r2, #1
 8003b06:	705a      	strb	r2, [r3, #1]
 8003b08:	e00f      	b.n	8003b2a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b0a:	78fb      	ldrb	r3, [r7, #3]
 8003b0c:	f003 020f 	and.w	r2, r3, #15
 8003b10:	4613      	mov	r3, r2
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	4413      	add	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	4413      	add	r3, r2
 8003b20:	3304      	adds	r3, #4
 8003b22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003b2a:	78fb      	ldrb	r3, [r7, #3]
 8003b2c:	f003 030f 	and.w	r3, r3, #15
 8003b30:	b2da      	uxtb	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003b36:	883b      	ldrh	r3, [r7, #0]
 8003b38:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	78ba      	ldrb	r2, [r7, #2]
 8003b44:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	785b      	ldrb	r3, [r3, #1]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d004      	beq.n	8003b58 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	461a      	mov	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003b58:	78bb      	ldrb	r3, [r7, #2]
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d102      	bne.n	8003b64 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2200      	movs	r2, #0
 8003b62:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d101      	bne.n	8003b72 <HAL_PCD_EP_Open+0xae>
 8003b6e:	2302      	movs	r3, #2
 8003b70:	e00e      	b.n	8003b90 <HAL_PCD_EP_Open+0xcc>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68f9      	ldr	r1, [r7, #12]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f002 ff71 	bl	8006a68 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003b8e:	7afb      	ldrb	r3, [r7, #11]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3710      	adds	r7, #16
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ba4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	da0f      	bge.n	8003bcc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bac:	78fb      	ldrb	r3, [r7, #3]
 8003bae:	f003 020f 	and.w	r2, r3, #15
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	00db      	lsls	r3, r3, #3
 8003bb6:	4413      	add	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	3310      	adds	r3, #16
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	705a      	strb	r2, [r3, #1]
 8003bca:	e00f      	b.n	8003bec <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003bcc:	78fb      	ldrb	r3, [r7, #3]
 8003bce:	f003 020f 	and.w	r2, r3, #15
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	4413      	add	r3, r2
 8003be2:	3304      	adds	r3, #4
 8003be4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bec:	78fb      	ldrb	r3, [r7, #3]
 8003bee:	f003 030f 	and.w	r3, r3, #15
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d101      	bne.n	8003c06 <HAL_PCD_EP_Close+0x6e>
 8003c02:	2302      	movs	r3, #2
 8003c04:	e00e      	b.n	8003c24 <HAL_PCD_EP_Close+0x8c>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68f9      	ldr	r1, [r7, #12]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f002 ffaf 	bl	8006b78 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	607a      	str	r2, [r7, #4]
 8003c36:	603b      	str	r3, [r7, #0]
 8003c38:	460b      	mov	r3, r1
 8003c3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c3c:	7afb      	ldrb	r3, [r7, #11]
 8003c3e:	f003 020f 	and.w	r2, r3, #15
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	4413      	add	r3, r2
 8003c52:	3304      	adds	r3, #4
 8003c54:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	683a      	ldr	r2, [r7, #0]
 8003c60:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	2200      	movs	r2, #0
 8003c66:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c6e:	7afb      	ldrb	r3, [r7, #11]
 8003c70:	f003 030f 	and.w	r3, r3, #15
 8003c74:	b2da      	uxtb	r2, r3
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	799b      	ldrb	r3, [r3, #6]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d102      	bne.n	8003c88 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6818      	ldr	r0, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	799b      	ldrb	r3, [r3, #6]
 8003c90:	461a      	mov	r2, r3
 8003c92:	6979      	ldr	r1, [r7, #20]
 8003c94:	f003 f84c 	bl	8006d30 <USB_EPStartXfer>

  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3718      	adds	r7, #24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003ca2:	b480      	push	{r7}
 8003ca4:	b083      	sub	sp, #12
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
 8003caa:	460b      	mov	r3, r1
 8003cac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003cae:	78fb      	ldrb	r3, [r7, #3]
 8003cb0:	f003 020f 	and.w	r2, r3, #15
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	00db      	lsls	r3, r3, #3
 8003cba:	4413      	add	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003cc4:	681b      	ldr	r3, [r3, #0]
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b086      	sub	sp, #24
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	60f8      	str	r0, [r7, #12]
 8003cda:	607a      	str	r2, [r7, #4]
 8003cdc:	603b      	str	r3, [r7, #0]
 8003cde:	460b      	mov	r3, r1
 8003ce0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ce2:	7afb      	ldrb	r3, [r7, #11]
 8003ce4:	f003 020f 	and.w	r2, r3, #15
 8003ce8:	4613      	mov	r3, r2
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	4413      	add	r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	3310      	adds	r3, #16
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	3304      	adds	r3, #4
 8003cf8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d12:	7afb      	ldrb	r3, [r7, #11]
 8003d14:	f003 030f 	and.w	r3, r3, #15
 8003d18:	b2da      	uxtb	r2, r3
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	799b      	ldrb	r3, [r3, #6]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d102      	bne.n	8003d2c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	799b      	ldrb	r3, [r3, #6]
 8003d34:	461a      	mov	r2, r3
 8003d36:	6979      	ldr	r1, [r7, #20]
 8003d38:	f002 fffa 	bl	8006d30 <USB_EPStartXfer>

  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3718      	adds	r7, #24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b084      	sub	sp, #16
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
 8003d4e:	460b      	mov	r3, r1
 8003d50:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003d52:	78fb      	ldrb	r3, [r7, #3]
 8003d54:	f003 030f 	and.w	r3, r3, #15
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	7912      	ldrb	r2, [r2, #4]
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d901      	bls.n	8003d64 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e04f      	b.n	8003e04 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003d64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	da0f      	bge.n	8003d8c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d6c:	78fb      	ldrb	r3, [r7, #3]
 8003d6e:	f003 020f 	and.w	r2, r3, #15
 8003d72:	4613      	mov	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	4413      	add	r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	3310      	adds	r3, #16
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	4413      	add	r3, r2
 8003d80:	3304      	adds	r3, #4
 8003d82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2201      	movs	r2, #1
 8003d88:	705a      	strb	r2, [r3, #1]
 8003d8a:	e00d      	b.n	8003da8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003d8c:	78fa      	ldrb	r2, [r7, #3]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	00db      	lsls	r3, r3, #3
 8003d92:	4413      	add	r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	3304      	adds	r3, #4
 8003da0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2201      	movs	r2, #1
 8003dac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003dae:	78fb      	ldrb	r3, [r7, #3]
 8003db0:	f003 030f 	and.w	r3, r3, #15
 8003db4:	b2da      	uxtb	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d101      	bne.n	8003dc8 <HAL_PCD_EP_SetStall+0x82>
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	e01d      	b.n	8003e04 <HAL_PCD_EP_SetStall+0xbe>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68f9      	ldr	r1, [r7, #12]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f003 fb8e 	bl	80074f8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ddc:	78fb      	ldrb	r3, [r7, #3]
 8003dde:	f003 030f 	and.w	r3, r3, #15
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d109      	bne.n	8003dfa <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6818      	ldr	r0, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	7999      	ldrb	r1, [r3, #6]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003df4:	461a      	mov	r2, r3
 8003df6:	f003 fd81 	bl	80078fc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	460b      	mov	r3, r1
 8003e16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003e18:	78fb      	ldrb	r3, [r7, #3]
 8003e1a:	f003 030f 	and.w	r3, r3, #15
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	7912      	ldrb	r2, [r2, #4]
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d901      	bls.n	8003e2a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e042      	b.n	8003eb0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	da0f      	bge.n	8003e52 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e32:	78fb      	ldrb	r3, [r7, #3]
 8003e34:	f003 020f 	and.w	r2, r3, #15
 8003e38:	4613      	mov	r3, r2
 8003e3a:	00db      	lsls	r3, r3, #3
 8003e3c:	4413      	add	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	3310      	adds	r3, #16
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	4413      	add	r3, r2
 8003e46:	3304      	adds	r3, #4
 8003e48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	705a      	strb	r2, [r3, #1]
 8003e50:	e00f      	b.n	8003e72 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e52:	78fb      	ldrb	r3, [r7, #3]
 8003e54:	f003 020f 	and.w	r2, r3, #15
 8003e58:	4613      	mov	r3, r2
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	4413      	add	r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	4413      	add	r3, r2
 8003e68:	3304      	adds	r3, #4
 8003e6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e78:	78fb      	ldrb	r3, [r7, #3]
 8003e7a:	f003 030f 	and.w	r3, r3, #15
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d101      	bne.n	8003e92 <HAL_PCD_EP_ClrStall+0x86>
 8003e8e:	2302      	movs	r3, #2
 8003e90:	e00e      	b.n	8003eb0 <HAL_PCD_EP_ClrStall+0xa4>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68f9      	ldr	r1, [r7, #12]
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f003 fb97 	bl	80075d4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003ec4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	da0c      	bge.n	8003ee6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ecc:	78fb      	ldrb	r3, [r7, #3]
 8003ece:	f003 020f 	and.w	r2, r3, #15
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	00db      	lsls	r3, r3, #3
 8003ed6:	4413      	add	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	3310      	adds	r3, #16
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	4413      	add	r3, r2
 8003ee0:	3304      	adds	r3, #4
 8003ee2:	60fb      	str	r3, [r7, #12]
 8003ee4:	e00c      	b.n	8003f00 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ee6:	78fb      	ldrb	r3, [r7, #3]
 8003ee8:	f003 020f 	and.w	r2, r3, #15
 8003eec:	4613      	mov	r3, r2
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	4413      	add	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	4413      	add	r3, r2
 8003efc:	3304      	adds	r3, #4
 8003efe:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68f9      	ldr	r1, [r7, #12]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f003 f9b6 	bl	8007278 <USB_EPStopXfer>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003f10:	7afb      	ldrb	r3, [r7, #11]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b08a      	sub	sp, #40	@ 0x28
 8003f1e:	af02      	add	r7, sp, #8
 8003f20:	6078      	str	r0, [r7, #4]
 8003f22:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	4613      	mov	r3, r2
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	4413      	add	r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	3310      	adds	r3, #16
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	3304      	adds	r3, #4
 8003f40:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	695a      	ldr	r2, [r3, #20]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d901      	bls.n	8003f52 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e06b      	b.n	800402a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	691a      	ldr	r2, [r3, #16]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	69fa      	ldr	r2, [r7, #28]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d902      	bls.n	8003f6e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	3303      	adds	r3, #3
 8003f72:	089b      	lsrs	r3, r3, #2
 8003f74:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003f76:	e02a      	b.n	8003fce <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	691a      	ldr	r2, [r3, #16]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	69fa      	ldr	r2, [r7, #28]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d902      	bls.n	8003f94 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	3303      	adds	r3, #3
 8003f98:	089b      	lsrs	r3, r3, #2
 8003f9a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	68d9      	ldr	r1, [r3, #12]
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	b2da      	uxtb	r2, r3
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003fac:	9300      	str	r3, [sp, #0]
 8003fae:	4603      	mov	r3, r0
 8003fb0:	6978      	ldr	r0, [r7, #20]
 8003fb2:	f003 fa0b 	bl	80073cc <USB_WritePacket>

    ep->xfer_buff  += len;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	441a      	add	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	695a      	ldr	r2, [r3, #20]
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	441a      	add	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	015a      	lsls	r2, r3, #5
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d809      	bhi.n	8003ff8 <PCD_WriteEmptyTxFifo+0xde>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	695a      	ldr	r2, [r3, #20]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d203      	bcs.n	8003ff8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1bf      	bne.n	8003f78 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	691a      	ldr	r2, [r3, #16]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	429a      	cmp	r2, r3
 8004002:	d811      	bhi.n	8004028 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	f003 030f 	and.w	r3, r3, #15
 800400a:	2201      	movs	r2, #1
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004018:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	43db      	mvns	r3, r3
 800401e:	6939      	ldr	r1, [r7, #16]
 8004020:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004024:	4013      	ands	r3, r2
 8004026:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3720      	adds	r7, #32
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
	...

08004034 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b088      	sub	sp, #32
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	333c      	adds	r3, #60	@ 0x3c
 800404c:	3304      	adds	r3, #4
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	015a      	lsls	r2, r3, #5
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	4413      	add	r3, r2
 800405a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	799b      	ldrb	r3, [r3, #6]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d17b      	bne.n	8004162 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	f003 0308 	and.w	r3, r3, #8
 8004070:	2b00      	cmp	r3, #0
 8004072:	d015      	beq.n	80040a0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	4a61      	ldr	r2, [pc, #388]	@ (80041fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004078:	4293      	cmp	r3, r2
 800407a:	f240 80b9 	bls.w	80041f0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80b3 	beq.w	80041f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	015a      	lsls	r2, r3, #5
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	4413      	add	r3, r2
 8004092:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004096:	461a      	mov	r2, r3
 8004098:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800409c:	6093      	str	r3, [r2, #8]
 800409e:	e0a7      	b.n	80041f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	f003 0320 	and.w	r3, r3, #32
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d009      	beq.n	80040be <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	015a      	lsls	r2, r3, #5
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	4413      	add	r3, r2
 80040b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040b6:	461a      	mov	r2, r3
 80040b8:	2320      	movs	r3, #32
 80040ba:	6093      	str	r3, [r2, #8]
 80040bc:	e098      	b.n	80041f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f040 8093 	bne.w	80041f0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	4a4b      	ldr	r2, [pc, #300]	@ (80041fc <PCD_EP_OutXfrComplete_int+0x1c8>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d90f      	bls.n	80040f2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	015a      	lsls	r2, r3, #5
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	4413      	add	r3, r2
 80040e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040e8:	461a      	mov	r2, r3
 80040ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040ee:	6093      	str	r3, [r2, #8]
 80040f0:	e07e      	b.n	80041f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	4613      	mov	r3, r2
 80040f6:	00db      	lsls	r3, r3, #3
 80040f8:	4413      	add	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	4413      	add	r3, r2
 8004104:	3304      	adds	r3, #4
 8004106:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6a1a      	ldr	r2, [r3, #32]
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	0159      	lsls	r1, r3, #5
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	440b      	add	r3, r1
 8004114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004118:	691b      	ldr	r3, [r3, #16]
 800411a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800411e:	1ad2      	subs	r2, r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d114      	bne.n	8004154 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d109      	bne.n	8004146 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6818      	ldr	r0, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800413c:	461a      	mov	r2, r3
 800413e:	2101      	movs	r1, #1
 8004140:	f003 fbdc 	bl	80078fc <USB_EP0_OutStart>
 8004144:	e006      	b.n	8004154 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	68da      	ldr	r2, [r3, #12]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	441a      	add	r2, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	b2db      	uxtb	r3, r3
 8004158:	4619      	mov	r1, r3
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f005 fff8 	bl	800a150 <HAL_PCD_DataOutStageCallback>
 8004160:	e046      	b.n	80041f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	4a26      	ldr	r2, [pc, #152]	@ (8004200 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d124      	bne.n	80041b4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	015a      	lsls	r2, r3, #5
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	4413      	add	r3, r2
 800417c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004180:	461a      	mov	r2, r3
 8004182:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004186:	6093      	str	r3, [r2, #8]
 8004188:	e032      	b.n	80041f0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	f003 0320 	and.w	r3, r3, #32
 8004190:	2b00      	cmp	r3, #0
 8004192:	d008      	beq.n	80041a6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	015a      	lsls	r2, r3, #5
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	4413      	add	r3, r2
 800419c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041a0:	461a      	mov	r2, r3
 80041a2:	2320      	movs	r3, #32
 80041a4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	4619      	mov	r1, r3
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f005 ffcf 	bl	800a150 <HAL_PCD_DataOutStageCallback>
 80041b2:	e01d      	b.n	80041f0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d114      	bne.n	80041e4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	4613      	mov	r3, r2
 80041c0:	00db      	lsls	r3, r3, #3
 80041c2:	4413      	add	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	440b      	add	r3, r1
 80041c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d108      	bne.n	80041e4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6818      	ldr	r0, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80041dc:	461a      	mov	r2, r3
 80041de:	2100      	movs	r1, #0
 80041e0:	f003 fb8c 	bl	80078fc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	4619      	mov	r1, r3
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f005 ffb0 	bl	800a150 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3720      	adds	r7, #32
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	4f54300a 	.word	0x4f54300a
 8004200:	4f54310a 	.word	0x4f54310a

08004204 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	333c      	adds	r3, #60	@ 0x3c
 800421c:	3304      	adds	r3, #4
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	015a      	lsls	r2, r3, #5
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	4413      	add	r3, r2
 800422a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	4a15      	ldr	r2, [pc, #84]	@ (800428c <PCD_EP_OutSetupPacket_int+0x88>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d90e      	bls.n	8004258 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004240:	2b00      	cmp	r3, #0
 8004242:	d009      	beq.n	8004258 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	015a      	lsls	r2, r3, #5
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	4413      	add	r3, r2
 800424c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004250:	461a      	mov	r2, r3
 8004252:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004256:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f005 ff67 	bl	800a12c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	4a0a      	ldr	r2, [pc, #40]	@ (800428c <PCD_EP_OutSetupPacket_int+0x88>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d90c      	bls.n	8004280 <PCD_EP_OutSetupPacket_int+0x7c>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	799b      	ldrb	r3, [r3, #6]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d108      	bne.n	8004280 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6818      	ldr	r0, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004278:	461a      	mov	r2, r3
 800427a:	2101      	movs	r1, #1
 800427c:	f003 fb3e 	bl	80078fc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3718      	adds	r7, #24
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	4f54300a 	.word	0x4f54300a

08004290 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	460b      	mov	r3, r1
 800429a:	70fb      	strb	r3, [r7, #3]
 800429c:	4613      	mov	r3, r2
 800429e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80042a8:	78fb      	ldrb	r3, [r7, #3]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d107      	bne.n	80042be <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80042ae:	883b      	ldrh	r3, [r7, #0]
 80042b0:	0419      	lsls	r1, r3, #16
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68ba      	ldr	r2, [r7, #8]
 80042b8:	430a      	orrs	r2, r1
 80042ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80042bc:	e028      	b.n	8004310 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c4:	0c1b      	lsrs	r3, r3, #16
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	4413      	add	r3, r2
 80042ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80042cc:	2300      	movs	r3, #0
 80042ce:	73fb      	strb	r3, [r7, #15]
 80042d0:	e00d      	b.n	80042ee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	7bfb      	ldrb	r3, [r7, #15]
 80042d8:	3340      	adds	r3, #64	@ 0x40
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4413      	add	r3, r2
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	0c1b      	lsrs	r3, r3, #16
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	4413      	add	r3, r2
 80042e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
 80042ea:	3301      	adds	r3, #1
 80042ec:	73fb      	strb	r3, [r7, #15]
 80042ee:	7bfa      	ldrb	r2, [r7, #15]
 80042f0:	78fb      	ldrb	r3, [r7, #3]
 80042f2:	3b01      	subs	r3, #1
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d3ec      	bcc.n	80042d2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80042f8:	883b      	ldrh	r3, [r7, #0]
 80042fa:	0418      	lsls	r0, r3, #16
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6819      	ldr	r1, [r3, #0]
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	3b01      	subs	r3, #1
 8004304:	68ba      	ldr	r2, [r7, #8]
 8004306:	4302      	orrs	r2, r0
 8004308:	3340      	adds	r3, #64	@ 0x40
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	440b      	add	r3, r1
 800430e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	3714      	adds	r7, #20
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
 8004326:	460b      	mov	r3, r1
 8004328:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	887a      	ldrh	r2, [r7, #2]
 8004330:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800436e:	4b05      	ldr	r3, [pc, #20]	@ (8004384 <HAL_PCDEx_ActivateLPM+0x44>)
 8004370:	4313      	orrs	r3, r2
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004376:	2300      	movs	r3, #0
}
 8004378:	4618      	mov	r0, r3
 800437a:	3714      	adds	r7, #20
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	10000003 	.word	0x10000003

08004388 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004388:	b480      	push	{r7}
 800438a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800438c:	4b05      	ldr	r3, [pc, #20]	@ (80043a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a04      	ldr	r2, [pc, #16]	@ (80043a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004392:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004396:	6013      	str	r3, [r2, #0]
}
 8004398:	bf00      	nop
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	40007000 	.word	0x40007000

080043a8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80043ae:	2300      	movs	r3, #0
 80043b0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80043b2:	4b23      	ldr	r3, [pc, #140]	@ (8004440 <HAL_PWREx_EnableOverDrive+0x98>)
 80043b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b6:	4a22      	ldr	r2, [pc, #136]	@ (8004440 <HAL_PWREx_EnableOverDrive+0x98>)
 80043b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80043be:	4b20      	ldr	r3, [pc, #128]	@ (8004440 <HAL_PWREx_EnableOverDrive+0x98>)
 80043c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80043ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004444 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004444 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043d4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043d6:	f7fe fa3b 	bl	8002850 <HAL_GetTick>
 80043da:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043dc:	e009      	b.n	80043f2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043de:	f7fe fa37 	bl	8002850 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80043ec:	d901      	bls.n	80043f2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e022      	b.n	8004438 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043f2:	4b14      	ldr	r3, [pc, #80]	@ (8004444 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043fe:	d1ee      	bne.n	80043de <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004400:	4b10      	ldr	r3, [pc, #64]	@ (8004444 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a0f      	ldr	r2, [pc, #60]	@ (8004444 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004406:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800440a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800440c:	f7fe fa20 	bl	8002850 <HAL_GetTick>
 8004410:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004412:	e009      	b.n	8004428 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004414:	f7fe fa1c 	bl	8002850 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004422:	d901      	bls.n	8004428 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e007      	b.n	8004438 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004428:	4b06      	ldr	r3, [pc, #24]	@ (8004444 <HAL_PWREx_EnableOverDrive+0x9c>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004430:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004434:	d1ee      	bne.n	8004414 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	3708      	adds	r7, #8
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	40023800 	.word	0x40023800
 8004444:	40007000 	.word	0x40007000

08004448 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b086      	sub	sp, #24
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004450:	2300      	movs	r3, #0
 8004452:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d101      	bne.n	800445e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e291      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 8087 	beq.w	800457a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800446c:	4b96      	ldr	r3, [pc, #600]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 030c 	and.w	r3, r3, #12
 8004474:	2b04      	cmp	r3, #4
 8004476:	d00c      	beq.n	8004492 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004478:	4b93      	ldr	r3, [pc, #588]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f003 030c 	and.w	r3, r3, #12
 8004480:	2b08      	cmp	r3, #8
 8004482:	d112      	bne.n	80044aa <HAL_RCC_OscConfig+0x62>
 8004484:	4b90      	ldr	r3, [pc, #576]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800448c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004490:	d10b      	bne.n	80044aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004492:	4b8d      	ldr	r3, [pc, #564]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d06c      	beq.n	8004578 <HAL_RCC_OscConfig+0x130>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d168      	bne.n	8004578 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e26b      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044b2:	d106      	bne.n	80044c2 <HAL_RCC_OscConfig+0x7a>
 80044b4:	4b84      	ldr	r3, [pc, #528]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a83      	ldr	r2, [pc, #524]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80044ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044be:	6013      	str	r3, [r2, #0]
 80044c0:	e02e      	b.n	8004520 <HAL_RCC_OscConfig+0xd8>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10c      	bne.n	80044e4 <HAL_RCC_OscConfig+0x9c>
 80044ca:	4b7f      	ldr	r3, [pc, #508]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a7e      	ldr	r2, [pc, #504]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80044d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	4b7c      	ldr	r3, [pc, #496]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a7b      	ldr	r2, [pc, #492]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80044dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	e01d      	b.n	8004520 <HAL_RCC_OscConfig+0xd8>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044ec:	d10c      	bne.n	8004508 <HAL_RCC_OscConfig+0xc0>
 80044ee:	4b76      	ldr	r3, [pc, #472]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a75      	ldr	r2, [pc, #468]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80044f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	4b73      	ldr	r3, [pc, #460]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a72      	ldr	r2, [pc, #456]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	e00b      	b.n	8004520 <HAL_RCC_OscConfig+0xd8>
 8004508:	4b6f      	ldr	r3, [pc, #444]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a6e      	ldr	r2, [pc, #440]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 800450e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004512:	6013      	str	r3, [r2, #0]
 8004514:	4b6c      	ldr	r3, [pc, #432]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a6b      	ldr	r2, [pc, #428]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 800451a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800451e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d013      	beq.n	8004550 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004528:	f7fe f992 	bl	8002850 <HAL_GetTick>
 800452c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452e:	e008      	b.n	8004542 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004530:	f7fe f98e 	bl	8002850 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	2b64      	cmp	r3, #100	@ 0x64
 800453c:	d901      	bls.n	8004542 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e21f      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004542:	4b61      	ldr	r3, [pc, #388]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d0f0      	beq.n	8004530 <HAL_RCC_OscConfig+0xe8>
 800454e:	e014      	b.n	800457a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004550:	f7fe f97e 	bl	8002850 <HAL_GetTick>
 8004554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004556:	e008      	b.n	800456a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004558:	f7fe f97a 	bl	8002850 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b64      	cmp	r3, #100	@ 0x64
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e20b      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800456a:	4b57      	ldr	r3, [pc, #348]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1f0      	bne.n	8004558 <HAL_RCC_OscConfig+0x110>
 8004576:	e000      	b.n	800457a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d069      	beq.n	800465a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004586:	4b50      	ldr	r3, [pc, #320]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 030c 	and.w	r3, r3, #12
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00b      	beq.n	80045aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004592:	4b4d      	ldr	r3, [pc, #308]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f003 030c 	and.w	r3, r3, #12
 800459a:	2b08      	cmp	r3, #8
 800459c:	d11c      	bne.n	80045d8 <HAL_RCC_OscConfig+0x190>
 800459e:	4b4a      	ldr	r3, [pc, #296]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d116      	bne.n	80045d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045aa:	4b47      	ldr	r3, [pc, #284]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d005      	beq.n	80045c2 <HAL_RCC_OscConfig+0x17a>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d001      	beq.n	80045c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e1df      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045c2:	4b41      	ldr	r3, [pc, #260]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	493d      	ldr	r1, [pc, #244]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045d6:	e040      	b.n	800465a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d023      	beq.n	8004628 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045e0:	4b39      	ldr	r3, [pc, #228]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a38      	ldr	r2, [pc, #224]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80045e6:	f043 0301 	orr.w	r3, r3, #1
 80045ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ec:	f7fe f930 	bl	8002850 <HAL_GetTick>
 80045f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045f2:	e008      	b.n	8004606 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045f4:	f7fe f92c 	bl	8002850 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d901      	bls.n	8004606 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e1bd      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004606:	4b30      	ldr	r3, [pc, #192]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0302 	and.w	r3, r3, #2
 800460e:	2b00      	cmp	r3, #0
 8004610:	d0f0      	beq.n	80045f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004612:	4b2d      	ldr	r3, [pc, #180]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	00db      	lsls	r3, r3, #3
 8004620:	4929      	ldr	r1, [pc, #164]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004622:	4313      	orrs	r3, r2
 8004624:	600b      	str	r3, [r1, #0]
 8004626:	e018      	b.n	800465a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004628:	4b27      	ldr	r3, [pc, #156]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a26      	ldr	r2, [pc, #152]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 800462e:	f023 0301 	bic.w	r3, r3, #1
 8004632:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004634:	f7fe f90c 	bl	8002850 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800463c:	f7fe f908 	bl	8002850 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e199      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800464e:	4b1e      	ldr	r3, [pc, #120]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0308 	and.w	r3, r3, #8
 8004662:	2b00      	cmp	r3, #0
 8004664:	d038      	beq.n	80046d8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d019      	beq.n	80046a2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800466e:	4b16      	ldr	r3, [pc, #88]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004672:	4a15      	ldr	r2, [pc, #84]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004674:	f043 0301 	orr.w	r3, r3, #1
 8004678:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800467a:	f7fe f8e9 	bl	8002850 <HAL_GetTick>
 800467e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004680:	e008      	b.n	8004694 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004682:	f7fe f8e5 	bl	8002850 <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	2b02      	cmp	r3, #2
 800468e:	d901      	bls.n	8004694 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	e176      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004694:	4b0c      	ldr	r3, [pc, #48]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 8004696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0f0      	beq.n	8004682 <HAL_RCC_OscConfig+0x23a>
 80046a0:	e01a      	b.n	80046d8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046a2:	4b09      	ldr	r3, [pc, #36]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80046a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046a6:	4a08      	ldr	r2, [pc, #32]	@ (80046c8 <HAL_RCC_OscConfig+0x280>)
 80046a8:	f023 0301 	bic.w	r3, r3, #1
 80046ac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ae:	f7fe f8cf 	bl	8002850 <HAL_GetTick>
 80046b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046b4:	e00a      	b.n	80046cc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046b6:	f7fe f8cb 	bl	8002850 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d903      	bls.n	80046cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e15c      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
 80046c8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046cc:	4b91      	ldr	r3, [pc, #580]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80046ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1ee      	bne.n	80046b6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0304 	and.w	r3, r3, #4
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f000 80a4 	beq.w	800482e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046e6:	4b8b      	ldr	r3, [pc, #556]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80046e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10d      	bne.n	800470e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80046f2:	4b88      	ldr	r3, [pc, #544]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80046f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f6:	4a87      	ldr	r2, [pc, #540]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80046f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80046fe:	4b85      	ldr	r3, [pc, #532]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004706:	60bb      	str	r3, [r7, #8]
 8004708:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800470a:	2301      	movs	r3, #1
 800470c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800470e:	4b82      	ldr	r3, [pc, #520]	@ (8004918 <HAL_RCC_OscConfig+0x4d0>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004716:	2b00      	cmp	r3, #0
 8004718:	d118      	bne.n	800474c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800471a:	4b7f      	ldr	r3, [pc, #508]	@ (8004918 <HAL_RCC_OscConfig+0x4d0>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a7e      	ldr	r2, [pc, #504]	@ (8004918 <HAL_RCC_OscConfig+0x4d0>)
 8004720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004724:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004726:	f7fe f893 	bl	8002850 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800472c:	e008      	b.n	8004740 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800472e:	f7fe f88f 	bl	8002850 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b64      	cmp	r3, #100	@ 0x64
 800473a:	d901      	bls.n	8004740 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e120      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004740:	4b75      	ldr	r3, [pc, #468]	@ (8004918 <HAL_RCC_OscConfig+0x4d0>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0f0      	beq.n	800472e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d106      	bne.n	8004762 <HAL_RCC_OscConfig+0x31a>
 8004754:	4b6f      	ldr	r3, [pc, #444]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004758:	4a6e      	ldr	r2, [pc, #440]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 800475a:	f043 0301 	orr.w	r3, r3, #1
 800475e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004760:	e02d      	b.n	80047be <HAL_RCC_OscConfig+0x376>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10c      	bne.n	8004784 <HAL_RCC_OscConfig+0x33c>
 800476a:	4b6a      	ldr	r3, [pc, #424]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 800476c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476e:	4a69      	ldr	r2, [pc, #420]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004770:	f023 0301 	bic.w	r3, r3, #1
 8004774:	6713      	str	r3, [r2, #112]	@ 0x70
 8004776:	4b67      	ldr	r3, [pc, #412]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800477a:	4a66      	ldr	r2, [pc, #408]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 800477c:	f023 0304 	bic.w	r3, r3, #4
 8004780:	6713      	str	r3, [r2, #112]	@ 0x70
 8004782:	e01c      	b.n	80047be <HAL_RCC_OscConfig+0x376>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	2b05      	cmp	r3, #5
 800478a:	d10c      	bne.n	80047a6 <HAL_RCC_OscConfig+0x35e>
 800478c:	4b61      	ldr	r3, [pc, #388]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 800478e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004790:	4a60      	ldr	r2, [pc, #384]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004792:	f043 0304 	orr.w	r3, r3, #4
 8004796:	6713      	str	r3, [r2, #112]	@ 0x70
 8004798:	4b5e      	ldr	r3, [pc, #376]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 800479a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479c:	4a5d      	ldr	r2, [pc, #372]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 800479e:	f043 0301 	orr.w	r3, r3, #1
 80047a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047a4:	e00b      	b.n	80047be <HAL_RCC_OscConfig+0x376>
 80047a6:	4b5b      	ldr	r3, [pc, #364]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80047a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047aa:	4a5a      	ldr	r2, [pc, #360]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80047ac:	f023 0301 	bic.w	r3, r3, #1
 80047b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80047b2:	4b58      	ldr	r3, [pc, #352]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80047b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b6:	4a57      	ldr	r2, [pc, #348]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80047b8:	f023 0304 	bic.w	r3, r3, #4
 80047bc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d015      	beq.n	80047f2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047c6:	f7fe f843 	bl	8002850 <HAL_GetTick>
 80047ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047cc:	e00a      	b.n	80047e4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ce:	f7fe f83f 	bl	8002850 <HAL_GetTick>
 80047d2:	4602      	mov	r2, r0
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047dc:	4293      	cmp	r3, r2
 80047de:	d901      	bls.n	80047e4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e0ce      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047e4:	4b4b      	ldr	r3, [pc, #300]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80047e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d0ee      	beq.n	80047ce <HAL_RCC_OscConfig+0x386>
 80047f0:	e014      	b.n	800481c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f2:	f7fe f82d 	bl	8002850 <HAL_GetTick>
 80047f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047f8:	e00a      	b.n	8004810 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047fa:	f7fe f829 	bl	8002850 <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004808:	4293      	cmp	r3, r2
 800480a:	d901      	bls.n	8004810 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e0b8      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004810:	4b40      	ldr	r3, [pc, #256]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004814:	f003 0302 	and.w	r3, r3, #2
 8004818:	2b00      	cmp	r3, #0
 800481a:	d1ee      	bne.n	80047fa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800481c:	7dfb      	ldrb	r3, [r7, #23]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d105      	bne.n	800482e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004822:	4b3c      	ldr	r3, [pc, #240]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004826:	4a3b      	ldr	r2, [pc, #236]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004828:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800482c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	2b00      	cmp	r3, #0
 8004834:	f000 80a4 	beq.w	8004980 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004838:	4b36      	ldr	r3, [pc, #216]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	f003 030c 	and.w	r3, r3, #12
 8004840:	2b08      	cmp	r3, #8
 8004842:	d06b      	beq.n	800491c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	2b02      	cmp	r3, #2
 800484a:	d149      	bne.n	80048e0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800484c:	4b31      	ldr	r3, [pc, #196]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a30      	ldr	r2, [pc, #192]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004852:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004856:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004858:	f7fd fffa 	bl	8002850 <HAL_GetTick>
 800485c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800485e:	e008      	b.n	8004872 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004860:	f7fd fff6 	bl	8002850 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	2b02      	cmp	r3, #2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e087      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004872:	4b28      	ldr	r3, [pc, #160]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d1f0      	bne.n	8004860 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	69da      	ldr	r2, [r3, #28]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a1b      	ldr	r3, [r3, #32]
 8004886:	431a      	orrs	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488c:	019b      	lsls	r3, r3, #6
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004894:	085b      	lsrs	r3, r3, #1
 8004896:	3b01      	subs	r3, #1
 8004898:	041b      	lsls	r3, r3, #16
 800489a:	431a      	orrs	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a0:	061b      	lsls	r3, r3, #24
 80048a2:	4313      	orrs	r3, r2
 80048a4:	4a1b      	ldr	r2, [pc, #108]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80048a6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80048aa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048ac:	4b19      	ldr	r3, [pc, #100]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a18      	ldr	r2, [pc, #96]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80048b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b8:	f7fd ffca 	bl	8002850 <HAL_GetTick>
 80048bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048be:	e008      	b.n	80048d2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048c0:	f7fd ffc6 	bl	8002850 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d901      	bls.n	80048d2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e057      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048d2:	4b10      	ldr	r3, [pc, #64]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d0f0      	beq.n	80048c0 <HAL_RCC_OscConfig+0x478>
 80048de:	e04f      	b.n	8004980 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 80048e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ec:	f7fd ffb0 	bl	8002850 <HAL_GetTick>
 80048f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048f2:	e008      	b.n	8004906 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048f4:	f7fd ffac 	bl	8002850 <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d901      	bls.n	8004906 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e03d      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004906:	4b03      	ldr	r3, [pc, #12]	@ (8004914 <HAL_RCC_OscConfig+0x4cc>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1f0      	bne.n	80048f4 <HAL_RCC_OscConfig+0x4ac>
 8004912:	e035      	b.n	8004980 <HAL_RCC_OscConfig+0x538>
 8004914:	40023800 	.word	0x40023800
 8004918:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800491c:	4b1b      	ldr	r3, [pc, #108]	@ (800498c <HAL_RCC_OscConfig+0x544>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d028      	beq.n	800497c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004934:	429a      	cmp	r2, r3
 8004936:	d121      	bne.n	800497c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004942:	429a      	cmp	r2, r3
 8004944:	d11a      	bne.n	800497c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800494c:	4013      	ands	r3, r2
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004952:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004954:	4293      	cmp	r3, r2
 8004956:	d111      	bne.n	800497c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004962:	085b      	lsrs	r3, r3, #1
 8004964:	3b01      	subs	r3, #1
 8004966:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004968:	429a      	cmp	r2, r3
 800496a:	d107      	bne.n	800497c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004976:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004978:	429a      	cmp	r2, r3
 800497a:	d001      	beq.n	8004980 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	e000      	b.n	8004982 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3718      	adds	r7, #24
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	40023800 	.word	0x40023800

08004990 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800499a:	2300      	movs	r3, #0
 800499c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d101      	bne.n	80049a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e0d0      	b.n	8004b4a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049a8:	4b6a      	ldr	r3, [pc, #424]	@ (8004b54 <HAL_RCC_ClockConfig+0x1c4>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 030f 	and.w	r3, r3, #15
 80049b0:	683a      	ldr	r2, [r7, #0]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d910      	bls.n	80049d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049b6:	4b67      	ldr	r3, [pc, #412]	@ (8004b54 <HAL_RCC_ClockConfig+0x1c4>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f023 020f 	bic.w	r2, r3, #15
 80049be:	4965      	ldr	r1, [pc, #404]	@ (8004b54 <HAL_RCC_ClockConfig+0x1c4>)
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049c6:	4b63      	ldr	r3, [pc, #396]	@ (8004b54 <HAL_RCC_ClockConfig+0x1c4>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 030f 	and.w	r3, r3, #15
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d001      	beq.n	80049d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e0b8      	b.n	8004b4a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d020      	beq.n	8004a26 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0304 	and.w	r3, r3, #4
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049f0:	4b59      	ldr	r3, [pc, #356]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	4a58      	ldr	r2, [pc, #352]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 80049f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0308 	and.w	r3, r3, #8
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d005      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a08:	4b53      	ldr	r3, [pc, #332]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	4a52      	ldr	r2, [pc, #328]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004a0e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a12:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a14:	4b50      	ldr	r3, [pc, #320]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	494d      	ldr	r1, [pc, #308]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d040      	beq.n	8004ab4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d107      	bne.n	8004a4a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a3a:	4b47      	ldr	r3, [pc, #284]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d115      	bne.n	8004a72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e07f      	b.n	8004b4a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d107      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a52:	4b41      	ldr	r3, [pc, #260]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d109      	bne.n	8004a72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e073      	b.n	8004b4a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a62:	4b3d      	ldr	r3, [pc, #244]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e06b      	b.n	8004b4a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a72:	4b39      	ldr	r3, [pc, #228]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f023 0203 	bic.w	r2, r3, #3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	4936      	ldr	r1, [pc, #216]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a84:	f7fd fee4 	bl	8002850 <HAL_GetTick>
 8004a88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8a:	e00a      	b.n	8004aa2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a8c:	f7fd fee0 	bl	8002850 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d901      	bls.n	8004aa2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e053      	b.n	8004b4a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa2:	4b2d      	ldr	r3, [pc, #180]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f003 020c 	and.w	r2, r3, #12
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d1eb      	bne.n	8004a8c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ab4:	4b27      	ldr	r3, [pc, #156]	@ (8004b54 <HAL_RCC_ClockConfig+0x1c4>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 030f 	and.w	r3, r3, #15
 8004abc:	683a      	ldr	r2, [r7, #0]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d210      	bcs.n	8004ae4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac2:	4b24      	ldr	r3, [pc, #144]	@ (8004b54 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f023 020f 	bic.w	r2, r3, #15
 8004aca:	4922      	ldr	r1, [pc, #136]	@ (8004b54 <HAL_RCC_ClockConfig+0x1c4>)
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ad2:	4b20      	ldr	r3, [pc, #128]	@ (8004b54 <HAL_RCC_ClockConfig+0x1c4>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 030f 	and.w	r3, r3, #15
 8004ada:	683a      	ldr	r2, [r7, #0]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d001      	beq.n	8004ae4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e032      	b.n	8004b4a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0304 	and.w	r3, r3, #4
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d008      	beq.n	8004b02 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004af0:	4b19      	ldr	r3, [pc, #100]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	4916      	ldr	r1, [pc, #88]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0308 	and.w	r3, r3, #8
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d009      	beq.n	8004b22 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b0e:	4b12      	ldr	r3, [pc, #72]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	00db      	lsls	r3, r3, #3
 8004b1c:	490e      	ldr	r1, [pc, #56]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b22:	f000 f821 	bl	8004b68 <HAL_RCC_GetSysClockFreq>
 8004b26:	4602      	mov	r2, r0
 8004b28:	4b0b      	ldr	r3, [pc, #44]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c8>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	091b      	lsrs	r3, r3, #4
 8004b2e:	f003 030f 	and.w	r3, r3, #15
 8004b32:	490a      	ldr	r1, [pc, #40]	@ (8004b5c <HAL_RCC_ClockConfig+0x1cc>)
 8004b34:	5ccb      	ldrb	r3, [r1, r3]
 8004b36:	fa22 f303 	lsr.w	r3, r2, r3
 8004b3a:	4a09      	ldr	r2, [pc, #36]	@ (8004b60 <HAL_RCC_ClockConfig+0x1d0>)
 8004b3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b3e:	4b09      	ldr	r3, [pc, #36]	@ (8004b64 <HAL_RCC_ClockConfig+0x1d4>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7fd fe40 	bl	80027c8 <HAL_InitTick>

  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	40023c00 	.word	0x40023c00
 8004b58:	40023800 	.word	0x40023800
 8004b5c:	0800ba60 	.word	0x0800ba60
 8004b60:	20000024 	.word	0x20000024
 8004b64:	20000028 	.word	0x20000028

08004b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b6c:	b094      	sub	sp, #80	@ 0x50
 8004b6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004b70:	2300      	movs	r3, #0
 8004b72:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b74:	2300      	movs	r3, #0
 8004b76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b78:	2300      	movs	r3, #0
 8004b7a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b80:	4b79      	ldr	r3, [pc, #484]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	f003 030c 	and.w	r3, r3, #12
 8004b88:	2b08      	cmp	r3, #8
 8004b8a:	d00d      	beq.n	8004ba8 <HAL_RCC_GetSysClockFreq+0x40>
 8004b8c:	2b08      	cmp	r3, #8
 8004b8e:	f200 80e1 	bhi.w	8004d54 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d002      	beq.n	8004b9c <HAL_RCC_GetSysClockFreq+0x34>
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	d003      	beq.n	8004ba2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b9a:	e0db      	b.n	8004d54 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b9c:	4b73      	ldr	r3, [pc, #460]	@ (8004d6c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b9e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ba0:	e0db      	b.n	8004d5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ba2:	4b72      	ldr	r3, [pc, #456]	@ (8004d6c <HAL_RCC_GetSysClockFreq+0x204>)
 8004ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ba6:	e0d8      	b.n	8004d5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ba8:	4b6f      	ldr	r3, [pc, #444]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bb0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004bb2:	4b6d      	ldr	r3, [pc, #436]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d063      	beq.n	8004c86 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bbe:	4b6a      	ldr	r3, [pc, #424]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	099b      	lsrs	r3, r3, #6
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004bc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bd6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bda:	4622      	mov	r2, r4
 8004bdc:	462b      	mov	r3, r5
 8004bde:	f04f 0000 	mov.w	r0, #0
 8004be2:	f04f 0100 	mov.w	r1, #0
 8004be6:	0159      	lsls	r1, r3, #5
 8004be8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bec:	0150      	lsls	r0, r2, #5
 8004bee:	4602      	mov	r2, r0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	4621      	mov	r1, r4
 8004bf4:	1a51      	subs	r1, r2, r1
 8004bf6:	6139      	str	r1, [r7, #16]
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	eb63 0301 	sbc.w	r3, r3, r1
 8004bfe:	617b      	str	r3, [r7, #20]
 8004c00:	f04f 0200 	mov.w	r2, #0
 8004c04:	f04f 0300 	mov.w	r3, #0
 8004c08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c0c:	4659      	mov	r1, fp
 8004c0e:	018b      	lsls	r3, r1, #6
 8004c10:	4651      	mov	r1, sl
 8004c12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c16:	4651      	mov	r1, sl
 8004c18:	018a      	lsls	r2, r1, #6
 8004c1a:	4651      	mov	r1, sl
 8004c1c:	ebb2 0801 	subs.w	r8, r2, r1
 8004c20:	4659      	mov	r1, fp
 8004c22:	eb63 0901 	sbc.w	r9, r3, r1
 8004c26:	f04f 0200 	mov.w	r2, #0
 8004c2a:	f04f 0300 	mov.w	r3, #0
 8004c2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c3a:	4690      	mov	r8, r2
 8004c3c:	4699      	mov	r9, r3
 8004c3e:	4623      	mov	r3, r4
 8004c40:	eb18 0303 	adds.w	r3, r8, r3
 8004c44:	60bb      	str	r3, [r7, #8]
 8004c46:	462b      	mov	r3, r5
 8004c48:	eb49 0303 	adc.w	r3, r9, r3
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	f04f 0200 	mov.w	r2, #0
 8004c52:	f04f 0300 	mov.w	r3, #0
 8004c56:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c5a:	4629      	mov	r1, r5
 8004c5c:	028b      	lsls	r3, r1, #10
 8004c5e:	4621      	mov	r1, r4
 8004c60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c64:	4621      	mov	r1, r4
 8004c66:	028a      	lsls	r2, r1, #10
 8004c68:	4610      	mov	r0, r2
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c6e:	2200      	movs	r2, #0
 8004c70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c78:	f7fb fb22 	bl	80002c0 <__aeabi_uldivmod>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	460b      	mov	r3, r1
 8004c80:	4613      	mov	r3, r2
 8004c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c84:	e058      	b.n	8004d38 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c86:	4b38      	ldr	r3, [pc, #224]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	099b      	lsrs	r3, r3, #6
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	4618      	mov	r0, r3
 8004c90:	4611      	mov	r1, r2
 8004c92:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c96:	623b      	str	r3, [r7, #32]
 8004c98:	2300      	movs	r3, #0
 8004c9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c9c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ca0:	4642      	mov	r2, r8
 8004ca2:	464b      	mov	r3, r9
 8004ca4:	f04f 0000 	mov.w	r0, #0
 8004ca8:	f04f 0100 	mov.w	r1, #0
 8004cac:	0159      	lsls	r1, r3, #5
 8004cae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cb2:	0150      	lsls	r0, r2, #5
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	4641      	mov	r1, r8
 8004cba:	ebb2 0a01 	subs.w	sl, r2, r1
 8004cbe:	4649      	mov	r1, r9
 8004cc0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004cc4:	f04f 0200 	mov.w	r2, #0
 8004cc8:	f04f 0300 	mov.w	r3, #0
 8004ccc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004cd0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004cd4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004cd8:	ebb2 040a 	subs.w	r4, r2, sl
 8004cdc:	eb63 050b 	sbc.w	r5, r3, fp
 8004ce0:	f04f 0200 	mov.w	r2, #0
 8004ce4:	f04f 0300 	mov.w	r3, #0
 8004ce8:	00eb      	lsls	r3, r5, #3
 8004cea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cee:	00e2      	lsls	r2, r4, #3
 8004cf0:	4614      	mov	r4, r2
 8004cf2:	461d      	mov	r5, r3
 8004cf4:	4643      	mov	r3, r8
 8004cf6:	18e3      	adds	r3, r4, r3
 8004cf8:	603b      	str	r3, [r7, #0]
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	eb45 0303 	adc.w	r3, r5, r3
 8004d00:	607b      	str	r3, [r7, #4]
 8004d02:	f04f 0200 	mov.w	r2, #0
 8004d06:	f04f 0300 	mov.w	r3, #0
 8004d0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d0e:	4629      	mov	r1, r5
 8004d10:	028b      	lsls	r3, r1, #10
 8004d12:	4621      	mov	r1, r4
 8004d14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d18:	4621      	mov	r1, r4
 8004d1a:	028a      	lsls	r2, r1, #10
 8004d1c:	4610      	mov	r0, r2
 8004d1e:	4619      	mov	r1, r3
 8004d20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d22:	2200      	movs	r2, #0
 8004d24:	61bb      	str	r3, [r7, #24]
 8004d26:	61fa      	str	r2, [r7, #28]
 8004d28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d2c:	f7fb fac8 	bl	80002c0 <__aeabi_uldivmod>
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4613      	mov	r3, r2
 8004d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004d38:	4b0b      	ldr	r3, [pc, #44]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	0c1b      	lsrs	r3, r3, #16
 8004d3e:	f003 0303 	and.w	r3, r3, #3
 8004d42:	3301      	adds	r3, #1
 8004d44:	005b      	lsls	r3, r3, #1
 8004d46:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d52:	e002      	b.n	8004d5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d54:	4b05      	ldr	r3, [pc, #20]	@ (8004d6c <HAL_RCC_GetSysClockFreq+0x204>)
 8004d56:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3750      	adds	r7, #80	@ 0x50
 8004d60:	46bd      	mov	sp, r7
 8004d62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d66:	bf00      	nop
 8004d68:	40023800 	.word	0x40023800
 8004d6c:	00f42400 	.word	0x00f42400

08004d70 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d74:	4b03      	ldr	r3, [pc, #12]	@ (8004d84 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d76:	681b      	ldr	r3, [r3, #0]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	20000024 	.word	0x20000024

08004d88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b088      	sub	sp, #32
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004d90:	2300      	movs	r3, #0
 8004d92:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004d94:	2300      	movs	r3, #0
 8004d96:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d012      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004dac:	4b65      	ldr	r3, [pc, #404]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	4a64      	ldr	r2, [pc, #400]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004db2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004db6:	6093      	str	r3, [r2, #8]
 8004db8:	4b62      	ldr	r3, [pc, #392]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004dba:	689a      	ldr	r2, [r3, #8]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc0:	4960      	ldr	r1, [pc, #384]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d017      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004dde:	4b59      	ldr	r3, [pc, #356]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004de0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004de4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dec:	4955      	ldr	r1, [pc, #340]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004dfc:	d101      	bne.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d017      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e1a:	4b4a      	ldr	r3, [pc, #296]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e20:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e28:	4946      	ldr	r1, [pc, #280]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e38:	d101      	bne.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8004e46:	2301      	movs	r3, #1
 8004e48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0320 	and.w	r3, r3, #32
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	f000 808b 	beq.w	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e58:	4b3a      	ldr	r3, [pc, #232]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5c:	4a39      	ldr	r2, [pc, #228]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e62:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e64:	4b37      	ldr	r3, [pc, #220]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e70:	4b35      	ldr	r3, [pc, #212]	@ (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a34      	ldr	r2, [pc, #208]	@ (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e7c:	f7fd fce8 	bl	8002850 <HAL_GetTick>
 8004e80:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e82:	e008      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e84:	f7fd fce4 	bl	8002850 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b64      	cmp	r3, #100	@ 0x64
 8004e90:	d901      	bls.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e2bc      	b.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e96:	4b2c      	ldr	r3, [pc, #176]	@ (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d0f0      	beq.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ea2:	4b28      	ldr	r3, [pc, #160]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eaa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d035      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d02e      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ec0:	4b20      	ldr	r3, [pc, #128]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ec2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ec4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ec8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004eca:	4b1e      	ldr	r3, [pc, #120]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ecc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ece:	4a1d      	ldr	r2, [pc, #116]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ed0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ed4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ed6:	4b1b      	ldr	r3, [pc, #108]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eda:	4a1a      	ldr	r2, [pc, #104]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004edc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ee0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004ee2:	4a18      	ldr	r2, [pc, #96]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ee8:	4b16      	ldr	r3, [pc, #88]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d114      	bne.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef4:	f7fd fcac 	bl	8002850 <HAL_GetTick>
 8004ef8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004efa:	e00a      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004efc:	f7fd fca8 	bl	8002850 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e27e      	b.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f12:	4b0c      	ldr	r3, [pc, #48]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f16:	f003 0302 	and.w	r3, r3, #2
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d0ee      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f2a:	d111      	bne.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8004f2c:	4b05      	ldr	r3, [pc, #20]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004f38:	4b04      	ldr	r3, [pc, #16]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004f3a:	400b      	ands	r3, r1
 8004f3c:	4901      	ldr	r1, [pc, #4]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	608b      	str	r3, [r1, #8]
 8004f42:	e00b      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004f44:	40023800 	.word	0x40023800
 8004f48:	40007000 	.word	0x40007000
 8004f4c:	0ffffcff 	.word	0x0ffffcff
 8004f50:	4ba4      	ldr	r3, [pc, #656]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	4aa3      	ldr	r2, [pc, #652]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f56:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f5a:	6093      	str	r3, [r2, #8]
 8004f5c:	4ba1      	ldr	r3, [pc, #644]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f5e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f68:	499e      	ldr	r1, [pc, #632]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0310 	and.w	r3, r3, #16
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d010      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f7a:	4b9a      	ldr	r3, [pc, #616]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f80:	4a98      	ldr	r2, [pc, #608]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f86:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004f8a:	4b96      	ldr	r3, [pc, #600]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f8c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f94:	4993      	ldr	r1, [pc, #588]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00a      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fa8:	4b8e      	ldr	r3, [pc, #568]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fae:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fb6:	498b      	ldr	r1, [pc, #556]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004fca:	4b86      	ldr	r3, [pc, #536]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fd8:	4982      	ldr	r1, [pc, #520]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00a      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004fec:	4b7d      	ldr	r3, [pc, #500]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ff2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ffa:	497a      	ldr	r1, [pc, #488]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800500e:	4b75      	ldr	r3, [pc, #468]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005014:	f023 0203 	bic.w	r2, r3, #3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800501c:	4971      	ldr	r1, [pc, #452]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800501e:	4313      	orrs	r3, r2
 8005020:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00a      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005030:	4b6c      	ldr	r3, [pc, #432]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005036:	f023 020c 	bic.w	r2, r3, #12
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503e:	4969      	ldr	r1, [pc, #420]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005040:	4313      	orrs	r3, r2
 8005042:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00a      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005052:	4b64      	ldr	r3, [pc, #400]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005058:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005060:	4960      	ldr	r1, [pc, #384]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00a      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005074:	4b5b      	ldr	r3, [pc, #364]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005082:	4958      	ldr	r1, [pc, #352]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005096:	4b53      	ldr	r3, [pc, #332]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800509c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050a4:	494f      	ldr	r1, [pc, #316]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00a      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80050b8:	4b4a      	ldr	r3, [pc, #296]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80050ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050c6:	4947      	ldr	r1, [pc, #284]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80050da:	4b42      	ldr	r3, [pc, #264]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80050dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050e8:	493e      	ldr	r1, [pc, #248]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00a      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80050fc:	4b39      	ldr	r3, [pc, #228]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80050fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005102:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510a:	4936      	ldr	r1, [pc, #216]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d011      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800511e:	4b31      	ldr	r3, [pc, #196]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005124:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800512c:	492d      	ldr	r1, [pc, #180]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005138:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800513c:	d101      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 800513e:	2301      	movs	r3, #1
 8005140:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00a      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800514e:	4b25      	ldr	r3, [pc, #148]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005154:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800515c:	4921      	ldr	r1, [pc, #132]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800515e:	4313      	orrs	r3, r2
 8005160:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00a      	beq.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005170:	4b1c      	ldr	r3, [pc, #112]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005176:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800517e:	4919      	ldr	r1, [pc, #100]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005180:	4313      	orrs	r3, r2
 8005182:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d00a      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005192:	4b14      	ldr	r3, [pc, #80]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005198:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051a0:	4910      	ldr	r1, [pc, #64]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80051a2:	4313      	orrs	r3, r2
 80051a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d006      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x434>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	f000 809d 	beq.w	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80051bc:	4b09      	ldr	r3, [pc, #36]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a08      	ldr	r2, [pc, #32]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80051c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80051c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051c8:	f7fd fb42 	bl	8002850 <HAL_GetTick>
 80051cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051ce:	e00b      	b.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80051d0:	f7fd fb3e 	bl	8002850 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b64      	cmp	r3, #100	@ 0x64
 80051dc:	d904      	bls.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e116      	b.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80051e2:	bf00      	nop
 80051e4:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051e8:	4b8b      	ldr	r3, [pc, #556]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1ed      	bne.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0301 	and.w	r3, r3, #1
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d017      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005204:	2b00      	cmp	r3, #0
 8005206:	d113      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005208:	4b83      	ldr	r3, [pc, #524]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800520a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800520e:	0e1b      	lsrs	r3, r3, #24
 8005210:	f003 030f 	and.w	r3, r3, #15
 8005214:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	019a      	lsls	r2, r3, #6
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	061b      	lsls	r3, r3, #24
 8005220:	431a      	orrs	r2, r3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	071b      	lsls	r3, r3, #28
 8005228:	497b      	ldr	r1, [pc, #492]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800522a:	4313      	orrs	r3, r2
 800522c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d004      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005240:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005244:	d00a      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800524e:	2b00      	cmp	r3, #0
 8005250:	d024      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005256:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800525a:	d11f      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800525c:	4b6e      	ldr	r3, [pc, #440]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800525e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005262:	0f1b      	lsrs	r3, r3, #28
 8005264:	f003 0307 	and.w	r3, r3, #7
 8005268:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	019a      	lsls	r2, r3, #6
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	061b      	lsls	r3, r3, #24
 8005276:	431a      	orrs	r2, r3
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	071b      	lsls	r3, r3, #28
 800527c:	4966      	ldr	r1, [pc, #408]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800527e:	4313      	orrs	r3, r2
 8005280:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005284:	4b64      	ldr	r3, [pc, #400]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005286:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800528a:	f023 021f 	bic.w	r2, r3, #31
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	69db      	ldr	r3, [r3, #28]
 8005292:	3b01      	subs	r3, #1
 8005294:	4960      	ldr	r1, [pc, #384]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005296:	4313      	orrs	r3, r2
 8005298:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00d      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	019a      	lsls	r2, r3, #6
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	061b      	lsls	r3, r3, #24
 80052b4:	431a      	orrs	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	071b      	lsls	r3, r3, #28
 80052bc:	4956      	ldr	r1, [pc, #344]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80052c4:	4b54      	ldr	r3, [pc, #336]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a53      	ldr	r2, [pc, #332]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80052ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80052ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052d0:	f7fd fabe 	bl	8002850 <HAL_GetTick>
 80052d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052d6:	e008      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80052d8:	f7fd faba 	bl	8002850 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b64      	cmp	r3, #100	@ 0x64
 80052e4:	d901      	bls.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e092      	b.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d0f0      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	f040 8088 	bne.w	800540e <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80052fe:	4b46      	ldr	r3, [pc, #280]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a45      	ldr	r2, [pc, #276]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005308:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800530a:	f7fd faa1 	bl	8002850 <HAL_GetTick>
 800530e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005310:	e008      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005312:	f7fd fa9d 	bl	8002850 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	2b64      	cmp	r3, #100	@ 0x64
 800531e:	d901      	bls.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e075      	b.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005324:	4b3c      	ldr	r3, [pc, #240]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800532c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005330:	d0ef      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d003      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005342:	2b00      	cmp	r3, #0
 8005344:	d009      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800534e:	2b00      	cmp	r3, #0
 8005350:	d024      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005356:	2b00      	cmp	r3, #0
 8005358:	d120      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800535a:	4b2f      	ldr	r3, [pc, #188]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800535c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005360:	0c1b      	lsrs	r3, r3, #16
 8005362:	f003 0303 	and.w	r3, r3, #3
 8005366:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	019a      	lsls	r2, r3, #6
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	041b      	lsls	r3, r3, #16
 8005372:	431a      	orrs	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	695b      	ldr	r3, [r3, #20]
 8005378:	061b      	lsls	r3, r3, #24
 800537a:	4927      	ldr	r1, [pc, #156]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800537c:	4313      	orrs	r3, r2
 800537e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005382:	4b25      	ldr	r3, [pc, #148]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005388:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a1b      	ldr	r3, [r3, #32]
 8005390:	3b01      	subs	r3, #1
 8005392:	021b      	lsls	r3, r3, #8
 8005394:	4920      	ldr	r1, [pc, #128]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005396:	4313      	orrs	r3, r2
 8005398:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d018      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x652>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053b0:	d113      	bne.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053b2:	4b19      	ldr	r3, [pc, #100]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80053b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b8:	0e1b      	lsrs	r3, r3, #24
 80053ba:	f003 030f 	and.w	r3, r3, #15
 80053be:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	019a      	lsls	r2, r3, #6
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	041b      	lsls	r3, r3, #16
 80053cc:	431a      	orrs	r2, r3
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	061b      	lsls	r3, r3, #24
 80053d2:	4911      	ldr	r1, [pc, #68]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80053da:	4b0f      	ldr	r3, [pc, #60]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a0e      	ldr	r2, [pc, #56]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80053e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053e6:	f7fd fa33 	bl	8002850 <HAL_GetTick>
 80053ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80053ec:	e008      	b.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80053ee:	f7fd fa2f 	bl	8002850 <HAL_GetTick>
 80053f2:	4602      	mov	r2, r0
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	2b64      	cmp	r3, #100	@ 0x64
 80053fa:	d901      	bls.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e007      	b.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005400:	4b05      	ldr	r3, [pc, #20]	@ (8005418 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005408:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800540c:	d1ef      	bne.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3720      	adds	r7, #32
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	40023800 	.word	0x40023800

0800541c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e09d      	b.n	800556a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005432:	2b00      	cmp	r3, #0
 8005434:	d108      	bne.n	8005448 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800543e:	d009      	beq.n	8005454 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	61da      	str	r2, [r3, #28]
 8005446:	e005      	b.n	8005454 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d106      	bne.n	8005474 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7fc ffc0 	bl	80023f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2202      	movs	r2, #2
 8005478:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800548a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005494:	d902      	bls.n	800549c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005496:	2300      	movs	r3, #0
 8005498:	60fb      	str	r3, [r7, #12]
 800549a:	e002      	b.n	80054a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800549c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80054aa:	d007      	beq.n	80054bc <HAL_SPI_Init+0xa0>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054b4:	d002      	beq.n	80054bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80054cc:	431a      	orrs	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	f003 0302 	and.w	r3, r3, #2
 80054d6:	431a      	orrs	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	431a      	orrs	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054ea:	431a      	orrs	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	69db      	ldr	r3, [r3, #28]
 80054f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054f4:	431a      	orrs	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054fe:	ea42 0103 	orr.w	r1, r2, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005506:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	0c1b      	lsrs	r3, r3, #16
 8005518:	f003 0204 	and.w	r2, r3, #4
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005520:	f003 0310 	and.w	r3, r3, #16
 8005524:	431a      	orrs	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800552a:	f003 0308 	and.w	r3, r3, #8
 800552e:	431a      	orrs	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005538:	ea42 0103 	orr.w	r1, r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	430a      	orrs	r2, r1
 8005548:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	69da      	ldr	r2, [r3, #28]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005558:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}

08005572 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005572:	b580      	push	{r7, lr}
 8005574:	b088      	sub	sp, #32
 8005576:	af00      	add	r7, sp, #0
 8005578:	60f8      	str	r0, [r7, #12]
 800557a:	60b9      	str	r1, [r7, #8]
 800557c:	603b      	str	r3, [r7, #0]
 800557e:	4613      	mov	r3, r2
 8005580:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005582:	f7fd f965 	bl	8002850 <HAL_GetTick>
 8005586:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005588:	88fb      	ldrh	r3, [r7, #6]
 800558a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2b01      	cmp	r3, #1
 8005596:	d001      	beq.n	800559c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005598:	2302      	movs	r3, #2
 800559a:	e15c      	b.n	8005856 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d002      	beq.n	80055a8 <HAL_SPI_Transmit+0x36>
 80055a2:	88fb      	ldrh	r3, [r7, #6]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d101      	bne.n	80055ac <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e154      	b.n	8005856 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d101      	bne.n	80055ba <HAL_SPI_Transmit+0x48>
 80055b6:	2302      	movs	r3, #2
 80055b8:	e14d      	b.n	8005856 <HAL_SPI_Transmit+0x2e4>
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2203      	movs	r2, #3
 80055c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	88fa      	ldrh	r2, [r7, #6]
 80055da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	88fa      	ldrh	r2, [r7, #6]
 80055e0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2200      	movs	r2, #0
 8005602:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800560c:	d10f      	bne.n	800562e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800561c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800562c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005638:	2b40      	cmp	r3, #64	@ 0x40
 800563a:	d007      	beq.n	800564c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800564a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005654:	d952      	bls.n	80056fc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d002      	beq.n	8005664 <HAL_SPI_Transmit+0xf2>
 800565e:	8b7b      	ldrh	r3, [r7, #26]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d145      	bne.n	80056f0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005668:	881a      	ldrh	r2, [r3, #0]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005674:	1c9a      	adds	r2, r3, #2
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800567e:	b29b      	uxth	r3, r3
 8005680:	3b01      	subs	r3, #1
 8005682:	b29a      	uxth	r2, r3
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005688:	e032      	b.n	80056f0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f003 0302 	and.w	r3, r3, #2
 8005694:	2b02      	cmp	r3, #2
 8005696:	d112      	bne.n	80056be <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569c:	881a      	ldrh	r2, [r3, #0]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a8:	1c9a      	adds	r2, r3, #2
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056bc:	e018      	b.n	80056f0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056be:	f7fd f8c7 	bl	8002850 <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	683a      	ldr	r2, [r7, #0]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d803      	bhi.n	80056d6 <HAL_SPI_Transmit+0x164>
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056d4:	d102      	bne.n	80056dc <HAL_SPI_Transmit+0x16a>
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d109      	bne.n	80056f0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	e0b2      	b.n	8005856 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1c7      	bne.n	800568a <HAL_SPI_Transmit+0x118>
 80056fa:	e083      	b.n	8005804 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d002      	beq.n	800570a <HAL_SPI_Transmit+0x198>
 8005704:	8b7b      	ldrh	r3, [r7, #26]
 8005706:	2b01      	cmp	r3, #1
 8005708:	d177      	bne.n	80057fa <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800570e:	b29b      	uxth	r3, r3
 8005710:	2b01      	cmp	r3, #1
 8005712:	d912      	bls.n	800573a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005718:	881a      	ldrh	r2, [r3, #0]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005724:	1c9a      	adds	r2, r3, #2
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800572e:	b29b      	uxth	r3, r3
 8005730:	3b02      	subs	r3, #2
 8005732:	b29a      	uxth	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005738:	e05f      	b.n	80057fa <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	330c      	adds	r3, #12
 8005744:	7812      	ldrb	r2, [r2, #0]
 8005746:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800574c:	1c5a      	adds	r2, r3, #1
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005756:	b29b      	uxth	r3, r3
 8005758:	3b01      	subs	r3, #1
 800575a:	b29a      	uxth	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005760:	e04b      	b.n	80057fa <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f003 0302 	and.w	r3, r3, #2
 800576c:	2b02      	cmp	r3, #2
 800576e:	d12b      	bne.n	80057c8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005774:	b29b      	uxth	r3, r3
 8005776:	2b01      	cmp	r3, #1
 8005778:	d912      	bls.n	80057a0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800577e:	881a      	ldrh	r2, [r3, #0]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800578a:	1c9a      	adds	r2, r3, #2
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005794:	b29b      	uxth	r3, r3
 8005796:	3b02      	subs	r3, #2
 8005798:	b29a      	uxth	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800579e:	e02c      	b.n	80057fa <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	330c      	adds	r3, #12
 80057aa:	7812      	ldrb	r2, [r2, #0]
 80057ac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b2:	1c5a      	adds	r2, r3, #1
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057bc:	b29b      	uxth	r3, r3
 80057be:	3b01      	subs	r3, #1
 80057c0:	b29a      	uxth	r2, r3
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80057c6:	e018      	b.n	80057fa <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057c8:	f7fd f842 	bl	8002850 <HAL_GetTick>
 80057cc:	4602      	mov	r2, r0
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	683a      	ldr	r2, [r7, #0]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d803      	bhi.n	80057e0 <HAL_SPI_Transmit+0x26e>
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057de:	d102      	bne.n	80057e6 <HAL_SPI_Transmit+0x274>
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d109      	bne.n	80057fa <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e02d      	b.n	8005856 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057fe:	b29b      	uxth	r3, r3
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1ae      	bne.n	8005762 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005804:	69fa      	ldr	r2, [r7, #28]
 8005806:	6839      	ldr	r1, [r7, #0]
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 fd19 	bl	8006240 <SPI_EndRxTxTransaction>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d002      	beq.n	800581a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2220      	movs	r2, #32
 8005818:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10a      	bne.n	8005838 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005822:	2300      	movs	r3, #0
 8005824:	617b      	str	r3, [r7, #20]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	617b      	str	r3, [r7, #20]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	617b      	str	r3, [r7, #20]
 8005836:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800584c:	2b00      	cmp	r3, #0
 800584e:	d001      	beq.n	8005854 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e000      	b.n	8005856 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005854:	2300      	movs	r3, #0
  }
}
 8005856:	4618      	mov	r0, r3
 8005858:	3720      	adds	r7, #32
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	b088      	sub	sp, #32
 8005862:	af02      	add	r7, sp, #8
 8005864:	60f8      	str	r0, [r7, #12]
 8005866:	60b9      	str	r1, [r7, #8]
 8005868:	603b      	str	r3, [r7, #0]
 800586a:	4613      	mov	r3, r2
 800586c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b01      	cmp	r3, #1
 8005878:	d001      	beq.n	800587e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800587a:	2302      	movs	r3, #2
 800587c:	e123      	b.n	8005ac6 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d002      	beq.n	800588a <HAL_SPI_Receive+0x2c>
 8005884:	88fb      	ldrh	r3, [r7, #6]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e11b      	b.n	8005ac6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005896:	d112      	bne.n	80058be <HAL_SPI_Receive+0x60>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d10e      	bne.n	80058be <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2204      	movs	r2, #4
 80058a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80058a8:	88fa      	ldrh	r2, [r7, #6]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	4613      	mov	r3, r2
 80058b0:	68ba      	ldr	r2, [r7, #8]
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f000 f90a 	bl	8005ace <HAL_SPI_TransmitReceive>
 80058ba:	4603      	mov	r3, r0
 80058bc:	e103      	b.n	8005ac6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058be:	f7fc ffc7 	bl	8002850 <HAL_GetTick>
 80058c2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d101      	bne.n	80058d2 <HAL_SPI_Receive+0x74>
 80058ce:	2302      	movs	r3, #2
 80058d0:	e0f9      	b.n	8005ac6 <HAL_SPI_Receive+0x268>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2204      	movs	r2, #4
 80058de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	88fa      	ldrh	r2, [r7, #6]
 80058f2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	88fa      	ldrh	r2, [r7, #6]
 80058fa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005924:	d908      	bls.n	8005938 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005934:	605a      	str	r2, [r3, #4]
 8005936:	e007      	b.n	8005948 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	685a      	ldr	r2, [r3, #4]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005946:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005950:	d10f      	bne.n	8005972 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005960:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005970:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800597c:	2b40      	cmp	r3, #64	@ 0x40
 800597e:	d007      	beq.n	8005990 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800598e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005998:	d875      	bhi.n	8005a86 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800599a:	e037      	b.n	8005a0c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f003 0301 	and.w	r3, r3, #1
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d117      	bne.n	80059da <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f103 020c 	add.w	r2, r3, #12
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b6:	7812      	ldrb	r2, [r2, #0]
 80059b8:	b2d2      	uxtb	r2, r2
 80059ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c0:	1c5a      	adds	r2, r3, #1
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	3b01      	subs	r3, #1
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80059d8:	e018      	b.n	8005a0c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059da:	f7fc ff39 	bl	8002850 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	683a      	ldr	r2, [r7, #0]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d803      	bhi.n	80059f2 <HAL_SPI_Receive+0x194>
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059f0:	d102      	bne.n	80059f8 <HAL_SPI_Receive+0x19a>
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d109      	bne.n	8005a0c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e05c      	b.n	8005ac6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1c1      	bne.n	800599c <HAL_SPI_Receive+0x13e>
 8005a18:	e03b      	b.n	8005a92 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d115      	bne.n	8005a54 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68da      	ldr	r2, [r3, #12]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a32:	b292      	uxth	r2, r2
 8005a34:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a3a:	1c9a      	adds	r2, r3, #2
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005a52:	e018      	b.n	8005a86 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a54:	f7fc fefc 	bl	8002850 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d803      	bhi.n	8005a6c <HAL_SPI_Receive+0x20e>
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a6a:	d102      	bne.n	8005a72 <HAL_SPI_Receive+0x214>
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d109      	bne.n	8005a86 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e01f      	b.n	8005ac6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1c3      	bne.n	8005a1a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	6839      	ldr	r1, [r7, #0]
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f000 fb56 	bl	8006148 <SPI_EndRxTransaction>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d001      	beq.n	8005ac4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e000      	b.n	8005ac6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
  }
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3718      	adds	r7, #24
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}

08005ace <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b08a      	sub	sp, #40	@ 0x28
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	60f8      	str	r0, [r7, #12]
 8005ad6:	60b9      	str	r1, [r7, #8]
 8005ad8:	607a      	str	r2, [r7, #4]
 8005ada:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005adc:	2301      	movs	r3, #1
 8005ade:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ae0:	f7fc feb6 	bl	8002850 <HAL_GetTick>
 8005ae4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005aec:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005af4:	887b      	ldrh	r3, [r7, #2]
 8005af6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005af8:	887b      	ldrh	r3, [r7, #2]
 8005afa:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005afc:	7ffb      	ldrb	r3, [r7, #31]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d00c      	beq.n	8005b1c <HAL_SPI_TransmitReceive+0x4e>
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b08:	d106      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d102      	bne.n	8005b18 <HAL_SPI_TransmitReceive+0x4a>
 8005b12:	7ffb      	ldrb	r3, [r7, #31]
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d001      	beq.n	8005b1c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005b18:	2302      	movs	r3, #2
 8005b1a:	e1f3      	b.n	8005f04 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d005      	beq.n	8005b2e <HAL_SPI_TransmitReceive+0x60>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d002      	beq.n	8005b2e <HAL_SPI_TransmitReceive+0x60>
 8005b28:	887b      	ldrh	r3, [r7, #2]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e1e8      	b.n	8005f04 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d101      	bne.n	8005b40 <HAL_SPI_TransmitReceive+0x72>
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	e1e1      	b.n	8005f04 <HAL_SPI_TransmitReceive+0x436>
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	2b04      	cmp	r3, #4
 8005b52:	d003      	beq.n	8005b5c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2205      	movs	r2, #5
 8005b58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	887a      	ldrh	r2, [r7, #2]
 8005b6c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	887a      	ldrh	r2, [r7, #2]
 8005b74:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	887a      	ldrh	r2, [r7, #2]
 8005b82:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	887a      	ldrh	r2, [r7, #2]
 8005b88:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2200      	movs	r2, #0
 8005b94:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b9e:	d802      	bhi.n	8005ba6 <HAL_SPI_TransmitReceive+0xd8>
 8005ba0:	8abb      	ldrh	r3, [r7, #20]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d908      	bls.n	8005bb8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005bb4:	605a      	str	r2, [r3, #4]
 8005bb6:	e007      	b.n	8005bc8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005bc6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd2:	2b40      	cmp	r3, #64	@ 0x40
 8005bd4:	d007      	beq.n	8005be6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005be4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005bee:	f240 8083 	bls.w	8005cf8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d002      	beq.n	8005c00 <HAL_SPI_TransmitReceive+0x132>
 8005bfa:	8afb      	ldrh	r3, [r7, #22]
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d16f      	bne.n	8005ce0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c04:	881a      	ldrh	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c10:	1c9a      	adds	r2, r3, #2
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	3b01      	subs	r3, #1
 8005c1e:	b29a      	uxth	r2, r3
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c24:	e05c      	b.n	8005ce0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f003 0302 	and.w	r3, r3, #2
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d11b      	bne.n	8005c6c <HAL_SPI_TransmitReceive+0x19e>
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d016      	beq.n	8005c6c <HAL_SPI_TransmitReceive+0x19e>
 8005c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d113      	bne.n	8005c6c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c48:	881a      	ldrh	r2, [r3, #0]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c54:	1c9a      	adds	r2, r3, #2
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	3b01      	subs	r3, #1
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d11c      	bne.n	8005cb4 <HAL_SPI_TransmitReceive+0x1e6>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d016      	beq.n	8005cb4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68da      	ldr	r2, [r3, #12]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c90:	b292      	uxth	r2, r2
 8005c92:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c98:	1c9a      	adds	r2, r3, #2
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	b29a      	uxth	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005cb4:	f7fc fdcc 	bl	8002850 <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	6a3b      	ldr	r3, [r7, #32]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d80d      	bhi.n	8005ce0 <HAL_SPI_TransmitReceive+0x212>
 8005cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cca:	d009      	beq.n	8005ce0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e111      	b.n	8005f04 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d19d      	bne.n	8005c26 <HAL_SPI_TransmitReceive+0x158>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d197      	bne.n	8005c26 <HAL_SPI_TransmitReceive+0x158>
 8005cf6:	e0e5      	b.n	8005ec4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d003      	beq.n	8005d08 <HAL_SPI_TransmitReceive+0x23a>
 8005d00:	8afb      	ldrh	r3, [r7, #22]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	f040 80d1 	bne.w	8005eaa <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d912      	bls.n	8005d38 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d16:	881a      	ldrh	r2, [r3, #0]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d22:	1c9a      	adds	r2, r3, #2
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	3b02      	subs	r3, #2
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d36:	e0b8      	b.n	8005eaa <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	330c      	adds	r3, #12
 8005d42:	7812      	ldrb	r2, [r2, #0]
 8005d44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d4a:	1c5a      	adds	r2, r3, #1
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d5e:	e0a4      	b.n	8005eaa <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	f003 0302 	and.w	r3, r3, #2
 8005d6a:	2b02      	cmp	r3, #2
 8005d6c:	d134      	bne.n	8005dd8 <HAL_SPI_TransmitReceive+0x30a>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d02f      	beq.n	8005dd8 <HAL_SPI_TransmitReceive+0x30a>
 8005d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d12c      	bne.n	8005dd8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d912      	bls.n	8005dae <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d8c:	881a      	ldrh	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d98:	1c9a      	adds	r2, r3, #2
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	3b02      	subs	r3, #2
 8005da6:	b29a      	uxth	r2, r3
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005dac:	e012      	b.n	8005dd4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	330c      	adds	r3, #12
 8005db8:	7812      	ldrb	r2, [r2, #0]
 8005dba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dc0:	1c5a      	adds	r2, r3, #1
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d148      	bne.n	8005e78 <HAL_SPI_TransmitReceive+0x3aa>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d042      	beq.n	8005e78 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d923      	bls.n	8005e46 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68da      	ldr	r2, [r3, #12]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e08:	b292      	uxth	r2, r2
 8005e0a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e10:	1c9a      	adds	r2, r3, #2
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	3b02      	subs	r3, #2
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d81f      	bhi.n	8005e74 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	685a      	ldr	r2, [r3, #4]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005e42:	605a      	str	r2, [r3, #4]
 8005e44:	e016      	b.n	8005e74 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f103 020c 	add.w	r2, r3, #12
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e52:	7812      	ldrb	r2, [r2, #0]
 8005e54:	b2d2      	uxtb	r2, r2
 8005e56:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e5c:	1c5a      	adds	r2, r3, #1
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	3b01      	subs	r3, #1
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e74:	2301      	movs	r3, #1
 8005e76:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e78:	f7fc fcea 	bl	8002850 <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	6a3b      	ldr	r3, [r7, #32]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d803      	bhi.n	8005e90 <HAL_SPI_TransmitReceive+0x3c2>
 8005e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e8e:	d102      	bne.n	8005e96 <HAL_SPI_TransmitReceive+0x3c8>
 8005e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d109      	bne.n	8005eaa <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e02c      	b.n	8005f04 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f47f af55 	bne.w	8005d60 <HAL_SPI_TransmitReceive+0x292>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f47f af4e 	bne.w	8005d60 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ec4:	6a3a      	ldr	r2, [r7, #32]
 8005ec6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ec8:	68f8      	ldr	r0, [r7, #12]
 8005eca:	f000 f9b9 	bl	8006240 <SPI_EndRxTxTransaction>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d008      	beq.n	8005ee6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e00e      	b.n	8005f04 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d001      	beq.n	8005f02 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e000      	b.n	8005f04 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005f02:	2300      	movs	r3, #0
  }
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3728      	adds	r7, #40	@ 0x28
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b088      	sub	sp, #32
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	603b      	str	r3, [r7, #0]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f1c:	f7fc fc98 	bl	8002850 <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f24:	1a9b      	subs	r3, r3, r2
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	4413      	add	r3, r2
 8005f2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f2c:	f7fc fc90 	bl	8002850 <HAL_GetTick>
 8005f30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f32:	4b39      	ldr	r3, [pc, #228]	@ (8006018 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	015b      	lsls	r3, r3, #5
 8005f38:	0d1b      	lsrs	r3, r3, #20
 8005f3a:	69fa      	ldr	r2, [r7, #28]
 8005f3c:	fb02 f303 	mul.w	r3, r2, r3
 8005f40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f42:	e055      	b.n	8005ff0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f4a:	d051      	beq.n	8005ff0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f4c:	f7fc fc80 	bl	8002850 <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	69fa      	ldr	r2, [r7, #28]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d902      	bls.n	8005f62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d13d      	bne.n	8005fde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	685a      	ldr	r2, [r3, #4]
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f7a:	d111      	bne.n	8005fa0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f84:	d004      	beq.n	8005f90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f8e:	d107      	bne.n	8005fa0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fa8:	d10f      	bne.n	8005fca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fb8:	601a      	str	r2, [r3, #0]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	e018      	b.n	8006010 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d102      	bne.n	8005fea <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	61fb      	str	r3, [r7, #28]
 8005fe8:	e002      	b.n	8005ff0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	3b01      	subs	r3, #1
 8005fee:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	689a      	ldr	r2, [r3, #8]
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	bf0c      	ite	eq
 8006000:	2301      	moveq	r3, #1
 8006002:	2300      	movne	r3, #0
 8006004:	b2db      	uxtb	r3, r3
 8006006:	461a      	mov	r2, r3
 8006008:	79fb      	ldrb	r3, [r7, #7]
 800600a:	429a      	cmp	r2, r3
 800600c:	d19a      	bne.n	8005f44 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800600e:	2300      	movs	r3, #0
}
 8006010:	4618      	mov	r0, r3
 8006012:	3720      	adds	r7, #32
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	20000024 	.word	0x20000024

0800601c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b08a      	sub	sp, #40	@ 0x28
 8006020:	af00      	add	r7, sp, #0
 8006022:	60f8      	str	r0, [r7, #12]
 8006024:	60b9      	str	r1, [r7, #8]
 8006026:	607a      	str	r2, [r7, #4]
 8006028:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800602a:	2300      	movs	r3, #0
 800602c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800602e:	f7fc fc0f 	bl	8002850 <HAL_GetTick>
 8006032:	4602      	mov	r2, r0
 8006034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006036:	1a9b      	subs	r3, r3, r2
 8006038:	683a      	ldr	r2, [r7, #0]
 800603a:	4413      	add	r3, r2
 800603c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800603e:	f7fc fc07 	bl	8002850 <HAL_GetTick>
 8006042:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	330c      	adds	r3, #12
 800604a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800604c:	4b3d      	ldr	r3, [pc, #244]	@ (8006144 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	4613      	mov	r3, r2
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	4413      	add	r3, r2
 8006056:	00da      	lsls	r2, r3, #3
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	0d1b      	lsrs	r3, r3, #20
 800605c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800605e:	fb02 f303 	mul.w	r3, r2, r3
 8006062:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006064:	e061      	b.n	800612a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800606c:	d107      	bne.n	800607e <SPI_WaitFifoStateUntilTimeout+0x62>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d104      	bne.n	800607e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	b2db      	uxtb	r3, r3
 800607a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800607c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006084:	d051      	beq.n	800612a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006086:	f7fc fbe3 	bl	8002850 <HAL_GetTick>
 800608a:	4602      	mov	r2, r0
 800608c:	6a3b      	ldr	r3, [r7, #32]
 800608e:	1ad3      	subs	r3, r2, r3
 8006090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006092:	429a      	cmp	r2, r3
 8006094:	d902      	bls.n	800609c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	2b00      	cmp	r3, #0
 800609a:	d13d      	bne.n	8006118 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	685a      	ldr	r2, [r3, #4]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060b4:	d111      	bne.n	80060da <SPI_WaitFifoStateUntilTimeout+0xbe>
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060be:	d004      	beq.n	80060ca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060c8:	d107      	bne.n	80060da <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060e2:	d10f      	bne.n	8006104 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80060f2:	601a      	str	r2, [r3, #0]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006102:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e011      	b.n	800613c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d102      	bne.n	8006124 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800611e:	2300      	movs	r3, #0
 8006120:	627b      	str	r3, [r7, #36]	@ 0x24
 8006122:	e002      	b.n	800612a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	3b01      	subs	r3, #1
 8006128:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	689a      	ldr	r2, [r3, #8]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	4013      	ands	r3, r2
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	429a      	cmp	r2, r3
 8006138:	d195      	bne.n	8006066 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800613a:	2300      	movs	r3, #0
}
 800613c:	4618      	mov	r0, r3
 800613e:	3728      	adds	r7, #40	@ 0x28
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	20000024 	.word	0x20000024

08006148 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b088      	sub	sp, #32
 800614c:	af02      	add	r7, sp, #8
 800614e:	60f8      	str	r0, [r7, #12]
 8006150:	60b9      	str	r1, [r7, #8]
 8006152:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800615c:	d111      	bne.n	8006182 <SPI_EndRxTransaction+0x3a>
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006166:	d004      	beq.n	8006172 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006170:	d107      	bne.n	8006182 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006180:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800618a:	d112      	bne.n	80061b2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	9300      	str	r3, [sp, #0]
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	2200      	movs	r2, #0
 8006194:	2180      	movs	r1, #128	@ 0x80
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	f7ff feb8 	bl	8005f0c <SPI_WaitFlagStateUntilTimeout>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d021      	beq.n	80061e6 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061a6:	f043 0220 	orr.w	r2, r3, #32
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e03d      	b.n	800622e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80061b2:	4b21      	ldr	r3, [pc, #132]	@ (8006238 <SPI_EndRxTransaction+0xf0>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a21      	ldr	r2, [pc, #132]	@ (800623c <SPI_EndRxTransaction+0xf4>)
 80061b8:	fba2 2303 	umull	r2, r3, r2, r3
 80061bc:	0d5b      	lsrs	r3, r3, #21
 80061be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80061c2:	fb02 f303 	mul.w	r3, r2, r3
 80061c6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00a      	beq.n	80061e4 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	3b01      	subs	r3, #1
 80061d2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061de:	2b80      	cmp	r3, #128	@ 0x80
 80061e0:	d0f2      	beq.n	80061c8 <SPI_EndRxTransaction+0x80>
 80061e2:	e000      	b.n	80061e6 <SPI_EndRxTransaction+0x9e>
        break;
 80061e4:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061ee:	d11d      	bne.n	800622c <SPI_EndRxTransaction+0xe4>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061f8:	d004      	beq.n	8006204 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006202:	d113      	bne.n	800622c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	9300      	str	r3, [sp, #0]
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	2200      	movs	r2, #0
 800620c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f7ff ff03 	bl	800601c <SPI_WaitFifoStateUntilTimeout>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d007      	beq.n	800622c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006220:	f043 0220 	orr.w	r2, r3, #32
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006228:	2303      	movs	r3, #3
 800622a:	e000      	b.n	800622e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	3718      	adds	r7, #24
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	20000024 	.word	0x20000024
 800623c:	165e9f81 	.word	0x165e9f81

08006240 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b088      	sub	sp, #32
 8006244:	af02      	add	r7, sp, #8
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	9300      	str	r3, [sp, #0]
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	2200      	movs	r2, #0
 8006254:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f7ff fedf 	bl	800601c <SPI_WaitFifoStateUntilTimeout>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d007      	beq.n	8006274 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006268:	f043 0220 	orr.w	r2, r3, #32
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006270:	2303      	movs	r3, #3
 8006272:	e046      	b.n	8006302 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006274:	4b25      	ldr	r3, [pc, #148]	@ (800630c <SPI_EndRxTxTransaction+0xcc>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a25      	ldr	r2, [pc, #148]	@ (8006310 <SPI_EndRxTxTransaction+0xd0>)
 800627a:	fba2 2303 	umull	r2, r3, r2, r3
 800627e:	0d5b      	lsrs	r3, r3, #21
 8006280:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006284:	fb02 f303 	mul.w	r3, r2, r3
 8006288:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006292:	d112      	bne.n	80062ba <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	9300      	str	r3, [sp, #0]
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	2200      	movs	r2, #0
 800629c:	2180      	movs	r1, #128	@ 0x80
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f7ff fe34 	bl	8005f0c <SPI_WaitFlagStateUntilTimeout>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d016      	beq.n	80062d8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062ae:	f043 0220 	orr.w	r2, r3, #32
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e023      	b.n	8006302 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00a      	beq.n	80062d6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	3b01      	subs	r3, #1
 80062c4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062d0:	2b80      	cmp	r3, #128	@ 0x80
 80062d2:	d0f2      	beq.n	80062ba <SPI_EndRxTxTransaction+0x7a>
 80062d4:	e000      	b.n	80062d8 <SPI_EndRxTxTransaction+0x98>
        break;
 80062d6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	9300      	str	r3, [sp, #0]
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	2200      	movs	r2, #0
 80062e0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f7ff fe99 	bl	800601c <SPI_WaitFifoStateUntilTimeout>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d007      	beq.n	8006300 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062f4:	f043 0220 	orr.w	r2, r3, #32
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e000      	b.n	8006302 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3718      	adds	r7, #24
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	20000024 	.word	0x20000024
 8006310:	165e9f81 	.word	0x165e9f81

08006314 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006314:	b084      	sub	sp, #16
 8006316:	b580      	push	{r7, lr}
 8006318:	b084      	sub	sp, #16
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
 800631e:	f107 001c 	add.w	r0, r7, #28
 8006322:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006326:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800632a:	2b01      	cmp	r3, #1
 800632c:	d127      	bne.n	800637e <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006332:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68da      	ldr	r2, [r3, #12]
 800633e:	4b3a      	ldr	r3, [pc, #232]	@ (8006428 <USB_CoreInit+0x114>)
 8006340:	4013      	ands	r3, r2
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	f043 0210 	orr.w	r2, r3, #16
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800635e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006362:	2b01      	cmp	r3, #1
 8006364:	d105      	bne.n	8006372 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f001 fb20 	bl	80079b8 <USB_CoreReset>
 8006378:	4603      	mov	r3, r0
 800637a:	73fb      	strb	r3, [r7, #15]
 800637c:	e03c      	b.n	80063f8 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800637e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006382:	2b03      	cmp	r3, #3
 8006384:	d127      	bne.n	80063d6 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68da      	ldr	r2, [r3, #12]
 8006396:	4b24      	ldr	r3, [pc, #144]	@ (8006428 <USB_CoreInit+0x114>)
 8006398:	4013      	ands	r3, r2
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	f023 0210 	bic.w	r2, r3, #16
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 80063b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d105      	bne.n	80063ca <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f001 faf4 	bl	80079b8 <USB_CoreReset>
 80063d0:	4603      	mov	r3, r0
 80063d2:	73fb      	strb	r3, [r7, #15]
 80063d4:	e010      	b.n	80063f8 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f001 fae8 	bl	80079b8 <USB_CoreReset>
 80063e8:	4603      	mov	r3, r0
 80063ea:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80063f8:	7fbb      	ldrb	r3, [r7, #30]
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d10b      	bne.n	8006416 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f043 0206 	orr.w	r2, r3, #6
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	f043 0220 	orr.w	r2, r3, #32
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006416:	7bfb      	ldrb	r3, [r7, #15]
}
 8006418:	4618      	mov	r0, r3
 800641a:	3710      	adds	r7, #16
 800641c:	46bd      	mov	sp, r7
 800641e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006422:	b004      	add	sp, #16
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop
 8006428:	ffbdffbf 	.word	0xffbdffbf

0800642c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	4613      	mov	r3, r2
 8006438:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800643a:	79fb      	ldrb	r3, [r7, #7]
 800643c:	2b02      	cmp	r3, #2
 800643e:	d165      	bne.n	800650c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	4a41      	ldr	r2, [pc, #260]	@ (8006548 <USB_SetTurnaroundTime+0x11c>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d906      	bls.n	8006456 <USB_SetTurnaroundTime+0x2a>
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	4a40      	ldr	r2, [pc, #256]	@ (800654c <USB_SetTurnaroundTime+0x120>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d202      	bcs.n	8006456 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006450:	230f      	movs	r3, #15
 8006452:	617b      	str	r3, [r7, #20]
 8006454:	e062      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	4a3c      	ldr	r2, [pc, #240]	@ (800654c <USB_SetTurnaroundTime+0x120>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d306      	bcc.n	800646c <USB_SetTurnaroundTime+0x40>
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	4a3b      	ldr	r2, [pc, #236]	@ (8006550 <USB_SetTurnaroundTime+0x124>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d202      	bcs.n	800646c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006466:	230e      	movs	r3, #14
 8006468:	617b      	str	r3, [r7, #20]
 800646a:	e057      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	4a38      	ldr	r2, [pc, #224]	@ (8006550 <USB_SetTurnaroundTime+0x124>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d306      	bcc.n	8006482 <USB_SetTurnaroundTime+0x56>
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	4a37      	ldr	r2, [pc, #220]	@ (8006554 <USB_SetTurnaroundTime+0x128>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d202      	bcs.n	8006482 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800647c:	230d      	movs	r3, #13
 800647e:	617b      	str	r3, [r7, #20]
 8006480:	e04c      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	4a33      	ldr	r2, [pc, #204]	@ (8006554 <USB_SetTurnaroundTime+0x128>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d306      	bcc.n	8006498 <USB_SetTurnaroundTime+0x6c>
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	4a32      	ldr	r2, [pc, #200]	@ (8006558 <USB_SetTurnaroundTime+0x12c>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d802      	bhi.n	8006498 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006492:	230c      	movs	r3, #12
 8006494:	617b      	str	r3, [r7, #20]
 8006496:	e041      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	4a2f      	ldr	r2, [pc, #188]	@ (8006558 <USB_SetTurnaroundTime+0x12c>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d906      	bls.n	80064ae <USB_SetTurnaroundTime+0x82>
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	4a2e      	ldr	r2, [pc, #184]	@ (800655c <USB_SetTurnaroundTime+0x130>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d802      	bhi.n	80064ae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80064a8:	230b      	movs	r3, #11
 80064aa:	617b      	str	r3, [r7, #20]
 80064ac:	e036      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	4a2a      	ldr	r2, [pc, #168]	@ (800655c <USB_SetTurnaroundTime+0x130>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d906      	bls.n	80064c4 <USB_SetTurnaroundTime+0x98>
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	4a29      	ldr	r2, [pc, #164]	@ (8006560 <USB_SetTurnaroundTime+0x134>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d802      	bhi.n	80064c4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80064be:	230a      	movs	r3, #10
 80064c0:	617b      	str	r3, [r7, #20]
 80064c2:	e02b      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	4a26      	ldr	r2, [pc, #152]	@ (8006560 <USB_SetTurnaroundTime+0x134>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d906      	bls.n	80064da <USB_SetTurnaroundTime+0xae>
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	4a25      	ldr	r2, [pc, #148]	@ (8006564 <USB_SetTurnaroundTime+0x138>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d202      	bcs.n	80064da <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80064d4:	2309      	movs	r3, #9
 80064d6:	617b      	str	r3, [r7, #20]
 80064d8:	e020      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	4a21      	ldr	r2, [pc, #132]	@ (8006564 <USB_SetTurnaroundTime+0x138>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d306      	bcc.n	80064f0 <USB_SetTurnaroundTime+0xc4>
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	4a20      	ldr	r2, [pc, #128]	@ (8006568 <USB_SetTurnaroundTime+0x13c>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d802      	bhi.n	80064f0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80064ea:	2308      	movs	r3, #8
 80064ec:	617b      	str	r3, [r7, #20]
 80064ee:	e015      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	4a1d      	ldr	r2, [pc, #116]	@ (8006568 <USB_SetTurnaroundTime+0x13c>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d906      	bls.n	8006506 <USB_SetTurnaroundTime+0xda>
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	4a1c      	ldr	r2, [pc, #112]	@ (800656c <USB_SetTurnaroundTime+0x140>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d202      	bcs.n	8006506 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006500:	2307      	movs	r3, #7
 8006502:	617b      	str	r3, [r7, #20]
 8006504:	e00a      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006506:	2306      	movs	r3, #6
 8006508:	617b      	str	r3, [r7, #20]
 800650a:	e007      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800650c:	79fb      	ldrb	r3, [r7, #7]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d102      	bne.n	8006518 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006512:	2309      	movs	r3, #9
 8006514:	617b      	str	r3, [r7, #20]
 8006516:	e001      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006518:	2309      	movs	r3, #9
 800651a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	68da      	ldr	r2, [r3, #12]
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	029b      	lsls	r3, r3, #10
 8006530:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006534:	431a      	orrs	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	371c      	adds	r7, #28
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr
 8006548:	00d8acbf 	.word	0x00d8acbf
 800654c:	00e4e1c0 	.word	0x00e4e1c0
 8006550:	00f42400 	.word	0x00f42400
 8006554:	01067380 	.word	0x01067380
 8006558:	011a499f 	.word	0x011a499f
 800655c:	01312cff 	.word	0x01312cff
 8006560:	014ca43f 	.word	0x014ca43f
 8006564:	016e3600 	.word	0x016e3600
 8006568:	01a6ab1f 	.word	0x01a6ab1f
 800656c:	01e84800 	.word	0x01e84800

08006570 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f043 0201 	orr.w	r2, r3, #1
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	370c      	adds	r7, #12
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr

08006592 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006592:	b480      	push	{r7}
 8006594:	b083      	sub	sp, #12
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f023 0201 	bic.w	r2, r3, #1
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80065a6:	2300      	movs	r3, #0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	460b      	mov	r3, r1
 80065be:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80065c0:	2300      	movs	r3, #0
 80065c2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80065d0:	78fb      	ldrb	r3, [r7, #3]
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d115      	bne.n	8006602 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80065e2:	200a      	movs	r0, #10
 80065e4:	f7fc f940 	bl	8002868 <HAL_Delay>
      ms += 10U;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	330a      	adds	r3, #10
 80065ec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f001 f951 	bl	8007896 <USB_GetMode>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d01e      	beq.n	8006638 <USB_SetCurrentMode+0x84>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2bc7      	cmp	r3, #199	@ 0xc7
 80065fe:	d9f0      	bls.n	80065e2 <USB_SetCurrentMode+0x2e>
 8006600:	e01a      	b.n	8006638 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006602:	78fb      	ldrb	r3, [r7, #3]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d115      	bne.n	8006634 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006614:	200a      	movs	r0, #10
 8006616:	f7fc f927 	bl	8002868 <HAL_Delay>
      ms += 10U;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	330a      	adds	r3, #10
 800661e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f001 f938 	bl	8007896 <USB_GetMode>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d005      	beq.n	8006638 <USB_SetCurrentMode+0x84>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006630:	d9f0      	bls.n	8006614 <USB_SetCurrentMode+0x60>
 8006632:	e001      	b.n	8006638 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e005      	b.n	8006644 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2bc8      	cmp	r3, #200	@ 0xc8
 800663c:	d101      	bne.n	8006642 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e000      	b.n	8006644 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3710      	adds	r7, #16
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800664c:	b084      	sub	sp, #16
 800664e:	b580      	push	{r7, lr}
 8006650:	b086      	sub	sp, #24
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]
 8006656:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800665a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800665e:	2300      	movs	r3, #0
 8006660:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006666:	2300      	movs	r3, #0
 8006668:	613b      	str	r3, [r7, #16]
 800666a:	e009      	b.n	8006680 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	3340      	adds	r3, #64	@ 0x40
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	4413      	add	r3, r2
 8006676:	2200      	movs	r2, #0
 8006678:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	3301      	adds	r3, #1
 800667e:	613b      	str	r3, [r7, #16]
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	2b0e      	cmp	r3, #14
 8006684:	d9f2      	bls.n	800666c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006686:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800668a:	2b00      	cmp	r3, #0
 800668c:	d11c      	bne.n	80066c8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800669c:	f043 0302 	orr.w	r3, r3, #2
 80066a0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	601a      	str	r2, [r3, #0]
 80066c6:	e005      	b.n	80066d4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066cc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80066da:	461a      	mov	r2, r3
 80066dc:	2300      	movs	r3, #0
 80066de:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80066e0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d10d      	bne.n	8006704 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80066e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d104      	bne.n	80066fa <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80066f0:	2100      	movs	r1, #0
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 f97a 	bl	80069ec <USB_SetDevSpeed>
 80066f8:	e01a      	b.n	8006730 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80066fa:	2101      	movs	r1, #1
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 f975 	bl	80069ec <USB_SetDevSpeed>
 8006702:	e015      	b.n	8006730 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006704:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006708:	2b03      	cmp	r3, #3
 800670a:	d10d      	bne.n	8006728 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800670c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006710:	2b00      	cmp	r3, #0
 8006712:	d104      	bne.n	800671e <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006714:	2100      	movs	r1, #0
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 f968 	bl	80069ec <USB_SetDevSpeed>
 800671c:	e008      	b.n	8006730 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800671e:	2101      	movs	r1, #1
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 f963 	bl	80069ec <USB_SetDevSpeed>
 8006726:	e003      	b.n	8006730 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006728:	2103      	movs	r1, #3
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f95e 	bl	80069ec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006730:	2110      	movs	r1, #16
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f8fa 	bl	800692c <USB_FlushTxFifo>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d001      	beq.n	8006742 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 f924 	bl	8006990 <USB_FlushRxFifo>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d001      	beq.n	8006752 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006758:	461a      	mov	r2, r3
 800675a:	2300      	movs	r3, #0
 800675c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006764:	461a      	mov	r2, r3
 8006766:	2300      	movs	r3, #0
 8006768:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006770:	461a      	mov	r2, r3
 8006772:	2300      	movs	r3, #0
 8006774:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006776:	2300      	movs	r3, #0
 8006778:	613b      	str	r3, [r7, #16]
 800677a:	e043      	b.n	8006804 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	015a      	lsls	r2, r3, #5
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	4413      	add	r3, r2
 8006784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800678e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006792:	d118      	bne.n	80067c6 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d10a      	bne.n	80067b0 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	015a      	lsls	r2, r3, #5
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	4413      	add	r3, r2
 80067a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067a6:	461a      	mov	r2, r3
 80067a8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80067ac:	6013      	str	r3, [r2, #0]
 80067ae:	e013      	b.n	80067d8 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	015a      	lsls	r2, r3, #5
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	4413      	add	r3, r2
 80067b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067bc:	461a      	mov	r2, r3
 80067be:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80067c2:	6013      	str	r3, [r2, #0]
 80067c4:	e008      	b.n	80067d8 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	015a      	lsls	r2, r3, #5
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	4413      	add	r3, r2
 80067ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067d2:	461a      	mov	r2, r3
 80067d4:	2300      	movs	r3, #0
 80067d6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	015a      	lsls	r2, r3, #5
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	4413      	add	r3, r2
 80067e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067e4:	461a      	mov	r2, r3
 80067e6:	2300      	movs	r3, #0
 80067e8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	015a      	lsls	r2, r3, #5
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	4413      	add	r3, r2
 80067f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067f6:	461a      	mov	r2, r3
 80067f8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80067fc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	3301      	adds	r3, #1
 8006802:	613b      	str	r3, [r7, #16]
 8006804:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006808:	461a      	mov	r2, r3
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	4293      	cmp	r3, r2
 800680e:	d3b5      	bcc.n	800677c <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006810:	2300      	movs	r3, #0
 8006812:	613b      	str	r3, [r7, #16]
 8006814:	e043      	b.n	800689e <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	015a      	lsls	r2, r3, #5
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	4413      	add	r3, r2
 800681e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006828:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800682c:	d118      	bne.n	8006860 <USB_DevInit+0x214>
    {
      if (i == 0U)
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d10a      	bne.n	800684a <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	015a      	lsls	r2, r3, #5
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	4413      	add	r3, r2
 800683c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006840:	461a      	mov	r2, r3
 8006842:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006846:	6013      	str	r3, [r2, #0]
 8006848:	e013      	b.n	8006872 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	4413      	add	r3, r2
 8006852:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006856:	461a      	mov	r2, r3
 8006858:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	e008      	b.n	8006872 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	015a      	lsls	r2, r3, #5
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	4413      	add	r3, r2
 8006868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800686c:	461a      	mov	r2, r3
 800686e:	2300      	movs	r3, #0
 8006870:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	015a      	lsls	r2, r3, #5
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	4413      	add	r3, r2
 800687a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800687e:	461a      	mov	r2, r3
 8006880:	2300      	movs	r3, #0
 8006882:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	015a      	lsls	r2, r3, #5
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	4413      	add	r3, r2
 800688c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006890:	461a      	mov	r2, r3
 8006892:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006896:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	3301      	adds	r3, #1
 800689c:	613b      	str	r3, [r7, #16]
 800689e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80068a2:	461a      	mov	r2, r3
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d3b5      	bcc.n	8006816 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068b0:	691b      	ldr	r3, [r3, #16]
 80068b2:	68fa      	ldr	r2, [r7, #12]
 80068b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068bc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80068ca:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80068cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d105      	bne.n	80068e0 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	699b      	ldr	r3, [r3, #24]
 80068d8:	f043 0210 	orr.w	r2, r3, #16
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	699a      	ldr	r2, [r3, #24]
 80068e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006924 <USB_DevInit+0x2d8>)
 80068e6:	4313      	orrs	r3, r2
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80068ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d005      	beq.n	8006900 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	f043 0208 	orr.w	r2, r3, #8
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006900:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006904:	2b01      	cmp	r3, #1
 8006906:	d105      	bne.n	8006914 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	699a      	ldr	r2, [r3, #24]
 800690c:	4b06      	ldr	r3, [pc, #24]	@ (8006928 <USB_DevInit+0x2dc>)
 800690e:	4313      	orrs	r3, r2
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006914:	7dfb      	ldrb	r3, [r7, #23]
}
 8006916:	4618      	mov	r0, r3
 8006918:	3718      	adds	r7, #24
 800691a:	46bd      	mov	sp, r7
 800691c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006920:	b004      	add	sp, #16
 8006922:	4770      	bx	lr
 8006924:	803c3800 	.word	0x803c3800
 8006928:	40000004 	.word	0x40000004

0800692c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800692c:	b480      	push	{r7}
 800692e:	b085      	sub	sp, #20
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006936:	2300      	movs	r3, #0
 8006938:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	3301      	adds	r3, #1
 800693e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006946:	d901      	bls.n	800694c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006948:	2303      	movs	r3, #3
 800694a:	e01b      	b.n	8006984 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	2b00      	cmp	r3, #0
 8006952:	daf2      	bge.n	800693a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006954:	2300      	movs	r3, #0
 8006956:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	019b      	lsls	r3, r3, #6
 800695c:	f043 0220 	orr.w	r2, r3, #32
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	3301      	adds	r3, #1
 8006968:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006970:	d901      	bls.n	8006976 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e006      	b.n	8006984 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	f003 0320 	and.w	r3, r3, #32
 800697e:	2b20      	cmp	r3, #32
 8006980:	d0f0      	beq.n	8006964 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006982:	2300      	movs	r3, #0
}
 8006984:	4618      	mov	r0, r3
 8006986:	3714      	adds	r7, #20
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006990:	b480      	push	{r7}
 8006992:	b085      	sub	sp, #20
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006998:	2300      	movs	r3, #0
 800699a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	3301      	adds	r3, #1
 80069a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80069a8:	d901      	bls.n	80069ae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e018      	b.n	80069e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	daf2      	bge.n	800699c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80069b6:	2300      	movs	r3, #0
 80069b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2210      	movs	r2, #16
 80069be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	3301      	adds	r3, #1
 80069c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80069cc:	d901      	bls.n	80069d2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e006      	b.n	80069e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	f003 0310 	and.w	r3, r3, #16
 80069da:	2b10      	cmp	r3, #16
 80069dc:	d0f0      	beq.n	80069c0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3714      	adds	r7, #20
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	460b      	mov	r3, r1
 80069f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	78fb      	ldrb	r3, [r7, #3]
 8006a06:	68f9      	ldr	r1, [r7, #12]
 8006a08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3714      	adds	r7, #20
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b087      	sub	sp, #28
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f003 0306 	and.w	r3, r3, #6
 8006a36:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d102      	bne.n	8006a44 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	75fb      	strb	r3, [r7, #23]
 8006a42:	e00a      	b.n	8006a5a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2b02      	cmp	r3, #2
 8006a48:	d002      	beq.n	8006a50 <USB_GetDevSpeed+0x32>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2b06      	cmp	r3, #6
 8006a4e:	d102      	bne.n	8006a56 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006a50:	2302      	movs	r3, #2
 8006a52:	75fb      	strb	r3, [r7, #23]
 8006a54:	e001      	b.n	8006a5a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006a56:	230f      	movs	r3, #15
 8006a58:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	371c      	adds	r7, #28
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b085      	sub	sp, #20
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	785b      	ldrb	r3, [r3, #1]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d139      	bne.n	8006af8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a8a:	69da      	ldr	r2, [r3, #28]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	f003 030f 	and.w	r3, r3, #15
 8006a94:	2101      	movs	r1, #1
 8006a96:	fa01 f303 	lsl.w	r3, r1, r3
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	68f9      	ldr	r1, [r7, #12]
 8006a9e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	015a      	lsls	r2, r3, #5
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	4413      	add	r3, r2
 8006aae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d153      	bne.n	8006b64 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	015a      	lsls	r2, r3, #5
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	4413      	add	r3, r2
 8006ac4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	791b      	ldrb	r3, [r3, #4]
 8006ad6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ad8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	059b      	lsls	r3, r3, #22
 8006ade:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ae0:	431a      	orrs	r2, r3
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	0159      	lsls	r1, r3, #5
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	440b      	add	r3, r1
 8006aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aee:	4619      	mov	r1, r3
 8006af0:	4b20      	ldr	r3, [pc, #128]	@ (8006b74 <USB_ActivateEndpoint+0x10c>)
 8006af2:	4313      	orrs	r3, r2
 8006af4:	600b      	str	r3, [r1, #0]
 8006af6:	e035      	b.n	8006b64 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006afe:	69da      	ldr	r2, [r3, #28]
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	f003 030f 	and.w	r3, r3, #15
 8006b08:	2101      	movs	r1, #1
 8006b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b0e:	041b      	lsls	r3, r3, #16
 8006b10:	68f9      	ldr	r1, [r7, #12]
 8006b12:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b16:	4313      	orrs	r3, r2
 8006b18:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	015a      	lsls	r2, r3, #5
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	4413      	add	r3, r2
 8006b22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d119      	bne.n	8006b64 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	015a      	lsls	r2, r3, #5
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	4413      	add	r3, r2
 8006b38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	791b      	ldrb	r3, [r3, #4]
 8006b4a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006b4c:	430b      	orrs	r3, r1
 8006b4e:	431a      	orrs	r2, r3
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	0159      	lsls	r1, r3, #5
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	440b      	add	r3, r1
 8006b58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	4b05      	ldr	r3, [pc, #20]	@ (8006b74 <USB_ActivateEndpoint+0x10c>)
 8006b60:	4313      	orrs	r3, r2
 8006b62:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3714      	adds	r7, #20
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr
 8006b72:	bf00      	nop
 8006b74:	10008000 	.word	0x10008000

08006b78 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	785b      	ldrb	r3, [r3, #1]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d161      	bne.n	8006c58 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	015a      	lsls	r2, r3, #5
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	4413      	add	r3, r2
 8006b9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ba6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006baa:	d11f      	bne.n	8006bec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	015a      	lsls	r2, r3, #5
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	4413      	add	r3, r2
 8006bb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68ba      	ldr	r2, [r7, #8]
 8006bbc:	0151      	lsls	r1, r2, #5
 8006bbe:	68fa      	ldr	r2, [r7, #12]
 8006bc0:	440a      	add	r2, r1
 8006bc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bc6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006bca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	015a      	lsls	r2, r3, #5
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	0151      	lsls	r1, r2, #5
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	440a      	add	r2, r1
 8006be2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006be6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	f003 030f 	and.w	r3, r3, #15
 8006bfc:	2101      	movs	r1, #1
 8006bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	43db      	mvns	r3, r3
 8006c06:	68f9      	ldr	r1, [r7, #12]
 8006c08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c0c:	4013      	ands	r3, r2
 8006c0e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c16:	69da      	ldr	r2, [r3, #28]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	f003 030f 	and.w	r3, r3, #15
 8006c20:	2101      	movs	r1, #1
 8006c22:	fa01 f303 	lsl.w	r3, r1, r3
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	43db      	mvns	r3, r3
 8006c2a:	68f9      	ldr	r1, [r7, #12]
 8006c2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c30:	4013      	ands	r3, r2
 8006c32:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	015a      	lsls	r2, r3, #5
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	4413      	add	r3, r2
 8006c3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	0159      	lsls	r1, r3, #5
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	440b      	add	r3, r1
 8006c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c4e:	4619      	mov	r1, r3
 8006c50:	4b35      	ldr	r3, [pc, #212]	@ (8006d28 <USB_DeactivateEndpoint+0x1b0>)
 8006c52:	4013      	ands	r3, r2
 8006c54:	600b      	str	r3, [r1, #0]
 8006c56:	e060      	b.n	8006d1a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	015a      	lsls	r2, r3, #5
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	4413      	add	r3, r2
 8006c60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c6e:	d11f      	bne.n	8006cb0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	0151      	lsls	r1, r2, #5
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	440a      	add	r2, r1
 8006c86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c8a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006c8e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	015a      	lsls	r2, r3, #5
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	4413      	add	r3, r2
 8006c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68ba      	ldr	r2, [r7, #8]
 8006ca0:	0151      	lsls	r1, r2, #5
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	440a      	add	r2, r1
 8006ca6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006caa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006cae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	f003 030f 	and.w	r3, r3, #15
 8006cc0:	2101      	movs	r1, #1
 8006cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc6:	041b      	lsls	r3, r3, #16
 8006cc8:	43db      	mvns	r3, r3
 8006cca:	68f9      	ldr	r1, [r7, #12]
 8006ccc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cda:	69da      	ldr	r2, [r3, #28]
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	f003 030f 	and.w	r3, r3, #15
 8006ce4:	2101      	movs	r1, #1
 8006ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8006cea:	041b      	lsls	r3, r3, #16
 8006cec:	43db      	mvns	r3, r3
 8006cee:	68f9      	ldr	r1, [r7, #12]
 8006cf0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	015a      	lsls	r2, r3, #5
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	4413      	add	r3, r2
 8006d00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	0159      	lsls	r1, r3, #5
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	440b      	add	r3, r1
 8006d0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d12:	4619      	mov	r1, r3
 8006d14:	4b05      	ldr	r3, [pc, #20]	@ (8006d2c <USB_DeactivateEndpoint+0x1b4>)
 8006d16:	4013      	ands	r3, r2
 8006d18:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3714      	adds	r7, #20
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr
 8006d28:	ec337800 	.word	0xec337800
 8006d2c:	eff37800 	.word	0xeff37800

08006d30 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b08a      	sub	sp, #40	@ 0x28
 8006d34:	af02      	add	r7, sp, #8
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	785b      	ldrb	r3, [r3, #1]
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	f040 8185 	bne.w	800705c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d132      	bne.n	8006dc0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006d5a:	69bb      	ldr	r3, [r7, #24]
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d66:	691a      	ldr	r2, [r3, #16]
 8006d68:	69bb      	ldr	r3, [r7, #24]
 8006d6a:	0159      	lsls	r1, r3, #5
 8006d6c:	69fb      	ldr	r3, [r7, #28]
 8006d6e:	440b      	add	r3, r1
 8006d70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d74:	4619      	mov	r1, r3
 8006d76:	4ba7      	ldr	r3, [pc, #668]	@ (8007014 <USB_EPStartXfer+0x2e4>)
 8006d78:	4013      	ands	r3, r2
 8006d7a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	015a      	lsls	r2, r3, #5
 8006d80:	69fb      	ldr	r3, [r7, #28]
 8006d82:	4413      	add	r3, r2
 8006d84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	69ba      	ldr	r2, [r7, #24]
 8006d8c:	0151      	lsls	r1, r2, #5
 8006d8e:	69fa      	ldr	r2, [r7, #28]
 8006d90:	440a      	add	r2, r1
 8006d92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d96:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006d9a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006d9c:	69bb      	ldr	r3, [r7, #24]
 8006d9e:	015a      	lsls	r2, r3, #5
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	4413      	add	r3, r2
 8006da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006da8:	691a      	ldr	r2, [r3, #16]
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	0159      	lsls	r1, r3, #5
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	440b      	add	r3, r1
 8006db2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006db6:	4619      	mov	r1, r3
 8006db8:	4b97      	ldr	r3, [pc, #604]	@ (8007018 <USB_EPStartXfer+0x2e8>)
 8006dba:	4013      	ands	r3, r2
 8006dbc:	610b      	str	r3, [r1, #16]
 8006dbe:	e097      	b.n	8006ef0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	015a      	lsls	r2, r3, #5
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dcc:	691a      	ldr	r2, [r3, #16]
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	0159      	lsls	r1, r3, #5
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	440b      	add	r3, r1
 8006dd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dda:	4619      	mov	r1, r3
 8006ddc:	4b8e      	ldr	r3, [pc, #568]	@ (8007018 <USB_EPStartXfer+0x2e8>)
 8006dde:	4013      	ands	r3, r2
 8006de0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	015a      	lsls	r2, r3, #5
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	4413      	add	r3, r2
 8006dea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dee:	691a      	ldr	r2, [r3, #16]
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	0159      	lsls	r1, r3, #5
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	440b      	add	r3, r1
 8006df8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	4b85      	ldr	r3, [pc, #532]	@ (8007014 <USB_EPStartXfer+0x2e4>)
 8006e00:	4013      	ands	r3, r2
 8006e02:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d11a      	bne.n	8006e40 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	691a      	ldr	r2, [r3, #16]
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d903      	bls.n	8006e1e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	689a      	ldr	r2, [r3, #8]
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	015a      	lsls	r2, r3, #5
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	4413      	add	r3, r2
 8006e26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e2a:	691b      	ldr	r3, [r3, #16]
 8006e2c:	69ba      	ldr	r2, [r7, #24]
 8006e2e:	0151      	lsls	r1, r2, #5
 8006e30:	69fa      	ldr	r2, [r7, #28]
 8006e32:	440a      	add	r2, r1
 8006e34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e3c:	6113      	str	r3, [r2, #16]
 8006e3e:	e044      	b.n	8006eca <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	691a      	ldr	r2, [r3, #16]
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	4413      	add	r3, r2
 8006e4a:	1e5a      	subs	r2, r3, #1
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e54:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	015a      	lsls	r2, r3, #5
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e62:	691a      	ldr	r2, [r3, #16]
 8006e64:	8afb      	ldrh	r3, [r7, #22]
 8006e66:	04d9      	lsls	r1, r3, #19
 8006e68:	4b6c      	ldr	r3, [pc, #432]	@ (800701c <USB_EPStartXfer+0x2ec>)
 8006e6a:	400b      	ands	r3, r1
 8006e6c:	69b9      	ldr	r1, [r7, #24]
 8006e6e:	0148      	lsls	r0, r1, #5
 8006e70:	69f9      	ldr	r1, [r7, #28]
 8006e72:	4401      	add	r1, r0
 8006e74:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	791b      	ldrb	r3, [r3, #4]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d122      	bne.n	8006eca <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	015a      	lsls	r2, r3, #5
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	69ba      	ldr	r2, [r7, #24]
 8006e94:	0151      	lsls	r1, r2, #5
 8006e96:	69fa      	ldr	r2, [r7, #28]
 8006e98:	440a      	add	r2, r1
 8006e9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e9e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006ea2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	015a      	lsls	r2, r3, #5
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	4413      	add	r3, r2
 8006eac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eb0:	691a      	ldr	r2, [r3, #16]
 8006eb2:	8afb      	ldrh	r3, [r7, #22]
 8006eb4:	075b      	lsls	r3, r3, #29
 8006eb6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006eba:	69b9      	ldr	r1, [r7, #24]
 8006ebc:	0148      	lsls	r0, r1, #5
 8006ebe:	69f9      	ldr	r1, [r7, #28]
 8006ec0:	4401      	add	r1, r0
 8006ec2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	015a      	lsls	r2, r3, #5
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ed6:	691a      	ldr	r2, [r3, #16]
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ee0:	69b9      	ldr	r1, [r7, #24]
 8006ee2:	0148      	lsls	r0, r1, #5
 8006ee4:	69f9      	ldr	r1, [r7, #28]
 8006ee6:	4401      	add	r1, r0
 8006ee8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006eec:	4313      	orrs	r3, r2
 8006eee:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006ef0:	79fb      	ldrb	r3, [r7, #7]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d14b      	bne.n	8006f8e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d009      	beq.n	8006f12 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	015a      	lsls	r2, r3, #5
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	4413      	add	r3, r2
 8006f06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	69db      	ldr	r3, [r3, #28]
 8006f10:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	791b      	ldrb	r3, [r3, #4]
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d128      	bne.n	8006f6c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d110      	bne.n	8006f4c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	015a      	lsls	r2, r3, #5
 8006f2e:	69fb      	ldr	r3, [r7, #28]
 8006f30:	4413      	add	r3, r2
 8006f32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	69ba      	ldr	r2, [r7, #24]
 8006f3a:	0151      	lsls	r1, r2, #5
 8006f3c:	69fa      	ldr	r2, [r7, #28]
 8006f3e:	440a      	add	r2, r1
 8006f40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f44:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006f48:	6013      	str	r3, [r2, #0]
 8006f4a:	e00f      	b.n	8006f6c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	015a      	lsls	r2, r3, #5
 8006f50:	69fb      	ldr	r3, [r7, #28]
 8006f52:	4413      	add	r3, r2
 8006f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	69ba      	ldr	r2, [r7, #24]
 8006f5c:	0151      	lsls	r1, r2, #5
 8006f5e:	69fa      	ldr	r2, [r7, #28]
 8006f60:	440a      	add	r2, r1
 8006f62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f6a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	015a      	lsls	r2, r3, #5
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	4413      	add	r3, r2
 8006f74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	69ba      	ldr	r2, [r7, #24]
 8006f7c:	0151      	lsls	r1, r2, #5
 8006f7e:	69fa      	ldr	r2, [r7, #28]
 8006f80:	440a      	add	r2, r1
 8006f82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f86:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006f8a:	6013      	str	r3, [r2, #0]
 8006f8c:	e169      	b.n	8007262 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	015a      	lsls	r2, r3, #5
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	4413      	add	r3, r2
 8006f96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	69ba      	ldr	r2, [r7, #24]
 8006f9e:	0151      	lsls	r1, r2, #5
 8006fa0:	69fa      	ldr	r2, [r7, #28]
 8006fa2:	440a      	add	r2, r1
 8006fa4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fa8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006fac:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	791b      	ldrb	r3, [r3, #4]
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	d015      	beq.n	8006fe2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	f000 8151 	beq.w	8007262 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	f003 030f 	and.w	r3, r3, #15
 8006fd0:	2101      	movs	r1, #1
 8006fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd6:	69f9      	ldr	r1, [r7, #28]
 8006fd8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	634b      	str	r3, [r1, #52]	@ 0x34
 8006fe0:	e13f      	b.n	8007262 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006fe2:	69fb      	ldr	r3, [r7, #28]
 8006fe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d116      	bne.n	8007020 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	015a      	lsls	r2, r3, #5
 8006ff6:	69fb      	ldr	r3, [r7, #28]
 8006ff8:	4413      	add	r3, r2
 8006ffa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	69ba      	ldr	r2, [r7, #24]
 8007002:	0151      	lsls	r1, r2, #5
 8007004:	69fa      	ldr	r2, [r7, #28]
 8007006:	440a      	add	r2, r1
 8007008:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800700c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007010:	6013      	str	r3, [r2, #0]
 8007012:	e015      	b.n	8007040 <USB_EPStartXfer+0x310>
 8007014:	e007ffff 	.word	0xe007ffff
 8007018:	fff80000 	.word	0xfff80000
 800701c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	4413      	add	r3, r2
 8007028:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	69ba      	ldr	r2, [r7, #24]
 8007030:	0151      	lsls	r1, r2, #5
 8007032:	69fa      	ldr	r2, [r7, #28]
 8007034:	440a      	add	r2, r1
 8007036:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800703a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800703e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	68d9      	ldr	r1, [r3, #12]
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	781a      	ldrb	r2, [r3, #0]
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	b298      	uxth	r0, r3
 800704e:	79fb      	ldrb	r3, [r7, #7]
 8007050:	9300      	str	r3, [sp, #0]
 8007052:	4603      	mov	r3, r0
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f000 f9b9 	bl	80073cc <USB_WritePacket>
 800705a:	e102      	b.n	8007262 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	015a      	lsls	r2, r3, #5
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	4413      	add	r3, r2
 8007064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007068:	691a      	ldr	r2, [r3, #16]
 800706a:	69bb      	ldr	r3, [r7, #24]
 800706c:	0159      	lsls	r1, r3, #5
 800706e:	69fb      	ldr	r3, [r7, #28]
 8007070:	440b      	add	r3, r1
 8007072:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007076:	4619      	mov	r1, r3
 8007078:	4b7c      	ldr	r3, [pc, #496]	@ (800726c <USB_EPStartXfer+0x53c>)
 800707a:	4013      	ands	r3, r2
 800707c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	015a      	lsls	r2, r3, #5
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	4413      	add	r3, r2
 8007086:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800708a:	691a      	ldr	r2, [r3, #16]
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	0159      	lsls	r1, r3, #5
 8007090:	69fb      	ldr	r3, [r7, #28]
 8007092:	440b      	add	r3, r1
 8007094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007098:	4619      	mov	r1, r3
 800709a:	4b75      	ldr	r3, [pc, #468]	@ (8007270 <USB_EPStartXfer+0x540>)
 800709c:	4013      	ands	r3, r2
 800709e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d12f      	bne.n	8007106 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d003      	beq.n	80070b6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	689a      	ldr	r2, [r3, #8]
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	689a      	ldr	r2, [r3, #8]
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	015a      	lsls	r2, r3, #5
 80070c2:	69fb      	ldr	r3, [r7, #28]
 80070c4:	4413      	add	r3, r2
 80070c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ca:	691a      	ldr	r2, [r3, #16]
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
 80070d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070d4:	69b9      	ldr	r1, [r7, #24]
 80070d6:	0148      	lsls	r0, r1, #5
 80070d8:	69f9      	ldr	r1, [r7, #28]
 80070da:	4401      	add	r1, r0
 80070dc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80070e0:	4313      	orrs	r3, r2
 80070e2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	015a      	lsls	r2, r3, #5
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	4413      	add	r3, r2
 80070ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	69ba      	ldr	r2, [r7, #24]
 80070f4:	0151      	lsls	r1, r2, #5
 80070f6:	69fa      	ldr	r2, [r7, #28]
 80070f8:	440a      	add	r2, r1
 80070fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007102:	6113      	str	r3, [r2, #16]
 8007104:	e05f      	b.n	80071c6 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d123      	bne.n	8007156 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	015a      	lsls	r2, r3, #5
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	4413      	add	r3, r2
 8007116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800711a:	691a      	ldr	r2, [r3, #16]
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007124:	69b9      	ldr	r1, [r7, #24]
 8007126:	0148      	lsls	r0, r1, #5
 8007128:	69f9      	ldr	r1, [r7, #28]
 800712a:	4401      	add	r1, r0
 800712c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007130:	4313      	orrs	r3, r2
 8007132:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	015a      	lsls	r2, r3, #5
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	4413      	add	r3, r2
 800713c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	69ba      	ldr	r2, [r7, #24]
 8007144:	0151      	lsls	r1, r2, #5
 8007146:	69fa      	ldr	r2, [r7, #28]
 8007148:	440a      	add	r2, r1
 800714a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800714e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007152:	6113      	str	r3, [r2, #16]
 8007154:	e037      	b.n	80071c6 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	691a      	ldr	r2, [r3, #16]
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	4413      	add	r3, r2
 8007160:	1e5a      	subs	r2, r3, #1
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	fbb2 f3f3 	udiv	r3, r2, r3
 800716a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	8afa      	ldrh	r2, [r7, #22]
 8007172:	fb03 f202 	mul.w	r2, r3, r2
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	015a      	lsls	r2, r3, #5
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	4413      	add	r3, r2
 8007182:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007186:	691a      	ldr	r2, [r3, #16]
 8007188:	8afb      	ldrh	r3, [r7, #22]
 800718a:	04d9      	lsls	r1, r3, #19
 800718c:	4b39      	ldr	r3, [pc, #228]	@ (8007274 <USB_EPStartXfer+0x544>)
 800718e:	400b      	ands	r3, r1
 8007190:	69b9      	ldr	r1, [r7, #24]
 8007192:	0148      	lsls	r0, r1, #5
 8007194:	69f9      	ldr	r1, [r7, #28]
 8007196:	4401      	add	r1, r0
 8007198:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800719c:	4313      	orrs	r3, r2
 800719e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80071a0:	69bb      	ldr	r3, [r7, #24]
 80071a2:	015a      	lsls	r2, r3, #5
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	4413      	add	r3, r2
 80071a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ac:	691a      	ldr	r2, [r3, #16]
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071b6:	69b9      	ldr	r1, [r7, #24]
 80071b8:	0148      	lsls	r0, r1, #5
 80071ba:	69f9      	ldr	r1, [r7, #28]
 80071bc:	4401      	add	r1, r0
 80071be:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80071c2:	4313      	orrs	r3, r2
 80071c4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80071c6:	79fb      	ldrb	r3, [r7, #7]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d10d      	bne.n	80071e8 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d009      	beq.n	80071e8 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	68d9      	ldr	r1, [r3, #12]
 80071d8:	69bb      	ldr	r3, [r7, #24]
 80071da:	015a      	lsls	r2, r3, #5
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	4413      	add	r3, r2
 80071e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071e4:	460a      	mov	r2, r1
 80071e6:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	791b      	ldrb	r3, [r3, #4]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d128      	bne.n	8007242 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d110      	bne.n	8007222 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	015a      	lsls	r2, r3, #5
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	4413      	add	r3, r2
 8007208:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	69ba      	ldr	r2, [r7, #24]
 8007210:	0151      	lsls	r1, r2, #5
 8007212:	69fa      	ldr	r2, [r7, #28]
 8007214:	440a      	add	r2, r1
 8007216:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800721a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800721e:	6013      	str	r3, [r2, #0]
 8007220:	e00f      	b.n	8007242 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007222:	69bb      	ldr	r3, [r7, #24]
 8007224:	015a      	lsls	r2, r3, #5
 8007226:	69fb      	ldr	r3, [r7, #28]
 8007228:	4413      	add	r3, r2
 800722a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	69ba      	ldr	r2, [r7, #24]
 8007232:	0151      	lsls	r1, r2, #5
 8007234:	69fa      	ldr	r2, [r7, #28]
 8007236:	440a      	add	r2, r1
 8007238:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800723c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007240:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	015a      	lsls	r2, r3, #5
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	4413      	add	r3, r2
 800724a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	69ba      	ldr	r2, [r7, #24]
 8007252:	0151      	lsls	r1, r2, #5
 8007254:	69fa      	ldr	r2, [r7, #28]
 8007256:	440a      	add	r2, r1
 8007258:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800725c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007260:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3720      	adds	r7, #32
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	fff80000 	.word	0xfff80000
 8007270:	e007ffff 	.word	0xe007ffff
 8007274:	1ff80000 	.word	0x1ff80000

08007278 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007282:	2300      	movs	r3, #0
 8007284:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007286:	2300      	movs	r3, #0
 8007288:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	785b      	ldrb	r3, [r3, #1]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d14a      	bne.n	800732c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80072aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072ae:	f040 8086 	bne.w	80073be <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	015a      	lsls	r2, r3, #5
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	4413      	add	r3, r2
 80072bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	683a      	ldr	r2, [r7, #0]
 80072c4:	7812      	ldrb	r2, [r2, #0]
 80072c6:	0151      	lsls	r1, r2, #5
 80072c8:	693a      	ldr	r2, [r7, #16]
 80072ca:	440a      	add	r2, r1
 80072cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072d0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80072d4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	015a      	lsls	r2, r3, #5
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	4413      	add	r3, r2
 80072e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	683a      	ldr	r2, [r7, #0]
 80072e8:	7812      	ldrb	r2, [r2, #0]
 80072ea:	0151      	lsls	r1, r2, #5
 80072ec:	693a      	ldr	r2, [r7, #16]
 80072ee:	440a      	add	r2, r1
 80072f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072f8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	3301      	adds	r3, #1
 80072fe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007306:	4293      	cmp	r3, r2
 8007308:	d902      	bls.n	8007310 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	75fb      	strb	r3, [r7, #23]
          break;
 800730e:	e056      	b.n	80073be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	015a      	lsls	r2, r3, #5
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	4413      	add	r3, r2
 800731a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007324:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007328:	d0e7      	beq.n	80072fa <USB_EPStopXfer+0x82>
 800732a:	e048      	b.n	80073be <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	781b      	ldrb	r3, [r3, #0]
 8007330:	015a      	lsls	r2, r3, #5
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	4413      	add	r3, r2
 8007336:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007340:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007344:	d13b      	bne.n	80073be <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	015a      	lsls	r2, r3, #5
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	4413      	add	r3, r2
 8007350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	683a      	ldr	r2, [r7, #0]
 8007358:	7812      	ldrb	r2, [r2, #0]
 800735a:	0151      	lsls	r1, r2, #5
 800735c:	693a      	ldr	r2, [r7, #16]
 800735e:	440a      	add	r2, r1
 8007360:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007364:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007368:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	015a      	lsls	r2, r3, #5
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	4413      	add	r3, r2
 8007374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	683a      	ldr	r2, [r7, #0]
 800737c:	7812      	ldrb	r2, [r2, #0]
 800737e:	0151      	lsls	r1, r2, #5
 8007380:	693a      	ldr	r2, [r7, #16]
 8007382:	440a      	add	r2, r1
 8007384:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007388:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800738c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	3301      	adds	r3, #1
 8007392:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f242 7210 	movw	r2, #10000	@ 0x2710
 800739a:	4293      	cmp	r3, r2
 800739c:	d902      	bls.n	80073a4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	75fb      	strb	r3, [r7, #23]
          break;
 80073a2:	e00c      	b.n	80073be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	015a      	lsls	r2, r3, #5
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	4413      	add	r3, r2
 80073ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073bc:	d0e7      	beq.n	800738e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80073be:	7dfb      	ldrb	r3, [r7, #23]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	371c      	adds	r7, #28
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b089      	sub	sp, #36	@ 0x24
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	4611      	mov	r1, r2
 80073d8:	461a      	mov	r2, r3
 80073da:	460b      	mov	r3, r1
 80073dc:	71fb      	strb	r3, [r7, #7]
 80073de:	4613      	mov	r3, r2
 80073e0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80073ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d123      	bne.n	800743a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80073f2:	88bb      	ldrh	r3, [r7, #4]
 80073f4:	3303      	adds	r3, #3
 80073f6:	089b      	lsrs	r3, r3, #2
 80073f8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80073fa:	2300      	movs	r3, #0
 80073fc:	61bb      	str	r3, [r7, #24]
 80073fe:	e018      	b.n	8007432 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007400:	79fb      	ldrb	r3, [r7, #7]
 8007402:	031a      	lsls	r2, r3, #12
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	4413      	add	r3, r2
 8007408:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800740c:	461a      	mov	r2, r3
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	3301      	adds	r3, #1
 8007418:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	3301      	adds	r3, #1
 800741e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007420:	69fb      	ldr	r3, [r7, #28]
 8007422:	3301      	adds	r3, #1
 8007424:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	3301      	adds	r3, #1
 800742a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	3301      	adds	r3, #1
 8007430:	61bb      	str	r3, [r7, #24]
 8007432:	69ba      	ldr	r2, [r7, #24]
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	429a      	cmp	r2, r3
 8007438:	d3e2      	bcc.n	8007400 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3724      	adds	r7, #36	@ 0x24
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr

08007448 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007448:	b480      	push	{r7}
 800744a:	b08b      	sub	sp, #44	@ 0x2c
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	4613      	mov	r3, r2
 8007454:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800745e:	88fb      	ldrh	r3, [r7, #6]
 8007460:	089b      	lsrs	r3, r3, #2
 8007462:	b29b      	uxth	r3, r3
 8007464:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007466:	88fb      	ldrh	r3, [r7, #6]
 8007468:	f003 0303 	and.w	r3, r3, #3
 800746c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800746e:	2300      	movs	r3, #0
 8007470:	623b      	str	r3, [r7, #32]
 8007472:	e014      	b.n	800749e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800747a:	681a      	ldr	r2, [r3, #0]
 800747c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800747e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007482:	3301      	adds	r3, #1
 8007484:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007488:	3301      	adds	r3, #1
 800748a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800748c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748e:	3301      	adds	r3, #1
 8007490:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007494:	3301      	adds	r3, #1
 8007496:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	3301      	adds	r3, #1
 800749c:	623b      	str	r3, [r7, #32]
 800749e:	6a3a      	ldr	r2, [r7, #32]
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d3e6      	bcc.n	8007474 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80074a6:	8bfb      	ldrh	r3, [r7, #30]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d01e      	beq.n	80074ea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80074ac:	2300      	movs	r3, #0
 80074ae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80074b0:	69bb      	ldr	r3, [r7, #24]
 80074b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074b6:	461a      	mov	r2, r3
 80074b8:	f107 0310 	add.w	r3, r7, #16
 80074bc:	6812      	ldr	r2, [r2, #0]
 80074be:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80074c0:	693a      	ldr	r2, [r7, #16]
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	00db      	lsls	r3, r3, #3
 80074c8:	fa22 f303 	lsr.w	r3, r2, r3
 80074cc:	b2da      	uxtb	r2, r3
 80074ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d0:	701a      	strb	r2, [r3, #0]
      i++;
 80074d2:	6a3b      	ldr	r3, [r7, #32]
 80074d4:	3301      	adds	r3, #1
 80074d6:	623b      	str	r3, [r7, #32]
      pDest++;
 80074d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074da:	3301      	adds	r3, #1
 80074dc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80074de:	8bfb      	ldrh	r3, [r7, #30]
 80074e0:	3b01      	subs	r3, #1
 80074e2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80074e4:	8bfb      	ldrh	r3, [r7, #30]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1ea      	bne.n	80074c0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80074ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	372c      	adds	r7, #44	@ 0x2c
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b085      	sub	sp, #20
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	785b      	ldrb	r3, [r3, #1]
 8007510:	2b01      	cmp	r3, #1
 8007512:	d12c      	bne.n	800756e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	015a      	lsls	r2, r3, #5
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	4413      	add	r3, r2
 800751c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	db12      	blt.n	800754c <USB_EPSetStall+0x54>
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00f      	beq.n	800754c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	015a      	lsls	r2, r3, #5
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	4413      	add	r3, r2
 8007534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	68ba      	ldr	r2, [r7, #8]
 800753c:	0151      	lsls	r1, r2, #5
 800753e:	68fa      	ldr	r2, [r7, #12]
 8007540:	440a      	add	r2, r1
 8007542:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007546:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800754a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	015a      	lsls	r2, r3, #5
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	4413      	add	r3, r2
 8007554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68ba      	ldr	r2, [r7, #8]
 800755c:	0151      	lsls	r1, r2, #5
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	440a      	add	r2, r1
 8007562:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007566:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800756a:	6013      	str	r3, [r2, #0]
 800756c:	e02b      	b.n	80075c6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	015a      	lsls	r2, r3, #5
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	4413      	add	r3, r2
 8007576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	db12      	blt.n	80075a6 <USB_EPSetStall+0xae>
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00f      	beq.n	80075a6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	015a      	lsls	r2, r3, #5
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	4413      	add	r3, r2
 800758e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68ba      	ldr	r2, [r7, #8]
 8007596:	0151      	lsls	r1, r2, #5
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	440a      	add	r2, r1
 800759c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075a0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80075a4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	015a      	lsls	r2, r3, #5
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	4413      	add	r3, r2
 80075ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	0151      	lsls	r1, r2, #5
 80075b8:	68fa      	ldr	r2, [r7, #12]
 80075ba:	440a      	add	r2, r1
 80075bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80075c4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80075c6:	2300      	movs	r3, #0
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3714      	adds	r7, #20
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	785b      	ldrb	r3, [r3, #1]
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d128      	bne.n	8007642 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	015a      	lsls	r2, r3, #5
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	4413      	add	r3, r2
 80075f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	0151      	lsls	r1, r2, #5
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	440a      	add	r2, r1
 8007606:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800760a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800760e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	791b      	ldrb	r3, [r3, #4]
 8007614:	2b03      	cmp	r3, #3
 8007616:	d003      	beq.n	8007620 <USB_EPClearStall+0x4c>
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	791b      	ldrb	r3, [r3, #4]
 800761c:	2b02      	cmp	r3, #2
 800761e:	d138      	bne.n	8007692 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	015a      	lsls	r2, r3, #5
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	4413      	add	r3, r2
 8007628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68ba      	ldr	r2, [r7, #8]
 8007630:	0151      	lsls	r1, r2, #5
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	440a      	add	r2, r1
 8007636:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800763a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800763e:	6013      	str	r3, [r2, #0]
 8007640:	e027      	b.n	8007692 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	015a      	lsls	r2, r3, #5
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	4413      	add	r3, r2
 800764a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	0151      	lsls	r1, r2, #5
 8007654:	68fa      	ldr	r2, [r7, #12]
 8007656:	440a      	add	r2, r1
 8007658:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800765c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007660:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	791b      	ldrb	r3, [r3, #4]
 8007666:	2b03      	cmp	r3, #3
 8007668:	d003      	beq.n	8007672 <USB_EPClearStall+0x9e>
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	791b      	ldrb	r3, [r3, #4]
 800766e:	2b02      	cmp	r3, #2
 8007670:	d10f      	bne.n	8007692 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	015a      	lsls	r2, r3, #5
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	4413      	add	r3, r2
 800767a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	0151      	lsls	r1, r2, #5
 8007684:	68fa      	ldr	r2, [r7, #12]
 8007686:	440a      	add	r2, r1
 8007688:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800768c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007690:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007692:	2300      	movs	r3, #0
}
 8007694:	4618      	mov	r0, r3
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	460b      	mov	r3, r1
 80076aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80076be:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80076c2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	78fb      	ldrb	r3, [r7, #3]
 80076ce:	011b      	lsls	r3, r3, #4
 80076d0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80076d4:	68f9      	ldr	r1, [r7, #12]
 80076d6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076da:	4313      	orrs	r3, r2
 80076dc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80076de:	2300      	movs	r3, #0
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3714      	adds	r7, #20
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007706:	f023 0303 	bic.w	r3, r3, #3
 800770a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	68fa      	ldr	r2, [r7, #12]
 8007716:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800771a:	f023 0302 	bic.w	r3, r3, #2
 800771e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007720:	2300      	movs	r3, #0
}
 8007722:	4618      	mov	r0, r3
 8007724:	3714      	adds	r7, #20
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800772e:	b480      	push	{r7}
 8007730:	b085      	sub	sp, #20
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007748:	f023 0303 	bic.w	r3, r3, #3
 800774c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800775c:	f043 0302 	orr.w	r3, r3, #2
 8007760:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007762:	2300      	movs	r3, #0
}
 8007764:	4618      	mov	r0, r3
 8007766:	3714      	adds	r7, #20
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007770:	b480      	push	{r7}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	695b      	ldr	r3, [r3, #20]
 800777c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	68fa      	ldr	r2, [r7, #12]
 8007784:	4013      	ands	r3, r2
 8007786:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007788:	68fb      	ldr	r3, [r7, #12]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3714      	adds	r7, #20
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr

08007796 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007796:	b480      	push	{r7}
 8007798:	b085      	sub	sp, #20
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077a8:	699b      	ldr	r3, [r3, #24]
 80077aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077b2:	69db      	ldr	r3, [r3, #28]
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	4013      	ands	r3, r2
 80077b8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	0c1b      	lsrs	r3, r3, #16
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3714      	adds	r7, #20
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b085      	sub	sp, #20
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077dc:	699b      	ldr	r3, [r3, #24]
 80077de:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077e6:	69db      	ldr	r3, [r3, #28]
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	4013      	ands	r3, r2
 80077ec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	b29b      	uxth	r3, r3
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3714      	adds	r7, #20
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr

080077fe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80077fe:	b480      	push	{r7}
 8007800:	b085      	sub	sp, #20
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
 8007806:	460b      	mov	r3, r1
 8007808:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800780e:	78fb      	ldrb	r3, [r7, #3]
 8007810:	015a      	lsls	r2, r3, #5
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	4413      	add	r3, r2
 8007816:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007824:	695b      	ldr	r3, [r3, #20]
 8007826:	68ba      	ldr	r2, [r7, #8]
 8007828:	4013      	ands	r3, r2
 800782a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800782c:	68bb      	ldr	r3, [r7, #8]
}
 800782e:	4618      	mov	r0, r3
 8007830:	3714      	adds	r7, #20
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr

0800783a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800783a:	b480      	push	{r7}
 800783c:	b087      	sub	sp, #28
 800783e:	af00      	add	r7, sp, #0
 8007840:	6078      	str	r0, [r7, #4]
 8007842:	460b      	mov	r3, r1
 8007844:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007850:	691b      	ldr	r3, [r3, #16]
 8007852:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800785a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800785c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800785e:	78fb      	ldrb	r3, [r7, #3]
 8007860:	f003 030f 	and.w	r3, r3, #15
 8007864:	68fa      	ldr	r2, [r7, #12]
 8007866:	fa22 f303 	lsr.w	r3, r2, r3
 800786a:	01db      	lsls	r3, r3, #7
 800786c:	b2db      	uxtb	r3, r3
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	4313      	orrs	r3, r2
 8007872:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007874:	78fb      	ldrb	r3, [r7, #3]
 8007876:	015a      	lsls	r2, r3, #5
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	4413      	add	r3, r2
 800787c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	693a      	ldr	r2, [r7, #16]
 8007884:	4013      	ands	r3, r2
 8007886:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007888:	68bb      	ldr	r3, [r7, #8]
}
 800788a:	4618      	mov	r0, r3
 800788c:	371c      	adds	r7, #28
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr

08007896 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007896:	b480      	push	{r7}
 8007898:	b083      	sub	sp, #12
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	695b      	ldr	r3, [r3, #20]
 80078a2:	f003 0301 	and.w	r3, r3, #1
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	370c      	adds	r7, #12
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr
	...

080078b4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b085      	sub	sp, #20
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078ce:	4619      	mov	r1, r3
 80078d0:	4b09      	ldr	r3, [pc, #36]	@ (80078f8 <USB_ActivateSetup+0x44>)
 80078d2:	4013      	ands	r3, r2
 80078d4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80078e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80078ea:	2300      	movs	r3, #0
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3714      	adds	r7, #20
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr
 80078f8:	fffff800 	.word	0xfffff800

080078fc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b087      	sub	sp, #28
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	460b      	mov	r3, r1
 8007906:	607a      	str	r2, [r7, #4]
 8007908:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	333c      	adds	r3, #60	@ 0x3c
 8007912:	3304      	adds	r3, #4
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	4a26      	ldr	r2, [pc, #152]	@ (80079b4 <USB_EP0_OutStart+0xb8>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d90a      	bls.n	8007936 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800792c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007930:	d101      	bne.n	8007936 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007932:	2300      	movs	r3, #0
 8007934:	e037      	b.n	80079a6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800793c:	461a      	mov	r2, r3
 800793e:	2300      	movs	r3, #0
 8007940:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007950:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007954:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007964:	f043 0318 	orr.w	r3, r3, #24
 8007968:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007978:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800797c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800797e:	7afb      	ldrb	r3, [r7, #11]
 8007980:	2b01      	cmp	r3, #1
 8007982:	d10f      	bne.n	80079a4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800798a:	461a      	mov	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800799e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80079a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	371c      	adds	r7, #28
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr
 80079b2:	bf00      	nop
 80079b4:	4f54300a 	.word	0x4f54300a

080079b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80079c0:	2300      	movs	r3, #0
 80079c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	3301      	adds	r3, #1
 80079c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80079d0:	d901      	bls.n	80079d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80079d2:	2303      	movs	r3, #3
 80079d4:	e022      	b.n	8007a1c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	691b      	ldr	r3, [r3, #16]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	daf2      	bge.n	80079c4 <USB_CoreReset+0xc>

  count = 10U;
 80079de:	230a      	movs	r3, #10
 80079e0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80079e2:	e002      	b.n	80079ea <USB_CoreReset+0x32>
  {
    count--;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	3b01      	subs	r3, #1
 80079e8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1f9      	bne.n	80079e4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	f043 0201 	orr.w	r2, r3, #1
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	3301      	adds	r3, #1
 8007a00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a08:	d901      	bls.n	8007a0e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	e006      	b.n	8007a1c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	691b      	ldr	r3, [r3, #16]
 8007a12:	f003 0301 	and.w	r3, r3, #1
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d0f0      	beq.n	80079fc <USB_CoreReset+0x44>

  return HAL_OK;
 8007a1a:	2300      	movs	r3, #0
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3714      	adds	r7, #20
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007a2c:	4904      	ldr	r1, [pc, #16]	@ (8007a40 <MX_FATFS_Init+0x18>)
 8007a2e:	4805      	ldr	r0, [pc, #20]	@ (8007a44 <MX_FATFS_Init+0x1c>)
 8007a30:	f000 f8b0 	bl	8007b94 <FATFS_LinkDriver>
 8007a34:	4603      	mov	r3, r0
 8007a36:	461a      	mov	r2, r3
 8007a38:	4b03      	ldr	r3, [pc, #12]	@ (8007a48 <MX_FATFS_Init+0x20>)
 8007a3a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007a3c:	bf00      	nop
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	200002d8 	.word	0x200002d8
 8007a44:	20000030 	.word	0x20000030
 8007a48:	200002d4 	.word	0x200002d4

08007a4c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	4603      	mov	r3, r0
 8007a54:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8007a56:	4b06      	ldr	r3, [pc, #24]	@ (8007a70 <USER_initialize+0x24>)
 8007a58:	2201      	movs	r2, #1
 8007a5a:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007a5c:	4b04      	ldr	r3, [pc, #16]	@ (8007a70 <USER_initialize+0x24>)
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	370c      	adds	r7, #12
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	2000002d 	.word	0x2000002d

08007a74 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8007a7e:	4b06      	ldr	r3, [pc, #24]	@ (8007a98 <USER_status+0x24>)
 8007a80:	2201      	movs	r2, #1
 8007a82:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007a84:	4b04      	ldr	r3, [pc, #16]	@ (8007a98 <USER_status+0x24>)
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	370c      	adds	r7, #12
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr
 8007a96:	bf00      	nop
 8007a98:	2000002d 	.word	0x2000002d

08007a9c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b085      	sub	sp, #20
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60b9      	str	r1, [r7, #8]
 8007aa4:	607a      	str	r2, [r7, #4]
 8007aa6:	603b      	str	r3, [r7, #0]
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8007aac:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr

08007aba <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b085      	sub	sp, #20
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	607a      	str	r2, [r7, #4]
 8007ac4:	603b      	str	r3, [r7, #0]
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8007aca:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3714      	adds	r7, #20
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b085      	sub	sp, #20
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	4603      	mov	r3, r0
 8007ae0:	603a      	str	r2, [r7, #0]
 8007ae2:	71fb      	strb	r3, [r7, #7]
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	73fb      	strb	r3, [r7, #15]
    return res;
 8007aec:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3714      	adds	r7, #20
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
	...

08007afc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b087      	sub	sp, #28
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	4613      	mov	r3, r2
 8007b08:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007b12:	4b1f      	ldr	r3, [pc, #124]	@ (8007b90 <FATFS_LinkDriverEx+0x94>)
 8007b14:	7a5b      	ldrb	r3, [r3, #9]
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d131      	bne.n	8007b80 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8007b90 <FATFS_LinkDriverEx+0x94>)
 8007b1e:	7a5b      	ldrb	r3, [r3, #9]
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	461a      	mov	r2, r3
 8007b24:	4b1a      	ldr	r3, [pc, #104]	@ (8007b90 <FATFS_LinkDriverEx+0x94>)
 8007b26:	2100      	movs	r1, #0
 8007b28:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007b2a:	4b19      	ldr	r3, [pc, #100]	@ (8007b90 <FATFS_LinkDriverEx+0x94>)
 8007b2c:	7a5b      	ldrb	r3, [r3, #9]
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	4a17      	ldr	r2, [pc, #92]	@ (8007b90 <FATFS_LinkDriverEx+0x94>)
 8007b32:	009b      	lsls	r3, r3, #2
 8007b34:	4413      	add	r3, r2
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007b3a:	4b15      	ldr	r3, [pc, #84]	@ (8007b90 <FATFS_LinkDriverEx+0x94>)
 8007b3c:	7a5b      	ldrb	r3, [r3, #9]
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	461a      	mov	r2, r3
 8007b42:	4b13      	ldr	r3, [pc, #76]	@ (8007b90 <FATFS_LinkDriverEx+0x94>)
 8007b44:	4413      	add	r3, r2
 8007b46:	79fa      	ldrb	r2, [r7, #7]
 8007b48:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007b4a:	4b11      	ldr	r3, [pc, #68]	@ (8007b90 <FATFS_LinkDriverEx+0x94>)
 8007b4c:	7a5b      	ldrb	r3, [r3, #9]
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	1c5a      	adds	r2, r3, #1
 8007b52:	b2d1      	uxtb	r1, r2
 8007b54:	4a0e      	ldr	r2, [pc, #56]	@ (8007b90 <FATFS_LinkDriverEx+0x94>)
 8007b56:	7251      	strb	r1, [r2, #9]
 8007b58:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007b5a:	7dbb      	ldrb	r3, [r7, #22]
 8007b5c:	3330      	adds	r3, #48	@ 0x30
 8007b5e:	b2da      	uxtb	r2, r3
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	3301      	adds	r3, #1
 8007b68:	223a      	movs	r2, #58	@ 0x3a
 8007b6a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	3302      	adds	r3, #2
 8007b70:	222f      	movs	r2, #47	@ 0x2f
 8007b72:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	3303      	adds	r3, #3
 8007b78:	2200      	movs	r2, #0
 8007b7a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007b80:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	371c      	adds	r7, #28
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	200002dc 	.word	0x200002dc

08007b94 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b082      	sub	sp, #8
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	6839      	ldr	r1, [r7, #0]
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f7ff ffaa 	bl	8007afc <FATFS_LinkDriverEx>
 8007ba8:	4603      	mov	r3, r0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
	...

08007bb4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007bc0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007bc4:	f002 fdd0 	bl	800a768 <malloc>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d109      	bne.n	8007be6 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	32b0      	adds	r2, #176	@ 0xb0
 8007bdc:	2100      	movs	r1, #0
 8007bde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007be2:	2302      	movs	r3, #2
 8007be4:	e0d4      	b.n	8007d90 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007be6:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007bea:	2100      	movs	r1, #0
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f002 ffbd 	bl	800ab6c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	32b0      	adds	r2, #176	@ 0xb0
 8007bfc:	68f9      	ldr	r1, [r7, #12]
 8007bfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	32b0      	adds	r2, #176	@ 0xb0
 8007c0c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	7c1b      	ldrb	r3, [r3, #16]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d138      	bne.n	8007c90 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007c1e:	4b5e      	ldr	r3, [pc, #376]	@ (8007d98 <USBD_CDC_Init+0x1e4>)
 8007c20:	7819      	ldrb	r1, [r3, #0]
 8007c22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c26:	2202      	movs	r2, #2
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f002 fbdc 	bl	800a3e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007c2e:	4b5a      	ldr	r3, [pc, #360]	@ (8007d98 <USBD_CDC_Init+0x1e4>)
 8007c30:	781b      	ldrb	r3, [r3, #0]
 8007c32:	f003 020f 	and.w	r2, r3, #15
 8007c36:	6879      	ldr	r1, [r7, #4]
 8007c38:	4613      	mov	r3, r2
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	4413      	add	r3, r2
 8007c3e:	009b      	lsls	r3, r3, #2
 8007c40:	440b      	add	r3, r1
 8007c42:	3323      	adds	r3, #35	@ 0x23
 8007c44:	2201      	movs	r2, #1
 8007c46:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007c48:	4b54      	ldr	r3, [pc, #336]	@ (8007d9c <USBD_CDC_Init+0x1e8>)
 8007c4a:	7819      	ldrb	r1, [r3, #0]
 8007c4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c50:	2202      	movs	r2, #2
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f002 fbc7 	bl	800a3e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007c58:	4b50      	ldr	r3, [pc, #320]	@ (8007d9c <USBD_CDC_Init+0x1e8>)
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	f003 020f 	and.w	r2, r3, #15
 8007c60:	6879      	ldr	r1, [r7, #4]
 8007c62:	4613      	mov	r3, r2
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	4413      	add	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	440b      	add	r3, r1
 8007c6c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007c70:	2201      	movs	r2, #1
 8007c72:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007c74:	4b4a      	ldr	r3, [pc, #296]	@ (8007da0 <USBD_CDC_Init+0x1ec>)
 8007c76:	781b      	ldrb	r3, [r3, #0]
 8007c78:	f003 020f 	and.w	r2, r3, #15
 8007c7c:	6879      	ldr	r1, [r7, #4]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	4413      	add	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	440b      	add	r3, r1
 8007c88:	331c      	adds	r3, #28
 8007c8a:	2210      	movs	r2, #16
 8007c8c:	601a      	str	r2, [r3, #0]
 8007c8e:	e035      	b.n	8007cfc <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007c90:	4b41      	ldr	r3, [pc, #260]	@ (8007d98 <USBD_CDC_Init+0x1e4>)
 8007c92:	7819      	ldrb	r1, [r3, #0]
 8007c94:	2340      	movs	r3, #64	@ 0x40
 8007c96:	2202      	movs	r2, #2
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f002 fba4 	bl	800a3e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007c9e:	4b3e      	ldr	r3, [pc, #248]	@ (8007d98 <USBD_CDC_Init+0x1e4>)
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	f003 020f 	and.w	r2, r3, #15
 8007ca6:	6879      	ldr	r1, [r7, #4]
 8007ca8:	4613      	mov	r3, r2
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	4413      	add	r3, r2
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	440b      	add	r3, r1
 8007cb2:	3323      	adds	r3, #35	@ 0x23
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007cb8:	4b38      	ldr	r3, [pc, #224]	@ (8007d9c <USBD_CDC_Init+0x1e8>)
 8007cba:	7819      	ldrb	r1, [r3, #0]
 8007cbc:	2340      	movs	r3, #64	@ 0x40
 8007cbe:	2202      	movs	r2, #2
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f002 fb90 	bl	800a3e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007cc6:	4b35      	ldr	r3, [pc, #212]	@ (8007d9c <USBD_CDC_Init+0x1e8>)
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	f003 020f 	and.w	r2, r3, #15
 8007cce:	6879      	ldr	r1, [r7, #4]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	4413      	add	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	440b      	add	r3, r1
 8007cda:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007cde:	2201      	movs	r2, #1
 8007ce0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007ce2:	4b2f      	ldr	r3, [pc, #188]	@ (8007da0 <USBD_CDC_Init+0x1ec>)
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	f003 020f 	and.w	r2, r3, #15
 8007cea:	6879      	ldr	r1, [r7, #4]
 8007cec:	4613      	mov	r3, r2
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	4413      	add	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	440b      	add	r3, r1
 8007cf6:	331c      	adds	r3, #28
 8007cf8:	2210      	movs	r2, #16
 8007cfa:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007cfc:	4b28      	ldr	r3, [pc, #160]	@ (8007da0 <USBD_CDC_Init+0x1ec>)
 8007cfe:	7819      	ldrb	r1, [r3, #0]
 8007d00:	2308      	movs	r3, #8
 8007d02:	2203      	movs	r2, #3
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f002 fb6e 	bl	800a3e6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007d0a:	4b25      	ldr	r3, [pc, #148]	@ (8007da0 <USBD_CDC_Init+0x1ec>)
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	f003 020f 	and.w	r2, r3, #15
 8007d12:	6879      	ldr	r1, [r7, #4]
 8007d14:	4613      	mov	r3, r2
 8007d16:	009b      	lsls	r3, r3, #2
 8007d18:	4413      	add	r3, r2
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	440b      	add	r3, r1
 8007d1e:	3323      	adds	r3, #35	@ 0x23
 8007d20:	2201      	movs	r2, #1
 8007d22:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	33b0      	adds	r3, #176	@ 0xb0
 8007d36:	009b      	lsls	r3, r3, #2
 8007d38:	4413      	add	r3, r2
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2200      	movs	r2, #0
 8007d44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d101      	bne.n	8007d5e <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 8007d5a:	2302      	movs	r3, #2
 8007d5c:	e018      	b.n	8007d90 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	7c1b      	ldrb	r3, [r3, #16]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d10a      	bne.n	8007d7c <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007d66:	4b0d      	ldr	r3, [pc, #52]	@ (8007d9c <USBD_CDC_Init+0x1e8>)
 8007d68:	7819      	ldrb	r1, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007d70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f002 fc25 	bl	800a5c4 <USBD_LL_PrepareReceive>
 8007d7a:	e008      	b.n	8007d8e <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007d7c:	4b07      	ldr	r3, [pc, #28]	@ (8007d9c <USBD_CDC_Init+0x1e8>)
 8007d7e:	7819      	ldrb	r1, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007d86:	2340      	movs	r3, #64	@ 0x40
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f002 fc1b 	bl	800a5c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007d8e:	2300      	movs	r3, #0
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}
 8007d98:	200000cb 	.word	0x200000cb
 8007d9c:	200000cc 	.word	0x200000cc
 8007da0:	200000cd 	.word	0x200000cd

08007da4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b082      	sub	sp, #8
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	460b      	mov	r3, r1
 8007dae:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007db0:	4b3a      	ldr	r3, [pc, #232]	@ (8007e9c <USBD_CDC_DeInit+0xf8>)
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	4619      	mov	r1, r3
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f002 fb3b 	bl	800a432 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007dbc:	4b37      	ldr	r3, [pc, #220]	@ (8007e9c <USBD_CDC_DeInit+0xf8>)
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	f003 020f 	and.w	r2, r3, #15
 8007dc4:	6879      	ldr	r1, [r7, #4]
 8007dc6:	4613      	mov	r3, r2
 8007dc8:	009b      	lsls	r3, r3, #2
 8007dca:	4413      	add	r3, r2
 8007dcc:	009b      	lsls	r3, r3, #2
 8007dce:	440b      	add	r3, r1
 8007dd0:	3323      	adds	r3, #35	@ 0x23
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007dd6:	4b32      	ldr	r3, [pc, #200]	@ (8007ea0 <USBD_CDC_DeInit+0xfc>)
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	4619      	mov	r1, r3
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f002 fb28 	bl	800a432 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007de2:	4b2f      	ldr	r3, [pc, #188]	@ (8007ea0 <USBD_CDC_DeInit+0xfc>)
 8007de4:	781b      	ldrb	r3, [r3, #0]
 8007de6:	f003 020f 	and.w	r2, r3, #15
 8007dea:	6879      	ldr	r1, [r7, #4]
 8007dec:	4613      	mov	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	4413      	add	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	440b      	add	r3, r1
 8007df6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007dfe:	4b29      	ldr	r3, [pc, #164]	@ (8007ea4 <USBD_CDC_DeInit+0x100>)
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	4619      	mov	r1, r3
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f002 fb14 	bl	800a432 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007e0a:	4b26      	ldr	r3, [pc, #152]	@ (8007ea4 <USBD_CDC_DeInit+0x100>)
 8007e0c:	781b      	ldrb	r3, [r3, #0]
 8007e0e:	f003 020f 	and.w	r2, r3, #15
 8007e12:	6879      	ldr	r1, [r7, #4]
 8007e14:	4613      	mov	r3, r2
 8007e16:	009b      	lsls	r3, r3, #2
 8007e18:	4413      	add	r3, r2
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	440b      	add	r3, r1
 8007e1e:	3323      	adds	r3, #35	@ 0x23
 8007e20:	2200      	movs	r2, #0
 8007e22:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007e24:	4b1f      	ldr	r3, [pc, #124]	@ (8007ea4 <USBD_CDC_DeInit+0x100>)
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	f003 020f 	and.w	r2, r3, #15
 8007e2c:	6879      	ldr	r1, [r7, #4]
 8007e2e:	4613      	mov	r3, r2
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	4413      	add	r3, r2
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	440b      	add	r3, r1
 8007e38:	331c      	adds	r3, #28
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	32b0      	adds	r2, #176	@ 0xb0
 8007e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d01f      	beq.n	8007e90 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	33b0      	adds	r3, #176	@ 0xb0
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4413      	add	r3, r2
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	32b0      	adds	r2, #176	@ 0xb0
 8007e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f002 fc80 	bl	800a778 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	32b0      	adds	r2, #176	@ 0xb0
 8007e82:	2100      	movs	r1, #0
 8007e84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3708      	adds	r7, #8
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	200000cb 	.word	0x200000cb
 8007ea0:	200000cc 	.word	0x200000cc
 8007ea4:	200000cd 	.word	0x200000cd

08007ea8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	32b0      	adds	r2, #176	@ 0xb0
 8007ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ec0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d101      	bne.n	8007ed8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	e0bf      	b.n	8008058 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d050      	beq.n	8007f86 <USBD_CDC_Setup+0xde>
 8007ee4:	2b20      	cmp	r3, #32
 8007ee6:	f040 80af 	bne.w	8008048 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	88db      	ldrh	r3, [r3, #6]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d03a      	beq.n	8007f68 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	781b      	ldrb	r3, [r3, #0]
 8007ef6:	b25b      	sxtb	r3, r3
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	da1b      	bge.n	8007f34 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f02:	687a      	ldr	r2, [r7, #4]
 8007f04:	33b0      	adds	r3, #176	@ 0xb0
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	4413      	add	r3, r2
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	683a      	ldr	r2, [r7, #0]
 8007f10:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007f12:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f14:	683a      	ldr	r2, [r7, #0]
 8007f16:	88d2      	ldrh	r2, [r2, #6]
 8007f18:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	88db      	ldrh	r3, [r3, #6]
 8007f1e:	2b07      	cmp	r3, #7
 8007f20:	bf28      	it	cs
 8007f22:	2307      	movcs	r3, #7
 8007f24:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	89fa      	ldrh	r2, [r7, #14]
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f001 fdd3 	bl	8009ad8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007f32:	e090      	b.n	8008056 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	785a      	ldrb	r2, [r3, #1]
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	88db      	ldrh	r3, [r3, #6]
 8007f42:	2b3f      	cmp	r3, #63	@ 0x3f
 8007f44:	d803      	bhi.n	8007f4e <USBD_CDC_Setup+0xa6>
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	88db      	ldrh	r3, [r3, #6]
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	e000      	b.n	8007f50 <USBD_CDC_Setup+0xa8>
 8007f4e:	2240      	movs	r2, #64	@ 0x40
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007f56:	6939      	ldr	r1, [r7, #16]
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007f5e:	461a      	mov	r2, r3
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f001 fde8 	bl	8009b36 <USBD_CtlPrepareRx>
      break;
 8007f66:	e076      	b.n	8008056 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	33b0      	adds	r3, #176	@ 0xb0
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	4413      	add	r3, r2
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	683a      	ldr	r2, [r7, #0]
 8007f7c:	7850      	ldrb	r0, [r2, #1]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	6839      	ldr	r1, [r7, #0]
 8007f82:	4798      	blx	r3
      break;
 8007f84:	e067      	b.n	8008056 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	785b      	ldrb	r3, [r3, #1]
 8007f8a:	2b0b      	cmp	r3, #11
 8007f8c:	d851      	bhi.n	8008032 <USBD_CDC_Setup+0x18a>
 8007f8e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f94 <USBD_CDC_Setup+0xec>)
 8007f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f94:	08007fc5 	.word	0x08007fc5
 8007f98:	08008041 	.word	0x08008041
 8007f9c:	08008033 	.word	0x08008033
 8007fa0:	08008033 	.word	0x08008033
 8007fa4:	08008033 	.word	0x08008033
 8007fa8:	08008033 	.word	0x08008033
 8007fac:	08008033 	.word	0x08008033
 8007fb0:	08008033 	.word	0x08008033
 8007fb4:	08008033 	.word	0x08008033
 8007fb8:	08008033 	.word	0x08008033
 8007fbc:	08007fef 	.word	0x08007fef
 8007fc0:	08008019 	.word	0x08008019
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	2b03      	cmp	r3, #3
 8007fce:	d107      	bne.n	8007fe0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007fd0:	f107 030a 	add.w	r3, r7, #10
 8007fd4:	2202      	movs	r2, #2
 8007fd6:	4619      	mov	r1, r3
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f001 fd7d 	bl	8009ad8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007fde:	e032      	b.n	8008046 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007fe0:	6839      	ldr	r1, [r7, #0]
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f001 fcfb 	bl	80099de <USBD_CtlError>
            ret = USBD_FAIL;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	75fb      	strb	r3, [r7, #23]
          break;
 8007fec:	e02b      	b.n	8008046 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	2b03      	cmp	r3, #3
 8007ff8:	d107      	bne.n	800800a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007ffa:	f107 030d 	add.w	r3, r7, #13
 8007ffe:	2201      	movs	r2, #1
 8008000:	4619      	mov	r1, r3
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f001 fd68 	bl	8009ad8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008008:	e01d      	b.n	8008046 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800800a:	6839      	ldr	r1, [r7, #0]
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f001 fce6 	bl	80099de <USBD_CtlError>
            ret = USBD_FAIL;
 8008012:	2303      	movs	r3, #3
 8008014:	75fb      	strb	r3, [r7, #23]
          break;
 8008016:	e016      	b.n	8008046 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800801e:	b2db      	uxtb	r3, r3
 8008020:	2b03      	cmp	r3, #3
 8008022:	d00f      	beq.n	8008044 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008024:	6839      	ldr	r1, [r7, #0]
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f001 fcd9 	bl	80099de <USBD_CtlError>
            ret = USBD_FAIL;
 800802c:	2303      	movs	r3, #3
 800802e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008030:	e008      	b.n	8008044 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008032:	6839      	ldr	r1, [r7, #0]
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f001 fcd2 	bl	80099de <USBD_CtlError>
          ret = USBD_FAIL;
 800803a:	2303      	movs	r3, #3
 800803c:	75fb      	strb	r3, [r7, #23]
          break;
 800803e:	e002      	b.n	8008046 <USBD_CDC_Setup+0x19e>
          break;
 8008040:	bf00      	nop
 8008042:	e008      	b.n	8008056 <USBD_CDC_Setup+0x1ae>
          break;
 8008044:	bf00      	nop
      }
      break;
 8008046:	e006      	b.n	8008056 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008048:	6839      	ldr	r1, [r7, #0]
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f001 fcc7 	bl	80099de <USBD_CtlError>
      ret = USBD_FAIL;
 8008050:	2303      	movs	r3, #3
 8008052:	75fb      	strb	r3, [r7, #23]
      break;
 8008054:	bf00      	nop
  }

  return (uint8_t)ret;
 8008056:	7dfb      	ldrb	r3, [r7, #23]
}
 8008058:	4618      	mov	r0, r3
 800805a:	3718      	adds	r7, #24
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	460b      	mov	r3, r1
 800806a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008072:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	32b0      	adds	r2, #176	@ 0xb0
 800807e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d101      	bne.n	800808a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008086:	2303      	movs	r3, #3
 8008088:	e065      	b.n	8008156 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	32b0      	adds	r2, #176	@ 0xb0
 8008094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008098:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800809a:	78fb      	ldrb	r3, [r7, #3]
 800809c:	f003 020f 	and.w	r2, r3, #15
 80080a0:	6879      	ldr	r1, [r7, #4]
 80080a2:	4613      	mov	r3, r2
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	4413      	add	r3, r2
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	440b      	add	r3, r1
 80080ac:	3314      	adds	r3, #20
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d02f      	beq.n	8008114 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80080b4:	78fb      	ldrb	r3, [r7, #3]
 80080b6:	f003 020f 	and.w	r2, r3, #15
 80080ba:	6879      	ldr	r1, [r7, #4]
 80080bc:	4613      	mov	r3, r2
 80080be:	009b      	lsls	r3, r3, #2
 80080c0:	4413      	add	r3, r2
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	440b      	add	r3, r1
 80080c6:	3314      	adds	r3, #20
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	78fb      	ldrb	r3, [r7, #3]
 80080cc:	f003 010f 	and.w	r1, r3, #15
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	460b      	mov	r3, r1
 80080d4:	00db      	lsls	r3, r3, #3
 80080d6:	440b      	add	r3, r1
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	4403      	add	r3, r0
 80080dc:	331c      	adds	r3, #28
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	fbb2 f1f3 	udiv	r1, r2, r3
 80080e4:	fb01 f303 	mul.w	r3, r1, r3
 80080e8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d112      	bne.n	8008114 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80080ee:	78fb      	ldrb	r3, [r7, #3]
 80080f0:	f003 020f 	and.w	r2, r3, #15
 80080f4:	6879      	ldr	r1, [r7, #4]
 80080f6:	4613      	mov	r3, r2
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	4413      	add	r3, r2
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	440b      	add	r3, r1
 8008100:	3314      	adds	r3, #20
 8008102:	2200      	movs	r2, #0
 8008104:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008106:	78f9      	ldrb	r1, [r7, #3]
 8008108:	2300      	movs	r3, #0
 800810a:	2200      	movs	r2, #0
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f002 fa38 	bl	800a582 <USBD_LL_Transmit>
 8008112:	e01f      	b.n	8008154 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	2200      	movs	r2, #0
 8008118:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	33b0      	adds	r3, #176	@ 0xb0
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	4413      	add	r3, r2
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d010      	beq.n	8008154 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008138:	687a      	ldr	r2, [r7, #4]
 800813a:	33b0      	adds	r3, #176	@ 0xb0
 800813c:	009b      	lsls	r3, r3, #2
 800813e:	4413      	add	r3, r2
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	68ba      	ldr	r2, [r7, #8]
 8008146:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800814a:	68ba      	ldr	r2, [r7, #8]
 800814c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008150:	78fa      	ldrb	r2, [r7, #3]
 8008152:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3710      	adds	r7, #16
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}

0800815e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800815e:	b580      	push	{r7, lr}
 8008160:	b084      	sub	sp, #16
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
 8008166:	460b      	mov	r3, r1
 8008168:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	32b0      	adds	r2, #176	@ 0xb0
 8008174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008178:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	32b0      	adds	r2, #176	@ 0xb0
 8008184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d101      	bne.n	8008190 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800818c:	2303      	movs	r3, #3
 800818e:	e01a      	b.n	80081c6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008190:	78fb      	ldrb	r3, [r7, #3]
 8008192:	4619      	mov	r1, r3
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f002 fa36 	bl	800a606 <USBD_LL_GetRxDataSize>
 800819a:	4602      	mov	r2, r0
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	33b0      	adds	r3, #176	@ 0xb0
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	4413      	add	r3, r2
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80081c0:	4611      	mov	r1, r2
 80081c2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3710      	adds	r7, #16
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}

080081ce <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80081ce:	b580      	push	{r7, lr}
 80081d0:	b084      	sub	sp, #16
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	32b0      	adds	r2, #176	@ 0xb0
 80081e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d101      	bne.n	80081f0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80081ec:	2303      	movs	r3, #3
 80081ee:	e024      	b.n	800823a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	33b0      	adds	r3, #176	@ 0xb0
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	4413      	add	r3, r2
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d019      	beq.n	8008238 <USBD_CDC_EP0_RxReady+0x6a>
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800820a:	2bff      	cmp	r3, #255	@ 0xff
 800820c:	d014      	beq.n	8008238 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	33b0      	adds	r3, #176	@ 0xb0
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008226:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800822e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	22ff      	movs	r2, #255	@ 0xff
 8008234:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008238:	2300      	movs	r3, #0
}
 800823a:	4618      	mov	r0, r3
 800823c:	3710      	adds	r7, #16
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}
	...

08008244 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b086      	sub	sp, #24
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800824c:	2182      	movs	r1, #130	@ 0x82
 800824e:	4818      	ldr	r0, [pc, #96]	@ (80082b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008250:	f000 fd62 	bl	8008d18 <USBD_GetEpDesc>
 8008254:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008256:	2101      	movs	r1, #1
 8008258:	4815      	ldr	r0, [pc, #84]	@ (80082b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800825a:	f000 fd5d 	bl	8008d18 <USBD_GetEpDesc>
 800825e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008260:	2181      	movs	r1, #129	@ 0x81
 8008262:	4813      	ldr	r0, [pc, #76]	@ (80082b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008264:	f000 fd58 	bl	8008d18 <USBD_GetEpDesc>
 8008268:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d002      	beq.n	8008276 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	2210      	movs	r2, #16
 8008274:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d006      	beq.n	800828a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	2200      	movs	r2, #0
 8008280:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008284:	711a      	strb	r2, [r3, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d006      	beq.n	800829e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2200      	movs	r2, #0
 8008294:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008298:	711a      	strb	r2, [r3, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2243      	movs	r2, #67	@ 0x43
 80082a2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80082a4:	4b02      	ldr	r3, [pc, #8]	@ (80082b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3718      	adds	r7, #24
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}
 80082ae:	bf00      	nop
 80082b0:	20000088 	.word	0x20000088

080082b4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b086      	sub	sp, #24
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80082bc:	2182      	movs	r1, #130	@ 0x82
 80082be:	4818      	ldr	r0, [pc, #96]	@ (8008320 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80082c0:	f000 fd2a 	bl	8008d18 <USBD_GetEpDesc>
 80082c4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80082c6:	2101      	movs	r1, #1
 80082c8:	4815      	ldr	r0, [pc, #84]	@ (8008320 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80082ca:	f000 fd25 	bl	8008d18 <USBD_GetEpDesc>
 80082ce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80082d0:	2181      	movs	r1, #129	@ 0x81
 80082d2:	4813      	ldr	r0, [pc, #76]	@ (8008320 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80082d4:	f000 fd20 	bl	8008d18 <USBD_GetEpDesc>
 80082d8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d002      	beq.n	80082e6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	2210      	movs	r2, #16
 80082e4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d006      	beq.n	80082fa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	2200      	movs	r2, #0
 80082f0:	711a      	strb	r2, [r3, #4]
 80082f2:	2200      	movs	r2, #0
 80082f4:	f042 0202 	orr.w	r2, r2, #2
 80082f8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d006      	beq.n	800830e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2200      	movs	r2, #0
 8008304:	711a      	strb	r2, [r3, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	f042 0202 	orr.w	r2, r2, #2
 800830c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2243      	movs	r2, #67	@ 0x43
 8008312:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008314:	4b02      	ldr	r3, [pc, #8]	@ (8008320 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008316:	4618      	mov	r0, r3
 8008318:	3718      	adds	r7, #24
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	20000088 	.word	0x20000088

08008324 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800832c:	2182      	movs	r1, #130	@ 0x82
 800832e:	4818      	ldr	r0, [pc, #96]	@ (8008390 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008330:	f000 fcf2 	bl	8008d18 <USBD_GetEpDesc>
 8008334:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008336:	2101      	movs	r1, #1
 8008338:	4815      	ldr	r0, [pc, #84]	@ (8008390 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800833a:	f000 fced 	bl	8008d18 <USBD_GetEpDesc>
 800833e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008340:	2181      	movs	r1, #129	@ 0x81
 8008342:	4813      	ldr	r0, [pc, #76]	@ (8008390 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008344:	f000 fce8 	bl	8008d18 <USBD_GetEpDesc>
 8008348:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d002      	beq.n	8008356 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	2210      	movs	r2, #16
 8008354:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d006      	beq.n	800836a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	2200      	movs	r2, #0
 8008360:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008364:	711a      	strb	r2, [r3, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d006      	beq.n	800837e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2200      	movs	r2, #0
 8008374:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008378:	711a      	strb	r2, [r3, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2243      	movs	r2, #67	@ 0x43
 8008382:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008384:	4b02      	ldr	r3, [pc, #8]	@ (8008390 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008386:	4618      	mov	r0, r3
 8008388:	3718      	adds	r7, #24
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	20000088 	.word	0x20000088

08008394 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	220a      	movs	r2, #10
 80083a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80083a2:	4b03      	ldr	r3, [pc, #12]	@ (80083b0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr
 80083b0:	20000044 	.word	0x20000044

080083b4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d101      	bne.n	80083c8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e009      	b.n	80083dc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80083ce:	687a      	ldr	r2, [r7, #4]
 80083d0:	33b0      	adds	r3, #176	@ 0xb0
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	4413      	add	r3, r2
 80083d6:	683a      	ldr	r2, [r7, #0]
 80083d8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b087      	sub	sp, #28
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	32b0      	adds	r2, #176	@ 0xb0
 80083fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008402:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d101      	bne.n	800840e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800840a:	2303      	movs	r3, #3
 800840c:	e008      	b.n	8008420 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	68ba      	ldr	r2, [r7, #8]
 8008412:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800841e:	2300      	movs	r3, #0
}
 8008420:	4618      	mov	r0, r3
 8008422:	371c      	adds	r7, #28
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800842c:	b480      	push	{r7}
 800842e:	b085      	sub	sp, #20
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	32b0      	adds	r2, #176	@ 0xb0
 8008440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008444:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d101      	bne.n	8008450 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800844c:	2303      	movs	r3, #3
 800844e:	e004      	b.n	800845a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	683a      	ldr	r2, [r7, #0]
 8008454:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008458:	2300      	movs	r3, #0
}
 800845a:	4618      	mov	r0, r3
 800845c:	3714      	adds	r7, #20
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr
	...

08008468 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	32b0      	adds	r2, #176	@ 0xb0
 800847a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800847e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008480:	2301      	movs	r3, #1
 8008482:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d101      	bne.n	800848e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800848a:	2303      	movs	r3, #3
 800848c:	e025      	b.n	80084da <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008494:	2b00      	cmp	r3, #0
 8008496:	d11f      	bne.n	80084d8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	2201      	movs	r2, #1
 800849c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80084a0:	4b10      	ldr	r3, [pc, #64]	@ (80084e4 <USBD_CDC_TransmitPacket+0x7c>)
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	f003 020f 	and.w	r2, r3, #15
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	4613      	mov	r3, r2
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	4413      	add	r3, r2
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	4403      	add	r3, r0
 80084ba:	3314      	adds	r3, #20
 80084bc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80084be:	4b09      	ldr	r3, [pc, #36]	@ (80084e4 <USBD_CDC_TransmitPacket+0x7c>)
 80084c0:	7819      	ldrb	r1, [r3, #0]
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f002 f857 	bl	800a582 <USBD_LL_Transmit>

    ret = USBD_OK;
 80084d4:	2300      	movs	r3, #0
 80084d6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80084d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3710      	adds	r7, #16
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}
 80084e2:	bf00      	nop
 80084e4:	200000cb 	.word	0x200000cb

080084e8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	32b0      	adds	r2, #176	@ 0xb0
 80084fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084fe:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	32b0      	adds	r2, #176	@ 0xb0
 800850a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d101      	bne.n	8008516 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008512:	2303      	movs	r3, #3
 8008514:	e018      	b.n	8008548 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	7c1b      	ldrb	r3, [r3, #16]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10a      	bne.n	8008534 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800851e:	4b0c      	ldr	r3, [pc, #48]	@ (8008550 <USBD_CDC_ReceivePacket+0x68>)
 8008520:	7819      	ldrb	r1, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008528:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f002 f849 	bl	800a5c4 <USBD_LL_PrepareReceive>
 8008532:	e008      	b.n	8008546 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008534:	4b06      	ldr	r3, [pc, #24]	@ (8008550 <USBD_CDC_ReceivePacket+0x68>)
 8008536:	7819      	ldrb	r1, [r3, #0]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800853e:	2340      	movs	r3, #64	@ 0x40
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f002 f83f 	bl	800a5c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008546:	2300      	movs	r3, #0
}
 8008548:	4618      	mov	r0, r3
 800854a:	3710      	adds	r7, #16
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}
 8008550:	200000cc 	.word	0x200000cc

08008554 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b086      	sub	sp, #24
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	60b9      	str	r1, [r7, #8]
 800855e:	4613      	mov	r3, r2
 8008560:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d101      	bne.n	800856c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008568:	2303      	movs	r3, #3
 800856a:	e01f      	b.n	80085ac <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2200      	movs	r2, #0
 8008570:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2200      	movs	r2, #0
 8008578:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d003      	beq.n	8008592 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	68ba      	ldr	r2, [r7, #8]
 800858e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2201      	movs	r2, #1
 8008596:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	79fa      	ldrb	r2, [r7, #7]
 800859e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f001 feb5 	bl	800a310 <USBD_LL_Init>
 80085a6:	4603      	mov	r3, r0
 80085a8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80085aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3718      	adds	r7, #24
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80085be:	2300      	movs	r3, #0
 80085c0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d101      	bne.n	80085cc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80085c8:	2303      	movs	r3, #3
 80085ca:	e025      	b.n	8008618 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	683a      	ldr	r2, [r7, #0]
 80085d0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	32ae      	adds	r2, #174	@ 0xae
 80085de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d00f      	beq.n	8008608 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	32ae      	adds	r2, #174	@ 0xae
 80085f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f8:	f107 020e 	add.w	r2, r7, #14
 80085fc:	4610      	mov	r0, r2
 80085fe:	4798      	blx	r3
 8008600:	4602      	mov	r2, r0
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800860e:	1c5a      	adds	r2, r3, #1
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008616:	2300      	movs	r3, #0
}
 8008618:	4618      	mov	r0, r3
 800861a:	3710      	adds	r7, #16
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f001 fec1 	bl	800a3b0 <USBD_LL_Start>
 800862e:	4603      	mov	r3, r0
}
 8008630:	4618      	mov	r0, r3
 8008632:	3708      	adds	r7, #8
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008638:	b480      	push	{r7}
 800863a:	b083      	sub	sp, #12
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008640:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008642:	4618      	mov	r0, r3
 8008644:	370c      	adds	r7, #12
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b084      	sub	sp, #16
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	460b      	mov	r3, r1
 8008658:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800865a:	2300      	movs	r3, #0
 800865c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008664:	2b00      	cmp	r3, #0
 8008666:	d009      	beq.n	800867c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	78fa      	ldrb	r2, [r7, #3]
 8008672:	4611      	mov	r1, r2
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	4798      	blx	r3
 8008678:	4603      	mov	r3, r0
 800867a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800867c:	7bfb      	ldrb	r3, [r7, #15]
}
 800867e:	4618      	mov	r0, r3
 8008680:	3710      	adds	r7, #16
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}

08008686 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008686:	b580      	push	{r7, lr}
 8008688:	b084      	sub	sp, #16
 800868a:	af00      	add	r7, sp, #0
 800868c:	6078      	str	r0, [r7, #4]
 800868e:	460b      	mov	r3, r1
 8008690:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008692:	2300      	movs	r3, #0
 8008694:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	78fa      	ldrb	r2, [r7, #3]
 80086a0:	4611      	mov	r1, r2
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	4798      	blx	r3
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d001      	beq.n	80086b0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80086ac:	2303      	movs	r3, #3
 80086ae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80086b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3710      	adds	r7, #16
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}

080086ba <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80086ba:	b580      	push	{r7, lr}
 80086bc:	b084      	sub	sp, #16
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
 80086c2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80086ca:	6839      	ldr	r1, [r7, #0]
 80086cc:	4618      	mov	r0, r3
 80086ce:	f001 f94c 	bl	800996a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2201      	movs	r2, #1
 80086d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80086e0:	461a      	mov	r2, r3
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80086ee:	f003 031f 	and.w	r3, r3, #31
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d01a      	beq.n	800872c <USBD_LL_SetupStage+0x72>
 80086f6:	2b02      	cmp	r3, #2
 80086f8:	d822      	bhi.n	8008740 <USBD_LL_SetupStage+0x86>
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d002      	beq.n	8008704 <USBD_LL_SetupStage+0x4a>
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d00a      	beq.n	8008718 <USBD_LL_SetupStage+0x5e>
 8008702:	e01d      	b.n	8008740 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800870a:	4619      	mov	r1, r3
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 fb77 	bl	8008e00 <USBD_StdDevReq>
 8008712:	4603      	mov	r3, r0
 8008714:	73fb      	strb	r3, [r7, #15]
      break;
 8008716:	e020      	b.n	800875a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800871e:	4619      	mov	r1, r3
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 fbdf 	bl	8008ee4 <USBD_StdItfReq>
 8008726:	4603      	mov	r3, r0
 8008728:	73fb      	strb	r3, [r7, #15]
      break;
 800872a:	e016      	b.n	800875a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008732:	4619      	mov	r1, r3
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f000 fc41 	bl	8008fbc <USBD_StdEPReq>
 800873a:	4603      	mov	r3, r0
 800873c:	73fb      	strb	r3, [r7, #15]
      break;
 800873e:	e00c      	b.n	800875a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008746:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800874a:	b2db      	uxtb	r3, r3
 800874c:	4619      	mov	r1, r3
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f001 fe8e 	bl	800a470 <USBD_LL_StallEP>
 8008754:	4603      	mov	r3, r0
 8008756:	73fb      	strb	r3, [r7, #15]
      break;
 8008758:	bf00      	nop
  }

  return ret;
 800875a:	7bfb      	ldrb	r3, [r7, #15]
}
 800875c:	4618      	mov	r0, r3
 800875e:	3710      	adds	r7, #16
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}

08008764 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b086      	sub	sp, #24
 8008768:	af00      	add	r7, sp, #0
 800876a:	60f8      	str	r0, [r7, #12]
 800876c:	460b      	mov	r3, r1
 800876e:	607a      	str	r2, [r7, #4]
 8008770:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008772:	2300      	movs	r3, #0
 8008774:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008776:	7afb      	ldrb	r3, [r7, #11]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d177      	bne.n	800886c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008782:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800878a:	2b03      	cmp	r3, #3
 800878c:	f040 80a1 	bne.w	80088d2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	693a      	ldr	r2, [r7, #16]
 8008796:	8992      	ldrh	r2, [r2, #12]
 8008798:	4293      	cmp	r3, r2
 800879a:	d91c      	bls.n	80087d6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	693a      	ldr	r2, [r7, #16]
 80087a2:	8992      	ldrh	r2, [r2, #12]
 80087a4:	1a9a      	subs	r2, r3, r2
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	693a      	ldr	r2, [r7, #16]
 80087b0:	8992      	ldrh	r2, [r2, #12]
 80087b2:	441a      	add	r2, r3
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	6919      	ldr	r1, [r3, #16]
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	899b      	ldrh	r3, [r3, #12]
 80087c0:	461a      	mov	r2, r3
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	4293      	cmp	r3, r2
 80087c8:	bf38      	it	cc
 80087ca:	4613      	movcc	r3, r2
 80087cc:	461a      	mov	r2, r3
 80087ce:	68f8      	ldr	r0, [r7, #12]
 80087d0:	f001 f9d2 	bl	8009b78 <USBD_CtlContinueRx>
 80087d4:	e07d      	b.n	80088d2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80087dc:	f003 031f 	and.w	r3, r3, #31
 80087e0:	2b02      	cmp	r3, #2
 80087e2:	d014      	beq.n	800880e <USBD_LL_DataOutStage+0xaa>
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	d81d      	bhi.n	8008824 <USBD_LL_DataOutStage+0xc0>
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d002      	beq.n	80087f2 <USBD_LL_DataOutStage+0x8e>
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d003      	beq.n	80087f8 <USBD_LL_DataOutStage+0x94>
 80087f0:	e018      	b.n	8008824 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80087f2:	2300      	movs	r3, #0
 80087f4:	75bb      	strb	r3, [r7, #22]
            break;
 80087f6:	e018      	b.n	800882a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80087fe:	b2db      	uxtb	r3, r3
 8008800:	4619      	mov	r1, r3
 8008802:	68f8      	ldr	r0, [r7, #12]
 8008804:	f000 fa6e 	bl	8008ce4 <USBD_CoreFindIF>
 8008808:	4603      	mov	r3, r0
 800880a:	75bb      	strb	r3, [r7, #22]
            break;
 800880c:	e00d      	b.n	800882a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008814:	b2db      	uxtb	r3, r3
 8008816:	4619      	mov	r1, r3
 8008818:	68f8      	ldr	r0, [r7, #12]
 800881a:	f000 fa70 	bl	8008cfe <USBD_CoreFindEP>
 800881e:	4603      	mov	r3, r0
 8008820:	75bb      	strb	r3, [r7, #22]
            break;
 8008822:	e002      	b.n	800882a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008824:	2300      	movs	r3, #0
 8008826:	75bb      	strb	r3, [r7, #22]
            break;
 8008828:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800882a:	7dbb      	ldrb	r3, [r7, #22]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d119      	bne.n	8008864 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008836:	b2db      	uxtb	r3, r3
 8008838:	2b03      	cmp	r3, #3
 800883a:	d113      	bne.n	8008864 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800883c:	7dba      	ldrb	r2, [r7, #22]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	32ae      	adds	r2, #174	@ 0xae
 8008842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008846:	691b      	ldr	r3, [r3, #16]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00b      	beq.n	8008864 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800884c:	7dba      	ldrb	r2, [r7, #22]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008854:	7dba      	ldrb	r2, [r7, #22]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	32ae      	adds	r2, #174	@ 0xae
 800885a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800885e:	691b      	ldr	r3, [r3, #16]
 8008860:	68f8      	ldr	r0, [r7, #12]
 8008862:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008864:	68f8      	ldr	r0, [r7, #12]
 8008866:	f001 f998 	bl	8009b9a <USBD_CtlSendStatus>
 800886a:	e032      	b.n	80088d2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800886c:	7afb      	ldrb	r3, [r7, #11]
 800886e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008872:	b2db      	uxtb	r3, r3
 8008874:	4619      	mov	r1, r3
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f000 fa41 	bl	8008cfe <USBD_CoreFindEP>
 800887c:	4603      	mov	r3, r0
 800887e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008880:	7dbb      	ldrb	r3, [r7, #22]
 8008882:	2bff      	cmp	r3, #255	@ 0xff
 8008884:	d025      	beq.n	80088d2 <USBD_LL_DataOutStage+0x16e>
 8008886:	7dbb      	ldrb	r3, [r7, #22]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d122      	bne.n	80088d2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008892:	b2db      	uxtb	r3, r3
 8008894:	2b03      	cmp	r3, #3
 8008896:	d117      	bne.n	80088c8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008898:	7dba      	ldrb	r2, [r7, #22]
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	32ae      	adds	r2, #174	@ 0xae
 800889e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088a2:	699b      	ldr	r3, [r3, #24]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00f      	beq.n	80088c8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80088a8:	7dba      	ldrb	r2, [r7, #22]
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80088b0:	7dba      	ldrb	r2, [r7, #22]
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	32ae      	adds	r2, #174	@ 0xae
 80088b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ba:	699b      	ldr	r3, [r3, #24]
 80088bc:	7afa      	ldrb	r2, [r7, #11]
 80088be:	4611      	mov	r1, r2
 80088c0:	68f8      	ldr	r0, [r7, #12]
 80088c2:	4798      	blx	r3
 80088c4:	4603      	mov	r3, r0
 80088c6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80088c8:	7dfb      	ldrb	r3, [r7, #23]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d001      	beq.n	80088d2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80088ce:	7dfb      	ldrb	r3, [r7, #23]
 80088d0:	e000      	b.n	80088d4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80088d2:	2300      	movs	r3, #0
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3718      	adds	r7, #24
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b086      	sub	sp, #24
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	460b      	mov	r3, r1
 80088e6:	607a      	str	r2, [r7, #4]
 80088e8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80088ea:	7afb      	ldrb	r3, [r7, #11]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d178      	bne.n	80089e2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	3314      	adds	r3, #20
 80088f4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80088fc:	2b02      	cmp	r3, #2
 80088fe:	d163      	bne.n	80089c8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	693a      	ldr	r2, [r7, #16]
 8008906:	8992      	ldrh	r2, [r2, #12]
 8008908:	4293      	cmp	r3, r2
 800890a:	d91c      	bls.n	8008946 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	693a      	ldr	r2, [r7, #16]
 8008912:	8992      	ldrh	r2, [r2, #12]
 8008914:	1a9a      	subs	r2, r3, r2
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	693a      	ldr	r2, [r7, #16]
 8008920:	8992      	ldrh	r2, [r2, #12]
 8008922:	441a      	add	r2, r3
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	6919      	ldr	r1, [r3, #16]
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	461a      	mov	r2, r3
 8008932:	68f8      	ldr	r0, [r7, #12]
 8008934:	f001 f8ee 	bl	8009b14 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008938:	2300      	movs	r3, #0
 800893a:	2200      	movs	r2, #0
 800893c:	2100      	movs	r1, #0
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	f001 fe40 	bl	800a5c4 <USBD_LL_PrepareReceive>
 8008944:	e040      	b.n	80089c8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	899b      	ldrh	r3, [r3, #12]
 800894a:	461a      	mov	r2, r3
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	429a      	cmp	r2, r3
 8008952:	d11c      	bne.n	800898e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	693a      	ldr	r2, [r7, #16]
 800895a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800895c:	4293      	cmp	r3, r2
 800895e:	d316      	bcc.n	800898e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800896a:	429a      	cmp	r2, r3
 800896c:	d20f      	bcs.n	800898e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800896e:	2200      	movs	r2, #0
 8008970:	2100      	movs	r1, #0
 8008972:	68f8      	ldr	r0, [r7, #12]
 8008974:	f001 f8ce 	bl	8009b14 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2200      	movs	r2, #0
 800897c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008980:	2300      	movs	r3, #0
 8008982:	2200      	movs	r2, #0
 8008984:	2100      	movs	r1, #0
 8008986:	68f8      	ldr	r0, [r7, #12]
 8008988:	f001 fe1c 	bl	800a5c4 <USBD_LL_PrepareReceive>
 800898c:	e01c      	b.n	80089c8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008994:	b2db      	uxtb	r3, r3
 8008996:	2b03      	cmp	r3, #3
 8008998:	d10f      	bne.n	80089ba <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d009      	beq.n	80089ba <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2200      	movs	r2, #0
 80089aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	68f8      	ldr	r0, [r7, #12]
 80089b8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80089ba:	2180      	movs	r1, #128	@ 0x80
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f001 fd57 	bl	800a470 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80089c2:	68f8      	ldr	r0, [r7, #12]
 80089c4:	f001 f8fc 	bl	8009bc0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d03a      	beq.n	8008a48 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f7ff fe30 	bl	8008638 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2200      	movs	r2, #0
 80089dc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80089e0:	e032      	b.n	8008a48 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80089e2:	7afb      	ldrb	r3, [r7, #11]
 80089e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	4619      	mov	r1, r3
 80089ec:	68f8      	ldr	r0, [r7, #12]
 80089ee:	f000 f986 	bl	8008cfe <USBD_CoreFindEP>
 80089f2:	4603      	mov	r3, r0
 80089f4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80089f6:	7dfb      	ldrb	r3, [r7, #23]
 80089f8:	2bff      	cmp	r3, #255	@ 0xff
 80089fa:	d025      	beq.n	8008a48 <USBD_LL_DataInStage+0x16c>
 80089fc:	7dfb      	ldrb	r3, [r7, #23]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d122      	bne.n	8008a48 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	2b03      	cmp	r3, #3
 8008a0c:	d11c      	bne.n	8008a48 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008a0e:	7dfa      	ldrb	r2, [r7, #23]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	32ae      	adds	r2, #174	@ 0xae
 8008a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a18:	695b      	ldr	r3, [r3, #20]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d014      	beq.n	8008a48 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008a1e:	7dfa      	ldrb	r2, [r7, #23]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008a26:	7dfa      	ldrb	r2, [r7, #23]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	32ae      	adds	r2, #174	@ 0xae
 8008a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a30:	695b      	ldr	r3, [r3, #20]
 8008a32:	7afa      	ldrb	r2, [r7, #11]
 8008a34:	4611      	mov	r1, r2
 8008a36:	68f8      	ldr	r0, [r7, #12]
 8008a38:	4798      	blx	r3
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008a3e:	7dbb      	ldrb	r3, [r7, #22]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d001      	beq.n	8008a48 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008a44:	7dbb      	ldrb	r3, [r7, #22]
 8008a46:	e000      	b.n	8008a4a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008a48:	2300      	movs	r3, #0
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3718      	adds	r7, #24
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}

08008a52 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008a52:	b580      	push	{r7, lr}
 8008a54:	b084      	sub	sp, #16
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2201      	movs	r2, #1
 8008a62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2200      	movs	r2, #0
 8008a72:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d014      	beq.n	8008ab8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00e      	beq.n	8008ab8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008aa0:	685b      	ldr	r3, [r3, #4]
 8008aa2:	687a      	ldr	r2, [r7, #4]
 8008aa4:	6852      	ldr	r2, [r2, #4]
 8008aa6:	b2d2      	uxtb	r2, r2
 8008aa8:	4611      	mov	r1, r2
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	4798      	blx	r3
 8008aae:	4603      	mov	r3, r0
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d001      	beq.n	8008ab8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008ab4:	2303      	movs	r3, #3
 8008ab6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ab8:	2340      	movs	r3, #64	@ 0x40
 8008aba:	2200      	movs	r2, #0
 8008abc:	2100      	movs	r1, #0
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f001 fc91 	bl	800a3e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2240      	movs	r2, #64	@ 0x40
 8008ad0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ad4:	2340      	movs	r3, #64	@ 0x40
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	2180      	movs	r1, #128	@ 0x80
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f001 fc83 	bl	800a3e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2240      	movs	r2, #64	@ 0x40
 8008aec:	841a      	strh	r2, [r3, #32]

  return ret;
 8008aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	3710      	adds	r7, #16
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}

08008af8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b083      	sub	sp, #12
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	460b      	mov	r3, r1
 8008b02:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	78fa      	ldrb	r2, [r7, #3]
 8008b08:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008b0a:	2300      	movs	r3, #0
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	370c      	adds	r7, #12
 8008b10:	46bd      	mov	sp, r7
 8008b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b16:	4770      	bx	lr

08008b18 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b083      	sub	sp, #12
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	2b04      	cmp	r3, #4
 8008b2a:	d006      	beq.n	8008b3a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b32:	b2da      	uxtb	r2, r3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2204      	movs	r2, #4
 8008b3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	370c      	adds	r7, #12
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr

08008b50 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b5e:	b2db      	uxtb	r3, r3
 8008b60:	2b04      	cmp	r3, #4
 8008b62:	d106      	bne.n	8008b72 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008b6a:	b2da      	uxtb	r2, r3
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008b72:	2300      	movs	r3, #0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	370c      	adds	r7, #12
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b082      	sub	sp, #8
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	2b03      	cmp	r3, #3
 8008b92:	d110      	bne.n	8008bb6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d00b      	beq.n	8008bb6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ba4:	69db      	ldr	r3, [r3, #28]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d005      	beq.n	8008bb6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bb0:	69db      	ldr	r3, [r3, #28]
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008bb6:	2300      	movs	r3, #0
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3708      	adds	r7, #8
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b082      	sub	sp, #8
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
 8008bc8:	460b      	mov	r3, r1
 8008bca:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	32ae      	adds	r2, #174	@ 0xae
 8008bd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d101      	bne.n	8008be2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008bde:	2303      	movs	r3, #3
 8008be0:	e01c      	b.n	8008c1c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b03      	cmp	r3, #3
 8008bec:	d115      	bne.n	8008c1a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	32ae      	adds	r2, #174	@ 0xae
 8008bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bfc:	6a1b      	ldr	r3, [r3, #32]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d00b      	beq.n	8008c1a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	32ae      	adds	r2, #174	@ 0xae
 8008c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c10:	6a1b      	ldr	r3, [r3, #32]
 8008c12:	78fa      	ldrb	r2, [r7, #3]
 8008c14:	4611      	mov	r1, r2
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3708      	adds	r7, #8
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b082      	sub	sp, #8
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	32ae      	adds	r2, #174	@ 0xae
 8008c3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d101      	bne.n	8008c46 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008c42:	2303      	movs	r3, #3
 8008c44:	e01c      	b.n	8008c80 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	2b03      	cmp	r3, #3
 8008c50:	d115      	bne.n	8008c7e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	32ae      	adds	r2, #174	@ 0xae
 8008c5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00b      	beq.n	8008c7e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	32ae      	adds	r2, #174	@ 0xae
 8008c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c76:	78fa      	ldrb	r2, [r7, #3]
 8008c78:	4611      	mov	r1, r2
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3708      	adds	r7, #8
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	370c      	adds	r7, #12
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr

08008c9e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008c9e:	b580      	push	{r7, lr}
 8008ca0:	b084      	sub	sp, #16
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2201      	movs	r2, #1
 8008cae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d00e      	beq.n	8008cda <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	6852      	ldr	r2, [r2, #4]
 8008cc8:	b2d2      	uxtb	r2, r2
 8008cca:	4611      	mov	r1, r2
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	4798      	blx	r3
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d001      	beq.n	8008cda <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008cd6:	2303      	movs	r3, #3
 8008cd8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	3710      	adds	r7, #16
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd80      	pop	{r7, pc}

08008ce4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b083      	sub	sp, #12
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
 8008cec:	460b      	mov	r3, r1
 8008cee:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008cf0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	370c      	adds	r7, #12
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr

08008cfe <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008cfe:	b480      	push	{r7}
 8008d00:	b083      	sub	sp, #12
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
 8008d06:	460b      	mov	r3, r1
 8008d08:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008d0a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b086      	sub	sp, #24
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	460b      	mov	r3, r1
 8008d22:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	885b      	ldrh	r3, [r3, #2]
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	68fa      	ldr	r2, [r7, #12]
 8008d38:	7812      	ldrb	r2, [r2, #0]
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d91f      	bls.n	8008d7e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008d44:	e013      	b.n	8008d6e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008d46:	f107 030a 	add.w	r3, r7, #10
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	6978      	ldr	r0, [r7, #20]
 8008d4e:	f000 f81b 	bl	8008d88 <USBD_GetNextDesc>
 8008d52:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	785b      	ldrb	r3, [r3, #1]
 8008d58:	2b05      	cmp	r3, #5
 8008d5a:	d108      	bne.n	8008d6e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	789b      	ldrb	r3, [r3, #2]
 8008d64:	78fa      	ldrb	r2, [r7, #3]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d008      	beq.n	8008d7c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	885b      	ldrh	r3, [r3, #2]
 8008d72:	b29a      	uxth	r2, r3
 8008d74:	897b      	ldrh	r3, [r7, #10]
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d8e5      	bhi.n	8008d46 <USBD_GetEpDesc+0x2e>
 8008d7a:	e000      	b.n	8008d7e <USBD_GetEpDesc+0x66>
          break;
 8008d7c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008d7e:	693b      	ldr	r3, [r7, #16]
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3718      	adds	r7, #24
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	881b      	ldrh	r3, [r3, #0]
 8008d9a:	68fa      	ldr	r2, [r7, #12]
 8008d9c:	7812      	ldrb	r2, [r2, #0]
 8008d9e:	4413      	add	r3, r2
 8008da0:	b29a      	uxth	r2, r3
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	461a      	mov	r2, r3
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4413      	add	r3, r2
 8008db0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008db2:	68fb      	ldr	r3, [r7, #12]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3714      	adds	r7, #20
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b087      	sub	sp, #28
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	3301      	adds	r3, #1
 8008dd6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008dde:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008de2:	021b      	lsls	r3, r3, #8
 8008de4:	b21a      	sxth	r2, r3
 8008de6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	b21b      	sxth	r3, r3
 8008dee:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008df0:	89fb      	ldrh	r3, [r7, #14]
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	371c      	adds	r7, #28
 8008df6:	46bd      	mov	sp, r7
 8008df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfc:	4770      	bx	lr
	...

08008e00 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e16:	2b40      	cmp	r3, #64	@ 0x40
 8008e18:	d005      	beq.n	8008e26 <USBD_StdDevReq+0x26>
 8008e1a:	2b40      	cmp	r3, #64	@ 0x40
 8008e1c:	d857      	bhi.n	8008ece <USBD_StdDevReq+0xce>
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d00f      	beq.n	8008e42 <USBD_StdDevReq+0x42>
 8008e22:	2b20      	cmp	r3, #32
 8008e24:	d153      	bne.n	8008ece <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	32ae      	adds	r2, #174	@ 0xae
 8008e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	6839      	ldr	r1, [r7, #0]
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	4798      	blx	r3
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e40:	e04a      	b.n	8008ed8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	785b      	ldrb	r3, [r3, #1]
 8008e46:	2b09      	cmp	r3, #9
 8008e48:	d83b      	bhi.n	8008ec2 <USBD_StdDevReq+0xc2>
 8008e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e50 <USBD_StdDevReq+0x50>)
 8008e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e50:	08008ea5 	.word	0x08008ea5
 8008e54:	08008eb9 	.word	0x08008eb9
 8008e58:	08008ec3 	.word	0x08008ec3
 8008e5c:	08008eaf 	.word	0x08008eaf
 8008e60:	08008ec3 	.word	0x08008ec3
 8008e64:	08008e83 	.word	0x08008e83
 8008e68:	08008e79 	.word	0x08008e79
 8008e6c:	08008ec3 	.word	0x08008ec3
 8008e70:	08008e9b 	.word	0x08008e9b
 8008e74:	08008e8d 	.word	0x08008e8d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008e78:	6839      	ldr	r1, [r7, #0]
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 fa3e 	bl	80092fc <USBD_GetDescriptor>
          break;
 8008e80:	e024      	b.n	8008ecc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008e82:	6839      	ldr	r1, [r7, #0]
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 fbcd 	bl	8009624 <USBD_SetAddress>
          break;
 8008e8a:	e01f      	b.n	8008ecc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008e8c:	6839      	ldr	r1, [r7, #0]
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 fc0c 	bl	80096ac <USBD_SetConfig>
 8008e94:	4603      	mov	r3, r0
 8008e96:	73fb      	strb	r3, [r7, #15]
          break;
 8008e98:	e018      	b.n	8008ecc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008e9a:	6839      	ldr	r1, [r7, #0]
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f000 fcaf 	bl	8009800 <USBD_GetConfig>
          break;
 8008ea2:	e013      	b.n	8008ecc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008ea4:	6839      	ldr	r1, [r7, #0]
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f000 fce0 	bl	800986c <USBD_GetStatus>
          break;
 8008eac:	e00e      	b.n	8008ecc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008eae:	6839      	ldr	r1, [r7, #0]
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f000 fd0f 	bl	80098d4 <USBD_SetFeature>
          break;
 8008eb6:	e009      	b.n	8008ecc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008eb8:	6839      	ldr	r1, [r7, #0]
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 fd33 	bl	8009926 <USBD_ClrFeature>
          break;
 8008ec0:	e004      	b.n	8008ecc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008ec2:	6839      	ldr	r1, [r7, #0]
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 fd8a 	bl	80099de <USBD_CtlError>
          break;
 8008eca:	bf00      	nop
      }
      break;
 8008ecc:	e004      	b.n	8008ed8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008ece:	6839      	ldr	r1, [r7, #0]
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fd84 	bl	80099de <USBD_CtlError>
      break;
 8008ed6:	bf00      	nop
  }

  return ret;
 8008ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}
 8008ee2:	bf00      	nop

08008ee4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b084      	sub	sp, #16
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008efa:	2b40      	cmp	r3, #64	@ 0x40
 8008efc:	d005      	beq.n	8008f0a <USBD_StdItfReq+0x26>
 8008efe:	2b40      	cmp	r3, #64	@ 0x40
 8008f00:	d852      	bhi.n	8008fa8 <USBD_StdItfReq+0xc4>
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d001      	beq.n	8008f0a <USBD_StdItfReq+0x26>
 8008f06:	2b20      	cmp	r3, #32
 8008f08:	d14e      	bne.n	8008fa8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	3b01      	subs	r3, #1
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	d840      	bhi.n	8008f9a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	889b      	ldrh	r3, [r3, #4]
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d836      	bhi.n	8008f90 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	889b      	ldrh	r3, [r3, #4]
 8008f26:	b2db      	uxtb	r3, r3
 8008f28:	4619      	mov	r1, r3
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f7ff feda 	bl	8008ce4 <USBD_CoreFindIF>
 8008f30:	4603      	mov	r3, r0
 8008f32:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f34:	7bbb      	ldrb	r3, [r7, #14]
 8008f36:	2bff      	cmp	r3, #255	@ 0xff
 8008f38:	d01d      	beq.n	8008f76 <USBD_StdItfReq+0x92>
 8008f3a:	7bbb      	ldrb	r3, [r7, #14]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d11a      	bne.n	8008f76 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008f40:	7bba      	ldrb	r2, [r7, #14]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	32ae      	adds	r2, #174	@ 0xae
 8008f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d00f      	beq.n	8008f70 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008f50:	7bba      	ldrb	r2, [r7, #14]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008f58:	7bba      	ldrb	r2, [r7, #14]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	32ae      	adds	r2, #174	@ 0xae
 8008f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	6839      	ldr	r1, [r7, #0]
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	4798      	blx	r3
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008f6e:	e004      	b.n	8008f7a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008f70:	2303      	movs	r3, #3
 8008f72:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008f74:	e001      	b.n	8008f7a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008f76:	2303      	movs	r3, #3
 8008f78:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	88db      	ldrh	r3, [r3, #6]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d110      	bne.n	8008fa4 <USBD_StdItfReq+0xc0>
 8008f82:	7bfb      	ldrb	r3, [r7, #15]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d10d      	bne.n	8008fa4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 fe06 	bl	8009b9a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008f8e:	e009      	b.n	8008fa4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008f90:	6839      	ldr	r1, [r7, #0]
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f000 fd23 	bl	80099de <USBD_CtlError>
          break;
 8008f98:	e004      	b.n	8008fa4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008f9a:	6839      	ldr	r1, [r7, #0]
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f000 fd1e 	bl	80099de <USBD_CtlError>
          break;
 8008fa2:	e000      	b.n	8008fa6 <USBD_StdItfReq+0xc2>
          break;
 8008fa4:	bf00      	nop
      }
      break;
 8008fa6:	e004      	b.n	8008fb2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008fa8:	6839      	ldr	r1, [r7, #0]
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f000 fd17 	bl	80099de <USBD_CtlError>
      break;
 8008fb0:	bf00      	nop
  }

  return ret;
 8008fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3710      	adds	r7, #16
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	889b      	ldrh	r3, [r3, #4]
 8008fce:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008fd8:	2b40      	cmp	r3, #64	@ 0x40
 8008fda:	d007      	beq.n	8008fec <USBD_StdEPReq+0x30>
 8008fdc:	2b40      	cmp	r3, #64	@ 0x40
 8008fde:	f200 8181 	bhi.w	80092e4 <USBD_StdEPReq+0x328>
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d02a      	beq.n	800903c <USBD_StdEPReq+0x80>
 8008fe6:	2b20      	cmp	r3, #32
 8008fe8:	f040 817c 	bne.w	80092e4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008fec:	7bbb      	ldrb	r3, [r7, #14]
 8008fee:	4619      	mov	r1, r3
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f7ff fe84 	bl	8008cfe <USBD_CoreFindEP>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ffa:	7b7b      	ldrb	r3, [r7, #13]
 8008ffc:	2bff      	cmp	r3, #255	@ 0xff
 8008ffe:	f000 8176 	beq.w	80092ee <USBD_StdEPReq+0x332>
 8009002:	7b7b      	ldrb	r3, [r7, #13]
 8009004:	2b00      	cmp	r3, #0
 8009006:	f040 8172 	bne.w	80092ee <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800900a:	7b7a      	ldrb	r2, [r7, #13]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009012:	7b7a      	ldrb	r2, [r7, #13]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	32ae      	adds	r2, #174	@ 0xae
 8009018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	2b00      	cmp	r3, #0
 8009020:	f000 8165 	beq.w	80092ee <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009024:	7b7a      	ldrb	r2, [r7, #13]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	32ae      	adds	r2, #174	@ 0xae
 800902a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	6839      	ldr	r1, [r7, #0]
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	4798      	blx	r3
 8009036:	4603      	mov	r3, r0
 8009038:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800903a:	e158      	b.n	80092ee <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	785b      	ldrb	r3, [r3, #1]
 8009040:	2b03      	cmp	r3, #3
 8009042:	d008      	beq.n	8009056 <USBD_StdEPReq+0x9a>
 8009044:	2b03      	cmp	r3, #3
 8009046:	f300 8147 	bgt.w	80092d8 <USBD_StdEPReq+0x31c>
 800904a:	2b00      	cmp	r3, #0
 800904c:	f000 809b 	beq.w	8009186 <USBD_StdEPReq+0x1ca>
 8009050:	2b01      	cmp	r3, #1
 8009052:	d03c      	beq.n	80090ce <USBD_StdEPReq+0x112>
 8009054:	e140      	b.n	80092d8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800905c:	b2db      	uxtb	r3, r3
 800905e:	2b02      	cmp	r3, #2
 8009060:	d002      	beq.n	8009068 <USBD_StdEPReq+0xac>
 8009062:	2b03      	cmp	r3, #3
 8009064:	d016      	beq.n	8009094 <USBD_StdEPReq+0xd8>
 8009066:	e02c      	b.n	80090c2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009068:	7bbb      	ldrb	r3, [r7, #14]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d00d      	beq.n	800908a <USBD_StdEPReq+0xce>
 800906e:	7bbb      	ldrb	r3, [r7, #14]
 8009070:	2b80      	cmp	r3, #128	@ 0x80
 8009072:	d00a      	beq.n	800908a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009074:	7bbb      	ldrb	r3, [r7, #14]
 8009076:	4619      	mov	r1, r3
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f001 f9f9 	bl	800a470 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800907e:	2180      	movs	r1, #128	@ 0x80
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f001 f9f5 	bl	800a470 <USBD_LL_StallEP>
 8009086:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009088:	e020      	b.n	80090cc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800908a:	6839      	ldr	r1, [r7, #0]
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f000 fca6 	bl	80099de <USBD_CtlError>
              break;
 8009092:	e01b      	b.n	80090cc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	885b      	ldrh	r3, [r3, #2]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10e      	bne.n	80090ba <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800909c:	7bbb      	ldrb	r3, [r7, #14]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d00b      	beq.n	80090ba <USBD_StdEPReq+0xfe>
 80090a2:	7bbb      	ldrb	r3, [r7, #14]
 80090a4:	2b80      	cmp	r3, #128	@ 0x80
 80090a6:	d008      	beq.n	80090ba <USBD_StdEPReq+0xfe>
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	88db      	ldrh	r3, [r3, #6]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d104      	bne.n	80090ba <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80090b0:	7bbb      	ldrb	r3, [r7, #14]
 80090b2:	4619      	mov	r1, r3
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f001 f9db 	bl	800a470 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f000 fd6d 	bl	8009b9a <USBD_CtlSendStatus>

              break;
 80090c0:	e004      	b.n	80090cc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80090c2:	6839      	ldr	r1, [r7, #0]
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 fc8a 	bl	80099de <USBD_CtlError>
              break;
 80090ca:	bf00      	nop
          }
          break;
 80090cc:	e109      	b.n	80092e2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	2b02      	cmp	r3, #2
 80090d8:	d002      	beq.n	80090e0 <USBD_StdEPReq+0x124>
 80090da:	2b03      	cmp	r3, #3
 80090dc:	d016      	beq.n	800910c <USBD_StdEPReq+0x150>
 80090de:	e04b      	b.n	8009178 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80090e0:	7bbb      	ldrb	r3, [r7, #14]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d00d      	beq.n	8009102 <USBD_StdEPReq+0x146>
 80090e6:	7bbb      	ldrb	r3, [r7, #14]
 80090e8:	2b80      	cmp	r3, #128	@ 0x80
 80090ea:	d00a      	beq.n	8009102 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80090ec:	7bbb      	ldrb	r3, [r7, #14]
 80090ee:	4619      	mov	r1, r3
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f001 f9bd 	bl	800a470 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80090f6:	2180      	movs	r1, #128	@ 0x80
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f001 f9b9 	bl	800a470 <USBD_LL_StallEP>
 80090fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009100:	e040      	b.n	8009184 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009102:	6839      	ldr	r1, [r7, #0]
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 fc6a 	bl	80099de <USBD_CtlError>
              break;
 800910a:	e03b      	b.n	8009184 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	885b      	ldrh	r3, [r3, #2]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d136      	bne.n	8009182 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009114:	7bbb      	ldrb	r3, [r7, #14]
 8009116:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800911a:	2b00      	cmp	r3, #0
 800911c:	d004      	beq.n	8009128 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800911e:	7bbb      	ldrb	r3, [r7, #14]
 8009120:	4619      	mov	r1, r3
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f001 f9c3 	bl	800a4ae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f000 fd36 	bl	8009b9a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800912e:	7bbb      	ldrb	r3, [r7, #14]
 8009130:	4619      	mov	r1, r3
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f7ff fde3 	bl	8008cfe <USBD_CoreFindEP>
 8009138:	4603      	mov	r3, r0
 800913a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800913c:	7b7b      	ldrb	r3, [r7, #13]
 800913e:	2bff      	cmp	r3, #255	@ 0xff
 8009140:	d01f      	beq.n	8009182 <USBD_StdEPReq+0x1c6>
 8009142:	7b7b      	ldrb	r3, [r7, #13]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d11c      	bne.n	8009182 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009148:	7b7a      	ldrb	r2, [r7, #13]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009150:	7b7a      	ldrb	r2, [r7, #13]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	32ae      	adds	r2, #174	@ 0xae
 8009156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d010      	beq.n	8009182 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009160:	7b7a      	ldrb	r2, [r7, #13]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	32ae      	adds	r2, #174	@ 0xae
 8009166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800916a:	689b      	ldr	r3, [r3, #8]
 800916c:	6839      	ldr	r1, [r7, #0]
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	4798      	blx	r3
 8009172:	4603      	mov	r3, r0
 8009174:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009176:	e004      	b.n	8009182 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009178:	6839      	ldr	r1, [r7, #0]
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f000 fc2f 	bl	80099de <USBD_CtlError>
              break;
 8009180:	e000      	b.n	8009184 <USBD_StdEPReq+0x1c8>
              break;
 8009182:	bf00      	nop
          }
          break;
 8009184:	e0ad      	b.n	80092e2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800918c:	b2db      	uxtb	r3, r3
 800918e:	2b02      	cmp	r3, #2
 8009190:	d002      	beq.n	8009198 <USBD_StdEPReq+0x1dc>
 8009192:	2b03      	cmp	r3, #3
 8009194:	d033      	beq.n	80091fe <USBD_StdEPReq+0x242>
 8009196:	e099      	b.n	80092cc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009198:	7bbb      	ldrb	r3, [r7, #14]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d007      	beq.n	80091ae <USBD_StdEPReq+0x1f2>
 800919e:	7bbb      	ldrb	r3, [r7, #14]
 80091a0:	2b80      	cmp	r3, #128	@ 0x80
 80091a2:	d004      	beq.n	80091ae <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80091a4:	6839      	ldr	r1, [r7, #0]
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f000 fc19 	bl	80099de <USBD_CtlError>
                break;
 80091ac:	e093      	b.n	80092d6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	da0b      	bge.n	80091ce <USBD_StdEPReq+0x212>
 80091b6:	7bbb      	ldrb	r3, [r7, #14]
 80091b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80091bc:	4613      	mov	r3, r2
 80091be:	009b      	lsls	r3, r3, #2
 80091c0:	4413      	add	r3, r2
 80091c2:	009b      	lsls	r3, r3, #2
 80091c4:	3310      	adds	r3, #16
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	4413      	add	r3, r2
 80091ca:	3304      	adds	r3, #4
 80091cc:	e00b      	b.n	80091e6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80091ce:	7bbb      	ldrb	r3, [r7, #14]
 80091d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091d4:	4613      	mov	r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	4413      	add	r3, r2
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80091e0:	687a      	ldr	r2, [r7, #4]
 80091e2:	4413      	add	r3, r2
 80091e4:	3304      	adds	r3, #4
 80091e6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2200      	movs	r2, #0
 80091ec:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	330e      	adds	r3, #14
 80091f2:	2202      	movs	r2, #2
 80091f4:	4619      	mov	r1, r3
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fc6e 	bl	8009ad8 <USBD_CtlSendData>
              break;
 80091fc:	e06b      	b.n	80092d6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80091fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009202:	2b00      	cmp	r3, #0
 8009204:	da11      	bge.n	800922a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009206:	7bbb      	ldrb	r3, [r7, #14]
 8009208:	f003 020f 	and.w	r2, r3, #15
 800920c:	6879      	ldr	r1, [r7, #4]
 800920e:	4613      	mov	r3, r2
 8009210:	009b      	lsls	r3, r3, #2
 8009212:	4413      	add	r3, r2
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	440b      	add	r3, r1
 8009218:	3323      	adds	r3, #35	@ 0x23
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d117      	bne.n	8009250 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009220:	6839      	ldr	r1, [r7, #0]
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f000 fbdb 	bl	80099de <USBD_CtlError>
                  break;
 8009228:	e055      	b.n	80092d6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800922a:	7bbb      	ldrb	r3, [r7, #14]
 800922c:	f003 020f 	and.w	r2, r3, #15
 8009230:	6879      	ldr	r1, [r7, #4]
 8009232:	4613      	mov	r3, r2
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	4413      	add	r3, r2
 8009238:	009b      	lsls	r3, r3, #2
 800923a:	440b      	add	r3, r1
 800923c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d104      	bne.n	8009250 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009246:	6839      	ldr	r1, [r7, #0]
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f000 fbc8 	bl	80099de <USBD_CtlError>
                  break;
 800924e:	e042      	b.n	80092d6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009250:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009254:	2b00      	cmp	r3, #0
 8009256:	da0b      	bge.n	8009270 <USBD_StdEPReq+0x2b4>
 8009258:	7bbb      	ldrb	r3, [r7, #14]
 800925a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800925e:	4613      	mov	r3, r2
 8009260:	009b      	lsls	r3, r3, #2
 8009262:	4413      	add	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	3310      	adds	r3, #16
 8009268:	687a      	ldr	r2, [r7, #4]
 800926a:	4413      	add	r3, r2
 800926c:	3304      	adds	r3, #4
 800926e:	e00b      	b.n	8009288 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009270:	7bbb      	ldrb	r3, [r7, #14]
 8009272:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009276:	4613      	mov	r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	4413      	add	r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009282:	687a      	ldr	r2, [r7, #4]
 8009284:	4413      	add	r3, r2
 8009286:	3304      	adds	r3, #4
 8009288:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800928a:	7bbb      	ldrb	r3, [r7, #14]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d002      	beq.n	8009296 <USBD_StdEPReq+0x2da>
 8009290:	7bbb      	ldrb	r3, [r7, #14]
 8009292:	2b80      	cmp	r3, #128	@ 0x80
 8009294:	d103      	bne.n	800929e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	2200      	movs	r2, #0
 800929a:	739a      	strb	r2, [r3, #14]
 800929c:	e00e      	b.n	80092bc <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800929e:	7bbb      	ldrb	r3, [r7, #14]
 80092a0:	4619      	mov	r1, r3
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f001 f922 	bl	800a4ec <USBD_LL_IsStallEP>
 80092a8:	4603      	mov	r3, r0
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d003      	beq.n	80092b6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	2201      	movs	r2, #1
 80092b2:	739a      	strb	r2, [r3, #14]
 80092b4:	e002      	b.n	80092bc <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	2200      	movs	r2, #0
 80092ba:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	330e      	adds	r3, #14
 80092c0:	2202      	movs	r2, #2
 80092c2:	4619      	mov	r1, r3
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f000 fc07 	bl	8009ad8 <USBD_CtlSendData>
              break;
 80092ca:	e004      	b.n	80092d6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80092cc:	6839      	ldr	r1, [r7, #0]
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 fb85 	bl	80099de <USBD_CtlError>
              break;
 80092d4:	bf00      	nop
          }
          break;
 80092d6:	e004      	b.n	80092e2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80092d8:	6839      	ldr	r1, [r7, #0]
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f000 fb7f 	bl	80099de <USBD_CtlError>
          break;
 80092e0:	bf00      	nop
      }
      break;
 80092e2:	e005      	b.n	80092f0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80092e4:	6839      	ldr	r1, [r7, #0]
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 fb79 	bl	80099de <USBD_CtlError>
      break;
 80092ec:	e000      	b.n	80092f0 <USBD_StdEPReq+0x334>
      break;
 80092ee:	bf00      	nop
  }

  return ret;
 80092f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
	...

080092fc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b084      	sub	sp, #16
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
 8009304:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009306:	2300      	movs	r3, #0
 8009308:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800930a:	2300      	movs	r3, #0
 800930c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800930e:	2300      	movs	r3, #0
 8009310:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	885b      	ldrh	r3, [r3, #2]
 8009316:	0a1b      	lsrs	r3, r3, #8
 8009318:	b29b      	uxth	r3, r3
 800931a:	3b01      	subs	r3, #1
 800931c:	2b0e      	cmp	r3, #14
 800931e:	f200 8152 	bhi.w	80095c6 <USBD_GetDescriptor+0x2ca>
 8009322:	a201      	add	r2, pc, #4	@ (adr r2, 8009328 <USBD_GetDescriptor+0x2c>)
 8009324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009328:	08009399 	.word	0x08009399
 800932c:	080093b1 	.word	0x080093b1
 8009330:	080093f1 	.word	0x080093f1
 8009334:	080095c7 	.word	0x080095c7
 8009338:	080095c7 	.word	0x080095c7
 800933c:	08009567 	.word	0x08009567
 8009340:	08009593 	.word	0x08009593
 8009344:	080095c7 	.word	0x080095c7
 8009348:	080095c7 	.word	0x080095c7
 800934c:	080095c7 	.word	0x080095c7
 8009350:	080095c7 	.word	0x080095c7
 8009354:	080095c7 	.word	0x080095c7
 8009358:	080095c7 	.word	0x080095c7
 800935c:	080095c7 	.word	0x080095c7
 8009360:	08009365 	.word	0x08009365
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800936a:	69db      	ldr	r3, [r3, #28]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d00b      	beq.n	8009388 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009376:	69db      	ldr	r3, [r3, #28]
 8009378:	687a      	ldr	r2, [r7, #4]
 800937a:	7c12      	ldrb	r2, [r2, #16]
 800937c:	f107 0108 	add.w	r1, r7, #8
 8009380:	4610      	mov	r0, r2
 8009382:	4798      	blx	r3
 8009384:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009386:	e126      	b.n	80095d6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009388:	6839      	ldr	r1, [r7, #0]
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 fb27 	bl	80099de <USBD_CtlError>
        err++;
 8009390:	7afb      	ldrb	r3, [r7, #11]
 8009392:	3301      	adds	r3, #1
 8009394:	72fb      	strb	r3, [r7, #11]
      break;
 8009396:	e11e      	b.n	80095d6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	7c12      	ldrb	r2, [r2, #16]
 80093a4:	f107 0108 	add.w	r1, r7, #8
 80093a8:	4610      	mov	r0, r2
 80093aa:	4798      	blx	r3
 80093ac:	60f8      	str	r0, [r7, #12]
      break;
 80093ae:	e112      	b.n	80095d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	7c1b      	ldrb	r3, [r3, #16]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d10d      	bne.n	80093d4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093c0:	f107 0208 	add.w	r2, r7, #8
 80093c4:	4610      	mov	r0, r2
 80093c6:	4798      	blx	r3
 80093c8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	3301      	adds	r3, #1
 80093ce:	2202      	movs	r2, #2
 80093d0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80093d2:	e100      	b.n	80095d6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093dc:	f107 0208 	add.w	r2, r7, #8
 80093e0:	4610      	mov	r0, r2
 80093e2:	4798      	blx	r3
 80093e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	3301      	adds	r3, #1
 80093ea:	2202      	movs	r2, #2
 80093ec:	701a      	strb	r2, [r3, #0]
      break;
 80093ee:	e0f2      	b.n	80095d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	885b      	ldrh	r3, [r3, #2]
 80093f4:	b2db      	uxtb	r3, r3
 80093f6:	2b05      	cmp	r3, #5
 80093f8:	f200 80ac 	bhi.w	8009554 <USBD_GetDescriptor+0x258>
 80093fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009404 <USBD_GetDescriptor+0x108>)
 80093fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009402:	bf00      	nop
 8009404:	0800941d 	.word	0x0800941d
 8009408:	08009451 	.word	0x08009451
 800940c:	08009485 	.word	0x08009485
 8009410:	080094b9 	.word	0x080094b9
 8009414:	080094ed 	.word	0x080094ed
 8009418:	08009521 	.word	0x08009521
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d00b      	beq.n	8009440 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	687a      	ldr	r2, [r7, #4]
 8009432:	7c12      	ldrb	r2, [r2, #16]
 8009434:	f107 0108 	add.w	r1, r7, #8
 8009438:	4610      	mov	r0, r2
 800943a:	4798      	blx	r3
 800943c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800943e:	e091      	b.n	8009564 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009440:	6839      	ldr	r1, [r7, #0]
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f000 facb 	bl	80099de <USBD_CtlError>
            err++;
 8009448:	7afb      	ldrb	r3, [r7, #11]
 800944a:	3301      	adds	r3, #1
 800944c:	72fb      	strb	r3, [r7, #11]
          break;
 800944e:	e089      	b.n	8009564 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d00b      	beq.n	8009474 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	687a      	ldr	r2, [r7, #4]
 8009466:	7c12      	ldrb	r2, [r2, #16]
 8009468:	f107 0108 	add.w	r1, r7, #8
 800946c:	4610      	mov	r0, r2
 800946e:	4798      	blx	r3
 8009470:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009472:	e077      	b.n	8009564 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009474:	6839      	ldr	r1, [r7, #0]
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	f000 fab1 	bl	80099de <USBD_CtlError>
            err++;
 800947c:	7afb      	ldrb	r3, [r7, #11]
 800947e:	3301      	adds	r3, #1
 8009480:	72fb      	strb	r3, [r7, #11]
          break;
 8009482:	e06f      	b.n	8009564 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800948a:	68db      	ldr	r3, [r3, #12]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00b      	beq.n	80094a8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009496:	68db      	ldr	r3, [r3, #12]
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	7c12      	ldrb	r2, [r2, #16]
 800949c:	f107 0108 	add.w	r1, r7, #8
 80094a0:	4610      	mov	r0, r2
 80094a2:	4798      	blx	r3
 80094a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094a6:	e05d      	b.n	8009564 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80094a8:	6839      	ldr	r1, [r7, #0]
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 fa97 	bl	80099de <USBD_CtlError>
            err++;
 80094b0:	7afb      	ldrb	r3, [r7, #11]
 80094b2:	3301      	adds	r3, #1
 80094b4:	72fb      	strb	r3, [r7, #11]
          break;
 80094b6:	e055      	b.n	8009564 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d00b      	beq.n	80094dc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094ca:	691b      	ldr	r3, [r3, #16]
 80094cc:	687a      	ldr	r2, [r7, #4]
 80094ce:	7c12      	ldrb	r2, [r2, #16]
 80094d0:	f107 0108 	add.w	r1, r7, #8
 80094d4:	4610      	mov	r0, r2
 80094d6:	4798      	blx	r3
 80094d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094da:	e043      	b.n	8009564 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80094dc:	6839      	ldr	r1, [r7, #0]
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 fa7d 	bl	80099de <USBD_CtlError>
            err++;
 80094e4:	7afb      	ldrb	r3, [r7, #11]
 80094e6:	3301      	adds	r3, #1
 80094e8:	72fb      	strb	r3, [r7, #11]
          break;
 80094ea:	e03b      	b.n	8009564 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094f2:	695b      	ldr	r3, [r3, #20]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d00b      	beq.n	8009510 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094fe:	695b      	ldr	r3, [r3, #20]
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	7c12      	ldrb	r2, [r2, #16]
 8009504:	f107 0108 	add.w	r1, r7, #8
 8009508:	4610      	mov	r0, r2
 800950a:	4798      	blx	r3
 800950c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800950e:	e029      	b.n	8009564 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009510:	6839      	ldr	r1, [r7, #0]
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 fa63 	bl	80099de <USBD_CtlError>
            err++;
 8009518:	7afb      	ldrb	r3, [r7, #11]
 800951a:	3301      	adds	r3, #1
 800951c:	72fb      	strb	r3, [r7, #11]
          break;
 800951e:	e021      	b.n	8009564 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009526:	699b      	ldr	r3, [r3, #24]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d00b      	beq.n	8009544 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009532:	699b      	ldr	r3, [r3, #24]
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	7c12      	ldrb	r2, [r2, #16]
 8009538:	f107 0108 	add.w	r1, r7, #8
 800953c:	4610      	mov	r0, r2
 800953e:	4798      	blx	r3
 8009540:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009542:	e00f      	b.n	8009564 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009544:	6839      	ldr	r1, [r7, #0]
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 fa49 	bl	80099de <USBD_CtlError>
            err++;
 800954c:	7afb      	ldrb	r3, [r7, #11]
 800954e:	3301      	adds	r3, #1
 8009550:	72fb      	strb	r3, [r7, #11]
          break;
 8009552:	e007      	b.n	8009564 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009554:	6839      	ldr	r1, [r7, #0]
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 fa41 	bl	80099de <USBD_CtlError>
          err++;
 800955c:	7afb      	ldrb	r3, [r7, #11]
 800955e:	3301      	adds	r3, #1
 8009560:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009562:	bf00      	nop
      }
      break;
 8009564:	e037      	b.n	80095d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	7c1b      	ldrb	r3, [r3, #16]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d109      	bne.n	8009582 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009576:	f107 0208 	add.w	r2, r7, #8
 800957a:	4610      	mov	r0, r2
 800957c:	4798      	blx	r3
 800957e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009580:	e029      	b.n	80095d6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009582:	6839      	ldr	r1, [r7, #0]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f000 fa2a 	bl	80099de <USBD_CtlError>
        err++;
 800958a:	7afb      	ldrb	r3, [r7, #11]
 800958c:	3301      	adds	r3, #1
 800958e:	72fb      	strb	r3, [r7, #11]
      break;
 8009590:	e021      	b.n	80095d6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	7c1b      	ldrb	r3, [r3, #16]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d10d      	bne.n	80095b6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095a2:	f107 0208 	add.w	r2, r7, #8
 80095a6:	4610      	mov	r0, r2
 80095a8:	4798      	blx	r3
 80095aa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	3301      	adds	r3, #1
 80095b0:	2207      	movs	r2, #7
 80095b2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80095b4:	e00f      	b.n	80095d6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80095b6:	6839      	ldr	r1, [r7, #0]
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f000 fa10 	bl	80099de <USBD_CtlError>
        err++;
 80095be:	7afb      	ldrb	r3, [r7, #11]
 80095c0:	3301      	adds	r3, #1
 80095c2:	72fb      	strb	r3, [r7, #11]
      break;
 80095c4:	e007      	b.n	80095d6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80095c6:	6839      	ldr	r1, [r7, #0]
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f000 fa08 	bl	80099de <USBD_CtlError>
      err++;
 80095ce:	7afb      	ldrb	r3, [r7, #11]
 80095d0:	3301      	adds	r3, #1
 80095d2:	72fb      	strb	r3, [r7, #11]
      break;
 80095d4:	bf00      	nop
  }

  if (err != 0U)
 80095d6:	7afb      	ldrb	r3, [r7, #11]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d11e      	bne.n	800961a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	88db      	ldrh	r3, [r3, #6]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d016      	beq.n	8009612 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80095e4:	893b      	ldrh	r3, [r7, #8]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00e      	beq.n	8009608 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	88da      	ldrh	r2, [r3, #6]
 80095ee:	893b      	ldrh	r3, [r7, #8]
 80095f0:	4293      	cmp	r3, r2
 80095f2:	bf28      	it	cs
 80095f4:	4613      	movcs	r3, r2
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80095fa:	893b      	ldrh	r3, [r7, #8]
 80095fc:	461a      	mov	r2, r3
 80095fe:	68f9      	ldr	r1, [r7, #12]
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f000 fa69 	bl	8009ad8 <USBD_CtlSendData>
 8009606:	e009      	b.n	800961c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009608:	6839      	ldr	r1, [r7, #0]
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 f9e7 	bl	80099de <USBD_CtlError>
 8009610:	e004      	b.n	800961c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fac1 	bl	8009b9a <USBD_CtlSendStatus>
 8009618:	e000      	b.n	800961c <USBD_GetDescriptor+0x320>
    return;
 800961a:	bf00      	nop
  }
}
 800961c:	3710      	adds	r7, #16
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop

08009624 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	889b      	ldrh	r3, [r3, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d131      	bne.n	800969a <USBD_SetAddress+0x76>
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	88db      	ldrh	r3, [r3, #6]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d12d      	bne.n	800969a <USBD_SetAddress+0x76>
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	885b      	ldrh	r3, [r3, #2]
 8009642:	2b7f      	cmp	r3, #127	@ 0x7f
 8009644:	d829      	bhi.n	800969a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	885b      	ldrh	r3, [r3, #2]
 800964a:	b2db      	uxtb	r3, r3
 800964c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009650:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009658:	b2db      	uxtb	r3, r3
 800965a:	2b03      	cmp	r3, #3
 800965c:	d104      	bne.n	8009668 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800965e:	6839      	ldr	r1, [r7, #0]
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f000 f9bc 	bl	80099de <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009666:	e01d      	b.n	80096a4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	7bfa      	ldrb	r2, [r7, #15]
 800966c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009670:	7bfb      	ldrb	r3, [r7, #15]
 8009672:	4619      	mov	r1, r3
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f000 ff65 	bl	800a544 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 fa8d 	bl	8009b9a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009680:	7bfb      	ldrb	r3, [r7, #15]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d004      	beq.n	8009690 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2202      	movs	r2, #2
 800968a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800968e:	e009      	b.n	80096a4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009698:	e004      	b.n	80096a4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800969a:	6839      	ldr	r1, [r7, #0]
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f000 f99e 	bl	80099de <USBD_CtlError>
  }
}
 80096a2:	bf00      	nop
 80096a4:	bf00      	nop
 80096a6:	3710      	adds	r7, #16
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b084      	sub	sp, #16
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80096b6:	2300      	movs	r3, #0
 80096b8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	885b      	ldrh	r3, [r3, #2]
 80096be:	b2da      	uxtb	r2, r3
 80096c0:	4b4e      	ldr	r3, [pc, #312]	@ (80097fc <USBD_SetConfig+0x150>)
 80096c2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80096c4:	4b4d      	ldr	r3, [pc, #308]	@ (80097fc <USBD_SetConfig+0x150>)
 80096c6:	781b      	ldrb	r3, [r3, #0]
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d905      	bls.n	80096d8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80096cc:	6839      	ldr	r1, [r7, #0]
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f000 f985 	bl	80099de <USBD_CtlError>
    return USBD_FAIL;
 80096d4:	2303      	movs	r3, #3
 80096d6:	e08c      	b.n	80097f2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096de:	b2db      	uxtb	r3, r3
 80096e0:	2b02      	cmp	r3, #2
 80096e2:	d002      	beq.n	80096ea <USBD_SetConfig+0x3e>
 80096e4:	2b03      	cmp	r3, #3
 80096e6:	d029      	beq.n	800973c <USBD_SetConfig+0x90>
 80096e8:	e075      	b.n	80097d6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80096ea:	4b44      	ldr	r3, [pc, #272]	@ (80097fc <USBD_SetConfig+0x150>)
 80096ec:	781b      	ldrb	r3, [r3, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d020      	beq.n	8009734 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80096f2:	4b42      	ldr	r3, [pc, #264]	@ (80097fc <USBD_SetConfig+0x150>)
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	461a      	mov	r2, r3
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80096fc:	4b3f      	ldr	r3, [pc, #252]	@ (80097fc <USBD_SetConfig+0x150>)
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	4619      	mov	r1, r3
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f7fe ffa3 	bl	800864e <USBD_SetClassConfig>
 8009708:	4603      	mov	r3, r0
 800970a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800970c:	7bfb      	ldrb	r3, [r7, #15]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d008      	beq.n	8009724 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009712:	6839      	ldr	r1, [r7, #0]
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f000 f962 	bl	80099de <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2202      	movs	r2, #2
 800971e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009722:	e065      	b.n	80097f0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 fa38 	bl	8009b9a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2203      	movs	r2, #3
 800972e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009732:	e05d      	b.n	80097f0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 fa30 	bl	8009b9a <USBD_CtlSendStatus>
      break;
 800973a:	e059      	b.n	80097f0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800973c:	4b2f      	ldr	r3, [pc, #188]	@ (80097fc <USBD_SetConfig+0x150>)
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d112      	bne.n	800976a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2202      	movs	r2, #2
 8009748:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800974c:	4b2b      	ldr	r3, [pc, #172]	@ (80097fc <USBD_SetConfig+0x150>)
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	461a      	mov	r2, r3
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009756:	4b29      	ldr	r3, [pc, #164]	@ (80097fc <USBD_SetConfig+0x150>)
 8009758:	781b      	ldrb	r3, [r3, #0]
 800975a:	4619      	mov	r1, r3
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f7fe ff92 	bl	8008686 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f000 fa19 	bl	8009b9a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009768:	e042      	b.n	80097f0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800976a:	4b24      	ldr	r3, [pc, #144]	@ (80097fc <USBD_SetConfig+0x150>)
 800976c:	781b      	ldrb	r3, [r3, #0]
 800976e:	461a      	mov	r2, r3
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	429a      	cmp	r2, r3
 8009776:	d02a      	beq.n	80097ce <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	b2db      	uxtb	r3, r3
 800977e:	4619      	mov	r1, r3
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f7fe ff80 	bl	8008686 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009786:	4b1d      	ldr	r3, [pc, #116]	@ (80097fc <USBD_SetConfig+0x150>)
 8009788:	781b      	ldrb	r3, [r3, #0]
 800978a:	461a      	mov	r2, r3
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009790:	4b1a      	ldr	r3, [pc, #104]	@ (80097fc <USBD_SetConfig+0x150>)
 8009792:	781b      	ldrb	r3, [r3, #0]
 8009794:	4619      	mov	r1, r3
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f7fe ff59 	bl	800864e <USBD_SetClassConfig>
 800979c:	4603      	mov	r3, r0
 800979e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80097a0:	7bfb      	ldrb	r3, [r7, #15]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d00f      	beq.n	80097c6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80097a6:	6839      	ldr	r1, [r7, #0]
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 f918 	bl	80099de <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	b2db      	uxtb	r3, r3
 80097b4:	4619      	mov	r1, r3
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f7fe ff65 	bl	8008686 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2202      	movs	r2, #2
 80097c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80097c4:	e014      	b.n	80097f0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 f9e7 	bl	8009b9a <USBD_CtlSendStatus>
      break;
 80097cc:	e010      	b.n	80097f0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 f9e3 	bl	8009b9a <USBD_CtlSendStatus>
      break;
 80097d4:	e00c      	b.n	80097f0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80097d6:	6839      	ldr	r1, [r7, #0]
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 f900 	bl	80099de <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80097de:	4b07      	ldr	r3, [pc, #28]	@ (80097fc <USBD_SetConfig+0x150>)
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	4619      	mov	r1, r3
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f7fe ff4e 	bl	8008686 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80097ea:	2303      	movs	r3, #3
 80097ec:	73fb      	strb	r3, [r7, #15]
      break;
 80097ee:	bf00      	nop
  }

  return ret;
 80097f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3710      	adds	r7, #16
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}
 80097fa:	bf00      	nop
 80097fc:	200002e8 	.word	0x200002e8

08009800 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	88db      	ldrh	r3, [r3, #6]
 800980e:	2b01      	cmp	r3, #1
 8009810:	d004      	beq.n	800981c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009812:	6839      	ldr	r1, [r7, #0]
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 f8e2 	bl	80099de <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800981a:	e023      	b.n	8009864 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009822:	b2db      	uxtb	r3, r3
 8009824:	2b02      	cmp	r3, #2
 8009826:	dc02      	bgt.n	800982e <USBD_GetConfig+0x2e>
 8009828:	2b00      	cmp	r3, #0
 800982a:	dc03      	bgt.n	8009834 <USBD_GetConfig+0x34>
 800982c:	e015      	b.n	800985a <USBD_GetConfig+0x5a>
 800982e:	2b03      	cmp	r3, #3
 8009830:	d00b      	beq.n	800984a <USBD_GetConfig+0x4a>
 8009832:	e012      	b.n	800985a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2200      	movs	r2, #0
 8009838:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	3308      	adds	r3, #8
 800983e:	2201      	movs	r2, #1
 8009840:	4619      	mov	r1, r3
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 f948 	bl	8009ad8 <USBD_CtlSendData>
        break;
 8009848:	e00c      	b.n	8009864 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	3304      	adds	r3, #4
 800984e:	2201      	movs	r2, #1
 8009850:	4619      	mov	r1, r3
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f000 f940 	bl	8009ad8 <USBD_CtlSendData>
        break;
 8009858:	e004      	b.n	8009864 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800985a:	6839      	ldr	r1, [r7, #0]
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f000 f8be 	bl	80099de <USBD_CtlError>
        break;
 8009862:	bf00      	nop
}
 8009864:	bf00      	nop
 8009866:	3708      	adds	r7, #8
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}

0800986c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b082      	sub	sp, #8
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
 8009874:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800987c:	b2db      	uxtb	r3, r3
 800987e:	3b01      	subs	r3, #1
 8009880:	2b02      	cmp	r3, #2
 8009882:	d81e      	bhi.n	80098c2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	88db      	ldrh	r3, [r3, #6]
 8009888:	2b02      	cmp	r3, #2
 800988a:	d004      	beq.n	8009896 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800988c:	6839      	ldr	r1, [r7, #0]
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 f8a5 	bl	80099de <USBD_CtlError>
        break;
 8009894:	e01a      	b.n	80098cc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2201      	movs	r2, #1
 800989a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d005      	beq.n	80098b2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	68db      	ldr	r3, [r3, #12]
 80098aa:	f043 0202 	orr.w	r2, r3, #2
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	330c      	adds	r3, #12
 80098b6:	2202      	movs	r2, #2
 80098b8:	4619      	mov	r1, r3
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 f90c 	bl	8009ad8 <USBD_CtlSendData>
      break;
 80098c0:	e004      	b.n	80098cc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80098c2:	6839      	ldr	r1, [r7, #0]
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f000 f88a 	bl	80099de <USBD_CtlError>
      break;
 80098ca:	bf00      	nop
  }
}
 80098cc:	bf00      	nop
 80098ce:	3708      	adds	r7, #8
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}

080098d4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b082      	sub	sp, #8
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	885b      	ldrh	r3, [r3, #2]
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d107      	bne.n	80098f6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2201      	movs	r2, #1
 80098ea:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f000 f953 	bl	8009b9a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80098f4:	e013      	b.n	800991e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	885b      	ldrh	r3, [r3, #2]
 80098fa:	2b02      	cmp	r3, #2
 80098fc:	d10b      	bne.n	8009916 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	889b      	ldrh	r3, [r3, #4]
 8009902:	0a1b      	lsrs	r3, r3, #8
 8009904:	b29b      	uxth	r3, r3
 8009906:	b2da      	uxtb	r2, r3
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 f943 	bl	8009b9a <USBD_CtlSendStatus>
}
 8009914:	e003      	b.n	800991e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009916:	6839      	ldr	r1, [r7, #0]
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f000 f860 	bl	80099de <USBD_CtlError>
}
 800991e:	bf00      	nop
 8009920:	3708      	adds	r7, #8
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}

08009926 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009926:	b580      	push	{r7, lr}
 8009928:	b082      	sub	sp, #8
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
 800992e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009936:	b2db      	uxtb	r3, r3
 8009938:	3b01      	subs	r3, #1
 800993a:	2b02      	cmp	r3, #2
 800993c:	d80b      	bhi.n	8009956 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	885b      	ldrh	r3, [r3, #2]
 8009942:	2b01      	cmp	r3, #1
 8009944:	d10c      	bne.n	8009960 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2200      	movs	r2, #0
 800994a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 f923 	bl	8009b9a <USBD_CtlSendStatus>
      }
      break;
 8009954:	e004      	b.n	8009960 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009956:	6839      	ldr	r1, [r7, #0]
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 f840 	bl	80099de <USBD_CtlError>
      break;
 800995e:	e000      	b.n	8009962 <USBD_ClrFeature+0x3c>
      break;
 8009960:	bf00      	nop
  }
}
 8009962:	bf00      	nop
 8009964:	3708      	adds	r7, #8
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}

0800996a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800996a:	b580      	push	{r7, lr}
 800996c:	b084      	sub	sp, #16
 800996e:	af00      	add	r7, sp, #0
 8009970:	6078      	str	r0, [r7, #4]
 8009972:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	781a      	ldrb	r2, [r3, #0]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	3301      	adds	r3, #1
 8009984:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	781a      	ldrb	r2, [r3, #0]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	3301      	adds	r3, #1
 8009992:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009994:	68f8      	ldr	r0, [r7, #12]
 8009996:	f7ff fa13 	bl	8008dc0 <SWAPBYTE>
 800999a:	4603      	mov	r3, r0
 800999c:	461a      	mov	r2, r3
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	3301      	adds	r3, #1
 80099a6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	3301      	adds	r3, #1
 80099ac:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80099ae:	68f8      	ldr	r0, [r7, #12]
 80099b0:	f7ff fa06 	bl	8008dc0 <SWAPBYTE>
 80099b4:	4603      	mov	r3, r0
 80099b6:	461a      	mov	r2, r3
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	3301      	adds	r3, #1
 80099c0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	3301      	adds	r3, #1
 80099c6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f7ff f9f9 	bl	8008dc0 <SWAPBYTE>
 80099ce:	4603      	mov	r3, r0
 80099d0:	461a      	mov	r2, r3
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	80da      	strh	r2, [r3, #6]
}
 80099d6:	bf00      	nop
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}

080099de <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099de:	b580      	push	{r7, lr}
 80099e0:	b082      	sub	sp, #8
 80099e2:	af00      	add	r7, sp, #0
 80099e4:	6078      	str	r0, [r7, #4]
 80099e6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80099e8:	2180      	movs	r1, #128	@ 0x80
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f000 fd40 	bl	800a470 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80099f0:	2100      	movs	r1, #0
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f000 fd3c 	bl	800a470 <USBD_LL_StallEP>
}
 80099f8:	bf00      	nop
 80099fa:	3708      	adds	r7, #8
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}

08009a00 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b086      	sub	sp, #24
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	60f8      	str	r0, [r7, #12]
 8009a08:	60b9      	str	r1, [r7, #8]
 8009a0a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d042      	beq.n	8009a9c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009a1a:	6938      	ldr	r0, [r7, #16]
 8009a1c:	f000 f842 	bl	8009aa4 <USBD_GetLen>
 8009a20:	4603      	mov	r3, r0
 8009a22:	3301      	adds	r3, #1
 8009a24:	005b      	lsls	r3, r3, #1
 8009a26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a2a:	d808      	bhi.n	8009a3e <USBD_GetString+0x3e>
 8009a2c:	6938      	ldr	r0, [r7, #16]
 8009a2e:	f000 f839 	bl	8009aa4 <USBD_GetLen>
 8009a32:	4603      	mov	r3, r0
 8009a34:	3301      	adds	r3, #1
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	005b      	lsls	r3, r3, #1
 8009a3a:	b29a      	uxth	r2, r3
 8009a3c:	e001      	b.n	8009a42 <USBD_GetString+0x42>
 8009a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009a46:	7dfb      	ldrb	r3, [r7, #23]
 8009a48:	68ba      	ldr	r2, [r7, #8]
 8009a4a:	4413      	add	r3, r2
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	7812      	ldrb	r2, [r2, #0]
 8009a50:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a52:	7dfb      	ldrb	r3, [r7, #23]
 8009a54:	3301      	adds	r3, #1
 8009a56:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009a58:	7dfb      	ldrb	r3, [r7, #23]
 8009a5a:	68ba      	ldr	r2, [r7, #8]
 8009a5c:	4413      	add	r3, r2
 8009a5e:	2203      	movs	r2, #3
 8009a60:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a62:	7dfb      	ldrb	r3, [r7, #23]
 8009a64:	3301      	adds	r3, #1
 8009a66:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009a68:	e013      	b.n	8009a92 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009a6a:	7dfb      	ldrb	r3, [r7, #23]
 8009a6c:	68ba      	ldr	r2, [r7, #8]
 8009a6e:	4413      	add	r3, r2
 8009a70:	693a      	ldr	r2, [r7, #16]
 8009a72:	7812      	ldrb	r2, [r2, #0]
 8009a74:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	613b      	str	r3, [r7, #16]
    idx++;
 8009a7c:	7dfb      	ldrb	r3, [r7, #23]
 8009a7e:	3301      	adds	r3, #1
 8009a80:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009a82:	7dfb      	ldrb	r3, [r7, #23]
 8009a84:	68ba      	ldr	r2, [r7, #8]
 8009a86:	4413      	add	r3, r2
 8009a88:	2200      	movs	r2, #0
 8009a8a:	701a      	strb	r2, [r3, #0]
    idx++;
 8009a8c:	7dfb      	ldrb	r3, [r7, #23]
 8009a8e:	3301      	adds	r3, #1
 8009a90:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d1e7      	bne.n	8009a6a <USBD_GetString+0x6a>
 8009a9a:	e000      	b.n	8009a9e <USBD_GetString+0x9e>
    return;
 8009a9c:	bf00      	nop
  }
}
 8009a9e:	3718      	adds	r7, #24
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}

08009aa4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009aac:	2300      	movs	r3, #0
 8009aae:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009ab4:	e005      	b.n	8009ac2 <USBD_GetLen+0x1e>
  {
    len++;
 8009ab6:	7bfb      	ldrb	r3, [r7, #15]
 8009ab8:	3301      	adds	r3, #1
 8009aba:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	3301      	adds	r3, #1
 8009ac0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	781b      	ldrb	r3, [r3, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d1f5      	bne.n	8009ab6 <USBD_GetLen+0x12>
  }

  return len;
 8009aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3714      	adds	r7, #20
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr

08009ad8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b084      	sub	sp, #16
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2202      	movs	r2, #2
 8009ae8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	687a      	ldr	r2, [r7, #4]
 8009af0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	68ba      	ldr	r2, [r7, #8]
 8009af6:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	687a      	ldr	r2, [r7, #4]
 8009afc:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	68ba      	ldr	r2, [r7, #8]
 8009b02:	2100      	movs	r1, #0
 8009b04:	68f8      	ldr	r0, [r7, #12]
 8009b06:	f000 fd3c 	bl	800a582 <USBD_LL_Transmit>

  return USBD_OK;
 8009b0a:	2300      	movs	r3, #0
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3710      	adds	r7, #16
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}

08009b14 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b084      	sub	sp, #16
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	68ba      	ldr	r2, [r7, #8]
 8009b24:	2100      	movs	r1, #0
 8009b26:	68f8      	ldr	r0, [r7, #12]
 8009b28:	f000 fd2b 	bl	800a582 <USBD_LL_Transmit>

  return USBD_OK;
 8009b2c:	2300      	movs	r3, #0
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3710      	adds	r7, #16
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}

08009b36 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009b36:	b580      	push	{r7, lr}
 8009b38:	b084      	sub	sp, #16
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	60f8      	str	r0, [r7, #12]
 8009b3e:	60b9      	str	r1, [r7, #8]
 8009b40:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2203      	movs	r2, #3
 8009b46:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	687a      	ldr	r2, [r7, #4]
 8009b4e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	68ba      	ldr	r2, [r7, #8]
 8009b56:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	68ba      	ldr	r2, [r7, #8]
 8009b66:	2100      	movs	r1, #0
 8009b68:	68f8      	ldr	r0, [r7, #12]
 8009b6a:	f000 fd2b 	bl	800a5c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b6e:	2300      	movs	r3, #0
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3710      	adds	r7, #16
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}

08009b78 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b084      	sub	sp, #16
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	60b9      	str	r1, [r7, #8]
 8009b82:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	68ba      	ldr	r2, [r7, #8]
 8009b88:	2100      	movs	r1, #0
 8009b8a:	68f8      	ldr	r0, [r7, #12]
 8009b8c:	f000 fd1a 	bl	800a5c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b90:	2300      	movs	r3, #0
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3710      	adds	r7, #16
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}

08009b9a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b082      	sub	sp, #8
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2204      	movs	r2, #4
 8009ba6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009baa:	2300      	movs	r3, #0
 8009bac:	2200      	movs	r2, #0
 8009bae:	2100      	movs	r1, #0
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 fce6 	bl	800a582 <USBD_LL_Transmit>

  return USBD_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3708      	adds	r7, #8
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}

08009bc0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b082      	sub	sp, #8
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2205      	movs	r2, #5
 8009bcc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	2100      	movs	r1, #0
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 fcf4 	bl	800a5c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bdc:	2300      	movs	r3, #0
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3708      	adds	r7, #8
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
	...

08009be8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009bec:	2200      	movs	r2, #0
 8009bee:	4912      	ldr	r1, [pc, #72]	@ (8009c38 <MX_USB_DEVICE_Init+0x50>)
 8009bf0:	4812      	ldr	r0, [pc, #72]	@ (8009c3c <MX_USB_DEVICE_Init+0x54>)
 8009bf2:	f7fe fcaf 	bl	8008554 <USBD_Init>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d001      	beq.n	8009c00 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009bfc:	f7f8 fbd0 	bl	80023a0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009c00:	490f      	ldr	r1, [pc, #60]	@ (8009c40 <MX_USB_DEVICE_Init+0x58>)
 8009c02:	480e      	ldr	r0, [pc, #56]	@ (8009c3c <MX_USB_DEVICE_Init+0x54>)
 8009c04:	f7fe fcd6 	bl	80085b4 <USBD_RegisterClass>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d001      	beq.n	8009c12 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009c0e:	f7f8 fbc7 	bl	80023a0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009c12:	490c      	ldr	r1, [pc, #48]	@ (8009c44 <MX_USB_DEVICE_Init+0x5c>)
 8009c14:	4809      	ldr	r0, [pc, #36]	@ (8009c3c <MX_USB_DEVICE_Init+0x54>)
 8009c16:	f7fe fbcd 	bl	80083b4 <USBD_CDC_RegisterInterface>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d001      	beq.n	8009c24 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009c20:	f7f8 fbbe 	bl	80023a0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009c24:	4805      	ldr	r0, [pc, #20]	@ (8009c3c <MX_USB_DEVICE_Init+0x54>)
 8009c26:	f7fe fcfb 	bl	8008620 <USBD_Start>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d001      	beq.n	8009c34 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009c30:	f7f8 fbb6 	bl	80023a0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009c34:	bf00      	nop
 8009c36:	bd80      	pop	{r7, pc}
 8009c38:	200000e4 	.word	0x200000e4
 8009c3c:	200002ec 	.word	0x200002ec
 8009c40:	20000050 	.word	0x20000050
 8009c44:	200000d0 	.word	0x200000d0

08009c48 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	4905      	ldr	r1, [pc, #20]	@ (8009c64 <CDC_Init_FS+0x1c>)
 8009c50:	4805      	ldr	r0, [pc, #20]	@ (8009c68 <CDC_Init_FS+0x20>)
 8009c52:	f7fe fbc9 	bl	80083e8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009c56:	4905      	ldr	r1, [pc, #20]	@ (8009c6c <CDC_Init_FS+0x24>)
 8009c58:	4803      	ldr	r0, [pc, #12]	@ (8009c68 <CDC_Init_FS+0x20>)
 8009c5a:	f7fe fbe7 	bl	800842c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009c5e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	20000dc8 	.word	0x20000dc8
 8009c68:	200002ec 	.word	0x200002ec
 8009c6c:	200005c8 	.word	0x200005c8

08009c70 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009c70:	b480      	push	{r7}
 8009c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009c74:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr

08009c80 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b083      	sub	sp, #12
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	4603      	mov	r3, r0
 8009c88:	6039      	str	r1, [r7, #0]
 8009c8a:	71fb      	strb	r3, [r7, #7]
 8009c8c:	4613      	mov	r3, r2
 8009c8e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009c90:	79fb      	ldrb	r3, [r7, #7]
 8009c92:	2b23      	cmp	r3, #35	@ 0x23
 8009c94:	d84a      	bhi.n	8009d2c <CDC_Control_FS+0xac>
 8009c96:	a201      	add	r2, pc, #4	@ (adr r2, 8009c9c <CDC_Control_FS+0x1c>)
 8009c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c9c:	08009d2d 	.word	0x08009d2d
 8009ca0:	08009d2d 	.word	0x08009d2d
 8009ca4:	08009d2d 	.word	0x08009d2d
 8009ca8:	08009d2d 	.word	0x08009d2d
 8009cac:	08009d2d 	.word	0x08009d2d
 8009cb0:	08009d2d 	.word	0x08009d2d
 8009cb4:	08009d2d 	.word	0x08009d2d
 8009cb8:	08009d2d 	.word	0x08009d2d
 8009cbc:	08009d2d 	.word	0x08009d2d
 8009cc0:	08009d2d 	.word	0x08009d2d
 8009cc4:	08009d2d 	.word	0x08009d2d
 8009cc8:	08009d2d 	.word	0x08009d2d
 8009ccc:	08009d2d 	.word	0x08009d2d
 8009cd0:	08009d2d 	.word	0x08009d2d
 8009cd4:	08009d2d 	.word	0x08009d2d
 8009cd8:	08009d2d 	.word	0x08009d2d
 8009cdc:	08009d2d 	.word	0x08009d2d
 8009ce0:	08009d2d 	.word	0x08009d2d
 8009ce4:	08009d2d 	.word	0x08009d2d
 8009ce8:	08009d2d 	.word	0x08009d2d
 8009cec:	08009d2d 	.word	0x08009d2d
 8009cf0:	08009d2d 	.word	0x08009d2d
 8009cf4:	08009d2d 	.word	0x08009d2d
 8009cf8:	08009d2d 	.word	0x08009d2d
 8009cfc:	08009d2d 	.word	0x08009d2d
 8009d00:	08009d2d 	.word	0x08009d2d
 8009d04:	08009d2d 	.word	0x08009d2d
 8009d08:	08009d2d 	.word	0x08009d2d
 8009d0c:	08009d2d 	.word	0x08009d2d
 8009d10:	08009d2d 	.word	0x08009d2d
 8009d14:	08009d2d 	.word	0x08009d2d
 8009d18:	08009d2d 	.word	0x08009d2d
 8009d1c:	08009d2d 	.word	0x08009d2d
 8009d20:	08009d2d 	.word	0x08009d2d
 8009d24:	08009d2d 	.word	0x08009d2d
 8009d28:	08009d2d 	.word	0x08009d2d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009d2c:	bf00      	nop
  }

  return (USBD_OK);
 8009d2e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b082      	sub	sp, #8
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009d46:	6879      	ldr	r1, [r7, #4]
 8009d48:	4805      	ldr	r0, [pc, #20]	@ (8009d60 <CDC_Receive_FS+0x24>)
 8009d4a:	f7fe fb6f 	bl	800842c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009d4e:	4804      	ldr	r0, [pc, #16]	@ (8009d60 <CDC_Receive_FS+0x24>)
 8009d50:	f7fe fbca 	bl	80084e8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009d54:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3708      	adds	r7, #8
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
 8009d5e:	bf00      	nop
 8009d60:	200002ec 	.word	0x200002ec

08009d64 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b084      	sub	sp, #16
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009d70:	2300      	movs	r3, #0
 8009d72:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009d74:	4b0d      	ldr	r3, [pc, #52]	@ (8009dac <CDC_Transmit_FS+0x48>)
 8009d76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009d7a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d001      	beq.n	8009d8a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009d86:	2301      	movs	r3, #1
 8009d88:	e00b      	b.n	8009da2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009d8a:	887b      	ldrh	r3, [r7, #2]
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	6879      	ldr	r1, [r7, #4]
 8009d90:	4806      	ldr	r0, [pc, #24]	@ (8009dac <CDC_Transmit_FS+0x48>)
 8009d92:	f7fe fb29 	bl	80083e8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009d96:	4805      	ldr	r0, [pc, #20]	@ (8009dac <CDC_Transmit_FS+0x48>)
 8009d98:	f7fe fb66 	bl	8008468 <USBD_CDC_TransmitPacket>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3710      	adds	r7, #16
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}
 8009daa:	bf00      	nop
 8009dac:	200002ec 	.word	0x200002ec

08009db0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009db0:	b480      	push	{r7}
 8009db2:	b087      	sub	sp, #28
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	60f8      	str	r0, [r7, #12]
 8009db8:	60b9      	str	r1, [r7, #8]
 8009dba:	4613      	mov	r3, r2
 8009dbc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009dc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	371c      	adds	r7, #28
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr

08009dd2 <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 8009dd2:	b580      	push	{r7, lr}
 8009dd4:	b084      	sub	sp, #16
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	b2db      	uxtb	r3, r3
 8009dde:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 8009de0:	e002      	b.n	8009de8 <__io_putchar+0x16>
        HAL_Delay(1);
 8009de2:	2001      	movs	r0, #1
 8009de4:	f7f8 fd40 	bl	8002868 <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 8009de8:	f107 030f 	add.w	r3, r7, #15
 8009dec:	2101      	movs	r1, #1
 8009dee:	4618      	mov	r0, r3
 8009df0:	f7ff ffb8 	bl	8009d64 <CDC_Transmit_FS>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b01      	cmp	r3, #1
 8009df8:	d0f3      	beq.n	8009de2 <__io_putchar+0x10>
    }
    return ch;
 8009dfa:	687b      	ldr	r3, [r7, #4]
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3710      	adds	r7, #16
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}

08009e04 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b083      	sub	sp, #12
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	6039      	str	r1, [r7, #0]
 8009e0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	2212      	movs	r2, #18
 8009e14:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009e16:	4b03      	ldr	r3, [pc, #12]	@ (8009e24 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	370c      	adds	r7, #12
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr
 8009e24:	20000104 	.word	0x20000104

08009e28 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	4603      	mov	r3, r0
 8009e30:	6039      	str	r1, [r7, #0]
 8009e32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	2204      	movs	r2, #4
 8009e38:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009e3a:	4b03      	ldr	r3, [pc, #12]	@ (8009e48 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	370c      	adds	r7, #12
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr
 8009e48:	20000124 	.word	0x20000124

08009e4c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b082      	sub	sp, #8
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	4603      	mov	r3, r0
 8009e54:	6039      	str	r1, [r7, #0]
 8009e56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009e58:	79fb      	ldrb	r3, [r7, #7]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d105      	bne.n	8009e6a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009e5e:	683a      	ldr	r2, [r7, #0]
 8009e60:	4907      	ldr	r1, [pc, #28]	@ (8009e80 <USBD_FS_ProductStrDescriptor+0x34>)
 8009e62:	4808      	ldr	r0, [pc, #32]	@ (8009e84 <USBD_FS_ProductStrDescriptor+0x38>)
 8009e64:	f7ff fdcc 	bl	8009a00 <USBD_GetString>
 8009e68:	e004      	b.n	8009e74 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009e6a:	683a      	ldr	r2, [r7, #0]
 8009e6c:	4904      	ldr	r1, [pc, #16]	@ (8009e80 <USBD_FS_ProductStrDescriptor+0x34>)
 8009e6e:	4805      	ldr	r0, [pc, #20]	@ (8009e84 <USBD_FS_ProductStrDescriptor+0x38>)
 8009e70:	f7ff fdc6 	bl	8009a00 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e74:	4b02      	ldr	r3, [pc, #8]	@ (8009e80 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3708      	adds	r7, #8
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	200015c8 	.word	0x200015c8
 8009e84:	0800b9f8 	.word	0x0800b9f8

08009e88 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	4603      	mov	r3, r0
 8009e90:	6039      	str	r1, [r7, #0]
 8009e92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009e94:	683a      	ldr	r2, [r7, #0]
 8009e96:	4904      	ldr	r1, [pc, #16]	@ (8009ea8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009e98:	4804      	ldr	r0, [pc, #16]	@ (8009eac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009e9a:	f7ff fdb1 	bl	8009a00 <USBD_GetString>
  return USBD_StrDesc;
 8009e9e:	4b02      	ldr	r3, [pc, #8]	@ (8009ea8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3708      	adds	r7, #8
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}
 8009ea8:	200015c8 	.word	0x200015c8
 8009eac:	0800ba10 	.word	0x0800ba10

08009eb0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b082      	sub	sp, #8
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	6039      	str	r1, [r7, #0]
 8009eba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	221a      	movs	r2, #26
 8009ec0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009ec2:	f000 f855 	bl	8009f70 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009ec6:	4b02      	ldr	r3, [pc, #8]	@ (8009ed0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3708      	adds	r7, #8
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}
 8009ed0:	20000128 	.word	0x20000128

08009ed4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b082      	sub	sp, #8
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	4603      	mov	r3, r0
 8009edc:	6039      	str	r1, [r7, #0]
 8009ede:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009ee0:	79fb      	ldrb	r3, [r7, #7]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d105      	bne.n	8009ef2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009ee6:	683a      	ldr	r2, [r7, #0]
 8009ee8:	4907      	ldr	r1, [pc, #28]	@ (8009f08 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009eea:	4808      	ldr	r0, [pc, #32]	@ (8009f0c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009eec:	f7ff fd88 	bl	8009a00 <USBD_GetString>
 8009ef0:	e004      	b.n	8009efc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009ef2:	683a      	ldr	r2, [r7, #0]
 8009ef4:	4904      	ldr	r1, [pc, #16]	@ (8009f08 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009ef6:	4805      	ldr	r0, [pc, #20]	@ (8009f0c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009ef8:	f7ff fd82 	bl	8009a00 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009efc:	4b02      	ldr	r3, [pc, #8]	@ (8009f08 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3708      	adds	r7, #8
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
 8009f06:	bf00      	nop
 8009f08:	200015c8 	.word	0x200015c8
 8009f0c:	0800ba24 	.word	0x0800ba24

08009f10 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	4603      	mov	r3, r0
 8009f18:	6039      	str	r1, [r7, #0]
 8009f1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009f1c:	79fb      	ldrb	r3, [r7, #7]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d105      	bne.n	8009f2e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f22:	683a      	ldr	r2, [r7, #0]
 8009f24:	4907      	ldr	r1, [pc, #28]	@ (8009f44 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f26:	4808      	ldr	r0, [pc, #32]	@ (8009f48 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f28:	f7ff fd6a 	bl	8009a00 <USBD_GetString>
 8009f2c:	e004      	b.n	8009f38 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f2e:	683a      	ldr	r2, [r7, #0]
 8009f30:	4904      	ldr	r1, [pc, #16]	@ (8009f44 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f32:	4805      	ldr	r0, [pc, #20]	@ (8009f48 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f34:	f7ff fd64 	bl	8009a00 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f38:	4b02      	ldr	r3, [pc, #8]	@ (8009f44 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3708      	adds	r7, #8
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	200015c8 	.word	0x200015c8
 8009f48:	0800ba30 	.word	0x0800ba30

08009f4c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b083      	sub	sp, #12
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	4603      	mov	r3, r0
 8009f54:	6039      	str	r1, [r7, #0]
 8009f56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	220c      	movs	r2, #12
 8009f5c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8009f5e:	4b03      	ldr	r3, [pc, #12]	@ (8009f6c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	370c      	adds	r7, #12
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr
 8009f6c:	20000118 	.word	0x20000118

08009f70 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b084      	sub	sp, #16
 8009f74:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009f76:	4b0f      	ldr	r3, [pc, #60]	@ (8009fb4 <Get_SerialNum+0x44>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8009fb8 <Get_SerialNum+0x48>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009f82:	4b0e      	ldr	r3, [pc, #56]	@ (8009fbc <Get_SerialNum+0x4c>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009f88:	68fa      	ldr	r2, [r7, #12]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	4413      	add	r3, r2
 8009f8e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d009      	beq.n	8009faa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009f96:	2208      	movs	r2, #8
 8009f98:	4909      	ldr	r1, [pc, #36]	@ (8009fc0 <Get_SerialNum+0x50>)
 8009f9a:	68f8      	ldr	r0, [r7, #12]
 8009f9c:	f000 f814 	bl	8009fc8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009fa0:	2204      	movs	r2, #4
 8009fa2:	4908      	ldr	r1, [pc, #32]	@ (8009fc4 <Get_SerialNum+0x54>)
 8009fa4:	68b8      	ldr	r0, [r7, #8]
 8009fa6:	f000 f80f 	bl	8009fc8 <IntToUnicode>
  }
}
 8009faa:	bf00      	nop
 8009fac:	3710      	adds	r7, #16
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	1ff07a10 	.word	0x1ff07a10
 8009fb8:	1ff07a14 	.word	0x1ff07a14
 8009fbc:	1ff07a18 	.word	0x1ff07a18
 8009fc0:	2000012a 	.word	0x2000012a
 8009fc4:	2000013a 	.word	0x2000013a

08009fc8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b087      	sub	sp, #28
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	60f8      	str	r0, [r7, #12]
 8009fd0:	60b9      	str	r1, [r7, #8]
 8009fd2:	4613      	mov	r3, r2
 8009fd4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009fda:	2300      	movs	r3, #0
 8009fdc:	75fb      	strb	r3, [r7, #23]
 8009fde:	e027      	b.n	800a030 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	0f1b      	lsrs	r3, r3, #28
 8009fe4:	2b09      	cmp	r3, #9
 8009fe6:	d80b      	bhi.n	800a000 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	0f1b      	lsrs	r3, r3, #28
 8009fec:	b2da      	uxtb	r2, r3
 8009fee:	7dfb      	ldrb	r3, [r7, #23]
 8009ff0:	005b      	lsls	r3, r3, #1
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	440b      	add	r3, r1
 8009ff8:	3230      	adds	r2, #48	@ 0x30
 8009ffa:	b2d2      	uxtb	r2, r2
 8009ffc:	701a      	strb	r2, [r3, #0]
 8009ffe:	e00a      	b.n	800a016 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	0f1b      	lsrs	r3, r3, #28
 800a004:	b2da      	uxtb	r2, r3
 800a006:	7dfb      	ldrb	r3, [r7, #23]
 800a008:	005b      	lsls	r3, r3, #1
 800a00a:	4619      	mov	r1, r3
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	440b      	add	r3, r1
 800a010:	3237      	adds	r2, #55	@ 0x37
 800a012:	b2d2      	uxtb	r2, r2
 800a014:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	011b      	lsls	r3, r3, #4
 800a01a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a01c:	7dfb      	ldrb	r3, [r7, #23]
 800a01e:	005b      	lsls	r3, r3, #1
 800a020:	3301      	adds	r3, #1
 800a022:	68ba      	ldr	r2, [r7, #8]
 800a024:	4413      	add	r3, r2
 800a026:	2200      	movs	r2, #0
 800a028:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a02a:	7dfb      	ldrb	r3, [r7, #23]
 800a02c:	3301      	adds	r3, #1
 800a02e:	75fb      	strb	r3, [r7, #23]
 800a030:	7dfa      	ldrb	r2, [r7, #23]
 800a032:	79fb      	ldrb	r3, [r7, #7]
 800a034:	429a      	cmp	r2, r3
 800a036:	d3d3      	bcc.n	8009fe0 <IntToUnicode+0x18>
  }
}
 800a038:	bf00      	nop
 800a03a:	bf00      	nop
 800a03c:	371c      	adds	r7, #28
 800a03e:	46bd      	mov	sp, r7
 800a040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a044:	4770      	bx	lr
	...

0800a048 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b0aa      	sub	sp, #168	@ 0xa8
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a050:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800a054:	2200      	movs	r2, #0
 800a056:	601a      	str	r2, [r3, #0]
 800a058:	605a      	str	r2, [r3, #4]
 800a05a:	609a      	str	r2, [r3, #8]
 800a05c:	60da      	str	r2, [r3, #12]
 800a05e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a060:	f107 0314 	add.w	r3, r7, #20
 800a064:	2280      	movs	r2, #128	@ 0x80
 800a066:	2100      	movs	r1, #0
 800a068:	4618      	mov	r0, r3
 800a06a:	f000 fd7f 	bl	800ab6c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a076:	d151      	bne.n	800a11c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800a078:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a07c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800a07e:	2300      	movs	r3, #0
 800a080:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a084:	f107 0314 	add.w	r3, r7, #20
 800a088:	4618      	mov	r0, r3
 800a08a:	f7fa fe7d 	bl	8004d88 <HAL_RCCEx_PeriphCLKConfig>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b00      	cmp	r3, #0
 800a092:	d001      	beq.n	800a098 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800a094:	f7f8 f984 	bl	80023a0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a098:	4b22      	ldr	r3, [pc, #136]	@ (800a124 <HAL_PCD_MspInit+0xdc>)
 800a09a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a09c:	4a21      	ldr	r2, [pc, #132]	@ (800a124 <HAL_PCD_MspInit+0xdc>)
 800a09e:	f043 0301 	orr.w	r3, r3, #1
 800a0a2:	6313      	str	r3, [r2, #48]	@ 0x30
 800a0a4:	4b1f      	ldr	r3, [pc, #124]	@ (800a124 <HAL_PCD_MspInit+0xdc>)
 800a0a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0a8:	f003 0301 	and.w	r3, r3, #1
 800a0ac:	613b      	str	r3, [r7, #16]
 800a0ae:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a0b0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a0b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0b8:	2302      	movs	r3, #2
 800a0ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a0c4:	2303      	movs	r3, #3
 800a0c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a0ca:	230a      	movs	r3, #10
 800a0cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a0d0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	4814      	ldr	r0, [pc, #80]	@ (800a128 <HAL_PCD_MspInit+0xe0>)
 800a0d8:	f7f8 fcfc 	bl	8002ad4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a0dc:	4b11      	ldr	r3, [pc, #68]	@ (800a124 <HAL_PCD_MspInit+0xdc>)
 800a0de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0e0:	4a10      	ldr	r2, [pc, #64]	@ (800a124 <HAL_PCD_MspInit+0xdc>)
 800a0e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0e6:	6353      	str	r3, [r2, #52]	@ 0x34
 800a0e8:	4b0e      	ldr	r3, [pc, #56]	@ (800a124 <HAL_PCD_MspInit+0xdc>)
 800a0ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0f0:	60fb      	str	r3, [r7, #12]
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	4b0b      	ldr	r3, [pc, #44]	@ (800a124 <HAL_PCD_MspInit+0xdc>)
 800a0f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0f8:	4a0a      	ldr	r2, [pc, #40]	@ (800a124 <HAL_PCD_MspInit+0xdc>)
 800a0fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a0fe:	6453      	str	r3, [r2, #68]	@ 0x44
 800a100:	4b08      	ldr	r3, [pc, #32]	@ (800a124 <HAL_PCD_MspInit+0xdc>)
 800a102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a104:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a108:	60bb      	str	r3, [r7, #8]
 800a10a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a10c:	2200      	movs	r2, #0
 800a10e:	2100      	movs	r1, #0
 800a110:	2043      	movs	r0, #67	@ 0x43
 800a112:	f7f8 fca8 	bl	8002a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a116:	2043      	movs	r0, #67	@ 0x43
 800a118:	f7f8 fcc1 	bl	8002a9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a11c:	bf00      	nop
 800a11e:	37a8      	adds	r7, #168	@ 0xa8
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}
 800a124:	40023800 	.word	0x40023800
 800a128:	40020000 	.word	0x40020000

0800a12c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a140:	4619      	mov	r1, r3
 800a142:	4610      	mov	r0, r2
 800a144:	f7fe fab9 	bl	80086ba <USBD_LL_SetupStage>
}
 800a148:	bf00      	nop
 800a14a:	3708      	adds	r7, #8
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	460b      	mov	r3, r1
 800a15a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800a162:	78fa      	ldrb	r2, [r7, #3]
 800a164:	6879      	ldr	r1, [r7, #4]
 800a166:	4613      	mov	r3, r2
 800a168:	00db      	lsls	r3, r3, #3
 800a16a:	4413      	add	r3, r2
 800a16c:	009b      	lsls	r3, r3, #2
 800a16e:	440b      	add	r3, r1
 800a170:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a174:	681a      	ldr	r2, [r3, #0]
 800a176:	78fb      	ldrb	r3, [r7, #3]
 800a178:	4619      	mov	r1, r3
 800a17a:	f7fe faf3 	bl	8008764 <USBD_LL_DataOutStage>
}
 800a17e:	bf00      	nop
 800a180:	3708      	adds	r7, #8
 800a182:	46bd      	mov	sp, r7
 800a184:	bd80      	pop	{r7, pc}

0800a186 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a186:	b580      	push	{r7, lr}
 800a188:	b082      	sub	sp, #8
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
 800a18e:	460b      	mov	r3, r1
 800a190:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800a198:	78fa      	ldrb	r2, [r7, #3]
 800a19a:	6879      	ldr	r1, [r7, #4]
 800a19c:	4613      	mov	r3, r2
 800a19e:	00db      	lsls	r3, r3, #3
 800a1a0:	4413      	add	r3, r2
 800a1a2:	009b      	lsls	r3, r3, #2
 800a1a4:	440b      	add	r3, r1
 800a1a6:	3320      	adds	r3, #32
 800a1a8:	681a      	ldr	r2, [r3, #0]
 800a1aa:	78fb      	ldrb	r3, [r7, #3]
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	f7fe fb95 	bl	80088dc <USBD_LL_DataInStage>
}
 800a1b2:	bf00      	nop
 800a1b4:	3708      	adds	r7, #8
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}

0800a1ba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1ba:	b580      	push	{r7, lr}
 800a1bc:	b082      	sub	sp, #8
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f7fe fcd9 	bl	8008b80 <USBD_LL_SOF>
}
 800a1ce:	bf00      	nop
 800a1d0:	3708      	adds	r7, #8
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}

0800a1d6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b084      	sub	sp, #16
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	79db      	ldrb	r3, [r3, #7]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d102      	bne.n	800a1f0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	73fb      	strb	r3, [r7, #15]
 800a1ee:	e008      	b.n	800a202 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	79db      	ldrb	r3, [r3, #7]
 800a1f4:	2b02      	cmp	r3, #2
 800a1f6:	d102      	bne.n	800a1fe <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	73fb      	strb	r3, [r7, #15]
 800a1fc:	e001      	b.n	800a202 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a1fe:	f7f8 f8cf 	bl	80023a0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a208:	7bfa      	ldrb	r2, [r7, #15]
 800a20a:	4611      	mov	r1, r2
 800a20c:	4618      	mov	r0, r3
 800a20e:	f7fe fc73 	bl	8008af8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a218:	4618      	mov	r0, r3
 800a21a:	f7fe fc1a 	bl	8008a52 <USBD_LL_Reset>
}
 800a21e:	bf00      	nop
 800a220:	3710      	adds	r7, #16
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}
	...

0800a228 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b082      	sub	sp, #8
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a236:	4618      	mov	r0, r3
 800a238:	f7fe fc6e 	bl	8008b18 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	687a      	ldr	r2, [r7, #4]
 800a248:	6812      	ldr	r2, [r2, #0]
 800a24a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a24e:	f043 0301 	orr.w	r3, r3, #1
 800a252:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	7adb      	ldrb	r3, [r3, #11]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d005      	beq.n	800a268 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a25c:	4b04      	ldr	r3, [pc, #16]	@ (800a270 <HAL_PCD_SuspendCallback+0x48>)
 800a25e:	691b      	ldr	r3, [r3, #16]
 800a260:	4a03      	ldr	r2, [pc, #12]	@ (800a270 <HAL_PCD_SuspendCallback+0x48>)
 800a262:	f043 0306 	orr.w	r3, r3, #6
 800a266:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a268:	bf00      	nop
 800a26a:	3708      	adds	r7, #8
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}
 800a270:	e000ed00 	.word	0xe000ed00

0800a274 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b082      	sub	sp, #8
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a282:	4618      	mov	r0, r3
 800a284:	f7fe fc64 	bl	8008b50 <USBD_LL_Resume>
}
 800a288:	bf00      	nop
 800a28a:	3708      	adds	r7, #8
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b082      	sub	sp, #8
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	460b      	mov	r3, r1
 800a29a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a2a2:	78fa      	ldrb	r2, [r7, #3]
 800a2a4:	4611      	mov	r1, r2
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f7fe fcbc 	bl	8008c24 <USBD_LL_IsoOUTIncomplete>
}
 800a2ac:	bf00      	nop
 800a2ae:	3708      	adds	r7, #8
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}

0800a2b4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b082      	sub	sp, #8
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
 800a2bc:	460b      	mov	r3, r1
 800a2be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a2c6:	78fa      	ldrb	r2, [r7, #3]
 800a2c8:	4611      	mov	r1, r2
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f7fe fc78 	bl	8008bc0 <USBD_LL_IsoINIncomplete>
}
 800a2d0:	bf00      	nop
 800a2d2:	3708      	adds	r7, #8
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}

0800a2d8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f7fe fcce 	bl	8008c88 <USBD_LL_DevConnected>
}
 800a2ec:	bf00      	nop
 800a2ee:	3708      	adds	r7, #8
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b082      	sub	sp, #8
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a302:	4618      	mov	r0, r3
 800a304:	f7fe fccb 	bl	8008c9e <USBD_LL_DevDisconnected>
}
 800a308:	bf00      	nop
 800a30a:	3708      	adds	r7, #8
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	781b      	ldrb	r3, [r3, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d13f      	bne.n	800a3a0 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a320:	4a22      	ldr	r2, [pc, #136]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	4a20      	ldr	r2, [pc, #128]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a32c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a330:	4b1e      	ldr	r3, [pc, #120]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a332:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a336:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800a338:	4b1c      	ldr	r3, [pc, #112]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a33a:	2206      	movs	r2, #6
 800a33c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a33e:	4b1b      	ldr	r3, [pc, #108]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a340:	2202      	movs	r2, #2
 800a342:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a344:	4b19      	ldr	r3, [pc, #100]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a346:	2200      	movs	r2, #0
 800a348:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a34a:	4b18      	ldr	r3, [pc, #96]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a34c:	2202      	movs	r2, #2
 800a34e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a350:	4b16      	ldr	r3, [pc, #88]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a352:	2200      	movs	r2, #0
 800a354:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a356:	4b15      	ldr	r3, [pc, #84]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a358:	2200      	movs	r2, #0
 800a35a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a35c:	4b13      	ldr	r3, [pc, #76]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a35e:	2200      	movs	r2, #0
 800a360:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800a362:	4b12      	ldr	r3, [pc, #72]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a364:	2200      	movs	r2, #0
 800a366:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a368:	4b10      	ldr	r3, [pc, #64]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a36a:	2200      	movs	r2, #0
 800a36c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a36e:	4b0f      	ldr	r3, [pc, #60]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a370:	2200      	movs	r2, #0
 800a372:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a374:	480d      	ldr	r0, [pc, #52]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a376:	f7f8 fd7b 	bl	8002e70 <HAL_PCD_Init>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d001      	beq.n	800a384 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800a380:	f7f8 f80e 	bl	80023a0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a384:	2180      	movs	r1, #128	@ 0x80
 800a386:	4809      	ldr	r0, [pc, #36]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a388:	f7f9 ffc9 	bl	800431e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a38c:	2240      	movs	r2, #64	@ 0x40
 800a38e:	2100      	movs	r1, #0
 800a390:	4806      	ldr	r0, [pc, #24]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a392:	f7f9 ff7d 	bl	8004290 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a396:	2280      	movs	r2, #128	@ 0x80
 800a398:	2101      	movs	r1, #1
 800a39a:	4804      	ldr	r0, [pc, #16]	@ (800a3ac <USBD_LL_Init+0x9c>)
 800a39c:	f7f9 ff78 	bl	8004290 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a3a0:	2300      	movs	r3, #0
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3708      	adds	r7, #8
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}
 800a3aa:	bf00      	nop
 800a3ac:	200017c8 	.word	0x200017c8

0800a3b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f7f8 fe68 	bl	800309c <HAL_PCD_Start>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3d0:	7bfb      	ldrb	r3, [r7, #15]
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f000 f97e 	bl	800a6d4 <USBD_Get_USB_Status>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	3710      	adds	r7, #16
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}

0800a3e6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a3e6:	b580      	push	{r7, lr}
 800a3e8:	b084      	sub	sp, #16
 800a3ea:	af00      	add	r7, sp, #0
 800a3ec:	6078      	str	r0, [r7, #4]
 800a3ee:	4608      	mov	r0, r1
 800a3f0:	4611      	mov	r1, r2
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	70fb      	strb	r3, [r7, #3]
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	70bb      	strb	r3, [r7, #2]
 800a3fc:	4613      	mov	r3, r2
 800a3fe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a400:	2300      	movs	r3, #0
 800a402:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a404:	2300      	movs	r3, #0
 800a406:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a40e:	78bb      	ldrb	r3, [r7, #2]
 800a410:	883a      	ldrh	r2, [r7, #0]
 800a412:	78f9      	ldrb	r1, [r7, #3]
 800a414:	f7f9 fb56 	bl	8003ac4 <HAL_PCD_EP_Open>
 800a418:	4603      	mov	r3, r0
 800a41a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a41c:	7bfb      	ldrb	r3, [r7, #15]
 800a41e:	4618      	mov	r0, r3
 800a420:	f000 f958 	bl	800a6d4 <USBD_Get_USB_Status>
 800a424:	4603      	mov	r3, r0
 800a426:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a428:	7bbb      	ldrb	r3, [r7, #14]
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3710      	adds	r7, #16
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a432:	b580      	push	{r7, lr}
 800a434:	b084      	sub	sp, #16
 800a436:	af00      	add	r7, sp, #0
 800a438:	6078      	str	r0, [r7, #4]
 800a43a:	460b      	mov	r3, r1
 800a43c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a43e:	2300      	movs	r3, #0
 800a440:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a442:	2300      	movs	r3, #0
 800a444:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a44c:	78fa      	ldrb	r2, [r7, #3]
 800a44e:	4611      	mov	r1, r2
 800a450:	4618      	mov	r0, r3
 800a452:	f7f9 fba1 	bl	8003b98 <HAL_PCD_EP_Close>
 800a456:	4603      	mov	r3, r0
 800a458:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a45a:	7bfb      	ldrb	r3, [r7, #15]
 800a45c:	4618      	mov	r0, r3
 800a45e:	f000 f939 	bl	800a6d4 <USBD_Get_USB_Status>
 800a462:	4603      	mov	r3, r0
 800a464:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a466:	7bbb      	ldrb	r3, [r7, #14]
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3710      	adds	r7, #16
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}

0800a470 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b084      	sub	sp, #16
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	460b      	mov	r3, r1
 800a47a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a47c:	2300      	movs	r3, #0
 800a47e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a480:	2300      	movs	r3, #0
 800a482:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a48a:	78fa      	ldrb	r2, [r7, #3]
 800a48c:	4611      	mov	r1, r2
 800a48e:	4618      	mov	r0, r3
 800a490:	f7f9 fc59 	bl	8003d46 <HAL_PCD_EP_SetStall>
 800a494:	4603      	mov	r3, r0
 800a496:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a498:	7bfb      	ldrb	r3, [r7, #15]
 800a49a:	4618      	mov	r0, r3
 800a49c:	f000 f91a 	bl	800a6d4 <USBD_Get_USB_Status>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3710      	adds	r7, #16
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}

0800a4ae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4ae:	b580      	push	{r7, lr}
 800a4b0:	b084      	sub	sp, #16
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	6078      	str	r0, [r7, #4]
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4c8:	78fa      	ldrb	r2, [r7, #3]
 800a4ca:	4611      	mov	r1, r2
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	f7f9 fc9d 	bl	8003e0c <HAL_PCD_EP_ClrStall>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4d6:	7bfb      	ldrb	r3, [r7, #15]
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f000 f8fb 	bl	800a6d4 <USBD_Get_USB_Status>
 800a4de:	4603      	mov	r3, r0
 800a4e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3710      	adds	r7, #16
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}

0800a4ec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b085      	sub	sp, #20
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	460b      	mov	r3, r1
 800a4f6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4fe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a500:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a504:	2b00      	cmp	r3, #0
 800a506:	da0b      	bge.n	800a520 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a508:	78fb      	ldrb	r3, [r7, #3]
 800a50a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a50e:	68f9      	ldr	r1, [r7, #12]
 800a510:	4613      	mov	r3, r2
 800a512:	00db      	lsls	r3, r3, #3
 800a514:	4413      	add	r3, r2
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	440b      	add	r3, r1
 800a51a:	3316      	adds	r3, #22
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	e00b      	b.n	800a538 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a520:	78fb      	ldrb	r3, [r7, #3]
 800a522:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a526:	68f9      	ldr	r1, [r7, #12]
 800a528:	4613      	mov	r3, r2
 800a52a:	00db      	lsls	r3, r3, #3
 800a52c:	4413      	add	r3, r2
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	440b      	add	r3, r1
 800a532:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a536:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a538:	4618      	mov	r0, r3
 800a53a:	3714      	adds	r7, #20
 800a53c:	46bd      	mov	sp, r7
 800a53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a542:	4770      	bx	lr

0800a544 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b084      	sub	sp, #16
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	460b      	mov	r3, r1
 800a54e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a550:	2300      	movs	r3, #0
 800a552:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a554:	2300      	movs	r3, #0
 800a556:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a55e:	78fa      	ldrb	r2, [r7, #3]
 800a560:	4611      	mov	r1, r2
 800a562:	4618      	mov	r0, r3
 800a564:	f7f9 fa8a 	bl	8003a7c <HAL_PCD_SetAddress>
 800a568:	4603      	mov	r3, r0
 800a56a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a56c:	7bfb      	ldrb	r3, [r7, #15]
 800a56e:	4618      	mov	r0, r3
 800a570:	f000 f8b0 	bl	800a6d4 <USBD_Get_USB_Status>
 800a574:	4603      	mov	r3, r0
 800a576:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a578:	7bbb      	ldrb	r3, [r7, #14]
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3710      	adds	r7, #16
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}

0800a582 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a582:	b580      	push	{r7, lr}
 800a584:	b086      	sub	sp, #24
 800a586:	af00      	add	r7, sp, #0
 800a588:	60f8      	str	r0, [r7, #12]
 800a58a:	607a      	str	r2, [r7, #4]
 800a58c:	603b      	str	r3, [r7, #0]
 800a58e:	460b      	mov	r3, r1
 800a590:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a592:	2300      	movs	r3, #0
 800a594:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a596:	2300      	movs	r3, #0
 800a598:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a5a0:	7af9      	ldrb	r1, [r7, #11]
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	687a      	ldr	r2, [r7, #4]
 800a5a6:	f7f9 fb94 	bl	8003cd2 <HAL_PCD_EP_Transmit>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5ae:	7dfb      	ldrb	r3, [r7, #23]
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f000 f88f 	bl	800a6d4 <USBD_Get_USB_Status>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a5ba:	7dbb      	ldrb	r3, [r7, #22]
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3718      	adds	r7, #24
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b086      	sub	sp, #24
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	60f8      	str	r0, [r7, #12]
 800a5cc:	607a      	str	r2, [r7, #4]
 800a5ce:	603b      	str	r3, [r7, #0]
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a5e2:	7af9      	ldrb	r1, [r7, #11]
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	687a      	ldr	r2, [r7, #4]
 800a5e8:	f7f9 fb20 	bl	8003c2c <HAL_PCD_EP_Receive>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5f0:	7dfb      	ldrb	r3, [r7, #23]
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f000 f86e 	bl	800a6d4 <USBD_Get_USB_Status>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a5fc:	7dbb      	ldrb	r3, [r7, #22]
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	3718      	adds	r7, #24
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}

0800a606 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a606:	b580      	push	{r7, lr}
 800a608:	b082      	sub	sp, #8
 800a60a:	af00      	add	r7, sp, #0
 800a60c:	6078      	str	r0, [r7, #4]
 800a60e:	460b      	mov	r3, r1
 800a610:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a618:	78fa      	ldrb	r2, [r7, #3]
 800a61a:	4611      	mov	r1, r2
 800a61c:	4618      	mov	r0, r3
 800a61e:	f7f9 fb40 	bl	8003ca2 <HAL_PCD_EP_GetRxCount>
 800a622:	4603      	mov	r3, r0
}
 800a624:	4618      	mov	r0, r3
 800a626:	3708      	adds	r7, #8
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b082      	sub	sp, #8
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
 800a634:	460b      	mov	r3, r1
 800a636:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800a638:	78fb      	ldrb	r3, [r7, #3]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d002      	beq.n	800a644 <HAL_PCDEx_LPM_Callback+0x18>
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d01f      	beq.n	800a682 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800a642:	e03b      	b.n	800a6bc <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	7adb      	ldrb	r3, [r3, #11]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d007      	beq.n	800a65c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800a64c:	f000 f83c 	bl	800a6c8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a650:	4b1c      	ldr	r3, [pc, #112]	@ (800a6c4 <HAL_PCDEx_LPM_Callback+0x98>)
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	4a1b      	ldr	r2, [pc, #108]	@ (800a6c4 <HAL_PCDEx_LPM_Callback+0x98>)
 800a656:	f023 0306 	bic.w	r3, r3, #6
 800a65a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	687a      	ldr	r2, [r7, #4]
 800a668:	6812      	ldr	r2, [r2, #0]
 800a66a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a66e:	f023 0301 	bic.w	r3, r3, #1
 800a672:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7fe fa68 	bl	8008b50 <USBD_LL_Resume>
    break;
 800a680:	e01c      	b.n	800a6bc <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	687a      	ldr	r2, [r7, #4]
 800a68e:	6812      	ldr	r2, [r2, #0]
 800a690:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a694:	f043 0301 	orr.w	r3, r3, #1
 800a698:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f7fe fa39 	bl	8008b18 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	7adb      	ldrb	r3, [r3, #11]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d005      	beq.n	800a6ba <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a6ae:	4b05      	ldr	r3, [pc, #20]	@ (800a6c4 <HAL_PCDEx_LPM_Callback+0x98>)
 800a6b0:	691b      	ldr	r3, [r3, #16]
 800a6b2:	4a04      	ldr	r2, [pc, #16]	@ (800a6c4 <HAL_PCDEx_LPM_Callback+0x98>)
 800a6b4:	f043 0306 	orr.w	r3, r3, #6
 800a6b8:	6113      	str	r3, [r2, #16]
    break;
 800a6ba:	bf00      	nop
}
 800a6bc:	bf00      	nop
 800a6be:	3708      	adds	r7, #8
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}
 800a6c4:	e000ed00 	.word	0xe000ed00

0800a6c8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800a6cc:	f7f7 fcac 	bl	8002028 <SystemClock_Config>
}
 800a6d0:	bf00      	nop
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b085      	sub	sp, #20
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	4603      	mov	r3, r0
 800a6dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a6e2:	79fb      	ldrb	r3, [r7, #7]
 800a6e4:	2b03      	cmp	r3, #3
 800a6e6:	d817      	bhi.n	800a718 <USBD_Get_USB_Status+0x44>
 800a6e8:	a201      	add	r2, pc, #4	@ (adr r2, 800a6f0 <USBD_Get_USB_Status+0x1c>)
 800a6ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6ee:	bf00      	nop
 800a6f0:	0800a701 	.word	0x0800a701
 800a6f4:	0800a707 	.word	0x0800a707
 800a6f8:	0800a70d 	.word	0x0800a70d
 800a6fc:	0800a713 	.word	0x0800a713
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a700:	2300      	movs	r3, #0
 800a702:	73fb      	strb	r3, [r7, #15]
    break;
 800a704:	e00b      	b.n	800a71e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a706:	2303      	movs	r3, #3
 800a708:	73fb      	strb	r3, [r7, #15]
    break;
 800a70a:	e008      	b.n	800a71e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a70c:	2301      	movs	r3, #1
 800a70e:	73fb      	strb	r3, [r7, #15]
    break;
 800a710:	e005      	b.n	800a71e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a712:	2303      	movs	r3, #3
 800a714:	73fb      	strb	r3, [r7, #15]
    break;
 800a716:	e002      	b.n	800a71e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a718:	2303      	movs	r3, #3
 800a71a:	73fb      	strb	r3, [r7, #15]
    break;
 800a71c:	bf00      	nop
  }
  return usb_status;
 800a71e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a720:	4618      	mov	r0, r3
 800a722:	3714      	adds	r7, #20
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <__assert_func>:
 800a72c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a72e:	4614      	mov	r4, r2
 800a730:	461a      	mov	r2, r3
 800a732:	4b09      	ldr	r3, [pc, #36]	@ (800a758 <__assert_func+0x2c>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	4605      	mov	r5, r0
 800a738:	68d8      	ldr	r0, [r3, #12]
 800a73a:	b14c      	cbz	r4, 800a750 <__assert_func+0x24>
 800a73c:	4b07      	ldr	r3, [pc, #28]	@ (800a75c <__assert_func+0x30>)
 800a73e:	9100      	str	r1, [sp, #0]
 800a740:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a744:	4906      	ldr	r1, [pc, #24]	@ (800a760 <__assert_func+0x34>)
 800a746:	462b      	mov	r3, r5
 800a748:	f000 f970 	bl	800aa2c <fiprintf>
 800a74c:	f000 fa53 	bl	800abf6 <abort>
 800a750:	4b04      	ldr	r3, [pc, #16]	@ (800a764 <__assert_func+0x38>)
 800a752:	461c      	mov	r4, r3
 800a754:	e7f3      	b.n	800a73e <__assert_func+0x12>
 800a756:	bf00      	nop
 800a758:	20000150 	.word	0x20000150
 800a75c:	0800ba70 	.word	0x0800ba70
 800a760:	0800ba7d 	.word	0x0800ba7d
 800a764:	0800baab 	.word	0x0800baab

0800a768 <malloc>:
 800a768:	4b02      	ldr	r3, [pc, #8]	@ (800a774 <malloc+0xc>)
 800a76a:	4601      	mov	r1, r0
 800a76c:	6818      	ldr	r0, [r3, #0]
 800a76e:	f000 b82d 	b.w	800a7cc <_malloc_r>
 800a772:	bf00      	nop
 800a774:	20000150 	.word	0x20000150

0800a778 <free>:
 800a778:	4b02      	ldr	r3, [pc, #8]	@ (800a784 <free+0xc>)
 800a77a:	4601      	mov	r1, r0
 800a77c:	6818      	ldr	r0, [r3, #0]
 800a77e:	f000 ba41 	b.w	800ac04 <_free_r>
 800a782:	bf00      	nop
 800a784:	20000150 	.word	0x20000150

0800a788 <sbrk_aligned>:
 800a788:	b570      	push	{r4, r5, r6, lr}
 800a78a:	4e0f      	ldr	r6, [pc, #60]	@ (800a7c8 <sbrk_aligned+0x40>)
 800a78c:	460c      	mov	r4, r1
 800a78e:	6831      	ldr	r1, [r6, #0]
 800a790:	4605      	mov	r5, r0
 800a792:	b911      	cbnz	r1, 800a79a <sbrk_aligned+0x12>
 800a794:	f000 f9f2 	bl	800ab7c <_sbrk_r>
 800a798:	6030      	str	r0, [r6, #0]
 800a79a:	4621      	mov	r1, r4
 800a79c:	4628      	mov	r0, r5
 800a79e:	f000 f9ed 	bl	800ab7c <_sbrk_r>
 800a7a2:	1c43      	adds	r3, r0, #1
 800a7a4:	d103      	bne.n	800a7ae <sbrk_aligned+0x26>
 800a7a6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a7aa:	4620      	mov	r0, r4
 800a7ac:	bd70      	pop	{r4, r5, r6, pc}
 800a7ae:	1cc4      	adds	r4, r0, #3
 800a7b0:	f024 0403 	bic.w	r4, r4, #3
 800a7b4:	42a0      	cmp	r0, r4
 800a7b6:	d0f8      	beq.n	800a7aa <sbrk_aligned+0x22>
 800a7b8:	1a21      	subs	r1, r4, r0
 800a7ba:	4628      	mov	r0, r5
 800a7bc:	f000 f9de 	bl	800ab7c <_sbrk_r>
 800a7c0:	3001      	adds	r0, #1
 800a7c2:	d1f2      	bne.n	800a7aa <sbrk_aligned+0x22>
 800a7c4:	e7ef      	b.n	800a7a6 <sbrk_aligned+0x1e>
 800a7c6:	bf00      	nop
 800a7c8:	20001ca8 	.word	0x20001ca8

0800a7cc <_malloc_r>:
 800a7cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7d0:	1ccd      	adds	r5, r1, #3
 800a7d2:	f025 0503 	bic.w	r5, r5, #3
 800a7d6:	3508      	adds	r5, #8
 800a7d8:	2d0c      	cmp	r5, #12
 800a7da:	bf38      	it	cc
 800a7dc:	250c      	movcc	r5, #12
 800a7de:	2d00      	cmp	r5, #0
 800a7e0:	4606      	mov	r6, r0
 800a7e2:	db01      	blt.n	800a7e8 <_malloc_r+0x1c>
 800a7e4:	42a9      	cmp	r1, r5
 800a7e6:	d904      	bls.n	800a7f2 <_malloc_r+0x26>
 800a7e8:	230c      	movs	r3, #12
 800a7ea:	6033      	str	r3, [r6, #0]
 800a7ec:	2000      	movs	r0, #0
 800a7ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a8c8 <_malloc_r+0xfc>
 800a7f6:	f000 f869 	bl	800a8cc <__malloc_lock>
 800a7fa:	f8d8 3000 	ldr.w	r3, [r8]
 800a7fe:	461c      	mov	r4, r3
 800a800:	bb44      	cbnz	r4, 800a854 <_malloc_r+0x88>
 800a802:	4629      	mov	r1, r5
 800a804:	4630      	mov	r0, r6
 800a806:	f7ff ffbf 	bl	800a788 <sbrk_aligned>
 800a80a:	1c43      	adds	r3, r0, #1
 800a80c:	4604      	mov	r4, r0
 800a80e:	d158      	bne.n	800a8c2 <_malloc_r+0xf6>
 800a810:	f8d8 4000 	ldr.w	r4, [r8]
 800a814:	4627      	mov	r7, r4
 800a816:	2f00      	cmp	r7, #0
 800a818:	d143      	bne.n	800a8a2 <_malloc_r+0xd6>
 800a81a:	2c00      	cmp	r4, #0
 800a81c:	d04b      	beq.n	800a8b6 <_malloc_r+0xea>
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	4639      	mov	r1, r7
 800a822:	4630      	mov	r0, r6
 800a824:	eb04 0903 	add.w	r9, r4, r3
 800a828:	f000 f9a8 	bl	800ab7c <_sbrk_r>
 800a82c:	4581      	cmp	r9, r0
 800a82e:	d142      	bne.n	800a8b6 <_malloc_r+0xea>
 800a830:	6821      	ldr	r1, [r4, #0]
 800a832:	1a6d      	subs	r5, r5, r1
 800a834:	4629      	mov	r1, r5
 800a836:	4630      	mov	r0, r6
 800a838:	f7ff ffa6 	bl	800a788 <sbrk_aligned>
 800a83c:	3001      	adds	r0, #1
 800a83e:	d03a      	beq.n	800a8b6 <_malloc_r+0xea>
 800a840:	6823      	ldr	r3, [r4, #0]
 800a842:	442b      	add	r3, r5
 800a844:	6023      	str	r3, [r4, #0]
 800a846:	f8d8 3000 	ldr.w	r3, [r8]
 800a84a:	685a      	ldr	r2, [r3, #4]
 800a84c:	bb62      	cbnz	r2, 800a8a8 <_malloc_r+0xdc>
 800a84e:	f8c8 7000 	str.w	r7, [r8]
 800a852:	e00f      	b.n	800a874 <_malloc_r+0xa8>
 800a854:	6822      	ldr	r2, [r4, #0]
 800a856:	1b52      	subs	r2, r2, r5
 800a858:	d420      	bmi.n	800a89c <_malloc_r+0xd0>
 800a85a:	2a0b      	cmp	r2, #11
 800a85c:	d917      	bls.n	800a88e <_malloc_r+0xc2>
 800a85e:	1961      	adds	r1, r4, r5
 800a860:	42a3      	cmp	r3, r4
 800a862:	6025      	str	r5, [r4, #0]
 800a864:	bf18      	it	ne
 800a866:	6059      	strne	r1, [r3, #4]
 800a868:	6863      	ldr	r3, [r4, #4]
 800a86a:	bf08      	it	eq
 800a86c:	f8c8 1000 	streq.w	r1, [r8]
 800a870:	5162      	str	r2, [r4, r5]
 800a872:	604b      	str	r3, [r1, #4]
 800a874:	4630      	mov	r0, r6
 800a876:	f000 f82f 	bl	800a8d8 <__malloc_unlock>
 800a87a:	f104 000b 	add.w	r0, r4, #11
 800a87e:	1d23      	adds	r3, r4, #4
 800a880:	f020 0007 	bic.w	r0, r0, #7
 800a884:	1ac2      	subs	r2, r0, r3
 800a886:	bf1c      	itt	ne
 800a888:	1a1b      	subne	r3, r3, r0
 800a88a:	50a3      	strne	r3, [r4, r2]
 800a88c:	e7af      	b.n	800a7ee <_malloc_r+0x22>
 800a88e:	6862      	ldr	r2, [r4, #4]
 800a890:	42a3      	cmp	r3, r4
 800a892:	bf0c      	ite	eq
 800a894:	f8c8 2000 	streq.w	r2, [r8]
 800a898:	605a      	strne	r2, [r3, #4]
 800a89a:	e7eb      	b.n	800a874 <_malloc_r+0xa8>
 800a89c:	4623      	mov	r3, r4
 800a89e:	6864      	ldr	r4, [r4, #4]
 800a8a0:	e7ae      	b.n	800a800 <_malloc_r+0x34>
 800a8a2:	463c      	mov	r4, r7
 800a8a4:	687f      	ldr	r7, [r7, #4]
 800a8a6:	e7b6      	b.n	800a816 <_malloc_r+0x4a>
 800a8a8:	461a      	mov	r2, r3
 800a8aa:	685b      	ldr	r3, [r3, #4]
 800a8ac:	42a3      	cmp	r3, r4
 800a8ae:	d1fb      	bne.n	800a8a8 <_malloc_r+0xdc>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	6053      	str	r3, [r2, #4]
 800a8b4:	e7de      	b.n	800a874 <_malloc_r+0xa8>
 800a8b6:	230c      	movs	r3, #12
 800a8b8:	6033      	str	r3, [r6, #0]
 800a8ba:	4630      	mov	r0, r6
 800a8bc:	f000 f80c 	bl	800a8d8 <__malloc_unlock>
 800a8c0:	e794      	b.n	800a7ec <_malloc_r+0x20>
 800a8c2:	6005      	str	r5, [r0, #0]
 800a8c4:	e7d6      	b.n	800a874 <_malloc_r+0xa8>
 800a8c6:	bf00      	nop
 800a8c8:	20001cac 	.word	0x20001cac

0800a8cc <__malloc_lock>:
 800a8cc:	4801      	ldr	r0, [pc, #4]	@ (800a8d4 <__malloc_lock+0x8>)
 800a8ce:	f000 b990 	b.w	800abf2 <__retarget_lock_acquire_recursive>
 800a8d2:	bf00      	nop
 800a8d4:	20001dec 	.word	0x20001dec

0800a8d8 <__malloc_unlock>:
 800a8d8:	4801      	ldr	r0, [pc, #4]	@ (800a8e0 <__malloc_unlock+0x8>)
 800a8da:	f000 b98b 	b.w	800abf4 <__retarget_lock_release_recursive>
 800a8de:	bf00      	nop
 800a8e0:	20001dec 	.word	0x20001dec

0800a8e4 <std>:
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	b510      	push	{r4, lr}
 800a8e8:	4604      	mov	r4, r0
 800a8ea:	e9c0 3300 	strd	r3, r3, [r0]
 800a8ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8f2:	6083      	str	r3, [r0, #8]
 800a8f4:	8181      	strh	r1, [r0, #12]
 800a8f6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a8f8:	81c2      	strh	r2, [r0, #14]
 800a8fa:	6183      	str	r3, [r0, #24]
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	2208      	movs	r2, #8
 800a900:	305c      	adds	r0, #92	@ 0x5c
 800a902:	f000 f933 	bl	800ab6c <memset>
 800a906:	4b0d      	ldr	r3, [pc, #52]	@ (800a93c <std+0x58>)
 800a908:	6263      	str	r3, [r4, #36]	@ 0x24
 800a90a:	4b0d      	ldr	r3, [pc, #52]	@ (800a940 <std+0x5c>)
 800a90c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a90e:	4b0d      	ldr	r3, [pc, #52]	@ (800a944 <std+0x60>)
 800a910:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a912:	4b0d      	ldr	r3, [pc, #52]	@ (800a948 <std+0x64>)
 800a914:	6323      	str	r3, [r4, #48]	@ 0x30
 800a916:	4b0d      	ldr	r3, [pc, #52]	@ (800a94c <std+0x68>)
 800a918:	6224      	str	r4, [r4, #32]
 800a91a:	429c      	cmp	r4, r3
 800a91c:	d006      	beq.n	800a92c <std+0x48>
 800a91e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a922:	4294      	cmp	r4, r2
 800a924:	d002      	beq.n	800a92c <std+0x48>
 800a926:	33d0      	adds	r3, #208	@ 0xd0
 800a928:	429c      	cmp	r4, r3
 800a92a:	d105      	bne.n	800a938 <std+0x54>
 800a92c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a934:	f000 b95c 	b.w	800abf0 <__retarget_lock_init_recursive>
 800a938:	bd10      	pop	{r4, pc}
 800a93a:	bf00      	nop
 800a93c:	0800b38d 	.word	0x0800b38d
 800a940:	0800b3af 	.word	0x0800b3af
 800a944:	0800b3e7 	.word	0x0800b3e7
 800a948:	0800b40b 	.word	0x0800b40b
 800a94c:	20001cb0 	.word	0x20001cb0

0800a950 <stdio_exit_handler>:
 800a950:	4a02      	ldr	r2, [pc, #8]	@ (800a95c <stdio_exit_handler+0xc>)
 800a952:	4903      	ldr	r1, [pc, #12]	@ (800a960 <stdio_exit_handler+0x10>)
 800a954:	4803      	ldr	r0, [pc, #12]	@ (800a964 <stdio_exit_handler+0x14>)
 800a956:	f000 b87b 	b.w	800aa50 <_fwalk_sglue>
 800a95a:	bf00      	nop
 800a95c:	20000144 	.word	0x20000144
 800a960:	0800b33d 	.word	0x0800b33d
 800a964:	20000154 	.word	0x20000154

0800a968 <cleanup_stdio>:
 800a968:	6841      	ldr	r1, [r0, #4]
 800a96a:	4b0c      	ldr	r3, [pc, #48]	@ (800a99c <cleanup_stdio+0x34>)
 800a96c:	4299      	cmp	r1, r3
 800a96e:	b510      	push	{r4, lr}
 800a970:	4604      	mov	r4, r0
 800a972:	d001      	beq.n	800a978 <cleanup_stdio+0x10>
 800a974:	f000 fce2 	bl	800b33c <_fflush_r>
 800a978:	68a1      	ldr	r1, [r4, #8]
 800a97a:	4b09      	ldr	r3, [pc, #36]	@ (800a9a0 <cleanup_stdio+0x38>)
 800a97c:	4299      	cmp	r1, r3
 800a97e:	d002      	beq.n	800a986 <cleanup_stdio+0x1e>
 800a980:	4620      	mov	r0, r4
 800a982:	f000 fcdb 	bl	800b33c <_fflush_r>
 800a986:	68e1      	ldr	r1, [r4, #12]
 800a988:	4b06      	ldr	r3, [pc, #24]	@ (800a9a4 <cleanup_stdio+0x3c>)
 800a98a:	4299      	cmp	r1, r3
 800a98c:	d004      	beq.n	800a998 <cleanup_stdio+0x30>
 800a98e:	4620      	mov	r0, r4
 800a990:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a994:	f000 bcd2 	b.w	800b33c <_fflush_r>
 800a998:	bd10      	pop	{r4, pc}
 800a99a:	bf00      	nop
 800a99c:	20001cb0 	.word	0x20001cb0
 800a9a0:	20001d18 	.word	0x20001d18
 800a9a4:	20001d80 	.word	0x20001d80

0800a9a8 <global_stdio_init.part.0>:
 800a9a8:	b510      	push	{r4, lr}
 800a9aa:	4b0b      	ldr	r3, [pc, #44]	@ (800a9d8 <global_stdio_init.part.0+0x30>)
 800a9ac:	4c0b      	ldr	r4, [pc, #44]	@ (800a9dc <global_stdio_init.part.0+0x34>)
 800a9ae:	4a0c      	ldr	r2, [pc, #48]	@ (800a9e0 <global_stdio_init.part.0+0x38>)
 800a9b0:	601a      	str	r2, [r3, #0]
 800a9b2:	4620      	mov	r0, r4
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	2104      	movs	r1, #4
 800a9b8:	f7ff ff94 	bl	800a8e4 <std>
 800a9bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	2109      	movs	r1, #9
 800a9c4:	f7ff ff8e 	bl	800a8e4 <std>
 800a9c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a9cc:	2202      	movs	r2, #2
 800a9ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9d2:	2112      	movs	r1, #18
 800a9d4:	f7ff bf86 	b.w	800a8e4 <std>
 800a9d8:	20001de8 	.word	0x20001de8
 800a9dc:	20001cb0 	.word	0x20001cb0
 800a9e0:	0800a951 	.word	0x0800a951

0800a9e4 <__sfp_lock_acquire>:
 800a9e4:	4801      	ldr	r0, [pc, #4]	@ (800a9ec <__sfp_lock_acquire+0x8>)
 800a9e6:	f000 b904 	b.w	800abf2 <__retarget_lock_acquire_recursive>
 800a9ea:	bf00      	nop
 800a9ec:	20001ded 	.word	0x20001ded

0800a9f0 <__sfp_lock_release>:
 800a9f0:	4801      	ldr	r0, [pc, #4]	@ (800a9f8 <__sfp_lock_release+0x8>)
 800a9f2:	f000 b8ff 	b.w	800abf4 <__retarget_lock_release_recursive>
 800a9f6:	bf00      	nop
 800a9f8:	20001ded 	.word	0x20001ded

0800a9fc <__sinit>:
 800a9fc:	b510      	push	{r4, lr}
 800a9fe:	4604      	mov	r4, r0
 800aa00:	f7ff fff0 	bl	800a9e4 <__sfp_lock_acquire>
 800aa04:	6a23      	ldr	r3, [r4, #32]
 800aa06:	b11b      	cbz	r3, 800aa10 <__sinit+0x14>
 800aa08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa0c:	f7ff bff0 	b.w	800a9f0 <__sfp_lock_release>
 800aa10:	4b04      	ldr	r3, [pc, #16]	@ (800aa24 <__sinit+0x28>)
 800aa12:	6223      	str	r3, [r4, #32]
 800aa14:	4b04      	ldr	r3, [pc, #16]	@ (800aa28 <__sinit+0x2c>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d1f5      	bne.n	800aa08 <__sinit+0xc>
 800aa1c:	f7ff ffc4 	bl	800a9a8 <global_stdio_init.part.0>
 800aa20:	e7f2      	b.n	800aa08 <__sinit+0xc>
 800aa22:	bf00      	nop
 800aa24:	0800a969 	.word	0x0800a969
 800aa28:	20001de8 	.word	0x20001de8

0800aa2c <fiprintf>:
 800aa2c:	b40e      	push	{r1, r2, r3}
 800aa2e:	b503      	push	{r0, r1, lr}
 800aa30:	4601      	mov	r1, r0
 800aa32:	ab03      	add	r3, sp, #12
 800aa34:	4805      	ldr	r0, [pc, #20]	@ (800aa4c <fiprintf+0x20>)
 800aa36:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa3a:	6800      	ldr	r0, [r0, #0]
 800aa3c:	9301      	str	r3, [sp, #4]
 800aa3e:	f000 f955 	bl	800acec <_vfiprintf_r>
 800aa42:	b002      	add	sp, #8
 800aa44:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa48:	b003      	add	sp, #12
 800aa4a:	4770      	bx	lr
 800aa4c:	20000150 	.word	0x20000150

0800aa50 <_fwalk_sglue>:
 800aa50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa54:	4607      	mov	r7, r0
 800aa56:	4688      	mov	r8, r1
 800aa58:	4614      	mov	r4, r2
 800aa5a:	2600      	movs	r6, #0
 800aa5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa60:	f1b9 0901 	subs.w	r9, r9, #1
 800aa64:	d505      	bpl.n	800aa72 <_fwalk_sglue+0x22>
 800aa66:	6824      	ldr	r4, [r4, #0]
 800aa68:	2c00      	cmp	r4, #0
 800aa6a:	d1f7      	bne.n	800aa5c <_fwalk_sglue+0xc>
 800aa6c:	4630      	mov	r0, r6
 800aa6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa72:	89ab      	ldrh	r3, [r5, #12]
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d907      	bls.n	800aa88 <_fwalk_sglue+0x38>
 800aa78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa7c:	3301      	adds	r3, #1
 800aa7e:	d003      	beq.n	800aa88 <_fwalk_sglue+0x38>
 800aa80:	4629      	mov	r1, r5
 800aa82:	4638      	mov	r0, r7
 800aa84:	47c0      	blx	r8
 800aa86:	4306      	orrs	r6, r0
 800aa88:	3568      	adds	r5, #104	@ 0x68
 800aa8a:	e7e9      	b.n	800aa60 <_fwalk_sglue+0x10>

0800aa8c <iprintf>:
 800aa8c:	b40f      	push	{r0, r1, r2, r3}
 800aa8e:	b507      	push	{r0, r1, r2, lr}
 800aa90:	4906      	ldr	r1, [pc, #24]	@ (800aaac <iprintf+0x20>)
 800aa92:	ab04      	add	r3, sp, #16
 800aa94:	6808      	ldr	r0, [r1, #0]
 800aa96:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa9a:	6881      	ldr	r1, [r0, #8]
 800aa9c:	9301      	str	r3, [sp, #4]
 800aa9e:	f000 f925 	bl	800acec <_vfiprintf_r>
 800aaa2:	b003      	add	sp, #12
 800aaa4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aaa8:	b004      	add	sp, #16
 800aaaa:	4770      	bx	lr
 800aaac:	20000150 	.word	0x20000150

0800aab0 <_puts_r>:
 800aab0:	6a03      	ldr	r3, [r0, #32]
 800aab2:	b570      	push	{r4, r5, r6, lr}
 800aab4:	6884      	ldr	r4, [r0, #8]
 800aab6:	4605      	mov	r5, r0
 800aab8:	460e      	mov	r6, r1
 800aaba:	b90b      	cbnz	r3, 800aac0 <_puts_r+0x10>
 800aabc:	f7ff ff9e 	bl	800a9fc <__sinit>
 800aac0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aac2:	07db      	lsls	r3, r3, #31
 800aac4:	d405      	bmi.n	800aad2 <_puts_r+0x22>
 800aac6:	89a3      	ldrh	r3, [r4, #12]
 800aac8:	0598      	lsls	r0, r3, #22
 800aaca:	d402      	bmi.n	800aad2 <_puts_r+0x22>
 800aacc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aace:	f000 f890 	bl	800abf2 <__retarget_lock_acquire_recursive>
 800aad2:	89a3      	ldrh	r3, [r4, #12]
 800aad4:	0719      	lsls	r1, r3, #28
 800aad6:	d502      	bpl.n	800aade <_puts_r+0x2e>
 800aad8:	6923      	ldr	r3, [r4, #16]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d135      	bne.n	800ab4a <_puts_r+0x9a>
 800aade:	4621      	mov	r1, r4
 800aae0:	4628      	mov	r0, r5
 800aae2:	f000 fcd5 	bl	800b490 <__swsetup_r>
 800aae6:	b380      	cbz	r0, 800ab4a <_puts_r+0x9a>
 800aae8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800aaec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aaee:	07da      	lsls	r2, r3, #31
 800aaf0:	d405      	bmi.n	800aafe <_puts_r+0x4e>
 800aaf2:	89a3      	ldrh	r3, [r4, #12]
 800aaf4:	059b      	lsls	r3, r3, #22
 800aaf6:	d402      	bmi.n	800aafe <_puts_r+0x4e>
 800aaf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aafa:	f000 f87b 	bl	800abf4 <__retarget_lock_release_recursive>
 800aafe:	4628      	mov	r0, r5
 800ab00:	bd70      	pop	{r4, r5, r6, pc}
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	da04      	bge.n	800ab10 <_puts_r+0x60>
 800ab06:	69a2      	ldr	r2, [r4, #24]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	dc17      	bgt.n	800ab3c <_puts_r+0x8c>
 800ab0c:	290a      	cmp	r1, #10
 800ab0e:	d015      	beq.n	800ab3c <_puts_r+0x8c>
 800ab10:	6823      	ldr	r3, [r4, #0]
 800ab12:	1c5a      	adds	r2, r3, #1
 800ab14:	6022      	str	r2, [r4, #0]
 800ab16:	7019      	strb	r1, [r3, #0]
 800ab18:	68a3      	ldr	r3, [r4, #8]
 800ab1a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	60a3      	str	r3, [r4, #8]
 800ab22:	2900      	cmp	r1, #0
 800ab24:	d1ed      	bne.n	800ab02 <_puts_r+0x52>
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	da11      	bge.n	800ab4e <_puts_r+0x9e>
 800ab2a:	4622      	mov	r2, r4
 800ab2c:	210a      	movs	r1, #10
 800ab2e:	4628      	mov	r0, r5
 800ab30:	f000 fc6f 	bl	800b412 <__swbuf_r>
 800ab34:	3001      	adds	r0, #1
 800ab36:	d0d7      	beq.n	800aae8 <_puts_r+0x38>
 800ab38:	250a      	movs	r5, #10
 800ab3a:	e7d7      	b.n	800aaec <_puts_r+0x3c>
 800ab3c:	4622      	mov	r2, r4
 800ab3e:	4628      	mov	r0, r5
 800ab40:	f000 fc67 	bl	800b412 <__swbuf_r>
 800ab44:	3001      	adds	r0, #1
 800ab46:	d1e7      	bne.n	800ab18 <_puts_r+0x68>
 800ab48:	e7ce      	b.n	800aae8 <_puts_r+0x38>
 800ab4a:	3e01      	subs	r6, #1
 800ab4c:	e7e4      	b.n	800ab18 <_puts_r+0x68>
 800ab4e:	6823      	ldr	r3, [r4, #0]
 800ab50:	1c5a      	adds	r2, r3, #1
 800ab52:	6022      	str	r2, [r4, #0]
 800ab54:	220a      	movs	r2, #10
 800ab56:	701a      	strb	r2, [r3, #0]
 800ab58:	e7ee      	b.n	800ab38 <_puts_r+0x88>
	...

0800ab5c <puts>:
 800ab5c:	4b02      	ldr	r3, [pc, #8]	@ (800ab68 <puts+0xc>)
 800ab5e:	4601      	mov	r1, r0
 800ab60:	6818      	ldr	r0, [r3, #0]
 800ab62:	f7ff bfa5 	b.w	800aab0 <_puts_r>
 800ab66:	bf00      	nop
 800ab68:	20000150 	.word	0x20000150

0800ab6c <memset>:
 800ab6c:	4402      	add	r2, r0
 800ab6e:	4603      	mov	r3, r0
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d100      	bne.n	800ab76 <memset+0xa>
 800ab74:	4770      	bx	lr
 800ab76:	f803 1b01 	strb.w	r1, [r3], #1
 800ab7a:	e7f9      	b.n	800ab70 <memset+0x4>

0800ab7c <_sbrk_r>:
 800ab7c:	b538      	push	{r3, r4, r5, lr}
 800ab7e:	4d06      	ldr	r5, [pc, #24]	@ (800ab98 <_sbrk_r+0x1c>)
 800ab80:	2300      	movs	r3, #0
 800ab82:	4604      	mov	r4, r0
 800ab84:	4608      	mov	r0, r1
 800ab86:	602b      	str	r3, [r5, #0]
 800ab88:	f7f7 fda0 	bl	80026cc <_sbrk>
 800ab8c:	1c43      	adds	r3, r0, #1
 800ab8e:	d102      	bne.n	800ab96 <_sbrk_r+0x1a>
 800ab90:	682b      	ldr	r3, [r5, #0]
 800ab92:	b103      	cbz	r3, 800ab96 <_sbrk_r+0x1a>
 800ab94:	6023      	str	r3, [r4, #0]
 800ab96:	bd38      	pop	{r3, r4, r5, pc}
 800ab98:	20001df0 	.word	0x20001df0

0800ab9c <__errno>:
 800ab9c:	4b01      	ldr	r3, [pc, #4]	@ (800aba4 <__errno+0x8>)
 800ab9e:	6818      	ldr	r0, [r3, #0]
 800aba0:	4770      	bx	lr
 800aba2:	bf00      	nop
 800aba4:	20000150 	.word	0x20000150

0800aba8 <__libc_init_array>:
 800aba8:	b570      	push	{r4, r5, r6, lr}
 800abaa:	4d0d      	ldr	r5, [pc, #52]	@ (800abe0 <__libc_init_array+0x38>)
 800abac:	4c0d      	ldr	r4, [pc, #52]	@ (800abe4 <__libc_init_array+0x3c>)
 800abae:	1b64      	subs	r4, r4, r5
 800abb0:	10a4      	asrs	r4, r4, #2
 800abb2:	2600      	movs	r6, #0
 800abb4:	42a6      	cmp	r6, r4
 800abb6:	d109      	bne.n	800abcc <__libc_init_array+0x24>
 800abb8:	4d0b      	ldr	r5, [pc, #44]	@ (800abe8 <__libc_init_array+0x40>)
 800abba:	4c0c      	ldr	r4, [pc, #48]	@ (800abec <__libc_init_array+0x44>)
 800abbc:	f000 fdcc 	bl	800b758 <_init>
 800abc0:	1b64      	subs	r4, r4, r5
 800abc2:	10a4      	asrs	r4, r4, #2
 800abc4:	2600      	movs	r6, #0
 800abc6:	42a6      	cmp	r6, r4
 800abc8:	d105      	bne.n	800abd6 <__libc_init_array+0x2e>
 800abca:	bd70      	pop	{r4, r5, r6, pc}
 800abcc:	f855 3b04 	ldr.w	r3, [r5], #4
 800abd0:	4798      	blx	r3
 800abd2:	3601      	adds	r6, #1
 800abd4:	e7ee      	b.n	800abb4 <__libc_init_array+0xc>
 800abd6:	f855 3b04 	ldr.w	r3, [r5], #4
 800abda:	4798      	blx	r3
 800abdc:	3601      	adds	r6, #1
 800abde:	e7f2      	b.n	800abc6 <__libc_init_array+0x1e>
 800abe0:	0800bae8 	.word	0x0800bae8
 800abe4:	0800bae8 	.word	0x0800bae8
 800abe8:	0800bae8 	.word	0x0800bae8
 800abec:	0800baec 	.word	0x0800baec

0800abf0 <__retarget_lock_init_recursive>:
 800abf0:	4770      	bx	lr

0800abf2 <__retarget_lock_acquire_recursive>:
 800abf2:	4770      	bx	lr

0800abf4 <__retarget_lock_release_recursive>:
 800abf4:	4770      	bx	lr

0800abf6 <abort>:
 800abf6:	b508      	push	{r3, lr}
 800abf8:	2006      	movs	r0, #6
 800abfa:	f000 fd29 	bl	800b650 <raise>
 800abfe:	2001      	movs	r0, #1
 800ac00:	f7f7 fcec 	bl	80025dc <_exit>

0800ac04 <_free_r>:
 800ac04:	b538      	push	{r3, r4, r5, lr}
 800ac06:	4605      	mov	r5, r0
 800ac08:	2900      	cmp	r1, #0
 800ac0a:	d041      	beq.n	800ac90 <_free_r+0x8c>
 800ac0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac10:	1f0c      	subs	r4, r1, #4
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	bfb8      	it	lt
 800ac16:	18e4      	addlt	r4, r4, r3
 800ac18:	f7ff fe58 	bl	800a8cc <__malloc_lock>
 800ac1c:	4a1d      	ldr	r2, [pc, #116]	@ (800ac94 <_free_r+0x90>)
 800ac1e:	6813      	ldr	r3, [r2, #0]
 800ac20:	b933      	cbnz	r3, 800ac30 <_free_r+0x2c>
 800ac22:	6063      	str	r3, [r4, #4]
 800ac24:	6014      	str	r4, [r2, #0]
 800ac26:	4628      	mov	r0, r5
 800ac28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac2c:	f7ff be54 	b.w	800a8d8 <__malloc_unlock>
 800ac30:	42a3      	cmp	r3, r4
 800ac32:	d908      	bls.n	800ac46 <_free_r+0x42>
 800ac34:	6820      	ldr	r0, [r4, #0]
 800ac36:	1821      	adds	r1, r4, r0
 800ac38:	428b      	cmp	r3, r1
 800ac3a:	bf01      	itttt	eq
 800ac3c:	6819      	ldreq	r1, [r3, #0]
 800ac3e:	685b      	ldreq	r3, [r3, #4]
 800ac40:	1809      	addeq	r1, r1, r0
 800ac42:	6021      	streq	r1, [r4, #0]
 800ac44:	e7ed      	b.n	800ac22 <_free_r+0x1e>
 800ac46:	461a      	mov	r2, r3
 800ac48:	685b      	ldr	r3, [r3, #4]
 800ac4a:	b10b      	cbz	r3, 800ac50 <_free_r+0x4c>
 800ac4c:	42a3      	cmp	r3, r4
 800ac4e:	d9fa      	bls.n	800ac46 <_free_r+0x42>
 800ac50:	6811      	ldr	r1, [r2, #0]
 800ac52:	1850      	adds	r0, r2, r1
 800ac54:	42a0      	cmp	r0, r4
 800ac56:	d10b      	bne.n	800ac70 <_free_r+0x6c>
 800ac58:	6820      	ldr	r0, [r4, #0]
 800ac5a:	4401      	add	r1, r0
 800ac5c:	1850      	adds	r0, r2, r1
 800ac5e:	4283      	cmp	r3, r0
 800ac60:	6011      	str	r1, [r2, #0]
 800ac62:	d1e0      	bne.n	800ac26 <_free_r+0x22>
 800ac64:	6818      	ldr	r0, [r3, #0]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	6053      	str	r3, [r2, #4]
 800ac6a:	4408      	add	r0, r1
 800ac6c:	6010      	str	r0, [r2, #0]
 800ac6e:	e7da      	b.n	800ac26 <_free_r+0x22>
 800ac70:	d902      	bls.n	800ac78 <_free_r+0x74>
 800ac72:	230c      	movs	r3, #12
 800ac74:	602b      	str	r3, [r5, #0]
 800ac76:	e7d6      	b.n	800ac26 <_free_r+0x22>
 800ac78:	6820      	ldr	r0, [r4, #0]
 800ac7a:	1821      	adds	r1, r4, r0
 800ac7c:	428b      	cmp	r3, r1
 800ac7e:	bf04      	itt	eq
 800ac80:	6819      	ldreq	r1, [r3, #0]
 800ac82:	685b      	ldreq	r3, [r3, #4]
 800ac84:	6063      	str	r3, [r4, #4]
 800ac86:	bf04      	itt	eq
 800ac88:	1809      	addeq	r1, r1, r0
 800ac8a:	6021      	streq	r1, [r4, #0]
 800ac8c:	6054      	str	r4, [r2, #4]
 800ac8e:	e7ca      	b.n	800ac26 <_free_r+0x22>
 800ac90:	bd38      	pop	{r3, r4, r5, pc}
 800ac92:	bf00      	nop
 800ac94:	20001cac 	.word	0x20001cac

0800ac98 <__sfputc_r>:
 800ac98:	6893      	ldr	r3, [r2, #8]
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	b410      	push	{r4}
 800aca0:	6093      	str	r3, [r2, #8]
 800aca2:	da08      	bge.n	800acb6 <__sfputc_r+0x1e>
 800aca4:	6994      	ldr	r4, [r2, #24]
 800aca6:	42a3      	cmp	r3, r4
 800aca8:	db01      	blt.n	800acae <__sfputc_r+0x16>
 800acaa:	290a      	cmp	r1, #10
 800acac:	d103      	bne.n	800acb6 <__sfputc_r+0x1e>
 800acae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acb2:	f000 bbae 	b.w	800b412 <__swbuf_r>
 800acb6:	6813      	ldr	r3, [r2, #0]
 800acb8:	1c58      	adds	r0, r3, #1
 800acba:	6010      	str	r0, [r2, #0]
 800acbc:	7019      	strb	r1, [r3, #0]
 800acbe:	4608      	mov	r0, r1
 800acc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800acc4:	4770      	bx	lr

0800acc6 <__sfputs_r>:
 800acc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acc8:	4606      	mov	r6, r0
 800acca:	460f      	mov	r7, r1
 800accc:	4614      	mov	r4, r2
 800acce:	18d5      	adds	r5, r2, r3
 800acd0:	42ac      	cmp	r4, r5
 800acd2:	d101      	bne.n	800acd8 <__sfputs_r+0x12>
 800acd4:	2000      	movs	r0, #0
 800acd6:	e007      	b.n	800ace8 <__sfputs_r+0x22>
 800acd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acdc:	463a      	mov	r2, r7
 800acde:	4630      	mov	r0, r6
 800ace0:	f7ff ffda 	bl	800ac98 <__sfputc_r>
 800ace4:	1c43      	adds	r3, r0, #1
 800ace6:	d1f3      	bne.n	800acd0 <__sfputs_r+0xa>
 800ace8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800acec <_vfiprintf_r>:
 800acec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acf0:	460d      	mov	r5, r1
 800acf2:	b09d      	sub	sp, #116	@ 0x74
 800acf4:	4614      	mov	r4, r2
 800acf6:	4698      	mov	r8, r3
 800acf8:	4606      	mov	r6, r0
 800acfa:	b118      	cbz	r0, 800ad04 <_vfiprintf_r+0x18>
 800acfc:	6a03      	ldr	r3, [r0, #32]
 800acfe:	b90b      	cbnz	r3, 800ad04 <_vfiprintf_r+0x18>
 800ad00:	f7ff fe7c 	bl	800a9fc <__sinit>
 800ad04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad06:	07d9      	lsls	r1, r3, #31
 800ad08:	d405      	bmi.n	800ad16 <_vfiprintf_r+0x2a>
 800ad0a:	89ab      	ldrh	r3, [r5, #12]
 800ad0c:	059a      	lsls	r2, r3, #22
 800ad0e:	d402      	bmi.n	800ad16 <_vfiprintf_r+0x2a>
 800ad10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad12:	f7ff ff6e 	bl	800abf2 <__retarget_lock_acquire_recursive>
 800ad16:	89ab      	ldrh	r3, [r5, #12]
 800ad18:	071b      	lsls	r3, r3, #28
 800ad1a:	d501      	bpl.n	800ad20 <_vfiprintf_r+0x34>
 800ad1c:	692b      	ldr	r3, [r5, #16]
 800ad1e:	b99b      	cbnz	r3, 800ad48 <_vfiprintf_r+0x5c>
 800ad20:	4629      	mov	r1, r5
 800ad22:	4630      	mov	r0, r6
 800ad24:	f000 fbb4 	bl	800b490 <__swsetup_r>
 800ad28:	b170      	cbz	r0, 800ad48 <_vfiprintf_r+0x5c>
 800ad2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad2c:	07dc      	lsls	r4, r3, #31
 800ad2e:	d504      	bpl.n	800ad3a <_vfiprintf_r+0x4e>
 800ad30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad34:	b01d      	add	sp, #116	@ 0x74
 800ad36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad3a:	89ab      	ldrh	r3, [r5, #12]
 800ad3c:	0598      	lsls	r0, r3, #22
 800ad3e:	d4f7      	bmi.n	800ad30 <_vfiprintf_r+0x44>
 800ad40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ad42:	f7ff ff57 	bl	800abf4 <__retarget_lock_release_recursive>
 800ad46:	e7f3      	b.n	800ad30 <_vfiprintf_r+0x44>
 800ad48:	2300      	movs	r3, #0
 800ad4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad4c:	2320      	movs	r3, #32
 800ad4e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad52:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad56:	2330      	movs	r3, #48	@ 0x30
 800ad58:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800af08 <_vfiprintf_r+0x21c>
 800ad5c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad60:	f04f 0901 	mov.w	r9, #1
 800ad64:	4623      	mov	r3, r4
 800ad66:	469a      	mov	sl, r3
 800ad68:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad6c:	b10a      	cbz	r2, 800ad72 <_vfiprintf_r+0x86>
 800ad6e:	2a25      	cmp	r2, #37	@ 0x25
 800ad70:	d1f9      	bne.n	800ad66 <_vfiprintf_r+0x7a>
 800ad72:	ebba 0b04 	subs.w	fp, sl, r4
 800ad76:	d00b      	beq.n	800ad90 <_vfiprintf_r+0xa4>
 800ad78:	465b      	mov	r3, fp
 800ad7a:	4622      	mov	r2, r4
 800ad7c:	4629      	mov	r1, r5
 800ad7e:	4630      	mov	r0, r6
 800ad80:	f7ff ffa1 	bl	800acc6 <__sfputs_r>
 800ad84:	3001      	adds	r0, #1
 800ad86:	f000 80a7 	beq.w	800aed8 <_vfiprintf_r+0x1ec>
 800ad8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad8c:	445a      	add	r2, fp
 800ad8e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad90:	f89a 3000 	ldrb.w	r3, [sl]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	f000 809f 	beq.w	800aed8 <_vfiprintf_r+0x1ec>
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ada0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ada4:	f10a 0a01 	add.w	sl, sl, #1
 800ada8:	9304      	str	r3, [sp, #16]
 800adaa:	9307      	str	r3, [sp, #28]
 800adac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800adb0:	931a      	str	r3, [sp, #104]	@ 0x68
 800adb2:	4654      	mov	r4, sl
 800adb4:	2205      	movs	r2, #5
 800adb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adba:	4853      	ldr	r0, [pc, #332]	@ (800af08 <_vfiprintf_r+0x21c>)
 800adbc:	f7f5 fa30 	bl	8000220 <memchr>
 800adc0:	9a04      	ldr	r2, [sp, #16]
 800adc2:	b9d8      	cbnz	r0, 800adfc <_vfiprintf_r+0x110>
 800adc4:	06d1      	lsls	r1, r2, #27
 800adc6:	bf44      	itt	mi
 800adc8:	2320      	movmi	r3, #32
 800adca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800adce:	0713      	lsls	r3, r2, #28
 800add0:	bf44      	itt	mi
 800add2:	232b      	movmi	r3, #43	@ 0x2b
 800add4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800add8:	f89a 3000 	ldrb.w	r3, [sl]
 800addc:	2b2a      	cmp	r3, #42	@ 0x2a
 800adde:	d015      	beq.n	800ae0c <_vfiprintf_r+0x120>
 800ade0:	9a07      	ldr	r2, [sp, #28]
 800ade2:	4654      	mov	r4, sl
 800ade4:	2000      	movs	r0, #0
 800ade6:	f04f 0c0a 	mov.w	ip, #10
 800adea:	4621      	mov	r1, r4
 800adec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800adf0:	3b30      	subs	r3, #48	@ 0x30
 800adf2:	2b09      	cmp	r3, #9
 800adf4:	d94b      	bls.n	800ae8e <_vfiprintf_r+0x1a2>
 800adf6:	b1b0      	cbz	r0, 800ae26 <_vfiprintf_r+0x13a>
 800adf8:	9207      	str	r2, [sp, #28]
 800adfa:	e014      	b.n	800ae26 <_vfiprintf_r+0x13a>
 800adfc:	eba0 0308 	sub.w	r3, r0, r8
 800ae00:	fa09 f303 	lsl.w	r3, r9, r3
 800ae04:	4313      	orrs	r3, r2
 800ae06:	9304      	str	r3, [sp, #16]
 800ae08:	46a2      	mov	sl, r4
 800ae0a:	e7d2      	b.n	800adb2 <_vfiprintf_r+0xc6>
 800ae0c:	9b03      	ldr	r3, [sp, #12]
 800ae0e:	1d19      	adds	r1, r3, #4
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	9103      	str	r1, [sp, #12]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	bfbb      	ittet	lt
 800ae18:	425b      	neglt	r3, r3
 800ae1a:	f042 0202 	orrlt.w	r2, r2, #2
 800ae1e:	9307      	strge	r3, [sp, #28]
 800ae20:	9307      	strlt	r3, [sp, #28]
 800ae22:	bfb8      	it	lt
 800ae24:	9204      	strlt	r2, [sp, #16]
 800ae26:	7823      	ldrb	r3, [r4, #0]
 800ae28:	2b2e      	cmp	r3, #46	@ 0x2e
 800ae2a:	d10a      	bne.n	800ae42 <_vfiprintf_r+0x156>
 800ae2c:	7863      	ldrb	r3, [r4, #1]
 800ae2e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae30:	d132      	bne.n	800ae98 <_vfiprintf_r+0x1ac>
 800ae32:	9b03      	ldr	r3, [sp, #12]
 800ae34:	1d1a      	adds	r2, r3, #4
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	9203      	str	r2, [sp, #12]
 800ae3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ae3e:	3402      	adds	r4, #2
 800ae40:	9305      	str	r3, [sp, #20]
 800ae42:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800af18 <_vfiprintf_r+0x22c>
 800ae46:	7821      	ldrb	r1, [r4, #0]
 800ae48:	2203      	movs	r2, #3
 800ae4a:	4650      	mov	r0, sl
 800ae4c:	f7f5 f9e8 	bl	8000220 <memchr>
 800ae50:	b138      	cbz	r0, 800ae62 <_vfiprintf_r+0x176>
 800ae52:	9b04      	ldr	r3, [sp, #16]
 800ae54:	eba0 000a 	sub.w	r0, r0, sl
 800ae58:	2240      	movs	r2, #64	@ 0x40
 800ae5a:	4082      	lsls	r2, r0
 800ae5c:	4313      	orrs	r3, r2
 800ae5e:	3401      	adds	r4, #1
 800ae60:	9304      	str	r3, [sp, #16]
 800ae62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae66:	4829      	ldr	r0, [pc, #164]	@ (800af0c <_vfiprintf_r+0x220>)
 800ae68:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae6c:	2206      	movs	r2, #6
 800ae6e:	f7f5 f9d7 	bl	8000220 <memchr>
 800ae72:	2800      	cmp	r0, #0
 800ae74:	d03f      	beq.n	800aef6 <_vfiprintf_r+0x20a>
 800ae76:	4b26      	ldr	r3, [pc, #152]	@ (800af10 <_vfiprintf_r+0x224>)
 800ae78:	bb1b      	cbnz	r3, 800aec2 <_vfiprintf_r+0x1d6>
 800ae7a:	9b03      	ldr	r3, [sp, #12]
 800ae7c:	3307      	adds	r3, #7
 800ae7e:	f023 0307 	bic.w	r3, r3, #7
 800ae82:	3308      	adds	r3, #8
 800ae84:	9303      	str	r3, [sp, #12]
 800ae86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae88:	443b      	add	r3, r7
 800ae8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae8c:	e76a      	b.n	800ad64 <_vfiprintf_r+0x78>
 800ae8e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae92:	460c      	mov	r4, r1
 800ae94:	2001      	movs	r0, #1
 800ae96:	e7a8      	b.n	800adea <_vfiprintf_r+0xfe>
 800ae98:	2300      	movs	r3, #0
 800ae9a:	3401      	adds	r4, #1
 800ae9c:	9305      	str	r3, [sp, #20]
 800ae9e:	4619      	mov	r1, r3
 800aea0:	f04f 0c0a 	mov.w	ip, #10
 800aea4:	4620      	mov	r0, r4
 800aea6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aeaa:	3a30      	subs	r2, #48	@ 0x30
 800aeac:	2a09      	cmp	r2, #9
 800aeae:	d903      	bls.n	800aeb8 <_vfiprintf_r+0x1cc>
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d0c6      	beq.n	800ae42 <_vfiprintf_r+0x156>
 800aeb4:	9105      	str	r1, [sp, #20]
 800aeb6:	e7c4      	b.n	800ae42 <_vfiprintf_r+0x156>
 800aeb8:	fb0c 2101 	mla	r1, ip, r1, r2
 800aebc:	4604      	mov	r4, r0
 800aebe:	2301      	movs	r3, #1
 800aec0:	e7f0      	b.n	800aea4 <_vfiprintf_r+0x1b8>
 800aec2:	ab03      	add	r3, sp, #12
 800aec4:	9300      	str	r3, [sp, #0]
 800aec6:	462a      	mov	r2, r5
 800aec8:	4b12      	ldr	r3, [pc, #72]	@ (800af14 <_vfiprintf_r+0x228>)
 800aeca:	a904      	add	r1, sp, #16
 800aecc:	4630      	mov	r0, r6
 800aece:	f3af 8000 	nop.w
 800aed2:	4607      	mov	r7, r0
 800aed4:	1c78      	adds	r0, r7, #1
 800aed6:	d1d6      	bne.n	800ae86 <_vfiprintf_r+0x19a>
 800aed8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aeda:	07d9      	lsls	r1, r3, #31
 800aedc:	d405      	bmi.n	800aeea <_vfiprintf_r+0x1fe>
 800aede:	89ab      	ldrh	r3, [r5, #12]
 800aee0:	059a      	lsls	r2, r3, #22
 800aee2:	d402      	bmi.n	800aeea <_vfiprintf_r+0x1fe>
 800aee4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aee6:	f7ff fe85 	bl	800abf4 <__retarget_lock_release_recursive>
 800aeea:	89ab      	ldrh	r3, [r5, #12]
 800aeec:	065b      	lsls	r3, r3, #25
 800aeee:	f53f af1f 	bmi.w	800ad30 <_vfiprintf_r+0x44>
 800aef2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aef4:	e71e      	b.n	800ad34 <_vfiprintf_r+0x48>
 800aef6:	ab03      	add	r3, sp, #12
 800aef8:	9300      	str	r3, [sp, #0]
 800aefa:	462a      	mov	r2, r5
 800aefc:	4b05      	ldr	r3, [pc, #20]	@ (800af14 <_vfiprintf_r+0x228>)
 800aefe:	a904      	add	r1, sp, #16
 800af00:	4630      	mov	r0, r6
 800af02:	f000 f879 	bl	800aff8 <_printf_i>
 800af06:	e7e4      	b.n	800aed2 <_vfiprintf_r+0x1e6>
 800af08:	0800baac 	.word	0x0800baac
 800af0c:	0800bab6 	.word	0x0800bab6
 800af10:	00000000 	.word	0x00000000
 800af14:	0800acc7 	.word	0x0800acc7
 800af18:	0800bab2 	.word	0x0800bab2

0800af1c <_printf_common>:
 800af1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af20:	4616      	mov	r6, r2
 800af22:	4698      	mov	r8, r3
 800af24:	688a      	ldr	r2, [r1, #8]
 800af26:	690b      	ldr	r3, [r1, #16]
 800af28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800af2c:	4293      	cmp	r3, r2
 800af2e:	bfb8      	it	lt
 800af30:	4613      	movlt	r3, r2
 800af32:	6033      	str	r3, [r6, #0]
 800af34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800af38:	4607      	mov	r7, r0
 800af3a:	460c      	mov	r4, r1
 800af3c:	b10a      	cbz	r2, 800af42 <_printf_common+0x26>
 800af3e:	3301      	adds	r3, #1
 800af40:	6033      	str	r3, [r6, #0]
 800af42:	6823      	ldr	r3, [r4, #0]
 800af44:	0699      	lsls	r1, r3, #26
 800af46:	bf42      	ittt	mi
 800af48:	6833      	ldrmi	r3, [r6, #0]
 800af4a:	3302      	addmi	r3, #2
 800af4c:	6033      	strmi	r3, [r6, #0]
 800af4e:	6825      	ldr	r5, [r4, #0]
 800af50:	f015 0506 	ands.w	r5, r5, #6
 800af54:	d106      	bne.n	800af64 <_printf_common+0x48>
 800af56:	f104 0a19 	add.w	sl, r4, #25
 800af5a:	68e3      	ldr	r3, [r4, #12]
 800af5c:	6832      	ldr	r2, [r6, #0]
 800af5e:	1a9b      	subs	r3, r3, r2
 800af60:	42ab      	cmp	r3, r5
 800af62:	dc26      	bgt.n	800afb2 <_printf_common+0x96>
 800af64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800af68:	6822      	ldr	r2, [r4, #0]
 800af6a:	3b00      	subs	r3, #0
 800af6c:	bf18      	it	ne
 800af6e:	2301      	movne	r3, #1
 800af70:	0692      	lsls	r2, r2, #26
 800af72:	d42b      	bmi.n	800afcc <_printf_common+0xb0>
 800af74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800af78:	4641      	mov	r1, r8
 800af7a:	4638      	mov	r0, r7
 800af7c:	47c8      	blx	r9
 800af7e:	3001      	adds	r0, #1
 800af80:	d01e      	beq.n	800afc0 <_printf_common+0xa4>
 800af82:	6823      	ldr	r3, [r4, #0]
 800af84:	6922      	ldr	r2, [r4, #16]
 800af86:	f003 0306 	and.w	r3, r3, #6
 800af8a:	2b04      	cmp	r3, #4
 800af8c:	bf02      	ittt	eq
 800af8e:	68e5      	ldreq	r5, [r4, #12]
 800af90:	6833      	ldreq	r3, [r6, #0]
 800af92:	1aed      	subeq	r5, r5, r3
 800af94:	68a3      	ldr	r3, [r4, #8]
 800af96:	bf0c      	ite	eq
 800af98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af9c:	2500      	movne	r5, #0
 800af9e:	4293      	cmp	r3, r2
 800afa0:	bfc4      	itt	gt
 800afa2:	1a9b      	subgt	r3, r3, r2
 800afa4:	18ed      	addgt	r5, r5, r3
 800afa6:	2600      	movs	r6, #0
 800afa8:	341a      	adds	r4, #26
 800afaa:	42b5      	cmp	r5, r6
 800afac:	d11a      	bne.n	800afe4 <_printf_common+0xc8>
 800afae:	2000      	movs	r0, #0
 800afb0:	e008      	b.n	800afc4 <_printf_common+0xa8>
 800afb2:	2301      	movs	r3, #1
 800afb4:	4652      	mov	r2, sl
 800afb6:	4641      	mov	r1, r8
 800afb8:	4638      	mov	r0, r7
 800afba:	47c8      	blx	r9
 800afbc:	3001      	adds	r0, #1
 800afbe:	d103      	bne.n	800afc8 <_printf_common+0xac>
 800afc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800afc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afc8:	3501      	adds	r5, #1
 800afca:	e7c6      	b.n	800af5a <_printf_common+0x3e>
 800afcc:	18e1      	adds	r1, r4, r3
 800afce:	1c5a      	adds	r2, r3, #1
 800afd0:	2030      	movs	r0, #48	@ 0x30
 800afd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800afd6:	4422      	add	r2, r4
 800afd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800afdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800afe0:	3302      	adds	r3, #2
 800afe2:	e7c7      	b.n	800af74 <_printf_common+0x58>
 800afe4:	2301      	movs	r3, #1
 800afe6:	4622      	mov	r2, r4
 800afe8:	4641      	mov	r1, r8
 800afea:	4638      	mov	r0, r7
 800afec:	47c8      	blx	r9
 800afee:	3001      	adds	r0, #1
 800aff0:	d0e6      	beq.n	800afc0 <_printf_common+0xa4>
 800aff2:	3601      	adds	r6, #1
 800aff4:	e7d9      	b.n	800afaa <_printf_common+0x8e>
	...

0800aff8 <_printf_i>:
 800aff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800affc:	7e0f      	ldrb	r7, [r1, #24]
 800affe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b000:	2f78      	cmp	r7, #120	@ 0x78
 800b002:	4691      	mov	r9, r2
 800b004:	4680      	mov	r8, r0
 800b006:	460c      	mov	r4, r1
 800b008:	469a      	mov	sl, r3
 800b00a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b00e:	d807      	bhi.n	800b020 <_printf_i+0x28>
 800b010:	2f62      	cmp	r7, #98	@ 0x62
 800b012:	d80a      	bhi.n	800b02a <_printf_i+0x32>
 800b014:	2f00      	cmp	r7, #0
 800b016:	f000 80d1 	beq.w	800b1bc <_printf_i+0x1c4>
 800b01a:	2f58      	cmp	r7, #88	@ 0x58
 800b01c:	f000 80b8 	beq.w	800b190 <_printf_i+0x198>
 800b020:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b024:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b028:	e03a      	b.n	800b0a0 <_printf_i+0xa8>
 800b02a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b02e:	2b15      	cmp	r3, #21
 800b030:	d8f6      	bhi.n	800b020 <_printf_i+0x28>
 800b032:	a101      	add	r1, pc, #4	@ (adr r1, 800b038 <_printf_i+0x40>)
 800b034:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b038:	0800b091 	.word	0x0800b091
 800b03c:	0800b0a5 	.word	0x0800b0a5
 800b040:	0800b021 	.word	0x0800b021
 800b044:	0800b021 	.word	0x0800b021
 800b048:	0800b021 	.word	0x0800b021
 800b04c:	0800b021 	.word	0x0800b021
 800b050:	0800b0a5 	.word	0x0800b0a5
 800b054:	0800b021 	.word	0x0800b021
 800b058:	0800b021 	.word	0x0800b021
 800b05c:	0800b021 	.word	0x0800b021
 800b060:	0800b021 	.word	0x0800b021
 800b064:	0800b1a3 	.word	0x0800b1a3
 800b068:	0800b0cf 	.word	0x0800b0cf
 800b06c:	0800b15d 	.word	0x0800b15d
 800b070:	0800b021 	.word	0x0800b021
 800b074:	0800b021 	.word	0x0800b021
 800b078:	0800b1c5 	.word	0x0800b1c5
 800b07c:	0800b021 	.word	0x0800b021
 800b080:	0800b0cf 	.word	0x0800b0cf
 800b084:	0800b021 	.word	0x0800b021
 800b088:	0800b021 	.word	0x0800b021
 800b08c:	0800b165 	.word	0x0800b165
 800b090:	6833      	ldr	r3, [r6, #0]
 800b092:	1d1a      	adds	r2, r3, #4
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	6032      	str	r2, [r6, #0]
 800b098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b09c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	e09c      	b.n	800b1de <_printf_i+0x1e6>
 800b0a4:	6833      	ldr	r3, [r6, #0]
 800b0a6:	6820      	ldr	r0, [r4, #0]
 800b0a8:	1d19      	adds	r1, r3, #4
 800b0aa:	6031      	str	r1, [r6, #0]
 800b0ac:	0606      	lsls	r6, r0, #24
 800b0ae:	d501      	bpl.n	800b0b4 <_printf_i+0xbc>
 800b0b0:	681d      	ldr	r5, [r3, #0]
 800b0b2:	e003      	b.n	800b0bc <_printf_i+0xc4>
 800b0b4:	0645      	lsls	r5, r0, #25
 800b0b6:	d5fb      	bpl.n	800b0b0 <_printf_i+0xb8>
 800b0b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b0bc:	2d00      	cmp	r5, #0
 800b0be:	da03      	bge.n	800b0c8 <_printf_i+0xd0>
 800b0c0:	232d      	movs	r3, #45	@ 0x2d
 800b0c2:	426d      	negs	r5, r5
 800b0c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0c8:	4858      	ldr	r0, [pc, #352]	@ (800b22c <_printf_i+0x234>)
 800b0ca:	230a      	movs	r3, #10
 800b0cc:	e011      	b.n	800b0f2 <_printf_i+0xfa>
 800b0ce:	6821      	ldr	r1, [r4, #0]
 800b0d0:	6833      	ldr	r3, [r6, #0]
 800b0d2:	0608      	lsls	r0, r1, #24
 800b0d4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b0d8:	d402      	bmi.n	800b0e0 <_printf_i+0xe8>
 800b0da:	0649      	lsls	r1, r1, #25
 800b0dc:	bf48      	it	mi
 800b0de:	b2ad      	uxthmi	r5, r5
 800b0e0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b0e2:	4852      	ldr	r0, [pc, #328]	@ (800b22c <_printf_i+0x234>)
 800b0e4:	6033      	str	r3, [r6, #0]
 800b0e6:	bf14      	ite	ne
 800b0e8:	230a      	movne	r3, #10
 800b0ea:	2308      	moveq	r3, #8
 800b0ec:	2100      	movs	r1, #0
 800b0ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b0f2:	6866      	ldr	r6, [r4, #4]
 800b0f4:	60a6      	str	r6, [r4, #8]
 800b0f6:	2e00      	cmp	r6, #0
 800b0f8:	db05      	blt.n	800b106 <_printf_i+0x10e>
 800b0fa:	6821      	ldr	r1, [r4, #0]
 800b0fc:	432e      	orrs	r6, r5
 800b0fe:	f021 0104 	bic.w	r1, r1, #4
 800b102:	6021      	str	r1, [r4, #0]
 800b104:	d04b      	beq.n	800b19e <_printf_i+0x1a6>
 800b106:	4616      	mov	r6, r2
 800b108:	fbb5 f1f3 	udiv	r1, r5, r3
 800b10c:	fb03 5711 	mls	r7, r3, r1, r5
 800b110:	5dc7      	ldrb	r7, [r0, r7]
 800b112:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b116:	462f      	mov	r7, r5
 800b118:	42bb      	cmp	r3, r7
 800b11a:	460d      	mov	r5, r1
 800b11c:	d9f4      	bls.n	800b108 <_printf_i+0x110>
 800b11e:	2b08      	cmp	r3, #8
 800b120:	d10b      	bne.n	800b13a <_printf_i+0x142>
 800b122:	6823      	ldr	r3, [r4, #0]
 800b124:	07df      	lsls	r7, r3, #31
 800b126:	d508      	bpl.n	800b13a <_printf_i+0x142>
 800b128:	6923      	ldr	r3, [r4, #16]
 800b12a:	6861      	ldr	r1, [r4, #4]
 800b12c:	4299      	cmp	r1, r3
 800b12e:	bfde      	ittt	le
 800b130:	2330      	movle	r3, #48	@ 0x30
 800b132:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b136:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b13a:	1b92      	subs	r2, r2, r6
 800b13c:	6122      	str	r2, [r4, #16]
 800b13e:	f8cd a000 	str.w	sl, [sp]
 800b142:	464b      	mov	r3, r9
 800b144:	aa03      	add	r2, sp, #12
 800b146:	4621      	mov	r1, r4
 800b148:	4640      	mov	r0, r8
 800b14a:	f7ff fee7 	bl	800af1c <_printf_common>
 800b14e:	3001      	adds	r0, #1
 800b150:	d14a      	bne.n	800b1e8 <_printf_i+0x1f0>
 800b152:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b156:	b004      	add	sp, #16
 800b158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b15c:	6823      	ldr	r3, [r4, #0]
 800b15e:	f043 0320 	orr.w	r3, r3, #32
 800b162:	6023      	str	r3, [r4, #0]
 800b164:	4832      	ldr	r0, [pc, #200]	@ (800b230 <_printf_i+0x238>)
 800b166:	2778      	movs	r7, #120	@ 0x78
 800b168:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b16c:	6823      	ldr	r3, [r4, #0]
 800b16e:	6831      	ldr	r1, [r6, #0]
 800b170:	061f      	lsls	r7, r3, #24
 800b172:	f851 5b04 	ldr.w	r5, [r1], #4
 800b176:	d402      	bmi.n	800b17e <_printf_i+0x186>
 800b178:	065f      	lsls	r7, r3, #25
 800b17a:	bf48      	it	mi
 800b17c:	b2ad      	uxthmi	r5, r5
 800b17e:	6031      	str	r1, [r6, #0]
 800b180:	07d9      	lsls	r1, r3, #31
 800b182:	bf44      	itt	mi
 800b184:	f043 0320 	orrmi.w	r3, r3, #32
 800b188:	6023      	strmi	r3, [r4, #0]
 800b18a:	b11d      	cbz	r5, 800b194 <_printf_i+0x19c>
 800b18c:	2310      	movs	r3, #16
 800b18e:	e7ad      	b.n	800b0ec <_printf_i+0xf4>
 800b190:	4826      	ldr	r0, [pc, #152]	@ (800b22c <_printf_i+0x234>)
 800b192:	e7e9      	b.n	800b168 <_printf_i+0x170>
 800b194:	6823      	ldr	r3, [r4, #0]
 800b196:	f023 0320 	bic.w	r3, r3, #32
 800b19a:	6023      	str	r3, [r4, #0]
 800b19c:	e7f6      	b.n	800b18c <_printf_i+0x194>
 800b19e:	4616      	mov	r6, r2
 800b1a0:	e7bd      	b.n	800b11e <_printf_i+0x126>
 800b1a2:	6833      	ldr	r3, [r6, #0]
 800b1a4:	6825      	ldr	r5, [r4, #0]
 800b1a6:	6961      	ldr	r1, [r4, #20]
 800b1a8:	1d18      	adds	r0, r3, #4
 800b1aa:	6030      	str	r0, [r6, #0]
 800b1ac:	062e      	lsls	r6, r5, #24
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	d501      	bpl.n	800b1b6 <_printf_i+0x1be>
 800b1b2:	6019      	str	r1, [r3, #0]
 800b1b4:	e002      	b.n	800b1bc <_printf_i+0x1c4>
 800b1b6:	0668      	lsls	r0, r5, #25
 800b1b8:	d5fb      	bpl.n	800b1b2 <_printf_i+0x1ba>
 800b1ba:	8019      	strh	r1, [r3, #0]
 800b1bc:	2300      	movs	r3, #0
 800b1be:	6123      	str	r3, [r4, #16]
 800b1c0:	4616      	mov	r6, r2
 800b1c2:	e7bc      	b.n	800b13e <_printf_i+0x146>
 800b1c4:	6833      	ldr	r3, [r6, #0]
 800b1c6:	1d1a      	adds	r2, r3, #4
 800b1c8:	6032      	str	r2, [r6, #0]
 800b1ca:	681e      	ldr	r6, [r3, #0]
 800b1cc:	6862      	ldr	r2, [r4, #4]
 800b1ce:	2100      	movs	r1, #0
 800b1d0:	4630      	mov	r0, r6
 800b1d2:	f7f5 f825 	bl	8000220 <memchr>
 800b1d6:	b108      	cbz	r0, 800b1dc <_printf_i+0x1e4>
 800b1d8:	1b80      	subs	r0, r0, r6
 800b1da:	6060      	str	r0, [r4, #4]
 800b1dc:	6863      	ldr	r3, [r4, #4]
 800b1de:	6123      	str	r3, [r4, #16]
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1e6:	e7aa      	b.n	800b13e <_printf_i+0x146>
 800b1e8:	6923      	ldr	r3, [r4, #16]
 800b1ea:	4632      	mov	r2, r6
 800b1ec:	4649      	mov	r1, r9
 800b1ee:	4640      	mov	r0, r8
 800b1f0:	47d0      	blx	sl
 800b1f2:	3001      	adds	r0, #1
 800b1f4:	d0ad      	beq.n	800b152 <_printf_i+0x15a>
 800b1f6:	6823      	ldr	r3, [r4, #0]
 800b1f8:	079b      	lsls	r3, r3, #30
 800b1fa:	d413      	bmi.n	800b224 <_printf_i+0x22c>
 800b1fc:	68e0      	ldr	r0, [r4, #12]
 800b1fe:	9b03      	ldr	r3, [sp, #12]
 800b200:	4298      	cmp	r0, r3
 800b202:	bfb8      	it	lt
 800b204:	4618      	movlt	r0, r3
 800b206:	e7a6      	b.n	800b156 <_printf_i+0x15e>
 800b208:	2301      	movs	r3, #1
 800b20a:	4632      	mov	r2, r6
 800b20c:	4649      	mov	r1, r9
 800b20e:	4640      	mov	r0, r8
 800b210:	47d0      	blx	sl
 800b212:	3001      	adds	r0, #1
 800b214:	d09d      	beq.n	800b152 <_printf_i+0x15a>
 800b216:	3501      	adds	r5, #1
 800b218:	68e3      	ldr	r3, [r4, #12]
 800b21a:	9903      	ldr	r1, [sp, #12]
 800b21c:	1a5b      	subs	r3, r3, r1
 800b21e:	42ab      	cmp	r3, r5
 800b220:	dcf2      	bgt.n	800b208 <_printf_i+0x210>
 800b222:	e7eb      	b.n	800b1fc <_printf_i+0x204>
 800b224:	2500      	movs	r5, #0
 800b226:	f104 0619 	add.w	r6, r4, #25
 800b22a:	e7f5      	b.n	800b218 <_printf_i+0x220>
 800b22c:	0800babd 	.word	0x0800babd
 800b230:	0800bace 	.word	0x0800bace

0800b234 <__sflush_r>:
 800b234:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b23c:	0716      	lsls	r6, r2, #28
 800b23e:	4605      	mov	r5, r0
 800b240:	460c      	mov	r4, r1
 800b242:	d454      	bmi.n	800b2ee <__sflush_r+0xba>
 800b244:	684b      	ldr	r3, [r1, #4]
 800b246:	2b00      	cmp	r3, #0
 800b248:	dc02      	bgt.n	800b250 <__sflush_r+0x1c>
 800b24a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	dd48      	ble.n	800b2e2 <__sflush_r+0xae>
 800b250:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b252:	2e00      	cmp	r6, #0
 800b254:	d045      	beq.n	800b2e2 <__sflush_r+0xae>
 800b256:	2300      	movs	r3, #0
 800b258:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b25c:	682f      	ldr	r7, [r5, #0]
 800b25e:	6a21      	ldr	r1, [r4, #32]
 800b260:	602b      	str	r3, [r5, #0]
 800b262:	d030      	beq.n	800b2c6 <__sflush_r+0x92>
 800b264:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b266:	89a3      	ldrh	r3, [r4, #12]
 800b268:	0759      	lsls	r1, r3, #29
 800b26a:	d505      	bpl.n	800b278 <__sflush_r+0x44>
 800b26c:	6863      	ldr	r3, [r4, #4]
 800b26e:	1ad2      	subs	r2, r2, r3
 800b270:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b272:	b10b      	cbz	r3, 800b278 <__sflush_r+0x44>
 800b274:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b276:	1ad2      	subs	r2, r2, r3
 800b278:	2300      	movs	r3, #0
 800b27a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b27c:	6a21      	ldr	r1, [r4, #32]
 800b27e:	4628      	mov	r0, r5
 800b280:	47b0      	blx	r6
 800b282:	1c43      	adds	r3, r0, #1
 800b284:	89a3      	ldrh	r3, [r4, #12]
 800b286:	d106      	bne.n	800b296 <__sflush_r+0x62>
 800b288:	6829      	ldr	r1, [r5, #0]
 800b28a:	291d      	cmp	r1, #29
 800b28c:	d82b      	bhi.n	800b2e6 <__sflush_r+0xb2>
 800b28e:	4a2a      	ldr	r2, [pc, #168]	@ (800b338 <__sflush_r+0x104>)
 800b290:	40ca      	lsrs	r2, r1
 800b292:	07d6      	lsls	r6, r2, #31
 800b294:	d527      	bpl.n	800b2e6 <__sflush_r+0xb2>
 800b296:	2200      	movs	r2, #0
 800b298:	6062      	str	r2, [r4, #4]
 800b29a:	04d9      	lsls	r1, r3, #19
 800b29c:	6922      	ldr	r2, [r4, #16]
 800b29e:	6022      	str	r2, [r4, #0]
 800b2a0:	d504      	bpl.n	800b2ac <__sflush_r+0x78>
 800b2a2:	1c42      	adds	r2, r0, #1
 800b2a4:	d101      	bne.n	800b2aa <__sflush_r+0x76>
 800b2a6:	682b      	ldr	r3, [r5, #0]
 800b2a8:	b903      	cbnz	r3, 800b2ac <__sflush_r+0x78>
 800b2aa:	6560      	str	r0, [r4, #84]	@ 0x54
 800b2ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b2ae:	602f      	str	r7, [r5, #0]
 800b2b0:	b1b9      	cbz	r1, 800b2e2 <__sflush_r+0xae>
 800b2b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b2b6:	4299      	cmp	r1, r3
 800b2b8:	d002      	beq.n	800b2c0 <__sflush_r+0x8c>
 800b2ba:	4628      	mov	r0, r5
 800b2bc:	f7ff fca2 	bl	800ac04 <_free_r>
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b2c4:	e00d      	b.n	800b2e2 <__sflush_r+0xae>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	4628      	mov	r0, r5
 800b2ca:	47b0      	blx	r6
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	1c50      	adds	r0, r2, #1
 800b2d0:	d1c9      	bne.n	800b266 <__sflush_r+0x32>
 800b2d2:	682b      	ldr	r3, [r5, #0]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d0c6      	beq.n	800b266 <__sflush_r+0x32>
 800b2d8:	2b1d      	cmp	r3, #29
 800b2da:	d001      	beq.n	800b2e0 <__sflush_r+0xac>
 800b2dc:	2b16      	cmp	r3, #22
 800b2de:	d11e      	bne.n	800b31e <__sflush_r+0xea>
 800b2e0:	602f      	str	r7, [r5, #0]
 800b2e2:	2000      	movs	r0, #0
 800b2e4:	e022      	b.n	800b32c <__sflush_r+0xf8>
 800b2e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2ea:	b21b      	sxth	r3, r3
 800b2ec:	e01b      	b.n	800b326 <__sflush_r+0xf2>
 800b2ee:	690f      	ldr	r7, [r1, #16]
 800b2f0:	2f00      	cmp	r7, #0
 800b2f2:	d0f6      	beq.n	800b2e2 <__sflush_r+0xae>
 800b2f4:	0793      	lsls	r3, r2, #30
 800b2f6:	680e      	ldr	r6, [r1, #0]
 800b2f8:	bf08      	it	eq
 800b2fa:	694b      	ldreq	r3, [r1, #20]
 800b2fc:	600f      	str	r7, [r1, #0]
 800b2fe:	bf18      	it	ne
 800b300:	2300      	movne	r3, #0
 800b302:	eba6 0807 	sub.w	r8, r6, r7
 800b306:	608b      	str	r3, [r1, #8]
 800b308:	f1b8 0f00 	cmp.w	r8, #0
 800b30c:	dde9      	ble.n	800b2e2 <__sflush_r+0xae>
 800b30e:	6a21      	ldr	r1, [r4, #32]
 800b310:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b312:	4643      	mov	r3, r8
 800b314:	463a      	mov	r2, r7
 800b316:	4628      	mov	r0, r5
 800b318:	47b0      	blx	r6
 800b31a:	2800      	cmp	r0, #0
 800b31c:	dc08      	bgt.n	800b330 <__sflush_r+0xfc>
 800b31e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b322:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b326:	81a3      	strh	r3, [r4, #12]
 800b328:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b32c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b330:	4407      	add	r7, r0
 800b332:	eba8 0800 	sub.w	r8, r8, r0
 800b336:	e7e7      	b.n	800b308 <__sflush_r+0xd4>
 800b338:	20400001 	.word	0x20400001

0800b33c <_fflush_r>:
 800b33c:	b538      	push	{r3, r4, r5, lr}
 800b33e:	690b      	ldr	r3, [r1, #16]
 800b340:	4605      	mov	r5, r0
 800b342:	460c      	mov	r4, r1
 800b344:	b913      	cbnz	r3, 800b34c <_fflush_r+0x10>
 800b346:	2500      	movs	r5, #0
 800b348:	4628      	mov	r0, r5
 800b34a:	bd38      	pop	{r3, r4, r5, pc}
 800b34c:	b118      	cbz	r0, 800b356 <_fflush_r+0x1a>
 800b34e:	6a03      	ldr	r3, [r0, #32]
 800b350:	b90b      	cbnz	r3, 800b356 <_fflush_r+0x1a>
 800b352:	f7ff fb53 	bl	800a9fc <__sinit>
 800b356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d0f3      	beq.n	800b346 <_fflush_r+0xa>
 800b35e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b360:	07d0      	lsls	r0, r2, #31
 800b362:	d404      	bmi.n	800b36e <_fflush_r+0x32>
 800b364:	0599      	lsls	r1, r3, #22
 800b366:	d402      	bmi.n	800b36e <_fflush_r+0x32>
 800b368:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b36a:	f7ff fc42 	bl	800abf2 <__retarget_lock_acquire_recursive>
 800b36e:	4628      	mov	r0, r5
 800b370:	4621      	mov	r1, r4
 800b372:	f7ff ff5f 	bl	800b234 <__sflush_r>
 800b376:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b378:	07da      	lsls	r2, r3, #31
 800b37a:	4605      	mov	r5, r0
 800b37c:	d4e4      	bmi.n	800b348 <_fflush_r+0xc>
 800b37e:	89a3      	ldrh	r3, [r4, #12]
 800b380:	059b      	lsls	r3, r3, #22
 800b382:	d4e1      	bmi.n	800b348 <_fflush_r+0xc>
 800b384:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b386:	f7ff fc35 	bl	800abf4 <__retarget_lock_release_recursive>
 800b38a:	e7dd      	b.n	800b348 <_fflush_r+0xc>

0800b38c <__sread>:
 800b38c:	b510      	push	{r4, lr}
 800b38e:	460c      	mov	r4, r1
 800b390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b394:	f000 f986 	bl	800b6a4 <_read_r>
 800b398:	2800      	cmp	r0, #0
 800b39a:	bfab      	itete	ge
 800b39c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b39e:	89a3      	ldrhlt	r3, [r4, #12]
 800b3a0:	181b      	addge	r3, r3, r0
 800b3a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b3a6:	bfac      	ite	ge
 800b3a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b3aa:	81a3      	strhlt	r3, [r4, #12]
 800b3ac:	bd10      	pop	{r4, pc}

0800b3ae <__swrite>:
 800b3ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3b2:	461f      	mov	r7, r3
 800b3b4:	898b      	ldrh	r3, [r1, #12]
 800b3b6:	05db      	lsls	r3, r3, #23
 800b3b8:	4605      	mov	r5, r0
 800b3ba:	460c      	mov	r4, r1
 800b3bc:	4616      	mov	r6, r2
 800b3be:	d505      	bpl.n	800b3cc <__swrite+0x1e>
 800b3c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3c4:	2302      	movs	r3, #2
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	f000 f95a 	bl	800b680 <_lseek_r>
 800b3cc:	89a3      	ldrh	r3, [r4, #12]
 800b3ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b3d6:	81a3      	strh	r3, [r4, #12]
 800b3d8:	4632      	mov	r2, r6
 800b3da:	463b      	mov	r3, r7
 800b3dc:	4628      	mov	r0, r5
 800b3de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b3e2:	f000 b985 	b.w	800b6f0 <_write_r>

0800b3e6 <__sseek>:
 800b3e6:	b510      	push	{r4, lr}
 800b3e8:	460c      	mov	r4, r1
 800b3ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3ee:	f000 f947 	bl	800b680 <_lseek_r>
 800b3f2:	1c43      	adds	r3, r0, #1
 800b3f4:	89a3      	ldrh	r3, [r4, #12]
 800b3f6:	bf15      	itete	ne
 800b3f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b3fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b3fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b402:	81a3      	strheq	r3, [r4, #12]
 800b404:	bf18      	it	ne
 800b406:	81a3      	strhne	r3, [r4, #12]
 800b408:	bd10      	pop	{r4, pc}

0800b40a <__sclose>:
 800b40a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b40e:	f000 b981 	b.w	800b714 <_close_r>

0800b412 <__swbuf_r>:
 800b412:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b414:	460e      	mov	r6, r1
 800b416:	4614      	mov	r4, r2
 800b418:	4605      	mov	r5, r0
 800b41a:	b118      	cbz	r0, 800b424 <__swbuf_r+0x12>
 800b41c:	6a03      	ldr	r3, [r0, #32]
 800b41e:	b90b      	cbnz	r3, 800b424 <__swbuf_r+0x12>
 800b420:	f7ff faec 	bl	800a9fc <__sinit>
 800b424:	69a3      	ldr	r3, [r4, #24]
 800b426:	60a3      	str	r3, [r4, #8]
 800b428:	89a3      	ldrh	r3, [r4, #12]
 800b42a:	071a      	lsls	r2, r3, #28
 800b42c:	d501      	bpl.n	800b432 <__swbuf_r+0x20>
 800b42e:	6923      	ldr	r3, [r4, #16]
 800b430:	b943      	cbnz	r3, 800b444 <__swbuf_r+0x32>
 800b432:	4621      	mov	r1, r4
 800b434:	4628      	mov	r0, r5
 800b436:	f000 f82b 	bl	800b490 <__swsetup_r>
 800b43a:	b118      	cbz	r0, 800b444 <__swbuf_r+0x32>
 800b43c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b440:	4638      	mov	r0, r7
 800b442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b444:	6823      	ldr	r3, [r4, #0]
 800b446:	6922      	ldr	r2, [r4, #16]
 800b448:	1a98      	subs	r0, r3, r2
 800b44a:	6963      	ldr	r3, [r4, #20]
 800b44c:	b2f6      	uxtb	r6, r6
 800b44e:	4283      	cmp	r3, r0
 800b450:	4637      	mov	r7, r6
 800b452:	dc05      	bgt.n	800b460 <__swbuf_r+0x4e>
 800b454:	4621      	mov	r1, r4
 800b456:	4628      	mov	r0, r5
 800b458:	f7ff ff70 	bl	800b33c <_fflush_r>
 800b45c:	2800      	cmp	r0, #0
 800b45e:	d1ed      	bne.n	800b43c <__swbuf_r+0x2a>
 800b460:	68a3      	ldr	r3, [r4, #8]
 800b462:	3b01      	subs	r3, #1
 800b464:	60a3      	str	r3, [r4, #8]
 800b466:	6823      	ldr	r3, [r4, #0]
 800b468:	1c5a      	adds	r2, r3, #1
 800b46a:	6022      	str	r2, [r4, #0]
 800b46c:	701e      	strb	r6, [r3, #0]
 800b46e:	6962      	ldr	r2, [r4, #20]
 800b470:	1c43      	adds	r3, r0, #1
 800b472:	429a      	cmp	r2, r3
 800b474:	d004      	beq.n	800b480 <__swbuf_r+0x6e>
 800b476:	89a3      	ldrh	r3, [r4, #12]
 800b478:	07db      	lsls	r3, r3, #31
 800b47a:	d5e1      	bpl.n	800b440 <__swbuf_r+0x2e>
 800b47c:	2e0a      	cmp	r6, #10
 800b47e:	d1df      	bne.n	800b440 <__swbuf_r+0x2e>
 800b480:	4621      	mov	r1, r4
 800b482:	4628      	mov	r0, r5
 800b484:	f7ff ff5a 	bl	800b33c <_fflush_r>
 800b488:	2800      	cmp	r0, #0
 800b48a:	d0d9      	beq.n	800b440 <__swbuf_r+0x2e>
 800b48c:	e7d6      	b.n	800b43c <__swbuf_r+0x2a>
	...

0800b490 <__swsetup_r>:
 800b490:	b538      	push	{r3, r4, r5, lr}
 800b492:	4b29      	ldr	r3, [pc, #164]	@ (800b538 <__swsetup_r+0xa8>)
 800b494:	4605      	mov	r5, r0
 800b496:	6818      	ldr	r0, [r3, #0]
 800b498:	460c      	mov	r4, r1
 800b49a:	b118      	cbz	r0, 800b4a4 <__swsetup_r+0x14>
 800b49c:	6a03      	ldr	r3, [r0, #32]
 800b49e:	b90b      	cbnz	r3, 800b4a4 <__swsetup_r+0x14>
 800b4a0:	f7ff faac 	bl	800a9fc <__sinit>
 800b4a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4a8:	0719      	lsls	r1, r3, #28
 800b4aa:	d422      	bmi.n	800b4f2 <__swsetup_r+0x62>
 800b4ac:	06da      	lsls	r2, r3, #27
 800b4ae:	d407      	bmi.n	800b4c0 <__swsetup_r+0x30>
 800b4b0:	2209      	movs	r2, #9
 800b4b2:	602a      	str	r2, [r5, #0]
 800b4b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4b8:	81a3      	strh	r3, [r4, #12]
 800b4ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b4be:	e033      	b.n	800b528 <__swsetup_r+0x98>
 800b4c0:	0758      	lsls	r0, r3, #29
 800b4c2:	d512      	bpl.n	800b4ea <__swsetup_r+0x5a>
 800b4c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4c6:	b141      	cbz	r1, 800b4da <__swsetup_r+0x4a>
 800b4c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b4cc:	4299      	cmp	r1, r3
 800b4ce:	d002      	beq.n	800b4d6 <__swsetup_r+0x46>
 800b4d0:	4628      	mov	r0, r5
 800b4d2:	f7ff fb97 	bl	800ac04 <_free_r>
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4da:	89a3      	ldrh	r3, [r4, #12]
 800b4dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b4e0:	81a3      	strh	r3, [r4, #12]
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	6063      	str	r3, [r4, #4]
 800b4e6:	6923      	ldr	r3, [r4, #16]
 800b4e8:	6023      	str	r3, [r4, #0]
 800b4ea:	89a3      	ldrh	r3, [r4, #12]
 800b4ec:	f043 0308 	orr.w	r3, r3, #8
 800b4f0:	81a3      	strh	r3, [r4, #12]
 800b4f2:	6923      	ldr	r3, [r4, #16]
 800b4f4:	b94b      	cbnz	r3, 800b50a <__swsetup_r+0x7a>
 800b4f6:	89a3      	ldrh	r3, [r4, #12]
 800b4f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b4fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b500:	d003      	beq.n	800b50a <__swsetup_r+0x7a>
 800b502:	4621      	mov	r1, r4
 800b504:	4628      	mov	r0, r5
 800b506:	f000 f83f 	bl	800b588 <__smakebuf_r>
 800b50a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b50e:	f013 0201 	ands.w	r2, r3, #1
 800b512:	d00a      	beq.n	800b52a <__swsetup_r+0x9a>
 800b514:	2200      	movs	r2, #0
 800b516:	60a2      	str	r2, [r4, #8]
 800b518:	6962      	ldr	r2, [r4, #20]
 800b51a:	4252      	negs	r2, r2
 800b51c:	61a2      	str	r2, [r4, #24]
 800b51e:	6922      	ldr	r2, [r4, #16]
 800b520:	b942      	cbnz	r2, 800b534 <__swsetup_r+0xa4>
 800b522:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b526:	d1c5      	bne.n	800b4b4 <__swsetup_r+0x24>
 800b528:	bd38      	pop	{r3, r4, r5, pc}
 800b52a:	0799      	lsls	r1, r3, #30
 800b52c:	bf58      	it	pl
 800b52e:	6962      	ldrpl	r2, [r4, #20]
 800b530:	60a2      	str	r2, [r4, #8]
 800b532:	e7f4      	b.n	800b51e <__swsetup_r+0x8e>
 800b534:	2000      	movs	r0, #0
 800b536:	e7f7      	b.n	800b528 <__swsetup_r+0x98>
 800b538:	20000150 	.word	0x20000150

0800b53c <__swhatbuf_r>:
 800b53c:	b570      	push	{r4, r5, r6, lr}
 800b53e:	460c      	mov	r4, r1
 800b540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b544:	2900      	cmp	r1, #0
 800b546:	b096      	sub	sp, #88	@ 0x58
 800b548:	4615      	mov	r5, r2
 800b54a:	461e      	mov	r6, r3
 800b54c:	da0d      	bge.n	800b56a <__swhatbuf_r+0x2e>
 800b54e:	89a3      	ldrh	r3, [r4, #12]
 800b550:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b554:	f04f 0100 	mov.w	r1, #0
 800b558:	bf14      	ite	ne
 800b55a:	2340      	movne	r3, #64	@ 0x40
 800b55c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b560:	2000      	movs	r0, #0
 800b562:	6031      	str	r1, [r6, #0]
 800b564:	602b      	str	r3, [r5, #0]
 800b566:	b016      	add	sp, #88	@ 0x58
 800b568:	bd70      	pop	{r4, r5, r6, pc}
 800b56a:	466a      	mov	r2, sp
 800b56c:	f000 f8e2 	bl	800b734 <_fstat_r>
 800b570:	2800      	cmp	r0, #0
 800b572:	dbec      	blt.n	800b54e <__swhatbuf_r+0x12>
 800b574:	9901      	ldr	r1, [sp, #4]
 800b576:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b57a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b57e:	4259      	negs	r1, r3
 800b580:	4159      	adcs	r1, r3
 800b582:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b586:	e7eb      	b.n	800b560 <__swhatbuf_r+0x24>

0800b588 <__smakebuf_r>:
 800b588:	898b      	ldrh	r3, [r1, #12]
 800b58a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b58c:	079d      	lsls	r5, r3, #30
 800b58e:	4606      	mov	r6, r0
 800b590:	460c      	mov	r4, r1
 800b592:	d507      	bpl.n	800b5a4 <__smakebuf_r+0x1c>
 800b594:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b598:	6023      	str	r3, [r4, #0]
 800b59a:	6123      	str	r3, [r4, #16]
 800b59c:	2301      	movs	r3, #1
 800b59e:	6163      	str	r3, [r4, #20]
 800b5a0:	b003      	add	sp, #12
 800b5a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5a4:	ab01      	add	r3, sp, #4
 800b5a6:	466a      	mov	r2, sp
 800b5a8:	f7ff ffc8 	bl	800b53c <__swhatbuf_r>
 800b5ac:	9f00      	ldr	r7, [sp, #0]
 800b5ae:	4605      	mov	r5, r0
 800b5b0:	4639      	mov	r1, r7
 800b5b2:	4630      	mov	r0, r6
 800b5b4:	f7ff f90a 	bl	800a7cc <_malloc_r>
 800b5b8:	b948      	cbnz	r0, 800b5ce <__smakebuf_r+0x46>
 800b5ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5be:	059a      	lsls	r2, r3, #22
 800b5c0:	d4ee      	bmi.n	800b5a0 <__smakebuf_r+0x18>
 800b5c2:	f023 0303 	bic.w	r3, r3, #3
 800b5c6:	f043 0302 	orr.w	r3, r3, #2
 800b5ca:	81a3      	strh	r3, [r4, #12]
 800b5cc:	e7e2      	b.n	800b594 <__smakebuf_r+0xc>
 800b5ce:	89a3      	ldrh	r3, [r4, #12]
 800b5d0:	6020      	str	r0, [r4, #0]
 800b5d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5d6:	81a3      	strh	r3, [r4, #12]
 800b5d8:	9b01      	ldr	r3, [sp, #4]
 800b5da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b5de:	b15b      	cbz	r3, 800b5f8 <__smakebuf_r+0x70>
 800b5e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5e4:	4630      	mov	r0, r6
 800b5e6:	f000 f83b 	bl	800b660 <_isatty_r>
 800b5ea:	b128      	cbz	r0, 800b5f8 <__smakebuf_r+0x70>
 800b5ec:	89a3      	ldrh	r3, [r4, #12]
 800b5ee:	f023 0303 	bic.w	r3, r3, #3
 800b5f2:	f043 0301 	orr.w	r3, r3, #1
 800b5f6:	81a3      	strh	r3, [r4, #12]
 800b5f8:	89a3      	ldrh	r3, [r4, #12]
 800b5fa:	431d      	orrs	r5, r3
 800b5fc:	81a5      	strh	r5, [r4, #12]
 800b5fe:	e7cf      	b.n	800b5a0 <__smakebuf_r+0x18>

0800b600 <_raise_r>:
 800b600:	291f      	cmp	r1, #31
 800b602:	b538      	push	{r3, r4, r5, lr}
 800b604:	4605      	mov	r5, r0
 800b606:	460c      	mov	r4, r1
 800b608:	d904      	bls.n	800b614 <_raise_r+0x14>
 800b60a:	2316      	movs	r3, #22
 800b60c:	6003      	str	r3, [r0, #0]
 800b60e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b612:	bd38      	pop	{r3, r4, r5, pc}
 800b614:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b616:	b112      	cbz	r2, 800b61e <_raise_r+0x1e>
 800b618:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b61c:	b94b      	cbnz	r3, 800b632 <_raise_r+0x32>
 800b61e:	4628      	mov	r0, r5
 800b620:	f000 f864 	bl	800b6ec <_getpid_r>
 800b624:	4622      	mov	r2, r4
 800b626:	4601      	mov	r1, r0
 800b628:	4628      	mov	r0, r5
 800b62a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b62e:	f000 b84b 	b.w	800b6c8 <_kill_r>
 800b632:	2b01      	cmp	r3, #1
 800b634:	d00a      	beq.n	800b64c <_raise_r+0x4c>
 800b636:	1c59      	adds	r1, r3, #1
 800b638:	d103      	bne.n	800b642 <_raise_r+0x42>
 800b63a:	2316      	movs	r3, #22
 800b63c:	6003      	str	r3, [r0, #0]
 800b63e:	2001      	movs	r0, #1
 800b640:	e7e7      	b.n	800b612 <_raise_r+0x12>
 800b642:	2100      	movs	r1, #0
 800b644:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b648:	4620      	mov	r0, r4
 800b64a:	4798      	blx	r3
 800b64c:	2000      	movs	r0, #0
 800b64e:	e7e0      	b.n	800b612 <_raise_r+0x12>

0800b650 <raise>:
 800b650:	4b02      	ldr	r3, [pc, #8]	@ (800b65c <raise+0xc>)
 800b652:	4601      	mov	r1, r0
 800b654:	6818      	ldr	r0, [r3, #0]
 800b656:	f7ff bfd3 	b.w	800b600 <_raise_r>
 800b65a:	bf00      	nop
 800b65c:	20000150 	.word	0x20000150

0800b660 <_isatty_r>:
 800b660:	b538      	push	{r3, r4, r5, lr}
 800b662:	4d06      	ldr	r5, [pc, #24]	@ (800b67c <_isatty_r+0x1c>)
 800b664:	2300      	movs	r3, #0
 800b666:	4604      	mov	r4, r0
 800b668:	4608      	mov	r0, r1
 800b66a:	602b      	str	r3, [r5, #0]
 800b66c:	f7f7 f816 	bl	800269c <_isatty>
 800b670:	1c43      	adds	r3, r0, #1
 800b672:	d102      	bne.n	800b67a <_isatty_r+0x1a>
 800b674:	682b      	ldr	r3, [r5, #0]
 800b676:	b103      	cbz	r3, 800b67a <_isatty_r+0x1a>
 800b678:	6023      	str	r3, [r4, #0]
 800b67a:	bd38      	pop	{r3, r4, r5, pc}
 800b67c:	20001df0 	.word	0x20001df0

0800b680 <_lseek_r>:
 800b680:	b538      	push	{r3, r4, r5, lr}
 800b682:	4d07      	ldr	r5, [pc, #28]	@ (800b6a0 <_lseek_r+0x20>)
 800b684:	4604      	mov	r4, r0
 800b686:	4608      	mov	r0, r1
 800b688:	4611      	mov	r1, r2
 800b68a:	2200      	movs	r2, #0
 800b68c:	602a      	str	r2, [r5, #0]
 800b68e:	461a      	mov	r2, r3
 800b690:	f7f7 f80f 	bl	80026b2 <_lseek>
 800b694:	1c43      	adds	r3, r0, #1
 800b696:	d102      	bne.n	800b69e <_lseek_r+0x1e>
 800b698:	682b      	ldr	r3, [r5, #0]
 800b69a:	b103      	cbz	r3, 800b69e <_lseek_r+0x1e>
 800b69c:	6023      	str	r3, [r4, #0]
 800b69e:	bd38      	pop	{r3, r4, r5, pc}
 800b6a0:	20001df0 	.word	0x20001df0

0800b6a4 <_read_r>:
 800b6a4:	b538      	push	{r3, r4, r5, lr}
 800b6a6:	4d07      	ldr	r5, [pc, #28]	@ (800b6c4 <_read_r+0x20>)
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	4608      	mov	r0, r1
 800b6ac:	4611      	mov	r1, r2
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	602a      	str	r2, [r5, #0]
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	f7f6 ff9d 	bl	80025f2 <_read>
 800b6b8:	1c43      	adds	r3, r0, #1
 800b6ba:	d102      	bne.n	800b6c2 <_read_r+0x1e>
 800b6bc:	682b      	ldr	r3, [r5, #0]
 800b6be:	b103      	cbz	r3, 800b6c2 <_read_r+0x1e>
 800b6c0:	6023      	str	r3, [r4, #0]
 800b6c2:	bd38      	pop	{r3, r4, r5, pc}
 800b6c4:	20001df0 	.word	0x20001df0

0800b6c8 <_kill_r>:
 800b6c8:	b538      	push	{r3, r4, r5, lr}
 800b6ca:	4d07      	ldr	r5, [pc, #28]	@ (800b6e8 <_kill_r+0x20>)
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	4604      	mov	r4, r0
 800b6d0:	4608      	mov	r0, r1
 800b6d2:	4611      	mov	r1, r2
 800b6d4:	602b      	str	r3, [r5, #0]
 800b6d6:	f7f6 ff71 	bl	80025bc <_kill>
 800b6da:	1c43      	adds	r3, r0, #1
 800b6dc:	d102      	bne.n	800b6e4 <_kill_r+0x1c>
 800b6de:	682b      	ldr	r3, [r5, #0]
 800b6e0:	b103      	cbz	r3, 800b6e4 <_kill_r+0x1c>
 800b6e2:	6023      	str	r3, [r4, #0]
 800b6e4:	bd38      	pop	{r3, r4, r5, pc}
 800b6e6:	bf00      	nop
 800b6e8:	20001df0 	.word	0x20001df0

0800b6ec <_getpid_r>:
 800b6ec:	f7f6 bf5e 	b.w	80025ac <_getpid>

0800b6f0 <_write_r>:
 800b6f0:	b538      	push	{r3, r4, r5, lr}
 800b6f2:	4d07      	ldr	r5, [pc, #28]	@ (800b710 <_write_r+0x20>)
 800b6f4:	4604      	mov	r4, r0
 800b6f6:	4608      	mov	r0, r1
 800b6f8:	4611      	mov	r1, r2
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	602a      	str	r2, [r5, #0]
 800b6fe:	461a      	mov	r2, r3
 800b700:	f7f6 ff94 	bl	800262c <_write>
 800b704:	1c43      	adds	r3, r0, #1
 800b706:	d102      	bne.n	800b70e <_write_r+0x1e>
 800b708:	682b      	ldr	r3, [r5, #0]
 800b70a:	b103      	cbz	r3, 800b70e <_write_r+0x1e>
 800b70c:	6023      	str	r3, [r4, #0]
 800b70e:	bd38      	pop	{r3, r4, r5, pc}
 800b710:	20001df0 	.word	0x20001df0

0800b714 <_close_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	4d06      	ldr	r5, [pc, #24]	@ (800b730 <_close_r+0x1c>)
 800b718:	2300      	movs	r3, #0
 800b71a:	4604      	mov	r4, r0
 800b71c:	4608      	mov	r0, r1
 800b71e:	602b      	str	r3, [r5, #0]
 800b720:	f7f6 ffa0 	bl	8002664 <_close>
 800b724:	1c43      	adds	r3, r0, #1
 800b726:	d102      	bne.n	800b72e <_close_r+0x1a>
 800b728:	682b      	ldr	r3, [r5, #0]
 800b72a:	b103      	cbz	r3, 800b72e <_close_r+0x1a>
 800b72c:	6023      	str	r3, [r4, #0]
 800b72e:	bd38      	pop	{r3, r4, r5, pc}
 800b730:	20001df0 	.word	0x20001df0

0800b734 <_fstat_r>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	4d07      	ldr	r5, [pc, #28]	@ (800b754 <_fstat_r+0x20>)
 800b738:	2300      	movs	r3, #0
 800b73a:	4604      	mov	r4, r0
 800b73c:	4608      	mov	r0, r1
 800b73e:	4611      	mov	r1, r2
 800b740:	602b      	str	r3, [r5, #0]
 800b742:	f7f6 ff9b 	bl	800267c <_fstat>
 800b746:	1c43      	adds	r3, r0, #1
 800b748:	d102      	bne.n	800b750 <_fstat_r+0x1c>
 800b74a:	682b      	ldr	r3, [r5, #0]
 800b74c:	b103      	cbz	r3, 800b750 <_fstat_r+0x1c>
 800b74e:	6023      	str	r3, [r4, #0]
 800b750:	bd38      	pop	{r3, r4, r5, pc}
 800b752:	bf00      	nop
 800b754:	20001df0 	.word	0x20001df0

0800b758 <_init>:
 800b758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b75a:	bf00      	nop
 800b75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b75e:	bc08      	pop	{r3}
 800b760:	469e      	mov	lr, r3
 800b762:	4770      	bx	lr

0800b764 <_fini>:
 800b764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b766:	bf00      	nop
 800b768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b76a:	bc08      	pop	{r3}
 800b76c:	469e      	mov	lr, r3
 800b76e:	4770      	bx	lr
