Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov  8 11:02:53 2023
| Host         : PTO0512 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file treeComparator_timing_summary_routed.rpt -pb treeComparator_timing_summary_routed.pb -rpx treeComparator_timing_summary_routed.rpx -warn_on_violation
| Design       : treeComparator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.923        0.000                      0                   16        0.226        0.000                      0                   16        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.923        0.000                      0                   16        0.226        0.000                      0                   16        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.766ns (37.741%)  route 1.264ns (62.259%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y36          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/Q
                         net (fo=2, routed)           0.815     6.487    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/C[1,0][1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_2/O
                         net (fo=3, routed)           0.449     7.060    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I1_O)        0.124     7.184 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[0]_i_1/O
                         net (fo=1, routed)           0.000     7.184    generate_levels[1].generate_comparators[0].comparator_i/D[0]
    SLICE_X4Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.029    15.107    generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.766ns (43.552%)  route 0.993ns (56.448%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y36          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/Q
                         net (fo=2, routed)           0.815     6.487    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/C[1,0][1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_2/O
                         net (fo=3, routed)           0.178     6.789    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_2_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.124     6.913 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[1]_i_1/O
                         net (fo=1, routed)           0.000     6.913    generate_levels[1].generate_comparators[0].comparator_i/D[1]
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)        0.029    15.107    generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.199ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.766ns (43.626%)  route 0.990ns (56.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y36          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/Q
                         net (fo=2, routed)           0.815     6.487    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/C[1,0][1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.611 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_2/O
                         net (fo=3, routed)           0.175     6.786    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_2_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.124     6.910 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_1/O
                         net (fo=1, routed)           0.000     6.910    generate_levels[1].generate_comparators[0].comparator_i/D[2]
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)        0.031    15.109    generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  8.199    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.419ns (28.685%)  route 1.042ns (71.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/Q
                         net (fo=1, routed)           1.042     6.607    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/Q[3]
    SLICE_X2Y35          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.855    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.206    14.874    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.378ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[1].comparator_i/E_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.478ns (34.658%)  route 0.901ns (65.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[3]/Q
                         net (fo=1, routed)           0.901     6.465    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/Q[3]
    SLICE_X5Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/CLK
    SLICE_X5Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)       -0.234    14.844    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  8.378    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.456ns (30.508%)  route 1.039ns (69.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/Q
                         net (fo=1, routed)           1.039     6.641    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/Q[2]
    SLICE_X2Y36          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.855    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y36          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.045    15.035    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.456ns (30.246%)  route 1.052ns (69.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/Q
                         net (fo=1, routed)           1.052     6.654    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/Q[1]
    SLICE_X2Y36          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.855    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y36          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.031    15.049    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[1].comparator_i/E_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.518ns (36.393%)  route 0.905ns (63.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[1]/Q
                         net (fo=1, routed)           0.905     6.510    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/Q[1]
    SLICE_X4Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)       -0.061    15.017    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[1]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.514ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.456ns (33.717%)  route 0.896ns (66.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.625     5.146    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/Q
                         net (fo=1, routed)           0.896     6.499    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/Q[0]
    SLICE_X3Y35          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.514    14.855    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X3Y35          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)       -0.067    15.013    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  8.514    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 generate_levels[0].generate_comparators[1].comparator_i/E_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.518ns (36.686%)  route 0.894ns (63.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.565     5.086    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[2]/Q
                         net (fo=1, routed)           0.894     6.498    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/Q[2]
    SLICE_X5Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/CLK
    SLICE_X5Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)       -0.047    15.031    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  8.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.626%)  route 0.175ns (55.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]/Q
                         net (fo=1, routed)           0.175     1.788    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/Q[0]
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.988    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.052     1.562    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.273%)  route 0.157ns (45.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[1]/Q
                         net (fo=2, routed)           0.157     1.770    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/C[1,1][1]
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.815 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    generate_levels[1].generate_comparators[0].comparator_i/D[1]
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091     1.576    generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/E_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.106%)  route 0.176ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[3]/Q
                         net (fo=1, routed)           0.176     1.776    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/Q[3]
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.988    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.009     1.519    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.274%)  route 0.218ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]/Q
                         net (fo=1, routed)           0.218     1.831    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/Q[2]
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.988    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.063     1.573    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.231ns (62.945%)  route 0.136ns (37.055%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]/Q
                         net (fo=2, routed)           0.062     1.675    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/C[1,1][0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.720 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_2/O
                         net (fo=3, routed)           0.074     1.794    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_2_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.045     1.839 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    generate_levels[1].generate_comparators[0].comparator_i/D[2]
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.092     1.577    generate_levels[1].generate_comparators[0].comparator_i/E_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.763%)  route 0.232ns (62.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X5Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[1]/Q
                         net (fo=1, routed)           0.232     1.846    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/Q[1]
    SLICE_X2Y39          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     1.991    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y39          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.059     1.572    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.494%)  route 0.232ns (55.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]/Q
                         net (fo=2, routed)           0.232     1.845    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/C[1,1][0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.890 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    generate_levels[1].generate_comparators[0].comparator_i/D[0]
    SLICE_X4Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.091     1.563    generate_levels[1].generate_comparators[0].comparator_i/E_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[1].generate_comparators[0].comparator_i/E_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.210ns (42.767%)  route 0.281ns (57.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/Q
                         net (fo=4, routed)           0.281     1.919    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/C[1,0][3]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.046     1.965 r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/E[3]_i_1/O
                         net (fo=1, routed)           0.000     1.965    generate_levels[1].generate_comparators[0].comparator_i/D[3]
    SLICE_X4Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    generate_levels[1].generate_comparators[0].comparator_i/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/E_reg[3]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.107     1.615    generate_levels[1].generate_comparators[0].comparator_i/E_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.112%)  route 0.331ns (66.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/Q
                         net (fo=1, routed)           0.331     1.941    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/Q[0]
    SLICE_X4Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/CLK
    SLICE_X4Y36          FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.066     1.574    generate_levels[0].generate_comparators[1].comparator_i/MOD_reg/S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.518%)  route 0.353ns (71.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.469    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/Q
                         net (fo=1, routed)           0.353     1.964    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/Q[0]
    SLICE_X3Y35          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.988    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X3Y35          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.070     1.580    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y37   generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    generate_levels[0].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.935ns  (logic 4.023ns (58.009%)  route 2.912ns (41.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/Q
                         net (fo=1, routed)           2.912     8.584    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.089 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.089    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 4.019ns (63.550%)  route 2.305ns (36.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/Q
                         net (fo=1, routed)           2.305     7.977    O_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.478 r  O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.478    O[2]
    U19                                                               r  O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.314ns  (logic 4.027ns (63.782%)  route 2.287ns (36.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.633     5.154    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/Q
                         net (fo=1, routed)           2.287     7.959    O_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.468 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.468    O[3]
    V19                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.752ns  (logic 4.048ns (70.366%)  route 1.705ns (29.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.636     5.157    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y39          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/Q
                         net (fo=1, routed)           1.705     7.380    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.910 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.910    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.395ns (80.093%)  route 0.347ns (19.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.476    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y39          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[1]/Q
                         net (fo=1, routed)           0.347     1.987    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.217 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.217    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.374ns (69.582%)  route 0.601ns (30.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[3]/Q
                         net (fo=1, routed)           0.601     2.239    O_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.449 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.449    O[3]
    V19                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.366ns (68.709%)  route 0.622ns (31.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[2]/Q
                         net (fo=1, routed)           0.622     2.260    O_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.462 r  O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.462    O[2]
    U19                                                               r  O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.370ns (61.186%)  route 0.869ns (38.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/CLK
    SLICE_X2Y35          FDRE                                         r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  generate_levels[1].generate_comparators[0].comparator_i/MOD_reg/S_reg[0]/Q
                         net (fo=1, routed)           0.869     2.507    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.713 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.713    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[10]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.598ns  (logic 1.706ns (30.474%)  route 3.892ns (69.526%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  X[10] (IN)
                         net (fo=0)                   0.000     0.000    X[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X_IBUF[10]_inst/O
                         net (fo=2, routed)           3.200     4.658    generate_levels[0].generate_comparators[1].comparator_i/X_IBUF[2]
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_2__0/O
                         net (fo=3, routed)           0.692     5.474    generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_2__0_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I2_O)        0.124     5.598 r  generate_levels[0].generate_comparators[1].comparator_i/E[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.598    generate_levels[0].generate_comparators[1].comparator_i/E[0]_i_1__0_n_0
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.446     4.787    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/C

Slack:                    inf
  Source:                 X[10]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/E_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.587ns  (logic 1.706ns (30.531%)  route 3.881ns (69.469%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  X[10] (IN)
                         net (fo=0)                   0.000     0.000    X[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X_IBUF[10]_inst/O
                         net (fo=2, routed)           3.200     4.658    generate_levels[0].generate_comparators[1].comparator_i/X_IBUF[2]
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_2__0/O
                         net (fo=3, routed)           0.681     5.463    generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_2__0_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I2_O)        0.124     5.587 r  generate_levels[0].generate_comparators[1].comparator_i/E[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.587    generate_levels[0].generate_comparators[1].comparator_i/E[1]_i_1__0_n_0
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.446     4.787    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[1]/C

Slack:                    inf
  Source:                 X[10]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/E_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.199ns  (logic 1.706ns (32.810%)  route 3.493ns (67.190%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  X[10] (IN)
                         net (fo=0)                   0.000     0.000    X[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X_IBUF[10]_inst/O
                         net (fo=2, routed)           3.200     4.658    generate_levels[0].generate_comparators[1].comparator_i/X_IBUF[2]
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_2__0/O
                         net (fo=3, routed)           0.293     5.075    generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_2__0_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I2_O)        0.124     5.199 r  generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.199    generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_1__0_n_0
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.446     4.787    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[2]/C

Slack:                    inf
  Source:                 X[15]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/E_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.609ns (33.522%)  route 3.191ns (66.478%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  X[15] (IN)
                         net (fo=0)                   0.000     0.000    X[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  X_IBUF[15]_inst/O
                         net (fo=4, routed)           3.191     4.647    generate_levels[0].generate_comparators[1].comparator_i/X_IBUF[7]
    SLICE_X14Y37         LUT2 (Prop_lut2_I0_O)        0.153     4.800 r  generate_levels[0].generate_comparators[1].comparator_i/E[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.800    generate_levels[0].generate_comparators[1].comparator_i/E[3]_i_1__0_n_0
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.446     4.787    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[3]/C

Slack:                    inf
  Source:                 X[4]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.699ns (39.533%)  route 2.598ns (60.467%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  X[4] (IN)
                         net (fo=0)                   0.000     0.000    X[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  X_IBUF[4]_inst/O
                         net (fo=2, routed)           1.909     3.360    generate_levels[0].generate_comparators[0].comparator_i/X_IBUF[4]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.484 r  generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_2__1/O
                         net (fo=3, routed)           0.689     4.173    generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_2__1_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I2_O)        0.124     4.297 r  generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.297    generate_levels[0].generate_comparators[0].comparator_i/p_0_in[2]
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508     4.849    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/C

Slack:                    inf
  Source:                 X[4]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.699ns (39.551%)  route 2.596ns (60.449%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  X[4] (IN)
                         net (fo=0)                   0.000     0.000    X[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  X_IBUF[4]_inst/O
                         net (fo=2, routed)           1.909     3.360    generate_levels[0].generate_comparators[0].comparator_i/X_IBUF[4]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.484 r  generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_2__1/O
                         net (fo=3, routed)           0.687     4.171    generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_2__1_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I2_O)        0.124     4.295 r  generate_levels[0].generate_comparators[0].comparator_i/E[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.295    generate_levels[0].generate_comparators[0].comparator_i/p_0_in[0]
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508     4.849    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C

Slack:                    inf
  Source:                 X[4]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 1.699ns (43.635%)  route 2.194ns (56.365%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  X[4] (IN)
                         net (fo=0)                   0.000     0.000    X[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  X_IBUF[4]_inst/O
                         net (fo=2, routed)           1.909     3.360    generate_levels[0].generate_comparators[0].comparator_i/X_IBUF[4]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.484 r  generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_2__1/O
                         net (fo=3, routed)           0.285     3.769    generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_2__1_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I2_O)        0.124     3.893 r  generate_levels[0].generate_comparators[0].comparator_i/E[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.893    generate_levels[0].generate_comparators[0].comparator_i/p_0_in[1]
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508     4.849    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/C

Slack:                    inf
  Source:                 X[7]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.714ns  (logic 1.611ns (43.376%)  route 2.103ns (56.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  X[7] (IN)
                         net (fo=0)                   0.000     0.000    X[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  X_IBUF[7]_inst/O
                         net (fo=4, routed)           2.103     3.562    generate_levels[0].generate_comparators[0].comparator_i/X_IBUF[7]
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.152     3.714 r  generate_levels[0].generate_comparators[0].comparator_i/E[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.714    generate_levels[0].generate_comparators[0].comparator_i/p_0_in[3]
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508     4.849    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.262ns (34.634%)  route 0.494ns (65.366%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=4, routed)           0.494     0.710    generate_levels[0].generate_comparators[0].comparator_i/X_IBUF[3]
    SLICE_X1Y20          LUT5 (Prop_lut5_I3_O)        0.045     0.755 r  generate_levels[0].generate_comparators[0].comparator_i/E[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.755    generate_levels[0].generate_comparators[0].comparator_i/p_0_in[0]
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[0]/C

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.265ns (34.892%)  route 0.494ns (65.108%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=4, routed)           0.494     0.710    generate_levels[0].generate_comparators[0].comparator_i/X_IBUF[3]
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.048     0.758 r  generate_levels[0].generate_comparators[0].comparator_i/E[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.758    generate_levels[0].generate_comparators[0].comparator_i/p_0_in[3]
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[3]/C

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.263ns (31.537%)  route 0.571ns (68.463%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           0.571     0.789    generate_levels[0].generate_comparators[0].comparator_i/X_IBUF[6]
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.045     0.834 r  generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.834    generate_levels[0].generate_comparators[0].comparator_i/p_0_in[2]
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[2]/C

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.311ns (35.562%)  route 0.563ns (64.438%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  X_IBUF[0]_inst/O
                         net (fo=2, routed)           0.460     0.681    generate_levels[0].generate_comparators[0].comparator_i/X_IBUF[0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.045     0.726 r  generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_2__1/O
                         net (fo=3, routed)           0.104     0.829    generate_levels[0].generate_comparators[0].comparator_i/E[2]_i_2__1_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I2_O)        0.045     0.874 r  generate_levels[0].generate_comparators[0].comparator_i/E[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.874    generate_levels[0].generate_comparators[0].comparator_i/p_0_in[1]
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.855     1.982    generate_levels[0].generate_comparators[0].comparator_i/CLK
    SLICE_X1Y20          FDRE                                         r  generate_levels[0].generate_comparators[0].comparator_i/E_reg[1]/C

Slack:                    inf
  Source:                 X[13]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/E_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.266ns (19.465%)  route 1.101ns (80.535%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  X[13] (IN)
                         net (fo=0)                   0.000     0.000    X[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  X_IBUF[13]_inst/O
                         net (fo=2, routed)           1.101     1.322    generate_levels[0].generate_comparators[1].comparator_i/X_IBUF[5]
    SLICE_X14Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.367 r  generate_levels[0].generate_comparators[1].comparator_i/E[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.367    generate_levels[0].generate_comparators[1].comparator_i/E[1]_i_1__0_n_0
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[1]/C

Slack:                    inf
  Source:                 X[15]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.269ns (18.011%)  route 1.226ns (81.989%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  X[15] (IN)
                         net (fo=0)                   0.000     0.000    X[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  X_IBUF[15]_inst/O
                         net (fo=4, routed)           1.226     1.450    generate_levels[0].generate_comparators[1].comparator_i/X_IBUF[7]
    SLICE_X14Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.495 r  generate_levels[0].generate_comparators[1].comparator_i/E[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.495    generate_levels[0].generate_comparators[1].comparator_i/E[0]_i_1__0_n_0
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[0]/C

Slack:                    inf
  Source:                 X[8]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/E_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.313ns (20.509%)  route 1.212ns (79.491%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  X[8] (IN)
                         net (fo=0)                   0.000     0.000    X[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  X_IBUF[8]_inst/O
                         net (fo=2, routed)           1.112     1.334    generate_levels[0].generate_comparators[1].comparator_i/X_IBUF[0]
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.379 r  generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_2__0/O
                         net (fo=3, routed)           0.100     1.479    generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_2__0_n_0
    SLICE_X14Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.524 r  generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.524    generate_levels[0].generate_comparators[1].comparator_i/E[2]_i_1__0_n_0
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[2]/C

Slack:                    inf
  Source:                 X[11]
                            (input port)
  Destination:            generate_levels[0].generate_comparators[1].comparator_i/E_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.276ns (16.907%)  route 1.355ns (83.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  X[11] (IN)
                         net (fo=0)                   0.000     0.000    X[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  X_IBUF[11]_inst/O
                         net (fo=4, routed)           1.355     1.587    generate_levels[0].generate_comparators[1].comparator_i/X_IBUF[3]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.044     1.631 r  generate_levels[0].generate_comparators[1].comparator_i/E[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.631    generate_levels[0].generate_comparators[1].comparator_i/E[3]_i_1__0_n_0
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    generate_levels[0].generate_comparators[1].comparator_i/CLK
    SLICE_X14Y37         FDRE                                         r  generate_levels[0].generate_comparators[1].comparator_i/E_reg[3]/C





