//
// Copyright (c) 2015 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARSCEPM_H_INC_
#define ___ARSCEPM_H_INC_

// Register SCEPM_SOFT_RESET_0
#define SCEPM_SOFT_RESET_0                      _MK_ADDR_CONST(0x0)
#define SCEPM_SOFT_RESET_0_SECURE                       0x0
#define SCEPM_SOFT_RESET_0_SCR                  SCR_PRIVATE_0
#define SCEPM_SOFT_RESET_0_WORD_COUNT                   0x1
#define SCEPM_SOFT_RESET_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_SOFT_RESET_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_SOFT_RESET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCEPM_SOFT_RESET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_SOFT_RESET_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_SOFT_RESET_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_SOFT_RESET_0_SOFT_RESET_SHIFT                     _MK_SHIFT_CONST(0)
#define SCEPM_SOFT_RESET_0_SOFT_RESET_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_SOFT_RESET_0_SOFT_RESET_SHIFT)
#define SCEPM_SOFT_RESET_0_SOFT_RESET_RANGE                     0:0
#define SCEPM_SOFT_RESET_0_SOFT_RESET_WOFFSET                   0x0
#define SCEPM_SOFT_RESET_0_SOFT_RESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_SOFT_RESET_0_SOFT_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_SOFT_RESET_0_SOFT_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_SOFT_RESET_0_SOFT_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_SOFT_RESET_0_SOFT_RESET_INIT_ENUM                 FALSE
#define SCEPM_SOFT_RESET_0_SOFT_RESET_FALSE                     _MK_ENUM_CONST(0)
#define SCEPM_SOFT_RESET_0_SOFT_RESET_TRUE                      _MK_ENUM_CONST(1)


// Register SCEPM_SLCG_CTRL_0
#define SCEPM_SLCG_CTRL_0                       _MK_ADDR_CONST(0x4)
#define SCEPM_SLCG_CTRL_0_SECURE                        0x0
#define SCEPM_SLCG_CTRL_0_SCR                   SCR_PRIVATE_0
#define SCEPM_SLCG_CTRL_0_WORD_COUNT                    0x1
#define SCEPM_SLCG_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SCEPM_SLCG_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define SCEPM_SLCG_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_SLCG_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_SLCG_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define SCEPM_SLCG_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_SLCG_CTRL_0_APB_SLCG_EN_SHIFT)
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_RANGE                     0:0
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_WOFFSET                   0x0
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_INIT_ENUM                 DISABLE
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_SLCG_CTRL_0_APB_SLCG_EN_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_SHIFT                      _MK_SHIFT_CONST(1)
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_SLCG_CTRL_0_PM_SLCG_EN_SHIFT)
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_RANGE                      1:1
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_WOFFSET                    0x0
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_INIT_ENUM                  DISABLE
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_SLCG_CTRL_0_PM_SLCG_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register SCEPM_TGT_PWR_STATE_0
#define SCEPM_TGT_PWR_STATE_0                   _MK_ADDR_CONST(0x8)
#define SCEPM_TGT_PWR_STATE_0_SECURE                    0x0
#define SCEPM_TGT_PWR_STATE_0_SCR                       SCR_SHARED_0
#define SCEPM_TGT_PWR_STATE_0_WORD_COUNT                        0x1
#define SCEPM_TGT_PWR_STATE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define SCEPM_TGT_PWR_STATE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define SCEPM_TGT_PWR_STATE_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define SCEPM_TGT_PWR_STATE_0_STATE_SHIFT                       _MK_SHIFT_CONST(0)
#define SCEPM_TGT_PWR_STATE_0_STATE_FIELD                       _MK_FIELD_CONST(0xf, SCEPM_TGT_PWR_STATE_0_STATE_SHIFT)
#define SCEPM_TGT_PWR_STATE_0_STATE_RANGE                       3:0
#define SCEPM_TGT_PWR_STATE_0_STATE_WOFFSET                     0x0
#define SCEPM_TGT_PWR_STATE_0_STATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_STATE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define SCEPM_TGT_PWR_STATE_0_STATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_STATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_STATE_INIT_ENUM                   ACTIVE
#define SCEPM_TGT_PWR_STATE_0_STATE_ACTIVE                      _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_STATE_0_STATE_IDLE                        _MK_ENUM_CONST(1)
#define SCEPM_TGT_PWR_STATE_0_STATE_STANDBY                     _MK_ENUM_CONST(2)
#define SCEPM_TGT_PWR_STATE_0_STATE_DORMANT                     _MK_ENUM_CONST(3)

#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_SHIFT                     _MK_SHIFT_CONST(4)
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_TGT_PWR_STATE_0_RAM_PPG_SHIFT)
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_RANGE                     4:4
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_WOFFSET                   0x0
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_INIT_ENUM                 DISABLE
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_STATE_0_RAM_PPG_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_TGT_PWR_STATE_0_RAM_RET_SHIFT                     _MK_SHIFT_CONST(5)
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_TGT_PWR_STATE_0_RAM_RET_SHIFT)
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_RANGE                     5:5
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_WOFFSET                   0x0
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_INIT_ENUM                 DISABLE
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_STATE_0_RAM_RET_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_SHIFT                    _MK_SHIFT_CONST(6)
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_TGT_PWR_STATE_0_RAIL_RET_SHIFT)
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_RANGE                    6:6
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_WOFFSET                  0x0
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_INIT_ENUM                        DISABLE
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_STATE_0_RAIL_RET_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_SHIFT                      _MK_SHIFT_CONST(7)
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_SHIFT)
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_RANGE                      7:7
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_WOFFSET                    0x0
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_INIT_ENUM                  DISABLE
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_STATE_0_BYPASS_TWOSTEP_ENABLE                     _MK_ENUM_CONST(1)


// Register SCEPM_TCM_RET_TIMER_0
#define SCEPM_TCM_RET_TIMER_0                   _MK_ADDR_CONST(0xc)
#define SCEPM_TCM_RET_TIMER_0_SECURE                    0x0
#define SCEPM_TCM_RET_TIMER_0_SCR                       SCR_SHARED_0
#define SCEPM_TCM_RET_TIMER_0_WORD_COUNT                        0x1
#define SCEPM_TCM_RET_TIMER_0_RESET_VAL                         _MK_MASK_CONST(0x10)
#define SCEPM_TCM_RET_TIMER_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_TCM_RET_TIMER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_TCM_RET_TIMER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_TCM_RET_TIMER_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCEPM_TCM_RET_TIMER_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_TCM_RET_TIMER_0_VAL_SHIFT                 _MK_SHIFT_CONST(0)
#define SCEPM_TCM_RET_TIMER_0_VAL_FIELD                 _MK_FIELD_CONST(0xffffffff, SCEPM_TCM_RET_TIMER_0_VAL_SHIFT)
#define SCEPM_TCM_RET_TIMER_0_VAL_RANGE                 31:0
#define SCEPM_TCM_RET_TIMER_0_VAL_WOFFSET                       0x0
#define SCEPM_TCM_RET_TIMER_0_VAL_DEFAULT                       _MK_MASK_CONST(0x10)
#define SCEPM_TCM_RET_TIMER_0_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCEPM_TCM_RET_TIMER_0_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_TCM_RET_TIMER_0_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SCEPM_DBG_TIMER_0
#define SCEPM_DBG_TIMER_0                       _MK_ADDR_CONST(0x10)
#define SCEPM_DBG_TIMER_0_SECURE                        0x0
#define SCEPM_DBG_TIMER_0_SCR                   SCR_SHARED_0
#define SCEPM_DBG_TIMER_0_WORD_COUNT                    0x1
#define SCEPM_DBG_TIMER_0_RESET_VAL                     _MK_MASK_CONST(0x10)
#define SCEPM_DBG_TIMER_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCEPM_DBG_TIMER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_DBG_TIMER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_DBG_TIMER_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCEPM_DBG_TIMER_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCEPM_DBG_TIMER_0_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define SCEPM_DBG_TIMER_0_VAL_FIELD                     _MK_FIELD_CONST(0xffffffff, SCEPM_DBG_TIMER_0_VAL_SHIFT)
#define SCEPM_DBG_TIMER_0_VAL_RANGE                     31:0
#define SCEPM_DBG_TIMER_0_VAL_WOFFSET                   0x0
#define SCEPM_DBG_TIMER_0_VAL_DEFAULT                   _MK_MASK_CONST(0x10)
#define SCEPM_DBG_TIMER_0_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCEPM_DBG_TIMER_0_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_DBG_TIMER_0_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCEPM_LP_EXIT_0
#define SCEPM_LP_EXIT_0                 _MK_ADDR_CONST(0x14)
#define SCEPM_LP_EXIT_0_SECURE                  0x0
#define SCEPM_LP_EXIT_0_SCR                     SCR_SHARED_0
#define SCEPM_LP_EXIT_0_WORD_COUNT                      0x1
#define SCEPM_LP_EXIT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCEPM_LP_EXIT_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_LP_EXIT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCEPM_LP_EXIT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCEPM_LP_EXIT_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_LP_EXIT_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_LP_EXIT_0_EXIT_SHIFT                      _MK_SHIFT_CONST(0)
#define SCEPM_LP_EXIT_0_EXIT_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_LP_EXIT_0_EXIT_SHIFT)
#define SCEPM_LP_EXIT_0_EXIT_RANGE                      0:0
#define SCEPM_LP_EXIT_0_EXIT_WOFFSET                    0x0
#define SCEPM_LP_EXIT_0_EXIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_LP_EXIT_0_EXIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_LP_EXIT_0_EXIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_LP_EXIT_0_EXIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_LP_EXIT_0_EXIT_DONE                       _MK_ENUM_CONST(0)
#define SCEPM_LP_EXIT_0_EXIT_PENDING                    _MK_ENUM_CONST(1)


// Register SCEPM_POWER_CFG_MASK_0
#define SCEPM_POWER_CFG_MASK_0                  _MK_ADDR_CONST(0x18)
#define SCEPM_POWER_CFG_MASK_0_SECURE                   0x0
#define SCEPM_POWER_CFG_MASK_0_SCR                      SCR_PRIVATE_0
#define SCEPM_POWER_CFG_MASK_0_WORD_COUNT                       0x1
#define SCEPM_POWER_CFG_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x400070)
#define SCEPM_POWER_CFG_MASK_0_RESET_MASK                       _MK_MASK_CONST(0x7f0777)
#define SCEPM_POWER_CFG_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_READ_MASK                        _MK_MASK_CONST(0x7f0777)
#define SCEPM_POWER_CFG_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0x7f0777)
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_SHIFT                   _MK_SHIFT_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_WFI_IDLE_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_RANGE                   0:0
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_WOFFSET                 0x0
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_INIT_ENUM                       UNMASK
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_UNMASK                  _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_WFI_IDLE_MASK                    _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_SHIFT                        _MK_SHIFT_CONST(1)
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_RANGE                        1:1
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_WOFFSET                      0x0
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_INIT_ENUM                    UNMASK
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_UNMASK                       _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_WFI_STANDBY_MASK                 _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_SHIFT                        _MK_SHIFT_CONST(2)
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_RANGE                        2:2
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_WOFFSET                      0x0
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_INIT_ENUM                    UNMASK
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_UNMASK                       _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_WFI_DORMANT_MASK                 _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_SHIFT                   _MK_SHIFT_CONST(4)
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_WFE_IDLE_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_RANGE                   4:4
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_WOFFSET                 0x0
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_INIT_ENUM                       MASK
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_UNMASK                  _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_WFE_IDLE_MASK                    _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_SHIFT                        _MK_SHIFT_CONST(5)
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_RANGE                        5:5
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_WOFFSET                      0x0
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_DEFAULT                      _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_INIT_ENUM                    MASK
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_UNMASK                       _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_WFE_STANDBY_MASK                 _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_SHIFT                        _MK_SHIFT_CONST(6)
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_RANGE                        6:6
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_WOFFSET                      0x0
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_DEFAULT                      _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_INIT_ENUM                    MASK
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_UNMASK                       _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_WFE_DORMANT_MASK                 _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_SHIFT                   _MK_SHIFT_CONST(8)
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_TGT_IDLE_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_RANGE                   8:8
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_WOFFSET                 0x0
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_INIT_ENUM                       UNMASK
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_UNMASK                  _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_TGT_IDLE_MASK                    _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_SHIFT                        _MK_SHIFT_CONST(9)
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_RANGE                        9:9
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_WOFFSET                      0x0
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_INIT_ENUM                    UNMASK
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_UNMASK                       _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_TGT_STANDBY_MASK                 _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_SHIFT                        _MK_SHIFT_CONST(10)
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_RANGE                        10:10
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_WOFFSET                      0x0
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_INIT_ENUM                    UNMASK
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_UNMASK                       _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_TGT_DORMANT_MASK                 _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_SHIFT                    _MK_SHIFT_CONST(16)
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_RAM_PPG_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_RANGE                    16:16
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_WOFFSET                  0x0
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_INIT_ENUM                        UNMASK
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_UNMASK                   _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_RAM_PPG_MASK                     _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_RAM_RET_SHIFT                    _MK_SHIFT_CONST(17)
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_RAM_RET_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_RANGE                    17:17
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_WOFFSET                  0x0
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_INIT_ENUM                        UNMASK
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_UNMASK                   _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_RAM_RET_MASK                     _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_SHIFT                        _MK_SHIFT_CONST(18)
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_RANGE                        18:18
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_WOFFSET                      0x0
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_INIT_ENUM                    ENABLE
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_DISABLE                      _MK_ENUM_CONST(1)
#define SCEPM_POWER_CFG_MASK_0_PWRGATE_DIS_ENABLE                       _MK_ENUM_CONST(0)

#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_SHIFT                   _MK_SHIFT_CONST(19)
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_RAIL_RET_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_RANGE                   19:19
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_WOFFSET                 0x0
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_INIT_ENUM                       UNMASK
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_UNMASK                  _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_RAIL_RET_MASK                    _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_SHIFT                       _MK_SHIFT_CONST(20)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_RANGE                       20:20
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_WOFFSET                     0x0
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_INIT_ENUM                   OFF
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_OFF                 _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_I_ON                  _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_SHIFT                       _MK_SHIFT_CONST(21)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_RANGE                       21:21
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_WOFFSET                     0x0
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_INIT_ENUM                   OFF
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_OFF                 _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_S_ON                  _MK_ENUM_CONST(1)

#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_SHIFT                       _MK_SHIFT_CONST(22)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_SHIFT)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_RANGE                       22:22
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_WOFFSET                     0x0
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_DEFAULT                     _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_INIT_ENUM                   ON
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_OFF                 _MK_ENUM_CONST(0)
#define SCEPM_POWER_CFG_MASK_0_ALLOW_DEEP_D_ON                  _MK_ENUM_CONST(1)


// Register SCEPM_TGT_PWR_CFG_ORIDE_0
#define SCEPM_TGT_PWR_CFG_ORIDE_0                       _MK_ADDR_CONST(0x1c)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_SECURE                        0x0
#define SCEPM_TGT_PWR_CFG_ORIDE_0_SCR                   SCR_PRIVATE_0
#define SCEPM_TGT_PWR_CFG_ORIDE_0_WORD_COUNT                    0x1
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RESET_MASK                    _MK_MASK_CONST(0x800000ff)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_READ_MASK                     _MK_MASK_CONST(0x800000ff)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_WRITE_MASK                    _MK_MASK_CONST(0x800000ff)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_SHIFT                   _MK_SHIFT_CONST(0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_FIELD                   _MK_FIELD_CONST(0xf, SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_SHIFT)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_RANGE                   3:0
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_WOFFSET                 0x0
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_INIT_ENUM                       ACTIVE
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_ACTIVE                  _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_IDLE                    _MK_ENUM_CONST(1)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_STANDBY                 _MK_ENUM_CONST(2)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_STATE_DORMANT                 _MK_ENUM_CONST(3)

#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_SHIFT                 _MK_SHIFT_CONST(4)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_SHIFT)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_RANGE                 4:4
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_WOFFSET                       0x0
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_INIT_ENUM                     DISABLE
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_DISABLE                       _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_PPG_ENABLE                        _MK_ENUM_CONST(1)

#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_SHIFT                 _MK_SHIFT_CONST(5)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_SHIFT)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_RANGE                 5:5
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_WOFFSET                       0x0
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_INIT_ENUM                     DISABLE
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_DISABLE                       _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAM_RET_ENABLE                        _MK_ENUM_CONST(1)

#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_SHIFT                        _MK_SHIFT_CONST(6)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_SHIFT)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_RANGE                        6:6
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_WOFFSET                      0x0
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_INIT_ENUM                    DISABLE
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_DISABLE                      _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_RAIL_RET_ENABLE                       _MK_ENUM_CONST(1)

#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_SHIFT                  _MK_SHIFT_CONST(7)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_SHIFT)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_RANGE                  7:7
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_WOFFSET                        0x0
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_INIT_ENUM                      DISABLE
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_DISABLE                        _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_BYPASS_TWOSTEP_ENABLE                 _MK_ENUM_CONST(1)

#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_SHIFT)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_RANGE                        31:31
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_WOFFSET                      0x0
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_INIT_ENUM                    DISABLE
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_DISABLE                      _MK_ENUM_CONST(0)
#define SCEPM_TGT_PWR_CFG_ORIDE_0_ORIDE_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register SCEPM_PWR_STATUS_0
#define SCEPM_PWR_STATUS_0                      _MK_ADDR_CONST(0x20)
#define SCEPM_PWR_STATUS_0_SECURE                       0x0
#define SCEPM_PWR_STATUS_0_SCR                  0
#define SCEPM_PWR_STATUS_0_WORD_COUNT                   0x1
#define SCEPM_PWR_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x3ffffff)
#define SCEPM_PWR_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_READ_MASK                    _MK_MASK_CONST(0x3ffffff)
#define SCEPM_PWR_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_L1_STATE_SHIFT                       _MK_SHIFT_CONST(0)
#define SCEPM_PWR_STATUS_0_L1_STATE_FIELD                       _MK_FIELD_CONST(0x3, SCEPM_PWR_STATUS_0_L1_STATE_SHIFT)
#define SCEPM_PWR_STATUS_0_L1_STATE_RANGE                       1:0
#define SCEPM_PWR_STATUS_0_L1_STATE_WOFFSET                     0x0
#define SCEPM_PWR_STATUS_0_L1_STATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_L1_STATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SCEPM_PWR_STATUS_0_L1_STATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_L1_STATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_L1_STATE_INIT_ENUM                   ACTIVE
#define SCEPM_PWR_STATUS_0_L1_STATE_ACTIVE                      _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_L1_STATE_SLP                 _MK_ENUM_CONST(1)
#define SCEPM_PWR_STATUS_0_L1_STATE_DSLP                        _MK_ENUM_CONST(2)

#define SCEPM_PWR_STATUS_0_B0TCM_STATE_SHIFT                    _MK_SHIFT_CONST(2)
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_FIELD                    _MK_FIELD_CONST(0x3, SCEPM_PWR_STATUS_0_B0TCM_STATE_SHIFT)
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_RANGE                    3:2
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_WOFFSET                  0x0
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_INIT_ENUM                        ACTIVE
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_ACTIVE                   _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_SLP                      _MK_ENUM_CONST(1)
#define SCEPM_PWR_STATUS_0_B0TCM_STATE_DSLP                     _MK_ENUM_CONST(2)

#define SCEPM_PWR_STATUS_0_B1TCM_STATE_SHIFT                    _MK_SHIFT_CONST(4)
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_FIELD                    _MK_FIELD_CONST(0x3, SCEPM_PWR_STATUS_0_B1TCM_STATE_SHIFT)
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_RANGE                    5:4
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_WOFFSET                  0x0
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_INIT_ENUM                        ACTIVE
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_ACTIVE                   _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_SLP                      _MK_ENUM_CONST(1)
#define SCEPM_PWR_STATUS_0_B1TCM_STATE_DSLP                     _MK_ENUM_CONST(2)

#define SCEPM_PWR_STATUS_0_TCM_RET_SHIFT                        _MK_SHIFT_CONST(6)
#define SCEPM_PWR_STATUS_0_TCM_RET_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_TCM_RET_SHIFT)
#define SCEPM_PWR_STATUS_0_TCM_RET_RANGE                        6:6
#define SCEPM_PWR_STATUS_0_TCM_RET_WOFFSET                      0x0
#define SCEPM_PWR_STATUS_0_TCM_RET_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_TCM_RET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_TCM_RET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_TCM_RET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_TCM_RET_INIT_ENUM                    ACTIVE
#define SCEPM_PWR_STATUS_0_TCM_RET_ACTIVE                       _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_TCM_RET_RET                  _MK_ENUM_CONST(1)

#define SCEPM_PWR_STATUS_0_RAIL_SHIFT                   _MK_SHIFT_CONST(7)
#define SCEPM_PWR_STATUS_0_RAIL_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_RAIL_SHIFT)
#define SCEPM_PWR_STATUS_0_RAIL_RANGE                   7:7
#define SCEPM_PWR_STATUS_0_RAIL_WOFFSET                 0x0
#define SCEPM_PWR_STATUS_0_RAIL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_RAIL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_RAIL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_RAIL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_RAIL_INIT_ENUM                       ACTIVE
#define SCEPM_PWR_STATUS_0_RAIL_ACTIVE                  _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_RAIL_RET                     _MK_ENUM_CONST(1)

#define SCEPM_PWR_STATUS_0_STATE_SHIFT                  _MK_SHIFT_CONST(8)
#define SCEPM_PWR_STATUS_0_STATE_FIELD                  _MK_FIELD_CONST(0xf, SCEPM_PWR_STATUS_0_STATE_SHIFT)
#define SCEPM_PWR_STATUS_0_STATE_RANGE                  11:8
#define SCEPM_PWR_STATUS_0_STATE_WOFFSET                        0x0
#define SCEPM_PWR_STATUS_0_STATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define SCEPM_PWR_STATUS_0_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_STATE_INIT_ENUM                      ACTIVE
#define SCEPM_PWR_STATUS_0_STATE_ACTIVE                 _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_STATE_IDLE_SHALLOW                   _MK_ENUM_CONST(1)
#define SCEPM_PWR_STATUS_0_STATE_IDLE_DEEP                      _MK_ENUM_CONST(2)
#define SCEPM_PWR_STATUS_0_STATE_STANDBY_SHALLOW                        _MK_ENUM_CONST(3)
#define SCEPM_PWR_STATUS_0_STATE_STANDBY_DEEP                   _MK_ENUM_CONST(4)
#define SCEPM_PWR_STATUS_0_STATE_DORMANT_SHALLOW                        _MK_ENUM_CONST(5)
#define SCEPM_PWR_STATUS_0_STATE_DORMANT_DEEP                   _MK_ENUM_CONST(6)

#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_SHIFT                     _MK_SHIFT_CONST(12)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_FIELD                     _MK_FIELD_CONST(0xf, SCEPM_PWR_STATUS_0_EXIT_CAUSE_SHIFT)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_RANGE                     15:12
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_WOFFSET                   0x0
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_INIT_ENUM                 NONE
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_NONE                      _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_SWTRIG                    _MK_ENUM_CONST(1)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_DMA_ACTIVE                        _MK_ENUM_CONST(2)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_IRQ                       _MK_ENUM_CONST(3)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_FIQ                       _MK_ENUM_CONST(4)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_WAKE                      _MK_ENUM_CONST(5)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_RTC_ALARM                 _MK_ENUM_CONST(6)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_DBG_TIMEOUT                       _MK_ENUM_CONST(7)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_WFI                       _MK_ENUM_CONST(8)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_WFE                       _MK_ENUM_CONST(9)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_CLKSTOPPED                        _MK_ENUM_CONST(10)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_SC7                       _MK_ENUM_CONST(11)
#define SCEPM_PWR_STATUS_0_EXIT_CAUSE_AXIP                      _MK_ENUM_CONST(12)

#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_SHIFT                  _MK_SHIFT_CONST(16)
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_FIELD                  _MK_FIELD_CONST(0x3, SCEPM_PWR_STATUS_0_LAST_LP_STATE_SHIFT)
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_RANGE                  17:16
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_WOFFSET                        0x0
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_INIT_ENUM                      NONE
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_NONE                   _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_IDLE                   _MK_ENUM_CONST(1)
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_STANDBY                        _MK_ENUM_CONST(2)
#define SCEPM_PWR_STATUS_0_LAST_LP_STATE_DORMANT                        _MK_ENUM_CONST(3)

#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_SHIFT                    _MK_SHIFT_CONST(18)
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_SHIFT)
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_RANGE                    18:18
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_WOFFSET                  0x0
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_INIT_ENUM                        FALSE
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_FALSE                    _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_LAST_EXIT_FROM_DEEP_TRUE                     _MK_ENUM_CONST(1)

#define SCEPM_PWR_STATUS_0_EXIT_STATUS_SHIFT                    _MK_SHIFT_CONST(19)
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_EXIT_STATUS_SHIFT)
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_RANGE                    19:19
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_WOFFSET                  0x0
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_INIT_ENUM                        DONE
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_DONE                     _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_EXIT_STATUS_EXITING                  _MK_ENUM_CONST(1)

#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_ACTIVE_TYPE_SHIFT)
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_RANGE                    20:20
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_WOFFSET                  0x0
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_INIT_ENUM                        ACTIVE
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_ACTIVE                   _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_ACTIVE_TYPE_ACTIVE_IRQFIQ                    _MK_ENUM_CONST(1)

#define SCEPM_PWR_STATUS_0_nWFI_SHIFT                   _MK_SHIFT_CONST(21)
#define SCEPM_PWR_STATUS_0_nWFI_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_nWFI_SHIFT)
#define SCEPM_PWR_STATUS_0_nWFI_RANGE                   21:21
#define SCEPM_PWR_STATUS_0_nWFI_WOFFSET                 0x0
#define SCEPM_PWR_STATUS_0_nWFI_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_nWFI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_nWFI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_nWFI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SCEPM_PWR_STATUS_0_nWFE_SHIFT                   _MK_SHIFT_CONST(22)
#define SCEPM_PWR_STATUS_0_nWFE_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_nWFE_SHIFT)
#define SCEPM_PWR_STATUS_0_nWFE_RANGE                   22:22
#define SCEPM_PWR_STATUS_0_nWFE_WOFFSET                 0x0
#define SCEPM_PWR_STATUS_0_nWFE_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_nWFE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_nWFE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_nWFE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_SHIFT                       _MK_SHIFT_CONST(23)
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_SHIFT)
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_RANGE                       23:23
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_WOFFSET                     0x0
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_INIT_ENUM                   FALSE
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_FALSE                       _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_SKIPPING_RAILRET_TRUE                        _MK_ENUM_CONST(1)

#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_SHIFT                 _MK_SHIFT_CONST(24)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_SHIFT)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_RANGE                 24:24
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_WOFFSET                       0x0
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_INIT_ENUM                     FALSE
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_FALSE                 _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_PG_TRUE                  _MK_ENUM_CONST(1)

#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_SHIFT                        _MK_SHIFT_CONST(25)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_SHIFT)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_RANGE                        25:25
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_WOFFSET                      0x0
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_INIT_ENUM                    FALSE
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_FALSE                        _MK_ENUM_CONST(0)
#define SCEPM_PWR_STATUS_0_LAST_LP_DID_RST_TRUE                 _MK_ENUM_CONST(1)


// Register SCEPM_DBG_STATUS_0
#define SCEPM_DBG_STATUS_0                      _MK_ADDR_CONST(0x24)
#define SCEPM_DBG_STATUS_0_SECURE                       0x0
#define SCEPM_DBG_STATUS_0_SCR                  0
#define SCEPM_DBG_STATUS_0_WORD_COUNT                   0x1
#define SCEPM_DBG_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0xffff3)
#define SCEPM_DBG_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_READ_MASK                    _MK_MASK_CONST(0xffff3)
#define SCEPM_DBG_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_SHIFT                        _MK_SHIFT_CONST(0)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_FIELD                        _MK_FIELD_CONST(0x3, SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_SHIFT)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_RANGE                        1:0
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_WOFFSET                      0x0
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_INIT_ENUM                    NONE
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_NONE                 _MK_ENUM_CONST(0)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_IDLE                 _MK_ENUM_CONST(1)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_STANDBY                      _MK_ENUM_CONST(2)
#define SCEPM_DBG_STATUS_0_FSM_IN_PROGRESS_DORMANT                      _MK_ENUM_CONST(3)

#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_SHIFT                        _MK_SHIFT_CONST(4)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_FIELD                        _MK_FIELD_CONST(0xf, SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_SHIFT)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_RANGE                        7:4
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_WOFFSET                      0x0
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_INIT_ENUM                    PMI_ACTIVE
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_PMI_ACTIVE                   _MK_ENUM_CONST(0)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_PMI_CARREQ_H                 _MK_ENUM_CONST(1)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_PMI_CARREQ_L                 _MK_ENUM_CONST(2)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_PMI_IDLE_SHALLOW                     _MK_ENUM_CONST(3)
#define SCEPM_DBG_STATUS_0_CSTATE_IDLE_FSM_PMI_IDLE_DEEP                        _MK_ENUM_CONST(4)

#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_SHIFT                     _MK_SHIFT_CONST(8)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_FIELD                     _MK_FIELD_CONST(0xf, SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_SHIFT)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_RANGE                     11:8
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_WOFFSET                   0x0
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_INIT_ENUM                 PMS_ACTIVE
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_PMS_ACTIVE                        _MK_ENUM_CONST(0)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_PMS_CARREQ_H                      _MK_ENUM_CONST(1)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_PMS_CARREQ_L                      _MK_ENUM_CONST(2)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_PMS_RET_WAIT                      _MK_ENUM_CONST(3)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_PMS_RAMRET_IN                     _MK_ENUM_CONST(4)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_PMS_RAMRET_OUT                    _MK_ENUM_CONST(5)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_PMS_RAILRET                       _MK_ENUM_CONST(6)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_PMS_STANDBY_SHALLOW                       _MK_ENUM_CONST(7)
#define SCEPM_DBG_STATUS_0_CSTATE_STANDBY_FSM_PMS_STANDBY_DEEP                  _MK_ENUM_CONST(8)

#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_SHIFT                     _MK_SHIFT_CONST(12)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_FIELD                     _MK_FIELD_CONST(0xf, SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_SHIFT)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_RANGE                     15:12
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_WOFFSET                   0x0
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_INIT_ENUM                 PMD_ACTIVE
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_ACTIVE                        _MK_ENUM_CONST(0)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_CARREQ_H                      _MK_ENUM_CONST(1)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_CARREQ_L                      _MK_ENUM_CONST(2)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_RAMRET_IN                     _MK_ENUM_CONST(4)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_RAILRET                       _MK_ENUM_CONST(5)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_RST_ASRT                      _MK_ENUM_CONST(6)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_PG                    _MK_ENUM_CONST(7)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_OSCOFF                        _MK_ENUM_CONST(8)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_OSCON                 _MK_ENUM_CONST(9)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_UPG                   _MK_ENUM_CONST(10)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_RST_DEASRT                    _MK_ENUM_CONST(11)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_RAMRET_OUT                    _MK_ENUM_CONST(12)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_DORMANT_S                     _MK_ENUM_CONST(13)
#define SCEPM_DBG_STATUS_0_CSTATE_DORMANT_FSM_PMD_DORMANT_D                     _MK_ENUM_CONST(14)

#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_SHIFT                      _MK_SHIFT_CONST(16)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_FIELD                      _MK_FIELD_CONST(0xf, SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_SHIFT)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_RANGE                      19:16
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_WOFFSET                    0x0
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_INIT_ENUM                  PMA_ACTIVE
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_PMA_ACTIVE                 _MK_ENUM_CONST(0)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_PMA_CARREQ_H                       _MK_ENUM_CONST(1)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_PMA_CARREQ_L                       _MK_ENUM_CONST(2)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_PMA_WAIT_LP                        _MK_ENUM_CONST(3)
#define SCEPM_DBG_STATUS_0_CSTATE_IRQFIQ_FSM_PMA_ACT_IRQFIQ                     _MK_ENUM_CONST(4)


// Register SCEPM_DBG_FEATURES_0
#define SCEPM_DBG_FEATURES_0                    _MK_ADDR_CONST(0x28)
#define SCEPM_DBG_FEATURES_0_SECURE                     0x0
#define SCEPM_DBG_FEATURES_0_SCR                        SCR_PRIVATE_0
#define SCEPM_DBG_FEATURES_0_WORD_COUNT                         0x1
#define SCEPM_DBG_FEATURES_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define SCEPM_DBG_FEATURES_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define SCEPM_DBG_FEATURES_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SCEPM_DBG_FEATURES_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_DBG_FEATURES_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define SCEPM_DBG_FEATURES_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define SCEPM_DBG_FEATURES_0_SKIP_DDORMANT_RST_SHIFT                    _MK_SHIFT_CONST(0)
#define SCEPM_DBG_FEATURES_0_SKIP_DDORMANT_RST_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_DBG_FEATURES_0_SKIP_DDORMANT_RST_SHIFT)
#define SCEPM_DBG_FEATURES_0_SKIP_DDORMANT_RST_RANGE                    0:0
#define SCEPM_DBG_FEATURES_0_SKIP_DDORMANT_RST_WOFFSET                  0x0
#define SCEPM_DBG_FEATURES_0_SKIP_DDORMANT_RST_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_DBG_FEATURES_0_SKIP_DDORMANT_RST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_DBG_FEATURES_0_SKIP_DDORMANT_RST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_DBG_FEATURES_0_SKIP_DDORMANT_RST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SCEPM_DBG_FEATURES_0_FORCE_START_SHIFT                  _MK_SHIFT_CONST(1)
#define SCEPM_DBG_FEATURES_0_FORCE_START_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_DBG_FEATURES_0_FORCE_START_SHIFT)
#define SCEPM_DBG_FEATURES_0_FORCE_START_RANGE                  1:1
#define SCEPM_DBG_FEATURES_0_FORCE_START_WOFFSET                        0x0
#define SCEPM_DBG_FEATURES_0_FORCE_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_DBG_FEATURES_0_FORCE_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_DBG_FEATURES_0_FORCE_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_DBG_FEATURES_0_FORCE_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SCEPM_EXIT_MASK_0
#define SCEPM_EXIT_MASK_0                       _MK_ADDR_CONST(0x2c)
#define SCEPM_EXIT_MASK_0_SECURE                        0x0
#define SCEPM_EXIT_MASK_0_SCR                   SCR_SHARED_0
#define SCEPM_EXIT_MASK_0_WORD_COUNT                    0x1
#define SCEPM_EXIT_MASK_0_RESET_VAL                     _MK_MASK_CONST(0xa0)
#define SCEPM_EXIT_MASK_0_RESET_MASK                    _MK_MASK_CONST(0x3ff)
#define SCEPM_EXIT_MASK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_READ_MASK                     _MK_MASK_CONST(0x3ff)
#define SCEPM_EXIT_MASK_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff)
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_SHIFT                      _MK_SHIFT_CONST(0)
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_DMA_ACTIVE_SHIFT)
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_RANGE                      0:0
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_WOFFSET                    0x0
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_INIT_ENUM                  UNMASK
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_UNMASK                     _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_DMA_ACTIVE_MASK                       _MK_ENUM_CONST(1)

#define SCEPM_EXIT_MASK_0_IRQ_SHIFT                     _MK_SHIFT_CONST(1)
#define SCEPM_EXIT_MASK_0_IRQ_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_IRQ_SHIFT)
#define SCEPM_EXIT_MASK_0_IRQ_RANGE                     1:1
#define SCEPM_EXIT_MASK_0_IRQ_WOFFSET                   0x0
#define SCEPM_EXIT_MASK_0_IRQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_IRQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_IRQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_IRQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_IRQ_INIT_ENUM                 UNMASK
#define SCEPM_EXIT_MASK_0_IRQ_UNMASK                    _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_IRQ_MASK                      _MK_ENUM_CONST(1)

#define SCEPM_EXIT_MASK_0_FIQ_SHIFT                     _MK_SHIFT_CONST(2)
#define SCEPM_EXIT_MASK_0_FIQ_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_FIQ_SHIFT)
#define SCEPM_EXIT_MASK_0_FIQ_RANGE                     2:2
#define SCEPM_EXIT_MASK_0_FIQ_WOFFSET                   0x0
#define SCEPM_EXIT_MASK_0_FIQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_FIQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_FIQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_FIQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_FIQ_INIT_ENUM                 UNMASK
#define SCEPM_EXIT_MASK_0_FIQ_UNMASK                    _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_FIQ_MASK                      _MK_ENUM_CONST(1)

#define SCEPM_EXIT_MASK_0_T0_WAKE_SHIFT                 _MK_SHIFT_CONST(3)
#define SCEPM_EXIT_MASK_0_T0_WAKE_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_T0_WAKE_SHIFT)
#define SCEPM_EXIT_MASK_0_T0_WAKE_RANGE                 3:3
#define SCEPM_EXIT_MASK_0_T0_WAKE_WOFFSET                       0x0
#define SCEPM_EXIT_MASK_0_T0_WAKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_T0_WAKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_T0_WAKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_T0_WAKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_T0_WAKE_INIT_ENUM                     UNMASK
#define SCEPM_EXIT_MASK_0_T0_WAKE_UNMASK                        _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_T0_WAKE_MASK                  _MK_ENUM_CONST(1)

#define SCEPM_EXIT_MASK_0_RTC_ALARM_SHIFT                       _MK_SHIFT_CONST(4)
#define SCEPM_EXIT_MASK_0_RTC_ALARM_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_RTC_ALARM_SHIFT)
#define SCEPM_EXIT_MASK_0_RTC_ALARM_RANGE                       4:4
#define SCEPM_EXIT_MASK_0_RTC_ALARM_WOFFSET                     0x0
#define SCEPM_EXIT_MASK_0_RTC_ALARM_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_RTC_ALARM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_RTC_ALARM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_RTC_ALARM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_RTC_ALARM_INIT_ENUM                   UNMASK
#define SCEPM_EXIT_MASK_0_RTC_ALARM_UNMASK                      _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_RTC_ALARM_MASK                        _MK_ENUM_CONST(1)

#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(5)
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_DBG_TIMEOUT_SHIFT)
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_RANGE                     5:5
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_WOFFSET                   0x0
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_INIT_ENUM                 MASK
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_UNMASK                    _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_DBG_TIMEOUT_MASK                      _MK_ENUM_CONST(1)

#define SCEPM_EXIT_MASK_0_WFI_SHIFT                     _MK_SHIFT_CONST(6)
#define SCEPM_EXIT_MASK_0_WFI_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_WFI_SHIFT)
#define SCEPM_EXIT_MASK_0_WFI_RANGE                     6:6
#define SCEPM_EXIT_MASK_0_WFI_WOFFSET                   0x0
#define SCEPM_EXIT_MASK_0_WFI_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_WFI_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_WFI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_WFI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_WFI_INIT_ENUM                 UNMASK
#define SCEPM_EXIT_MASK_0_WFI_UNMASK                    _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_WFI_MASK                      _MK_ENUM_CONST(1)

#define SCEPM_EXIT_MASK_0_WFE_SHIFT                     _MK_SHIFT_CONST(7)
#define SCEPM_EXIT_MASK_0_WFE_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_WFE_SHIFT)
#define SCEPM_EXIT_MASK_0_WFE_RANGE                     7:7
#define SCEPM_EXIT_MASK_0_WFE_WOFFSET                   0x0
#define SCEPM_EXIT_MASK_0_WFE_DEFAULT                   _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_WFE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_WFE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_WFE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_WFE_INIT_ENUM                 MASK
#define SCEPM_EXIT_MASK_0_WFE_UNMASK                    _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_WFE_MASK                      _MK_ENUM_CONST(1)

#define SCEPM_EXIT_MASK_0_CLKSTOPPED_SHIFT                      _MK_SHIFT_CONST(8)
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_CLKSTOPPED_SHIFT)
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_RANGE                      8:8
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_WOFFSET                    0x0
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_INIT_ENUM                  UNMASK
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_UNMASK                     _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_CLKSTOPPED_MASK                       _MK_ENUM_CONST(1)

#define SCEPM_EXIT_MASK_0_AXIP_SHIFT                    _MK_SHIFT_CONST(9)
#define SCEPM_EXIT_MASK_0_AXIP_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_EXIT_MASK_0_AXIP_SHIFT)
#define SCEPM_EXIT_MASK_0_AXIP_RANGE                    9:9
#define SCEPM_EXIT_MASK_0_AXIP_WOFFSET                  0x0
#define SCEPM_EXIT_MASK_0_AXIP_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_AXIP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_EXIT_MASK_0_AXIP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_AXIP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_EXIT_MASK_0_AXIP_INIT_ENUM                        UNMASK
#define SCEPM_EXIT_MASK_0_AXIP_UNMASK                   _MK_ENUM_CONST(0)
#define SCEPM_EXIT_MASK_0_AXIP_MASK                     _MK_ENUM_CONST(1)


// Register SCEPM_BURST_CLK_0
#define SCEPM_BURST_CLK_0                       _MK_ADDR_CONST(0x30)
#define SCEPM_BURST_CLK_0_SECURE                        0x0
#define SCEPM_BURST_CLK_0_SCR                   SCR_SHARED_0
#define SCEPM_BURST_CLK_0_WORD_COUNT                    0x1
#define SCEPM_BURST_CLK_0_RESET_VAL                     _MK_MASK_CONST(0x2)
#define SCEPM_BURST_CLK_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define SCEPM_BURST_CLK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_BURST_CLK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_BURST_CLK_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define SCEPM_BURST_CLK_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_BURST_CLK_0_BURST_CLK_EN_SHIFT)
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_RANGE                    0:0
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_WOFFSET                  0x0
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_INIT_ENUM                        DISABLE
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_BURST_CLK_0_BURST_CLK_EN_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_BURST_CLK_0_BURST_LP_EN_SHIFT                     _MK_SHIFT_CONST(1)
#define SCEPM_BURST_CLK_0_BURST_LP_EN_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_BURST_CLK_0_BURST_LP_EN_SHIFT)
#define SCEPM_BURST_CLK_0_BURST_LP_EN_RANGE                     1:1
#define SCEPM_BURST_CLK_0_BURST_LP_EN_WOFFSET                   0x0
#define SCEPM_BURST_CLK_0_BURST_LP_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define SCEPM_BURST_CLK_0_BURST_LP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_BURST_CLK_0_BURST_LP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_BURST_CLK_0_BURST_LP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_BURST_CLK_0_BURST_LP_EN_INIT_ENUM                 ENABLE
#define SCEPM_BURST_CLK_0_BURST_LP_EN_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_BURST_CLK_0_BURST_LP_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register SCEPM_ACTIRQFIQ_TO_ACT_0
#define SCEPM_ACTIRQFIQ_TO_ACT_0                        _MK_ADDR_CONST(0x34)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_SECURE                         0x0
#define SCEPM_ACTIRQFIQ_TO_ACT_0_SCR                    SCR_SHARED_0
#define SCEPM_ACTIRQFIQ_TO_ACT_0_WORD_COUNT                     0x1
#define SCEPM_ACTIRQFIQ_TO_ACT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_ACTIRQFIQ_TO_ACT_0_EN_SHIFT)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_RANGE                       0:0
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_WOFFSET                     0x0
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_DONE                        _MK_ENUM_CONST(0)
#define SCEPM_ACTIRQFIQ_TO_ACT_0_EN_PENDING                     _MK_ENUM_CONST(1)


// Register SCEPM_CSITE_CFG_0
#define SCEPM_CSITE_CFG_0                       _MK_ADDR_CONST(0x38)
#define SCEPM_CSITE_CFG_0_SECURE                        0x0
#define SCEPM_CSITE_CFG_0_SCR                   SCR_PRIVATE_0
#define SCEPM_CSITE_CFG_0_WORD_COUNT                    0x1
#define SCEPM_CSITE_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SCEPM_CSITE_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_CSITE_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_CSITE_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_CSITE_CFG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_CSITE_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_SHIFT                  _MK_SHIFT_CONST(0)
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_SHIFT)
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_RANGE                  0:0
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_WOFFSET                        0x0
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_INIT_ENUM                      FALSE
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_FALSE                  _MK_ENUM_CONST(0)
#define SCEPM_CSITE_CFG_0_CSITE_CFG_DBGNOCLKSTOP_TRUE                   _MK_ENUM_CONST(1)


// Register SCEPM_R5_CFG_0
#define SCEPM_R5_CFG_0                  _MK_ADDR_CONST(0x3c)
#define SCEPM_R5_CFG_0_SECURE                   0x0
#define SCEPM_R5_CFG_0_SCR                      SCR_PRIVATE_0
#define SCEPM_R5_CFG_0_WORD_COUNT                       0x1
#define SCEPM_R5_CFG_0_RESET_VAL                        _MK_MASK_CONST(0xa88)
#define SCEPM_R5_CFG_0_RESET_MASK                       _MK_MASK_CONST(0xffffff8a)
#define SCEPM_R5_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_READ_MASK                        _MK_MASK_CONST(0xffffff8a)
#define SCEPM_R5_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff8a)
#define SCEPM_R5_CFG_0_TEINIT_SHIFT                     _MK_SHIFT_CONST(1)
#define SCEPM_R5_CFG_0_TEINIT_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_R5_CFG_0_TEINIT_SHIFT)
#define SCEPM_R5_CFG_0_TEINIT_RANGE                     1:1
#define SCEPM_R5_CFG_0_TEINIT_WOFFSET                   0x0
#define SCEPM_R5_CFG_0_TEINIT_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_TEINIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_R5_CFG_0_TEINIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_TEINIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_TEINIT_INIT_ENUM                 ARM
#define SCEPM_R5_CFG_0_TEINIT_ARM                       _MK_ENUM_CONST(0)
#define SCEPM_R5_CFG_0_TEINIT_THUMB                     _MK_ENUM_CONST(1)

#define SCEPM_R5_CFG_0_INITPPX_SHIFT                    _MK_SHIFT_CONST(3)
#define SCEPM_R5_CFG_0_INITPPX_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_R5_CFG_0_INITPPX_SHIFT)
#define SCEPM_R5_CFG_0_INITPPX_RANGE                    3:3
#define SCEPM_R5_CFG_0_INITPPX_WOFFSET                  0x0
#define SCEPM_R5_CFG_0_INITPPX_DEFAULT                  _MK_MASK_CONST(0x1)
#define SCEPM_R5_CFG_0_INITPPX_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_R5_CFG_0_INITPPX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_INITPPX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_INITPPX_INIT_ENUM                        ENABLE
#define SCEPM_R5_CFG_0_INITPPX_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_R5_CFG_0_INITPPX_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_R5_CFG_0_PPXSIZE_SHIFT                    _MK_SHIFT_CONST(7)
#define SCEPM_R5_CFG_0_PPXSIZE_FIELD                    _MK_FIELD_CONST(0x1f, SCEPM_R5_CFG_0_PPXSIZE_SHIFT)
#define SCEPM_R5_CFG_0_PPXSIZE_RANGE                    11:7
#define SCEPM_R5_CFG_0_PPXSIZE_WOFFSET                  0x0
#define SCEPM_R5_CFG_0_PPXSIZE_DEFAULT                  _MK_MASK_CONST(0x15)
#define SCEPM_R5_CFG_0_PPXSIZE_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define SCEPM_R5_CFG_0_PPXSIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_PPXSIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SCEPM_R5_CFG_0_PPXBASE_SHIFT                    _MK_SHIFT_CONST(12)
#define SCEPM_R5_CFG_0_PPXBASE_FIELD                    _MK_FIELD_CONST(0xfffff, SCEPM_R5_CFG_0_PPXBASE_SHIFT)
#define SCEPM_R5_CFG_0_PPXBASE_RANGE                    31:12
#define SCEPM_R5_CFG_0_PPXBASE_WOFFSET                  0x0
#define SCEPM_R5_CFG_0_PPXBASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_PPXBASE_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define SCEPM_R5_CFG_0_PPXBASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_CFG_0_PPXBASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SCEPM_R5_CTRL_0
#define SCEPM_R5_CTRL_0                 _MK_ADDR_CONST(0x40)
#define SCEPM_R5_CTRL_0_SECURE                  0x0
#define SCEPM_R5_CTRL_0_SCR                     SCR_PRIVATE_0
#define SCEPM_R5_CTRL_0_WORD_COUNT                      0x1
#define SCEPM_R5_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define SCEPM_R5_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCEPM_R5_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define SCEPM_R5_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define SCEPM_R5_CTRL_0_FWLOADDONE_SHIFT                        _MK_SHIFT_CONST(1)
#define SCEPM_R5_CTRL_0_FWLOADDONE_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_R5_CTRL_0_FWLOADDONE_SHIFT)
#define SCEPM_R5_CTRL_0_FWLOADDONE_RANGE                        1:1
#define SCEPM_R5_CTRL_0_FWLOADDONE_WOFFSET                      0x0
#define SCEPM_R5_CTRL_0_FWLOADDONE_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_R5_CTRL_0_FWLOADDONE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_R5_CTRL_0_FWLOADDONE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_CTRL_0_FWLOADDONE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_R5_CTRL_0_FWLOADDONE_INIT_ENUM                    HALTED
#define SCEPM_R5_CTRL_0_FWLOADDONE_HALTED                       _MK_ENUM_CONST(0)
#define SCEPM_R5_CTRL_0_FWLOADDONE_DONE                 _MK_ENUM_CONST(1)

#define SCEPM_R5_CTRL_0_LOCK_SHIFT                      _MK_SHIFT_CONST(0)
#define SCEPM_R5_CTRL_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_R5_CTRL_0_LOCK_SHIFT)
#define SCEPM_R5_CTRL_0_LOCK_RANGE                      0:0
#define SCEPM_R5_CTRL_0_LOCK_WOFFSET                    0x0
#define SCEPM_R5_CTRL_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_CTRL_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_R5_CTRL_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_R5_CTRL_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_CTRL_0_LOCK_INIT_ENUM                  UNLOCKED
#define SCEPM_R5_CTRL_0_LOCK_UNLOCKED                   _MK_ENUM_CONST(0)
#define SCEPM_R5_CTRL_0_LOCK_LOCKED                     _MK_ENUM_CONST(1)


// Register SCEPM_TCM_SEL_0
#define SCEPM_TCM_SEL_0                 _MK_ADDR_CONST(0x44)
#define SCEPM_TCM_SEL_0_SECURE                  0x0
#define SCEPM_TCM_SEL_0_SCR                     SCR_SHARED_0
#define SCEPM_TCM_SEL_0_WORD_COUNT                      0x1
#define SCEPM_TCM_SEL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SEL_0_RESET_MASK                      _MK_MASK_CONST(0x3c)
#define SCEPM_TCM_SEL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SEL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SEL_0_READ_MASK                       _MK_MASK_CONST(0x3c)
#define SCEPM_TCM_SEL_0_WRITE_MASK                      _MK_MASK_CONST(0x3c)
#define SCEPM_TCM_SEL_0_AXI_ADDR_SHIFT                  _MK_SHIFT_CONST(2)
#define SCEPM_TCM_SEL_0_AXI_ADDR_FIELD                  _MK_FIELD_CONST(0xf, SCEPM_TCM_SEL_0_AXI_ADDR_SHIFT)
#define SCEPM_TCM_SEL_0_AXI_ADDR_RANGE                  5:2
#define SCEPM_TCM_SEL_0_AXI_ADDR_WOFFSET                        0x0
#define SCEPM_TCM_SEL_0_AXI_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SEL_0_AXI_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define SCEPM_TCM_SEL_0_AXI_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SEL_0_AXI_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SCEPM_TCM_SLCG_0
#define SCEPM_TCM_SLCG_0                        _MK_ADDR_CONST(0x48)
#define SCEPM_TCM_SLCG_0_SECURE                         0x0
#define SCEPM_TCM_SLCG_0_SCR                    SCR_SHARED_0
#define SCEPM_TCM_SLCG_0_WORD_COUNT                     0x1
#define SCEPM_TCM_SLCG_0_RESET_VAL                      _MK_MASK_CONST(0x3)
#define SCEPM_TCM_SLCG_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define SCEPM_TCM_SLCG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SLCG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SLCG_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define SCEPM_TCM_SLCG_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_SHIFT)
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_RANGE                     0:0
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_WOFFSET                   0x0
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_INIT_ENUM                 ENABLE
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_TCM_SLCG_0_ATCM_SLCG_EN_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_SHIFT                     _MK_SHIFT_CONST(1)
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_SHIFT)
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_RANGE                     1:1
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_WOFFSET                   0x0
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_INIT_ENUM                 ENABLE
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_TCM_SLCG_0_BTCM_SLCG_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register SCEPM_ACTMON_0
#define SCEPM_ACTMON_0                  _MK_ADDR_CONST(0x4c)
#define SCEPM_ACTMON_0_SECURE                   0x0
#define SCEPM_ACTMON_0_SCR                      SCR_SHARED_0
#define SCEPM_ACTMON_0_WORD_COUNT                       0x1
#define SCEPM_ACTMON_0_RESET_VAL                        _MK_MASK_CONST(0xff0000)
#define SCEPM_ACTMON_0_RESET_MASK                       _MK_MASK_CONST(0x80ff00f7)
#define SCEPM_ACTMON_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_READ_MASK                        _MK_MASK_CONST(0x80ff00f7)
#define SCEPM_ACTMON_0_WRITE_MASK                       _MK_MASK_CONST(0x80ff00f7)
#define SCEPM_ACTMON_0_MASK_NCLK_SHIFT                  _MK_SHIFT_CONST(0)
#define SCEPM_ACTMON_0_MASK_NCLK_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_ACTMON_0_MASK_NCLK_SHIFT)
#define SCEPM_ACTMON_0_MASK_NCLK_RANGE                  0:0
#define SCEPM_ACTMON_0_MASK_NCLK_WOFFSET                        0x0
#define SCEPM_ACTMON_0_MASK_NCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_NCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_ACTMON_0_MASK_NCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_NCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_NCLK_INIT_ENUM                      UNMASK
#define SCEPM_ACTMON_0_MASK_NCLK_UNMASK                 _MK_ENUM_CONST(0)
#define SCEPM_ACTMON_0_MASK_NCLK_MASK                   _MK_ENUM_CONST(1)

#define SCEPM_ACTMON_0_MASK_NWFI_SHIFT                  _MK_SHIFT_CONST(1)
#define SCEPM_ACTMON_0_MASK_NWFI_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_ACTMON_0_MASK_NWFI_SHIFT)
#define SCEPM_ACTMON_0_MASK_NWFI_RANGE                  1:1
#define SCEPM_ACTMON_0_MASK_NWFI_WOFFSET                        0x0
#define SCEPM_ACTMON_0_MASK_NWFI_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_NWFI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_ACTMON_0_MASK_NWFI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_NWFI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_NWFI_INIT_ENUM                      UNMASK
#define SCEPM_ACTMON_0_MASK_NWFI_UNMASK                 _MK_ENUM_CONST(0)
#define SCEPM_ACTMON_0_MASK_NWFI_MASK                   _MK_ENUM_CONST(1)

#define SCEPM_ACTMON_0_MASK_NWFE_SHIFT                  _MK_SHIFT_CONST(2)
#define SCEPM_ACTMON_0_MASK_NWFE_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_ACTMON_0_MASK_NWFE_SHIFT)
#define SCEPM_ACTMON_0_MASK_NWFE_RANGE                  2:2
#define SCEPM_ACTMON_0_MASK_NWFE_WOFFSET                        0x0
#define SCEPM_ACTMON_0_MASK_NWFE_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_NWFE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_ACTMON_0_MASK_NWFE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_NWFE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_NWFE_INIT_ENUM                      UNMASK
#define SCEPM_ACTMON_0_MASK_NWFE_UNMASK                 _MK_ENUM_CONST(0)
#define SCEPM_ACTMON_0_MASK_NWFE_MASK                   _MK_ENUM_CONST(1)

#define SCEPM_ACTMON_0_MASK_EB5_SHIFT                   _MK_SHIFT_CONST(4)
#define SCEPM_ACTMON_0_MASK_EB5_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_ACTMON_0_MASK_EB5_SHIFT)
#define SCEPM_ACTMON_0_MASK_EB5_RANGE                   4:4
#define SCEPM_ACTMON_0_MASK_EB5_WOFFSET                 0x0
#define SCEPM_ACTMON_0_MASK_EB5_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_ACTMON_0_MASK_EB5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB5_INIT_ENUM                       UNMASK
#define SCEPM_ACTMON_0_MASK_EB5_UNMASK                  _MK_ENUM_CONST(0)
#define SCEPM_ACTMON_0_MASK_EB5_MASK                    _MK_ENUM_CONST(1)

#define SCEPM_ACTMON_0_MASK_EB16_SHIFT                  _MK_SHIFT_CONST(5)
#define SCEPM_ACTMON_0_MASK_EB16_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_ACTMON_0_MASK_EB16_SHIFT)
#define SCEPM_ACTMON_0_MASK_EB16_RANGE                  5:5
#define SCEPM_ACTMON_0_MASK_EB16_WOFFSET                        0x0
#define SCEPM_ACTMON_0_MASK_EB16_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB16_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_ACTMON_0_MASK_EB16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB16_INIT_ENUM                      UNMASK
#define SCEPM_ACTMON_0_MASK_EB16_UNMASK                 _MK_ENUM_CONST(0)
#define SCEPM_ACTMON_0_MASK_EB16_MASK                   _MK_ENUM_CONST(1)

#define SCEPM_ACTMON_0_MASK_EB19_SHIFT                  _MK_SHIFT_CONST(6)
#define SCEPM_ACTMON_0_MASK_EB19_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_ACTMON_0_MASK_EB19_SHIFT)
#define SCEPM_ACTMON_0_MASK_EB19_RANGE                  6:6
#define SCEPM_ACTMON_0_MASK_EB19_WOFFSET                        0x0
#define SCEPM_ACTMON_0_MASK_EB19_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB19_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_ACTMON_0_MASK_EB19_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB19_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB19_INIT_ENUM                      UNMASK
#define SCEPM_ACTMON_0_MASK_EB19_UNMASK                 _MK_ENUM_CONST(0)
#define SCEPM_ACTMON_0_MASK_EB19_MASK                   _MK_ENUM_CONST(1)

#define SCEPM_ACTMON_0_MASK_EB20_SHIFT                  _MK_SHIFT_CONST(7)
#define SCEPM_ACTMON_0_MASK_EB20_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_ACTMON_0_MASK_EB20_SHIFT)
#define SCEPM_ACTMON_0_MASK_EB20_RANGE                  7:7
#define SCEPM_ACTMON_0_MASK_EB20_WOFFSET                        0x0
#define SCEPM_ACTMON_0_MASK_EB20_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB20_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_ACTMON_0_MASK_EB20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_MASK_EB20_INIT_ENUM                      UNMASK
#define SCEPM_ACTMON_0_MASK_EB20_UNMASK                 _MK_ENUM_CONST(0)
#define SCEPM_ACTMON_0_MASK_EB20_MASK                   _MK_ENUM_CONST(1)

#define SCEPM_ACTMON_0_COUNT_TGT_SHIFT                  _MK_SHIFT_CONST(16)
#define SCEPM_ACTMON_0_COUNT_TGT_FIELD                  _MK_FIELD_CONST(0xff, SCEPM_ACTMON_0_COUNT_TGT_SHIFT)
#define SCEPM_ACTMON_0_COUNT_TGT_RANGE                  23:16
#define SCEPM_ACTMON_0_COUNT_TGT_WOFFSET                        0x0
#define SCEPM_ACTMON_0_COUNT_TGT_DEFAULT                        _MK_MASK_CONST(0xff)
#define SCEPM_ACTMON_0_COUNT_TGT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define SCEPM_ACTMON_0_COUNT_TGT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_COUNT_TGT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SCEPM_ACTMON_0_ENB_CNTR_SHIFT                   _MK_SHIFT_CONST(31)
#define SCEPM_ACTMON_0_ENB_CNTR_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_ACTMON_0_ENB_CNTR_SHIFT)
#define SCEPM_ACTMON_0_ENB_CNTR_RANGE                   31:31
#define SCEPM_ACTMON_0_ENB_CNTR_WOFFSET                 0x0
#define SCEPM_ACTMON_0_ENB_CNTR_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_ENB_CNTR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_ACTMON_0_ENB_CNTR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_ENB_CNTR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_ACTMON_0_ENB_CNTR_INIT_ENUM                       DISABLE
#define SCEPM_ACTMON_0_ENB_CNTR_DISABLE                 _MK_ENUM_CONST(0)
#define SCEPM_ACTMON_0_ENB_CNTR_ENABLE                  _MK_ENUM_CONST(1)


// Register SCEPM_R5_INTR_STATUS_0
#define SCEPM_R5_INTR_STATUS_0                  _MK_ADDR_CONST(0x50)
#define SCEPM_R5_INTR_STATUS_0_SECURE                   0x0
#define SCEPM_R5_INTR_STATUS_0_SCR                      SCR_SHARED_0
#define SCEPM_R5_INTR_STATUS_0_WORD_COUNT                       0x1
#define SCEPM_R5_INTR_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_SHIFT                  _MK_SHIFT_CONST(0)
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_STATUS_0_RTC_ALARM_SHIFT)
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_RANGE                  0:0
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_WOFFSET                        0x0
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_INIT_ENUM                      CLEAR
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_CLEAR                  _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_STATUS_0_RTC_ALARM_SET                    _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_SHIFT                 _MK_SHIFT_CONST(1)
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_SHIFT)
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_RANGE                 1:1
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_WOFFSET                       0x0
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_INIT_ENUM                     CLEAR
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_CLEAR                 _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_STATUS_0_NO_CAR_ACK_SET                   _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_SHIFT                 _MK_SHIFT_CONST(2)
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_SHIFT)
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_RANGE                 2:2
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_WOFFSET                       0x0
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_INIT_ENUM                     CLEAR
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_CLEAR                 _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_STATUS_0_NO_DVS_ACK_SET                   _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_SHIFT                 _MK_SHIFT_CONST(3)
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_SHIFT)
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_RANGE                 3:3
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_WOFFSET                       0x0
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_INIT_ENUM                     CLEAR
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_CLEAR                 _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_STATUS_0_NO_OSC_ACK_SET                   _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_SHIFT                    _MK_SHIFT_CONST(4)
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_STATUS_0_LP_EXIT_SHIFT)
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_RANGE                    4:4
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_WOFFSET                  0x0
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_INIT_ENUM                        CLEAR
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_CLEAR                    _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_STATUS_0_LP_EXIT_SET                      _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_STATUS_0_DBG_TO_SHIFT                     _MK_SHIFT_CONST(5)
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_STATUS_0_DBG_TO_SHIFT)
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_RANGE                     5:5
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_WOFFSET                   0x0
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_INIT_ENUM                 CLEAR
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_CLEAR                     _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_STATUS_0_DBG_TO_SET                       _MK_ENUM_CONST(1)


// Register SCEPM_R5_INTR_MASK_0
#define SCEPM_R5_INTR_MASK_0                    _MK_ADDR_CONST(0x54)
#define SCEPM_R5_INTR_MASK_0_SECURE                     0x0
#define SCEPM_R5_INTR_MASK_0_SCR                        SCR_SHARED_0
#define SCEPM_R5_INTR_MASK_0_WORD_COUNT                         0x1
#define SCEPM_R5_INTR_MASK_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_MASK_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_MASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_MASK_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_SHIFT                    _MK_SHIFT_CONST(0)
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_MASK_0_RTC_ALARM_SHIFT)
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_RANGE                    0:0
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_WOFFSET                  0x0
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_DEFAULT                  _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_INIT_ENUM                        MASK
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_UNMASK                   _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_MASK_0_RTC_ALARM_MASK                     _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_SHIFT                   _MK_SHIFT_CONST(1)
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_SHIFT)
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_RANGE                   1:1
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_WOFFSET                 0x0
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_DEFAULT                 _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_INIT_ENUM                       MASK
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_UNMASK                  _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_MASK_0_NO_CAR_ACK_MASK                    _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_SHIFT                   _MK_SHIFT_CONST(2)
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_SHIFT)
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_RANGE                   2:2
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_WOFFSET                 0x0
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_DEFAULT                 _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_INIT_ENUM                       MASK
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_UNMASK                  _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_MASK_0_NO_DVS_ACK_MASK                    _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_SHIFT                   _MK_SHIFT_CONST(3)
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_SHIFT)
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_RANGE                   3:3
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_WOFFSET                 0x0
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_DEFAULT                 _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_INIT_ENUM                       MASK
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_UNMASK                  _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_MASK_0_NO_OSC_ACK_MASK                    _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_MASK_0_LP_EXIT_SHIFT                      _MK_SHIFT_CONST(4)
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_MASK_0_LP_EXIT_SHIFT)
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_RANGE                      4:4
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_WOFFSET                    0x0
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_DEFAULT                    _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_INIT_ENUM                  MASK
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_UNMASK                     _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_MASK_0_LP_EXIT_MASK                       _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_MASK_0_DBG_TO_SHIFT                       _MK_SHIFT_CONST(5)
#define SCEPM_R5_INTR_MASK_0_DBG_TO_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_MASK_0_DBG_TO_SHIFT)
#define SCEPM_R5_INTR_MASK_0_DBG_TO_RANGE                       5:5
#define SCEPM_R5_INTR_MASK_0_DBG_TO_WOFFSET                     0x0
#define SCEPM_R5_INTR_MASK_0_DBG_TO_DEFAULT                     _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_DBG_TO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_MASK_0_DBG_TO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_DBG_TO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_MASK_0_DBG_TO_INIT_ENUM                   MASK
#define SCEPM_R5_INTR_MASK_0_DBG_TO_UNMASK                      _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_MASK_0_DBG_TO_MASK                        _MK_ENUM_CONST(1)


// Register SCEPM_R5_INTR_SET_0
#define SCEPM_R5_INTR_SET_0                     _MK_ADDR_CONST(0x58)
#define SCEPM_R5_INTR_SET_0_SECURE                      0x0
#define SCEPM_R5_INTR_SET_0_SCR                         SCR_SHARED_0
#define SCEPM_R5_INTR_SET_0_WORD_COUNT                  0x1
#define SCEPM_R5_INTR_SET_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_SET_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_SET_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_SHIFT                     _MK_SHIFT_CONST(0)
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_SET_0_RTC_ALARM_SHIFT)
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_RANGE                     0:0
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_WOFFSET                   0x0
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_INIT_ENUM                 CLEAR
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_CLEAR                     _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_SET_0_RTC_ALARM_SET                       _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_SHIFT                    _MK_SHIFT_CONST(1)
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_SET_0_NO_CAR_ACK_SHIFT)
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_RANGE                    1:1
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_WOFFSET                  0x0
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_INIT_ENUM                        CLEAR
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_CLEAR                    _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_SET_0_NO_CAR_ACK_SET                      _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_SHIFT                    _MK_SHIFT_CONST(2)
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_SET_0_NO_DVS_ACK_SHIFT)
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_RANGE                    2:2
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_WOFFSET                  0x0
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_INIT_ENUM                        CLEAR
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_CLEAR                    _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_SET_0_NO_DVS_ACK_SET                      _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_SHIFT                    _MK_SHIFT_CONST(3)
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_SET_0_NO_OSC_ACK_SHIFT)
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_RANGE                    3:3
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_WOFFSET                  0x0
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_INIT_ENUM                        CLEAR
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_CLEAR                    _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_SET_0_NO_OSC_ACK_SET                      _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_SET_0_LP_EXIT_SHIFT                       _MK_SHIFT_CONST(4)
#define SCEPM_R5_INTR_SET_0_LP_EXIT_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_SET_0_LP_EXIT_SHIFT)
#define SCEPM_R5_INTR_SET_0_LP_EXIT_RANGE                       4:4
#define SCEPM_R5_INTR_SET_0_LP_EXIT_WOFFSET                     0x0
#define SCEPM_R5_INTR_SET_0_LP_EXIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_LP_EXIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_SET_0_LP_EXIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_LP_EXIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_LP_EXIT_INIT_ENUM                   CLEAR
#define SCEPM_R5_INTR_SET_0_LP_EXIT_CLEAR                       _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_SET_0_LP_EXIT_SET                 _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_SET_0_DBG_TO_SHIFT                        _MK_SHIFT_CONST(5)
#define SCEPM_R5_INTR_SET_0_DBG_TO_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_SET_0_DBG_TO_SHIFT)
#define SCEPM_R5_INTR_SET_0_DBG_TO_RANGE                        5:5
#define SCEPM_R5_INTR_SET_0_DBG_TO_WOFFSET                      0x0
#define SCEPM_R5_INTR_SET_0_DBG_TO_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_DBG_TO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_SET_0_DBG_TO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_DBG_TO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_SET_0_DBG_TO_INIT_ENUM                    CLEAR
#define SCEPM_R5_INTR_SET_0_DBG_TO_CLEAR                        _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_SET_0_DBG_TO_SET                  _MK_ENUM_CONST(1)


// Register SCEPM_R5_INTR_CLEAR_0
#define SCEPM_R5_INTR_CLEAR_0                   _MK_ADDR_CONST(0x5c)
#define SCEPM_R5_INTR_CLEAR_0_SECURE                    0x0
#define SCEPM_R5_INTR_CLEAR_0_SCR                       SCR_SHARED_0
#define SCEPM_R5_INTR_CLEAR_0_WORD_COUNT                        0x1
#define SCEPM_R5_INTR_CLEAR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_CLEAR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_CLEAR_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_SHIFT                   _MK_SHIFT_CONST(0)
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_SHIFT)
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_RANGE                   0:0
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_WOFFSET                 0x0
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_INIT_ENUM                       DISABLE
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_DISABLE                 _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_CLEAR_0_RTC_ALARM_ENABLE                  _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_SHIFT                  _MK_SHIFT_CONST(1)
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_SHIFT)
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_RANGE                  1:1
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_WOFFSET                        0x0
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_INIT_ENUM                      DISABLE
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_DISABLE                        _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_CLEAR_0_NO_CAR_ACK_ENABLE                 _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_SHIFT                  _MK_SHIFT_CONST(2)
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_SHIFT)
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_RANGE                  2:2
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_WOFFSET                        0x0
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_INIT_ENUM                      DISABLE
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_DISABLE                        _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_CLEAR_0_NO_DVS_ACK_ENABLE                 _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_SHIFT                  _MK_SHIFT_CONST(3)
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_SHIFT)
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_RANGE                  3:3
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_WOFFSET                        0x0
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_INIT_ENUM                      DISABLE
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_DISABLE                        _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_CLEAR_0_NO_OSC_ACK_ENABLE                 _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_SHIFT                     _MK_SHIFT_CONST(4)
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_CLEAR_0_LP_EXIT_SHIFT)
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_RANGE                     4:4
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_WOFFSET                   0x0
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_INIT_ENUM                 DISABLE
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_CLEAR_0_LP_EXIT_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_SHIFT                      _MK_SHIFT_CONST(5)
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_R5_INTR_CLEAR_0_DBG_TO_SHIFT)
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_RANGE                      5:5
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_WOFFSET                    0x0
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_INIT_ENUM                  DISABLE
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_R5_INTR_CLEAR_0_DBG_TO_ENABLE                     _MK_ENUM_CONST(1)


// Register SCEPM_EXT_INTR_STATUS_0
#define SCEPM_EXT_INTR_STATUS_0                 _MK_ADDR_CONST(0x60)
#define SCEPM_EXT_INTR_STATUS_0_SECURE                  0x0
#define SCEPM_EXT_INTR_STATUS_0_SCR                     SCR_SHARED_0
#define SCEPM_EXT_INTR_STATUS_0_WORD_COUNT                      0x1
#define SCEPM_EXT_INTR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_SHIFT                 _MK_SHIFT_CONST(0)
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_SHIFT)
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_RANGE                 0:0
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_WOFFSET                       0x0
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_INIT_ENUM                     CLEAR
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_CLEAR                 _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_STATUS_0_RTC_ALARM_SET                   _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_SHIFT                        _MK_SHIFT_CONST(1)
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_SHIFT)
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_RANGE                        1:1
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_WOFFSET                      0x0
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_INIT_ENUM                    CLEAR
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_CLEAR                        _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_STATUS_0_NO_CAR_ACK_SET                  _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_SHIFT                        _MK_SHIFT_CONST(2)
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_SHIFT)
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_RANGE                        2:2
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_WOFFSET                      0x0
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_INIT_ENUM                    CLEAR
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_CLEAR                        _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_STATUS_0_NO_DVS_ACK_SET                  _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_SHIFT                        _MK_SHIFT_CONST(3)
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_SHIFT)
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_RANGE                        3:3
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_WOFFSET                      0x0
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_INIT_ENUM                    CLEAR
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_CLEAR                        _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_STATUS_0_NO_OSC_ACK_SET                  _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_SHIFT                   _MK_SHIFT_CONST(4)
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_STATUS_0_LP_EXIT_SHIFT)
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_RANGE                   4:4
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_WOFFSET                 0x0
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_INIT_ENUM                       CLEAR
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_CLEAR                   _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_STATUS_0_LP_EXIT_SET                     _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_SHIFT                    _MK_SHIFT_CONST(5)
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_STATUS_0_DBG_TO_SHIFT)
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_RANGE                    5:5
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_WOFFSET                  0x0
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_INIT_ENUM                        CLEAR
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_CLEAR                    _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_STATUS_0_DBG_TO_SET                      _MK_ENUM_CONST(1)


// Register SCEPM_EXT_INTR_MASK_0
#define SCEPM_EXT_INTR_MASK_0                   _MK_ADDR_CONST(0x64)
#define SCEPM_EXT_INTR_MASK_0_SECURE                    0x0
#define SCEPM_EXT_INTR_MASK_0_SCR                       SCR_PRIVATE_0
#define SCEPM_EXT_INTR_MASK_0_WORD_COUNT                        0x1
#define SCEPM_EXT_INTR_MASK_0_RESET_VAL                         _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_MASK_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_MASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_MASK_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_SHIFT                   _MK_SHIFT_CONST(0)
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_MASK_0_RTC_ALARM_SHIFT)
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_RANGE                   0:0
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_WOFFSET                 0x0
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_DEFAULT                 _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_INIT_ENUM                       MASK
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_UNMASK                  _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_MASK_0_RTC_ALARM_MASK                    _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_SHIFT                  _MK_SHIFT_CONST(1)
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_SHIFT)
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_RANGE                  1:1
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_WOFFSET                        0x0
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_DEFAULT                        _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_INIT_ENUM                      MASK
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_UNMASK                 _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_MASK_0_NO_CAR_ACK_MASK                   _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_SHIFT                  _MK_SHIFT_CONST(2)
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_SHIFT)
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_RANGE                  2:2
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_WOFFSET                        0x0
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_DEFAULT                        _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_INIT_ENUM                      MASK
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_UNMASK                 _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_MASK_0_NO_DVS_ACK_MASK                   _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_SHIFT                  _MK_SHIFT_CONST(3)
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_SHIFT)
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_RANGE                  3:3
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_WOFFSET                        0x0
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_DEFAULT                        _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_INIT_ENUM                      MASK
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_UNMASK                 _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_MASK_0_NO_OSC_ACK_MASK                   _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_SHIFT                     _MK_SHIFT_CONST(4)
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_MASK_0_LP_EXIT_SHIFT)
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_RANGE                     4:4
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_WOFFSET                   0x0
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_DEFAULT                   _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_INIT_ENUM                 MASK
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_UNMASK                    _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_MASK_0_LP_EXIT_MASK                      _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_MASK_0_DBG_TO_SHIFT                      _MK_SHIFT_CONST(5)
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_MASK_0_DBG_TO_SHIFT)
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_RANGE                      5:5
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_WOFFSET                    0x0
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_DEFAULT                    _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_INIT_ENUM                  MASK
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_UNMASK                     _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_MASK_0_DBG_TO_MASK                       _MK_ENUM_CONST(1)


// Register SCEPM_EXT_INTR_SET_0
#define SCEPM_EXT_INTR_SET_0                    _MK_ADDR_CONST(0x68)
#define SCEPM_EXT_INTR_SET_0_SECURE                     0x0
#define SCEPM_EXT_INTR_SET_0_SCR                        SCR_PRIVATE_0
#define SCEPM_EXT_INTR_SET_0_WORD_COUNT                         0x1
#define SCEPM_EXT_INTR_SET_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_SET_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_SET_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_SHIFT                    _MK_SHIFT_CONST(0)
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_SET_0_RTC_ALARM_SHIFT)
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_RANGE                    0:0
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_WOFFSET                  0x0
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_INIT_ENUM                        CLEAR
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_CLEAR                    _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_SET_0_RTC_ALARM_SET                      _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_SHIFT                   _MK_SHIFT_CONST(1)
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_SHIFT)
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_RANGE                   1:1
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_WOFFSET                 0x0
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_INIT_ENUM                       CLEAR
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_CLEAR                   _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_SET_0_NO_CAR_ACK_SET                     _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_SHIFT                   _MK_SHIFT_CONST(2)
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_SHIFT)
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_RANGE                   2:2
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_WOFFSET                 0x0
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_INIT_ENUM                       CLEAR
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_CLEAR                   _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_SET_0_NO_DVS_ACK_SET                     _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_SHIFT                   _MK_SHIFT_CONST(3)
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_SHIFT)
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_RANGE                   3:3
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_WOFFSET                 0x0
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_INIT_ENUM                       CLEAR
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_CLEAR                   _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_SET_0_NO_OSC_ACK_SET                     _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_SET_0_LP_EXIT_SHIFT                      _MK_SHIFT_CONST(4)
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_SET_0_LP_EXIT_SHIFT)
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_RANGE                      4:4
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_WOFFSET                    0x0
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_INIT_ENUM                  CLEAR
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_CLEAR                      _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_SET_0_LP_EXIT_SET                        _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_SET_0_DBG_TO_SHIFT                       _MK_SHIFT_CONST(5)
#define SCEPM_EXT_INTR_SET_0_DBG_TO_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_SET_0_DBG_TO_SHIFT)
#define SCEPM_EXT_INTR_SET_0_DBG_TO_RANGE                       5:5
#define SCEPM_EXT_INTR_SET_0_DBG_TO_WOFFSET                     0x0
#define SCEPM_EXT_INTR_SET_0_DBG_TO_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_DBG_TO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_SET_0_DBG_TO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_DBG_TO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_SET_0_DBG_TO_INIT_ENUM                   CLEAR
#define SCEPM_EXT_INTR_SET_0_DBG_TO_CLEAR                       _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_SET_0_DBG_TO_SET                 _MK_ENUM_CONST(1)


// Register SCEPM_EXT_INTR_CLEAR_0
#define SCEPM_EXT_INTR_CLEAR_0                  _MK_ADDR_CONST(0x6c)
#define SCEPM_EXT_INTR_CLEAR_0_SECURE                   0x0
#define SCEPM_EXT_INTR_CLEAR_0_SCR                      SCR_PRIVATE_0
#define SCEPM_EXT_INTR_CLEAR_0_WORD_COUNT                       0x1
#define SCEPM_EXT_INTR_CLEAR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_CLEAR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_CLEAR_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_SHIFT                  _MK_SHIFT_CONST(0)
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_SHIFT)
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_RANGE                  0:0
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_WOFFSET                        0x0
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_INIT_ENUM                      DISABLE
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_DISABLE                        _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_CLEAR_0_RTC_ALARM_ENABLE                 _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_SHIFT                 _MK_SHIFT_CONST(1)
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_SHIFT)
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_RANGE                 1:1
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_WOFFSET                       0x0
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_INIT_ENUM                     DISABLE
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_DISABLE                       _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_CAR_ACK_ENABLE                        _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_SHIFT                 _MK_SHIFT_CONST(2)
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_SHIFT)
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_RANGE                 2:2
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_WOFFSET                       0x0
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_INIT_ENUM                     DISABLE
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_DISABLE                       _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_DVS_ACK_ENABLE                        _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_SHIFT                 _MK_SHIFT_CONST(3)
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_SHIFT)
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_RANGE                 3:3
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_WOFFSET                       0x0
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_INIT_ENUM                     DISABLE
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_DISABLE                       _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_CLEAR_0_NO_OSC_ACK_ENABLE                        _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_SHIFT                    _MK_SHIFT_CONST(4)
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_SHIFT)
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_RANGE                    4:4
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_WOFFSET                  0x0
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_INIT_ENUM                        DISABLE
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_CLEAR_0_LP_EXIT_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_SHIFT                     _MK_SHIFT_CONST(5)
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_EXT_INTR_CLEAR_0_DBG_TO_SHIFT)
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_RANGE                     5:5
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_WOFFSET                   0x0
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_INIT_ENUM                 DISABLE
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_EXT_INTR_CLEAR_0_DBG_TO_ENABLE                    _MK_ENUM_CONST(1)


// Register SCEPM_TCM0_TGT_0
#define SCEPM_TCM0_TGT_0                        _MK_ADDR_CONST(0x70)
#define SCEPM_TCM0_TGT_0_SECURE                         0x0
#define SCEPM_TCM0_TGT_0_SCR                    SCR_SHARED_0
#define SCEPM_TCM0_TGT_0_WORD_COUNT                     0x1
#define SCEPM_TCM0_TGT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_RESET_MASK                     _MK_MASK_CONST(0x73)
#define SCEPM_TCM0_TGT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_READ_MASK                      _MK_MASK_CONST(0x73)
#define SCEPM_TCM0_TGT_0_WRITE_MASK                     _MK_MASK_CONST(0x13)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(0)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_TCM0_TGT_0_SRAM_SLP_SHIFT)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_RANGE                 0:0
#define SCEPM_TCM0_TGT_0_SRAM_SLP_WOFFSET                       0x0
#define SCEPM_TCM0_TGT_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_INIT_ENUM                     OFF
#define SCEPM_TCM0_TGT_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define SCEPM_TCM0_TGT_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(1)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_TCM0_TGT_0_SRAM_DSLP_SHIFT)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_RANGE                        1:1
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_WOFFSET                      0x0
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_INIT_ENUM                    OFF
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define SCEPM_TCM0_TGT_0_START_SHIFT                    _MK_SHIFT_CONST(4)
#define SCEPM_TCM0_TGT_0_START_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_TCM0_TGT_0_START_SHIFT)
#define SCEPM_TCM0_TGT_0_START_RANGE                    4:4
#define SCEPM_TCM0_TGT_0_START_WOFFSET                  0x0
#define SCEPM_TCM0_TGT_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_TCM0_TGT_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_START_INIT_ENUM                        DONE
#define SCEPM_TCM0_TGT_0_START_DONE                     _MK_ENUM_CONST(0)
#define SCEPM_TCM0_TGT_0_START_PENDING                  _MK_ENUM_CONST(1)

#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_SHIFT                     _MK_SHIFT_CONST(5)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_TCM0_TGT_0_SRAM_SLP_STS_SHIFT)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_RANGE                     5:5
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_WOFFSET                   0x0
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_INIT_ENUM                 OFF
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_OFF                       _MK_ENUM_CONST(0)
#define SCEPM_TCM0_TGT_0_SRAM_SLP_STS_ON                        _MK_ENUM_CONST(1)

#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_SHIFT                    _MK_SHIFT_CONST(6)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_SHIFT)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_RANGE                    6:6
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_WOFFSET                  0x0
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_INIT_ENUM                        OFF
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_OFF                      _MK_ENUM_CONST(0)
#define SCEPM_TCM0_TGT_0_SRAM_DSLP_STS_ON                       _MK_ENUM_CONST(1)


// Register SCEPM_TCM1_TGT_0
#define SCEPM_TCM1_TGT_0                        _MK_ADDR_CONST(0x74)
#define SCEPM_TCM1_TGT_0_SECURE                         0x0
#define SCEPM_TCM1_TGT_0_SCR                    SCR_SHARED_0
#define SCEPM_TCM1_TGT_0_WORD_COUNT                     0x1
#define SCEPM_TCM1_TGT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_RESET_MASK                     _MK_MASK_CONST(0x73)
#define SCEPM_TCM1_TGT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_READ_MASK                      _MK_MASK_CONST(0x73)
#define SCEPM_TCM1_TGT_0_WRITE_MASK                     _MK_MASK_CONST(0x13)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(0)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, SCEPM_TCM1_TGT_0_SRAM_SLP_SHIFT)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_RANGE                 0:0
#define SCEPM_TCM1_TGT_0_SRAM_SLP_WOFFSET                       0x0
#define SCEPM_TCM1_TGT_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_INIT_ENUM                     OFF
#define SCEPM_TCM1_TGT_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define SCEPM_TCM1_TGT_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(1)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_TCM1_TGT_0_SRAM_DSLP_SHIFT)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_RANGE                        1:1
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_WOFFSET                      0x0
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_INIT_ENUM                    OFF
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define SCEPM_TCM1_TGT_0_START_SHIFT                    _MK_SHIFT_CONST(4)
#define SCEPM_TCM1_TGT_0_START_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_TCM1_TGT_0_START_SHIFT)
#define SCEPM_TCM1_TGT_0_START_RANGE                    4:4
#define SCEPM_TCM1_TGT_0_START_WOFFSET                  0x0
#define SCEPM_TCM1_TGT_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_TCM1_TGT_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_START_INIT_ENUM                        DONE
#define SCEPM_TCM1_TGT_0_START_DONE                     _MK_ENUM_CONST(0)
#define SCEPM_TCM1_TGT_0_START_PENDING                  _MK_ENUM_CONST(1)

#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_SHIFT                     _MK_SHIFT_CONST(5)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_TCM1_TGT_0_SRAM_SLP_STS_SHIFT)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_RANGE                     5:5
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_WOFFSET                   0x0
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_INIT_ENUM                 OFF
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_OFF                       _MK_ENUM_CONST(0)
#define SCEPM_TCM1_TGT_0_SRAM_SLP_STS_ON                        _MK_ENUM_CONST(1)

#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_SHIFT                    _MK_SHIFT_CONST(6)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_SHIFT)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_RANGE                    6:6
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_WOFFSET                  0x0
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_INIT_ENUM                        OFF
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_OFF                      _MK_ENUM_CONST(0)
#define SCEPM_TCM1_TGT_0_SRAM_DSLP_STS_ON                       _MK_ENUM_CONST(1)


// Register SCEPM_CACHE0_TGT_0
#define SCEPM_CACHE0_TGT_0                      _MK_ADDR_CONST(0x78)
#define SCEPM_CACHE0_TGT_0_SECURE                       0x0
#define SCEPM_CACHE0_TGT_0_SCR                  SCR_SHARED_0
#define SCEPM_CACHE0_TGT_0_WORD_COUNT                   0x1
#define SCEPM_CACHE0_TGT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_RESET_MASK                   _MK_MASK_CONST(0x73)
#define SCEPM_CACHE0_TGT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_READ_MASK                    _MK_MASK_CONST(0x73)
#define SCEPM_CACHE0_TGT_0_WRITE_MASK                   _MK_MASK_CONST(0x13)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_SHIFT                       _MK_SHIFT_CONST(0)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_CACHE0_TGT_0_SRAM_SLP_SHIFT)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_RANGE                       0:0
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_WOFFSET                     0x0
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_INIT_ENUM                   OFF
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_OFF                 _MK_ENUM_CONST(0)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_ON                  _MK_ENUM_CONST(1)

#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_SHIFT                      _MK_SHIFT_CONST(1)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_CACHE0_TGT_0_SRAM_DSLP_SHIFT)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_RANGE                      1:1
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_WOFFSET                    0x0
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_INIT_ENUM                  OFF
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_OFF                        _MK_ENUM_CONST(0)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_ON                 _MK_ENUM_CONST(1)

#define SCEPM_CACHE0_TGT_0_START_SHIFT                  _MK_SHIFT_CONST(4)
#define SCEPM_CACHE0_TGT_0_START_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_CACHE0_TGT_0_START_SHIFT)
#define SCEPM_CACHE0_TGT_0_START_RANGE                  4:4
#define SCEPM_CACHE0_TGT_0_START_WOFFSET                        0x0
#define SCEPM_CACHE0_TGT_0_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_CACHE0_TGT_0_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_START_INIT_ENUM                      DONE
#define SCEPM_CACHE0_TGT_0_START_DONE                   _MK_ENUM_CONST(0)
#define SCEPM_CACHE0_TGT_0_START_PENDING                        _MK_ENUM_CONST(1)

#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_SHIFT                   _MK_SHIFT_CONST(5)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_SHIFT)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_RANGE                   5:5
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_WOFFSET                 0x0
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_INIT_ENUM                       OFF
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_OFF                     _MK_ENUM_CONST(0)
#define SCEPM_CACHE0_TGT_0_SRAM_SLP_STS_ON                      _MK_ENUM_CONST(1)

#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_SHIFT                  _MK_SHIFT_CONST(6)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_SHIFT)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_RANGE                  6:6
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_WOFFSET                        0x0
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_INIT_ENUM                      OFF
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_OFF                    _MK_ENUM_CONST(0)
#define SCEPM_CACHE0_TGT_0_SRAM_DSLP_STS_ON                     _MK_ENUM_CONST(1)


// Register SCEPM_CACHE1_TGT_0
#define SCEPM_CACHE1_TGT_0                      _MK_ADDR_CONST(0x7c)
#define SCEPM_CACHE1_TGT_0_SECURE                       0x0
#define SCEPM_CACHE1_TGT_0_SCR                  SCR_SHARED_0
#define SCEPM_CACHE1_TGT_0_WORD_COUNT                   0x1
#define SCEPM_CACHE1_TGT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_RESET_MASK                   _MK_MASK_CONST(0x73)
#define SCEPM_CACHE1_TGT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_READ_MASK                    _MK_MASK_CONST(0x73)
#define SCEPM_CACHE1_TGT_0_WRITE_MASK                   _MK_MASK_CONST(0x13)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_SHIFT                       _MK_SHIFT_CONST(0)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_CACHE1_TGT_0_SRAM_SLP_SHIFT)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_RANGE                       0:0
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_WOFFSET                     0x0
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_INIT_ENUM                   OFF
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_OFF                 _MK_ENUM_CONST(0)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_ON                  _MK_ENUM_CONST(1)

#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_SHIFT                      _MK_SHIFT_CONST(1)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_CACHE1_TGT_0_SRAM_DSLP_SHIFT)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_RANGE                      1:1
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_WOFFSET                    0x0
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_INIT_ENUM                  OFF
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_OFF                        _MK_ENUM_CONST(0)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_ON                 _MK_ENUM_CONST(1)

#define SCEPM_CACHE1_TGT_0_START_SHIFT                  _MK_SHIFT_CONST(4)
#define SCEPM_CACHE1_TGT_0_START_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_CACHE1_TGT_0_START_SHIFT)
#define SCEPM_CACHE1_TGT_0_START_RANGE                  4:4
#define SCEPM_CACHE1_TGT_0_START_WOFFSET                        0x0
#define SCEPM_CACHE1_TGT_0_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_CACHE1_TGT_0_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_START_INIT_ENUM                      DONE
#define SCEPM_CACHE1_TGT_0_START_DONE                   _MK_ENUM_CONST(0)
#define SCEPM_CACHE1_TGT_0_START_PENDING                        _MK_ENUM_CONST(1)

#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_SHIFT                   _MK_SHIFT_CONST(5)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_SHIFT)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_RANGE                   5:5
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_WOFFSET                 0x0
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_INIT_ENUM                       OFF
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_OFF                     _MK_ENUM_CONST(0)
#define SCEPM_CACHE1_TGT_0_SRAM_SLP_STS_ON                      _MK_ENUM_CONST(1)

#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_SHIFT                  _MK_SHIFT_CONST(6)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_SHIFT)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_RANGE                  6:6
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_WOFFSET                        0x0
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_INIT_ENUM                      OFF
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_OFF                    _MK_ENUM_CONST(0)
#define SCEPM_CACHE1_TGT_0_SRAM_DSLP_STS_ON                     _MK_ENUM_CONST(1)


// Register SCEPM_SRAM_GRP_DELAY_0
#define SCEPM_SRAM_GRP_DELAY_0                  _MK_ADDR_CONST(0x80)
#define SCEPM_SRAM_GRP_DELAY_0_SECURE                   0x0
#define SCEPM_SRAM_GRP_DELAY_0_SCR                      SCR_SHARED_0
#define SCEPM_SRAM_GRP_DELAY_0_WORD_COUNT                       0x1
#define SCEPM_SRAM_GRP_DELAY_0_RESET_VAL                        _MK_MASK_CONST(0x1010)
#define SCEPM_SRAM_GRP_DELAY_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define SCEPM_SRAM_GRP_DELAY_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_SRAM_GRP_DELAY_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_SRAM_GRP_DELAY_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define SCEPM_SRAM_GRP_DELAY_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define SCEPM_SRAM_GRP_DELAY_0_SLP_SHIFT                        _MK_SHIFT_CONST(0)
#define SCEPM_SRAM_GRP_DELAY_0_SLP_FIELD                        _MK_FIELD_CONST(0xff, SCEPM_SRAM_GRP_DELAY_0_SLP_SHIFT)
#define SCEPM_SRAM_GRP_DELAY_0_SLP_RANGE                        7:0
#define SCEPM_SRAM_GRP_DELAY_0_SLP_WOFFSET                      0x0
#define SCEPM_SRAM_GRP_DELAY_0_SLP_DEFAULT                      _MK_MASK_CONST(0x10)
#define SCEPM_SRAM_GRP_DELAY_0_SLP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define SCEPM_SRAM_GRP_DELAY_0_SLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_SRAM_GRP_DELAY_0_SLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SCEPM_SRAM_GRP_DELAY_0_DSLP_SHIFT                       _MK_SHIFT_CONST(8)
#define SCEPM_SRAM_GRP_DELAY_0_DSLP_FIELD                       _MK_FIELD_CONST(0xff, SCEPM_SRAM_GRP_DELAY_0_DSLP_SHIFT)
#define SCEPM_SRAM_GRP_DELAY_0_DSLP_RANGE                       15:8
#define SCEPM_SRAM_GRP_DELAY_0_DSLP_WOFFSET                     0x0
#define SCEPM_SRAM_GRP_DELAY_0_DSLP_DEFAULT                     _MK_MASK_CONST(0x10)
#define SCEPM_SRAM_GRP_DELAY_0_DSLP_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define SCEPM_SRAM_GRP_DELAY_0_DSLP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_SRAM_GRP_DELAY_0_DSLP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCEPM_RETENTION_STATUS_0
#define SCEPM_RETENTION_STATUS_0                        _MK_ADDR_CONST(0x84)
#define SCEPM_RETENTION_STATUS_0_SECURE                         0x0
#define SCEPM_RETENTION_STATUS_0_SCR                    SCR_SHARED_0
#define SCEPM_RETENTION_STATUS_0_WORD_COUNT                     0x1
#define SCEPM_RETENTION_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define SCEPM_RETENTION_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define SCEPM_RETENTION_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_SHIFT                   _MK_SHIFT_CONST(0)
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_SHIFT)
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_RANGE                   0:0
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_WOFFSET                 0x0
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_INIT_ENUM                       DONE
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_DONE                    _MK_ENUM_CONST(0)
#define SCEPM_RETENTION_STATUS_0_SW_RET_PENDING_PENDING                 _MK_ENUM_CONST(1)

#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_SHIFT                   _MK_SHIFT_CONST(1)
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_FIELD                   _MK_FIELD_CONST(0x1, SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_SHIFT)
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_RANGE                   1:1
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_WOFFSET                 0x0
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_INIT_ENUM                       DONE
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_DONE                    _MK_ENUM_CONST(0)
#define SCEPM_RETENTION_STATUS_0_HW_RET_PENDING_PENDING                 _MK_ENUM_CONST(1)


// Register SCEPM_RAM_OVR_CTRL_0_0
#define SCEPM_RAM_OVR_CTRL_0_0                  _MK_ADDR_CONST(0x88)
#define SCEPM_RAM_OVR_CTRL_0_0_SECURE                   0x0
#define SCEPM_RAM_OVR_CTRL_0_0_SCR                      SCR_PRIVATE_0
#define SCEPM_RAM_OVR_CTRL_0_0_WORD_COUNT                       0x1
#define SCEPM_RAM_OVR_CTRL_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define SCEPM_RAM_OVR_CTRL_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define SCEPM_RAM_OVR_CTRL_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(23)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_RANGE                    23:23
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(22)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_RANGE                     22:22
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_SHIFT                      _MK_SHIFT_CONST(21)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_RANGE                      21:21
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_3_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(20)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_RANGE                    20:20
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(19)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_RANGE                     19:19
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_SHIFT                      _MK_SHIFT_CONST(18)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_RANGE                      18:18
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_2_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(17)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_RANGE                    17:17
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(16)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_RANGE                     16:16
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_SHIFT                      _MK_SHIFT_CONST(15)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_RANGE                      15:15
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_1_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(14)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_RANGE                    14:14
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(13)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_RANGE                     13:13
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_SHIFT                      _MK_SHIFT_CONST(12)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_RANGE                      12:12
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM1_0_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(11)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_RANGE                    11:11
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(10)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_RANGE                     10:10
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_SHIFT                      _MK_SHIFT_CONST(9)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_RANGE                      9:9
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_3_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(8)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_RANGE                    8:8
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(7)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_RANGE                     7:7
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_SHIFT                      _MK_SHIFT_CONST(6)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_RANGE                      6:6
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_2_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(5)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_RANGE                    5:5
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(4)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_RANGE                     4:4
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_SHIFT                      _MK_SHIFT_CONST(3)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_RANGE                      3:3
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_1_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(2)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_RANGE                    2:2
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_RANGE                     1:1
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_RANGE                      0:0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_0_0_TCM0_0_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register SCEPM_RAM_OVR_CTRL_1_0
#define SCEPM_RAM_OVR_CTRL_1_0                  _MK_ADDR_CONST(0x8c)
#define SCEPM_RAM_OVR_CTRL_1_0_SECURE                   0x0
#define SCEPM_RAM_OVR_CTRL_1_0_SCR                      SCR_PRIVATE_0
#define SCEPM_RAM_OVR_CTRL_1_0_WORD_COUNT                       0x1
#define SCEPM_RAM_OVR_CTRL_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_RESET_MASK                       _MK_MASK_CONST(0xfff)
#define SCEPM_RAM_OVR_CTRL_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define SCEPM_RAM_OVR_CTRL_1_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(11)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_RANGE                    11:11
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(10)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_RANGE                     10:10
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_SHIFT                      _MK_SHIFT_CONST(9)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_RANGE                      9:9
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_ICACHE_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_SHIFT                    _MK_SHIFT_CONST(8)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_FIELD                    _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_RANGE                    8:8
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_WOFFSET                  0x0
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_INIT_ENUM                        DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_DISABLE                  _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_DSLP_OVR_ENABLE                   _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_SHIFT                     _MK_SHIFT_CONST(7)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_FIELD                     _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_RANGE                     7:7
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_WOFFSET                   0x0
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_INIT_ENUM                 DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_DISABLE                   _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_SLP_OVR_ENABLE                    _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_SHIFT                      _MK_SHIFT_CONST(6)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_RANGE                      6:6
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_DCACHE_OVR_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_SHIFT                      _MK_SHIFT_CONST(5)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_RANGE                      5:5
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_DSLP_OVR_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_SHIFT                       _MK_SHIFT_CONST(4)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_RANGE                       4:4
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_WOFFSET                     0x0
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_INIT_ENUM                   DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_DISABLE                     _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_SLP_OVR_ENABLE                      _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_SHIFT                        _MK_SHIFT_CONST(3)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_RANGE                        3:3
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_WOFFSET                      0x0
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_INIT_ENUM                    DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_DISABLE                      _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN1_OVR_EN_ENABLE                       _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_SHIFT                      _MK_SHIFT_CONST(2)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_FIELD                      _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_RANGE                      2:2
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_WOFFSET                    0x0
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_INIT_ENUM                  DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_DISABLE                    _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_DSLP_OVR_ENABLE                     _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_SHIFT                       _MK_SHIFT_CONST(1)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_FIELD                       _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_RANGE                       1:1
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_WOFFSET                     0x0
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_INIT_ENUM                   DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_DISABLE                     _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_SLP_OVR_ENABLE                      _MK_ENUM_CONST(1)

#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_FIELD                        _MK_FIELD_CONST(0x1, SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_SHIFT)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_RANGE                        0:0
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_WOFFSET                      0x0
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_INIT_ENUM                    DISABLE
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_DISABLE                      _MK_ENUM_CONST(0)
#define SCEPM_RAM_OVR_CTRL_1_0_CAN0_OVR_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register SCEPM_CYA_0
#define SCEPM_CYA_0                     _MK_ADDR_CONST(0x90)
#define SCEPM_CYA_0_SECURE                      0x0
#define SCEPM_CYA_0_SCR                         0
#define SCEPM_CYA_0_WORD_COUNT                  0x1
#define SCEPM_CYA_0_RESET_VAL                   _MK_MASK_CONST(0xfab)
#define SCEPM_CYA_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SCEPM_CYA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_CYA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_0_CYA_SHIFT                   _MK_SHIFT_CONST(0)
#define SCEPM_CYA_0_CYA_FIELD                   _MK_FIELD_CONST(0xffffffff, SCEPM_CYA_0_CYA_SHIFT)
#define SCEPM_CYA_0_CYA_RANGE                   31:0
#define SCEPM_CYA_0_CYA_WOFFSET                 0x0
#define SCEPM_CYA_0_CYA_DEFAULT                 _MK_MASK_CONST(0xfab)
#define SCEPM_CYA_0_CYA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_0_CYA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_CYA_0_CYA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SCEPM_CYA
#define SCEPM_CYA                       _MK_ADDR_CONST(0x90)
#define SCEPM_CYA_SECURE                        0x0
#define SCEPM_CYA_SCR                   0
#define SCEPM_CYA_WORD_COUNT                    0x1
#define SCEPM_CYA_RESET_VAL                     _MK_MASK_CONST(0xfab)
#define SCEPM_CYA_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_CYA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SCEPM_CYA_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_CYA_SHIFT                     _MK_SHIFT_CONST(0)
#define SCEPM_CYA_CYA_FIELD                     _MK_FIELD_CONST(0xffffffff, SCEPM_CYA_CYA_SHIFT)
#define SCEPM_CYA_CYA_RANGE                     31:0
#define SCEPM_CYA_CYA_WOFFSET                   0x0
#define SCEPM_CYA_CYA_DEFAULT                   _MK_MASK_CONST(0xfab)
#define SCEPM_CYA_CYA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_CYA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_CYA_CYA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SCEPM_CYA_1
#define SCEPM_CYA_1                     _MK_ADDR_CONST(0x94)
#define SCEPM_CYA_1_SECURE                      0x0
#define SCEPM_CYA_1_SCR                         0
#define SCEPM_CYA_1_WORD_COUNT                  0x1
#define SCEPM_CYA_1_RESET_VAL                   _MK_MASK_CONST(0xfab)
#define SCEPM_CYA_1_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_1_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SCEPM_CYA_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_CYA_1_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_1_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_1_CYA_SHIFT                   _MK_SHIFT_CONST(0)
#define SCEPM_CYA_1_CYA_FIELD                   _MK_FIELD_CONST(0xffffffff, SCEPM_CYA_1_CYA_SHIFT)
#define SCEPM_CYA_1_CYA_RANGE                   31:0
#define SCEPM_CYA_1_CYA_WOFFSET                 0x0
#define SCEPM_CYA_1_CYA_DEFAULT                 _MK_MASK_CONST(0xfab)
#define SCEPM_CYA_1_CYA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define SCEPM_CYA_1_CYA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_CYA_1_CYA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SCEPM_RAIL_RET_TIMER_0
#define SCEPM_RAIL_RET_TIMER_0                  _MK_ADDR_CONST(0x98)
#define SCEPM_RAIL_RET_TIMER_0_SECURE                   0x0
#define SCEPM_RAIL_RET_TIMER_0_SCR                      SCR_PRIVATE_0
#define SCEPM_RAIL_RET_TIMER_0_WORD_COUNT                       0x1
#define SCEPM_RAIL_RET_TIMER_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SCEPM_RAIL_RET_TIMER_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define SCEPM_RAIL_RET_TIMER_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_RAIL_RET_TIMER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SCEPM_RAIL_RET_TIMER_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define SCEPM_RAIL_RET_TIMER_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define SCEPM_RAIL_RET_TIMER_0_VAL_SHIFT                        _MK_SHIFT_CONST(0)
#define SCEPM_RAIL_RET_TIMER_0_VAL_FIELD                        _MK_FIELD_CONST(0xffff, SCEPM_RAIL_RET_TIMER_0_VAL_SHIFT)
#define SCEPM_RAIL_RET_TIMER_0_VAL_RANGE                        15:0
#define SCEPM_RAIL_RET_TIMER_0_VAL_WOFFSET                      0x0
#define SCEPM_RAIL_RET_TIMER_0_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define SCEPM_RAIL_RET_TIMER_0_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define SCEPM_RAIL_RET_TIMER_0_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SCEPM_RAIL_RET_TIMER_0_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SCEPM_EXT_SLCG_0
#define SCEPM_EXT_SLCG_0                        _MK_ADDR_CONST(0x9c)
#define SCEPM_EXT_SLCG_0_SECURE                         0x0
#define SCEPM_EXT_SLCG_0_SCR                    SCR_PRIVATE_0
#define SCEPM_EXT_SLCG_0_WORD_COUNT                     0x1
#define SCEPM_EXT_SLCG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define SCEPM_EXT_SLCG_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_EXT_SLCG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_EXT_SLCG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_SLCG_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define SCEPM_EXT_SLCG_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define SCEPM_EXT_SLCG_0_NIC_SLCG_OVR_ON_SHIFT                  _MK_SHIFT_CONST(0)
#define SCEPM_EXT_SLCG_0_NIC_SLCG_OVR_ON_FIELD                  _MK_FIELD_CONST(0x1, SCEPM_EXT_SLCG_0_NIC_SLCG_OVR_ON_SHIFT)
#define SCEPM_EXT_SLCG_0_NIC_SLCG_OVR_ON_RANGE                  0:0
#define SCEPM_EXT_SLCG_0_NIC_SLCG_OVR_ON_WOFFSET                        0x0
#define SCEPM_EXT_SLCG_0_NIC_SLCG_OVR_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define SCEPM_EXT_SLCG_0_NIC_SLCG_OVR_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SCEPM_EXT_SLCG_0_NIC_SLCG_OVR_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_EXT_SLCG_0_NIC_SLCG_OVR_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register SCEPM_SPARE_0
#define SCEPM_SPARE_0                   _MK_ADDR_CONST(0xa0)
#define SCEPM_SPARE_0_SECURE                    0x0
#define SCEPM_SPARE_0_SCR                       0
#define SCEPM_SPARE_0_WORD_COUNT                        0x1
#define SCEPM_SPARE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_0_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define SCEPM_SPARE_0_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, SCEPM_SPARE_0_SPARE_SHIFT)
#define SCEPM_SPARE_0_SPARE_RANGE                       31:0
#define SCEPM_SPARE_0_SPARE_WOFFSET                     0x0
#define SCEPM_SPARE_0_SPARE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_0_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_0_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_0_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCEPM_SPARE
#define SCEPM_SPARE                     _MK_ADDR_CONST(0xa0)
#define SCEPM_SPARE_SECURE                      0x0
#define SCEPM_SPARE_SCR                         0
#define SCEPM_SPARE_WORD_COUNT                  0x1
#define SCEPM_SPARE_RESET_VAL                   _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_SPARE_SHIFT                 _MK_SHIFT_CONST(0)
#define SCEPM_SPARE_SPARE_FIELD                 _MK_FIELD_CONST(0xffffffff, SCEPM_SPARE_SPARE_SHIFT)
#define SCEPM_SPARE_SPARE_RANGE                 31:0
#define SCEPM_SPARE_SPARE_WOFFSET                       0x0
#define SCEPM_SPARE_SPARE_DEFAULT                       _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_SPARE_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_SPARE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_SPARE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register SCEPM_SPARE_1
#define SCEPM_SPARE_1                   _MK_ADDR_CONST(0xa4)
#define SCEPM_SPARE_1_SECURE                    0x0
#define SCEPM_SPARE_1_SCR                       0
#define SCEPM_SPARE_1_WORD_COUNT                        0x1
#define SCEPM_SPARE_1_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_1_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_1_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_1_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_1_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_1_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define SCEPM_SPARE_1_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, SCEPM_SPARE_1_SPARE_SHIFT)
#define SCEPM_SPARE_1_SPARE_RANGE                       31:0
#define SCEPM_SPARE_1_SPARE_WOFFSET                     0x0
#define SCEPM_SPARE_1_SPARE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_1_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_1_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_1_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SCEPM_SPARE_2
#define SCEPM_SPARE_2                   _MK_ADDR_CONST(0xa8)
#define SCEPM_SPARE_2_SECURE                    0x0
#define SCEPM_SPARE_2_SCR                       0
#define SCEPM_SPARE_2_WORD_COUNT                        0x1
#define SCEPM_SPARE_2_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_2_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_2_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_2_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_2_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_2_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define SCEPM_SPARE_2_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, SCEPM_SPARE_2_SPARE_SHIFT)
#define SCEPM_SPARE_2_SPARE_RANGE                       31:0
#define SCEPM_SPARE_2_SPARE_WOFFSET                     0x0
#define SCEPM_SPARE_2_SPARE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_2_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SCEPM_SPARE_2_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SCEPM_SPARE_2_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARSCEPM_REGS(_op_) \
_op_(SCEPM_SOFT_RESET_0) \
_op_(SCEPM_SLCG_CTRL_0) \
_op_(SCEPM_TGT_PWR_STATE_0) \
_op_(SCEPM_TCM_RET_TIMER_0) \
_op_(SCEPM_DBG_TIMER_0) \
_op_(SCEPM_LP_EXIT_0) \
_op_(SCEPM_POWER_CFG_MASK_0) \
_op_(SCEPM_TGT_PWR_CFG_ORIDE_0) \
_op_(SCEPM_PWR_STATUS_0) \
_op_(SCEPM_DBG_STATUS_0) \
_op_(SCEPM_DBG_FEATURES_0) \
_op_(SCEPM_EXIT_MASK_0) \
_op_(SCEPM_BURST_CLK_0) \
_op_(SCEPM_ACTIRQFIQ_TO_ACT_0) \
_op_(SCEPM_CSITE_CFG_0) \
_op_(SCEPM_R5_CFG_0) \
_op_(SCEPM_R5_CTRL_0) \
_op_(SCEPM_TCM_SEL_0) \
_op_(SCEPM_TCM_SLCG_0) \
_op_(SCEPM_ACTMON_0) \
_op_(SCEPM_R5_INTR_STATUS_0) \
_op_(SCEPM_R5_INTR_MASK_0) \
_op_(SCEPM_R5_INTR_SET_0) \
_op_(SCEPM_R5_INTR_CLEAR_0) \
_op_(SCEPM_EXT_INTR_STATUS_0) \
_op_(SCEPM_EXT_INTR_MASK_0) \
_op_(SCEPM_EXT_INTR_SET_0) \
_op_(SCEPM_EXT_INTR_CLEAR_0) \
_op_(SCEPM_TCM0_TGT_0) \
_op_(SCEPM_TCM1_TGT_0) \
_op_(SCEPM_CACHE0_TGT_0) \
_op_(SCEPM_CACHE1_TGT_0) \
_op_(SCEPM_SRAM_GRP_DELAY_0) \
_op_(SCEPM_RETENTION_STATUS_0) \
_op_(SCEPM_RAM_OVR_CTRL_0_0) \
_op_(SCEPM_RAM_OVR_CTRL_1_0) \
_op_(SCEPM_CYA_0) \
_op_(SCEPM_CYA) \
_op_(SCEPM_CYA_1) \
_op_(SCEPM_RAIL_RET_TIMER_0) \
_op_(SCEPM_EXT_SLCG_0) \
_op_(SCEPM_SPARE_0) \
_op_(SCEPM_SPARE) \
_op_(SCEPM_SPARE_1) \
_op_(SCEPM_SPARE_2)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_SCEPM      0x00000000

//
// ARSCEPM REGISTER BANKS
//

#define SCEPM0_FIRST_REG 0x0000 // SCEPM_SOFT_RESET_0
#define SCEPM0_LAST_REG 0x00a8 // SCEPM_SPARE_2

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARSCEPM_H_INC_
