/*

AMD Vivado v2024.1 (64-bit) [Major: 2024, Minor: 1]
SW Build: 5076996 on Wed May 22 18:37:14 MDT 2024
IP Build: 5075265 on Wed May 22 21:45:21 MDT 2024
IP Build: 5075265 on Wed May 22 21:45:21 MDT 2024

Process ID (PID): 21096
License: Customer
Mode: GUI Mode

Current time: 	Tue Dec 24 00:41:02 ICT 2024
Time zone: 	Indochina Time (Asia/Saigon)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 4

Screen size: 1920x1080
Local screen bounds: x = 0, y = 0, width = 1920, height = 1040
Screen resolution (DPI): 100
Available screens: 1
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12
OS font scaling: 100%
Anti-Alias Enabled: false

Java version: 	21.0.1 64-bit
JavaFX version: 21.0.1
Java home: 	E:/Vivado2024.1/Vivado/2024.1/tps/win64/jre21.0.1_12
Java executable: 	E:/Vivado2024.1/Vivado/2024.1/tps/win64/jre21.0.1_12/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	qbao
User home directory: C:/Users/qbao
User working directory: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: E:/Vivado2024.1/Vivado
HDI_APPROOT: E:/Vivado2024.1/Vivado/2024.1
RDI_DATADIR: E:/Vivado2024.1/Vivado/2024.1/data
RDI_BINDIR: E:/Vivado2024.1/Vivado/2024.1/bin

Vivado preferences file: C:/Users/qbao/AppData/Roaming/Xilinx/Vivado/2024.1/vivado.xml
Vivado preferences directory: C:/Users/qbao/AppData/Roaming/Xilinx/Vivado/2024.1/
Vivado layouts directory: C:/Users/qbao/AppData/Roaming/Xilinx/Vivado/2024.1/data/layouts
PlanAhead jar file: 	E:/Vivado2024.1/Vivado/2024.1/lib/classes/planAhead.jar
Vivado log file: 	E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/vivado.log
Vivado journal file: 	E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/vivado.jou
Engine tmp dir: 	E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/.Xil/Vivado-21096-DESKTOP-AF4K6S1
Non-Default Parameters:	[]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
RDI_APPROOT: E:/Vivado2024.1/Vivado/2024.1
RDI_ARGS:  -gui_launcher_event rodinguilauncherevent13900 "E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\edit_Fully_Connected_1_v1_0.xpr"
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: E:/Vivado2024.1/Vivado
RDI_BINDIR: E:/Vivado2024.1/Vivado/2024.1/bin
RDI_BINROOT: E:/Vivado2024.1/Vivado/2024.1/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: E:/Vivado2024.1/Vivado/2024.1/data
RDI_INSTALLROOT: E:/Vivado2024.1
RDI_INSTALLVER: 2024.1
RDI_INSTALLVERSION: 2024.1
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: E:/Vivado2024.1/Vivado/2024.1/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: E:/Vivado2024.1/Vivado/2024.1/tps/win64/javafx-sdk-21.0.1
RDI_JAVAROOT: E:/Vivado2024.1/Vivado/2024.1/tps/win64/jre21.0.1_12
RDI_JAVA_VERSION: 21.0.1_12
RDI_LIBDIR: E:/Vivado2024.1/Vivado/2024.1/lib/win64.o
RDI_MINGW_LIB: E:/Vivado2024.1/Vivado/2024.1\tps\mingw\6.2.0\win64.o\nt\bin;E:/Vivado2024.1/Vivado/2024.1\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: E:/Vivado2024.1/Vitis/2024.1/bin;E:/Vivado2024.1/Vivado/2024.1/ids_lite/ISE/bin/nt64;E:/Vivado2024.1/Vivado/2024.1/ids_lite/ISE/lib/nt64
RDI_PROG: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3
RDI_PYTHONPATH: E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3;E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3\bin;E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3\lib;E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3\lib
RDI_SESSION_INFO: E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo:DESKTOP-AF4K6S1-Tue12-24-2024_0-40-03.78
RDI_SHARED_DATA: E:/Vivado2024.1/SharedData/2024.1/data
RDI_TPS_ROOT: E:/Vivado2024.1/Vivado/2024.1/tps/win64
RDI_USE_JDK21: True
RDI_VERBOSE: False
XILINX: E:/Vivado2024.1/Vivado/2024.1/ids_lite/ISE
XILINX_DSP: E:/Vivado2024.1/Vivado/2024.1/ids_lite/ISE
XILINX_HLS: E:/Vivado2024.1/Vitis_HLS/2024.1
XILINX_PLANAHEAD: E:/Vivado2024.1/Vivado/2024.1
XILINX_SDK: E:/Vivado2024.1/Vitis/2024.1
XILINX_VITIS: E:/Vivado2024.1/Vitis/2024.1
XILINX_VIVADO: E:/Vivado2024.1/Vivado/2024.1
XILINX_VIVADO_HLS: E:/Vivado2024.1/Vivado/2024.1
_RDI_BINROOT: E:\Vivado2024.1\Vivado\2024.1\bin
_RDI_CWD: E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 729 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\edit_Fully_Connected_1_v1_0.xpr. Version: Vivado v2024.1 
// WARNING: HEventQueue.dispatchEvent() is taking  1850 ms.
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.xpr 
// TclEventType: FLOW_ADDED
// HMemoryUtils.trashcanNow. Engine heap size: 764 MB. GUI used memory: 70 MB. Current time: 12/24/24, 12:41:03 AM ICT
// HMemoryUtils.trashcanNow. Engine heap size: 935 MB. GUI used memory: 66 MB. Current time: 12/24/24, 12:41:18 AM ICT
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: LOAD_FEATURE
// HMemoryUtils.trashcanNow. Engine heap size: 1,120 MB. GUI used memory: 66 MB. Current time: 12/24/24, 12:41:31 AM ICT
// TclEventType: PROJECT_NEW
// [GUI Memory]: 108 MB (+110435kb) [00:01:16]
// [Engine Memory]: 1,157 MB (+1061771kb) [00:01:16]
// [GUI Memory]: 146 MB (+34176kb) [00:01:18]
// WARNING: HEventQueue.dispatchEvent() is taking  4837 ms.
// Tcl Message: open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.xpr 
// Tcl Message: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1'. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0'. INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2024.1/Vivado/2024.1/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 1,175 MB. GUI used memory: 77 MB. Current time: 12/24/24, 12:41:48 AM ICT
// Tcl Message: open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 1504.879 ; gain = 444.180 
// Project name: edit_Fully_Connected_1_v1_0; location: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo; part: xck26-sfvc784-2LV-c
dismissDialog("Open Project"); // bj (Open Project Progress)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 153 MB (+296kb) [00:01:29]
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK", "Critical Messages"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // a (dialog0)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 17); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 19, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// PAPropertyPanels.initPanels (rom_bias_fc64.coe) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_bias_fc64.coe]", 18, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 20); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 19); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 20); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 19); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 8); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 10); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 19, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : xil_defaultlib.ram_data_fc64_0]", 11, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Add Sources]", 2, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// HMemoryUtils.trashcanNow. Engine heap size: 1,218 MB. GUI used memory: 80 MB. Current time: 12/24/24, 12:42:43 AM ICT
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
// WARNING: HEventQueue.dispatchEvent() is taking  1406 ms.
// Elapsed time: 17 seconds
setFolderChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1");
// Elapsed time: 13 seconds
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 37 seconds
dismissDialog("Add Sources"); // c (dialog1)
// TclEventType: COMPOSITE_FILE_CHANGE
// [Engine Memory]: 1,226 MB (+11130kb) [00:02:47]
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.734 ; gain = 0.000 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,238 MB. GUI used memory: 85 MB. Current time: 12/24/24, 12:43:28 AM ICT
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 19 seconds
dismissDialog("Add Sources"); // bj (Add Sources  Progress)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01m:50s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 01m:52s
// Elapsed Time for: 'L.f': 01m:54s
dismissDialog("Critical Messages"); // a (dialog4)
// Elapsed time: 14 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 18); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Show IP Hierarchy"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // t (dialog5)
// Elapsed Time for: 'L.f': 02m:14s
// Elapsed Time for: 'L.f': 02m:26s
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_bias_fc64.coe]", 40, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_bias_fc64.coe]", 40, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 35, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 35, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ap (PAResourceCommand.PACommandNames_ADD_SOURCES, add_sources_menu)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 23 seconds
dismissFileChooser();
// 'f' command handler elapsed time: 30 seconds
dismissDialog("Add Sources"); // c (dialog6)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 35, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ap (PAResourceCommand.PACommandNames_ADD_SOURCES, add_sources_menu)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a (PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES)
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 13 seconds
String[] filenames31467 = {"E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe"};
setFileChooser(filenames31467);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 22 seconds
dismissDialog("Add Sources"); // c (dialog8)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 03m:34s
// Elapsed Time for: 'L.f': 03m:36s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_bias_fc64.coe]", 40, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_bias_fc64.coe]", 40, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog10)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64.coe] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64.coe 
// Elapsed Time for: 'L.f': 03m:46s
// Elapsed Time for: 'L.f': 03m:48s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 35, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 35, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ap (PAResourceCommand.PACommandNames_ADD_SOURCES, add_sources_menu)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 12 seconds
dismissDialog("Add Sources"); // c (dialog11)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: add_files -fileset sim_1 -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe 
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 35, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 35, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 35, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 35, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// [GUI Memory]: 167 MB (+6658kb) [00:06:01]
// Elapsed time: 15 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci), rom_weight_fc64_3(rom_weight_fc64_3_arch) (rom_weight_fc64_3.vhd)]", 19); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci), rom_weight_fc64_3(rom_weight_fc64_3_arch) (rom_weight_fc64_3.vhd)]", 19); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 18); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 18); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 18); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ah (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // am (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // am (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // am (PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, Open Recent)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // am (PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, Open Recent)
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_PROJECT, "Open..."); // ap (PAResourceCommand.PACommandNames_OPEN_PROJECT, open_project_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ah (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_OPEN_PROJECT
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.xpr");
// HMemoryUtils.trashcanNow. Engine heap size: 1,258 MB. GUI used memory: 95 MB. Current time: 12/24/24, 12:47:08 AM ICT
// Opening Vivado Project: E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.xpr. Version: Vivado v2024.1 
selectButton("OptionPane.button", "No", "Open Project"); // JButton (OptionPane.button)
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// Tcl Message: open_project E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.xpr 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 1,294 MB (+7048kb) [00:06:48]
// WARNING: HEventQueue.dispatchEvent() is taking  3812 ms.
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2024.1/Vivado/2024.1/data/ip'. 
// [GUI Memory]: 179 MB (+3394kb) [00:06:50]
// Project name: project_1; location: E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1; part: xck26-sfvc784-2LV-c
dismissDialog("Open Project"); // bj (Open Project Progress)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// [GUI Memory]: 197 MB (+10016kb) [00:06:59]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 41 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 19, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 19, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Source Node Properties..."); // ap (RDIResourceCommand.RDICommands_PROPERTIES, edit_properties_menu)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 19, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 19, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 19, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// WARNING: HEventQueue.dispatchEvent() is taking  1035 ms.
// Tcl Message: ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Coe File(Coe_File)' with current value '../rom_bias_fc64.coe' for IP 'rom_bias_fc64'. Invalid COE File- Unable to open the file  
// [Engine Memory]: 1,372 MB (+14418kb) [00:07:53]
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
// HMemoryUtils.trashcanNow. Engine heap size: 1,372 MB. GUI used memory: 121 MB. Current time: 12/24/24, 12:48:23 AM ICT
// Elapsed time: 14 seconds
selectButton(RDIResource.BaseDialog_OK, "OK", "Re-customize IP"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog14)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 19, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 20, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 19, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
dismissDialog("Add Sources"); // c (dialog15)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 27 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 31 seconds
dismissDialog("Add Sources"); // c (dialog16)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: add_files -fileset sim_1 -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe 
// Elapsed time: 12 seconds
closeMainWindow("project_1 - [E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.xpr] - Vivado 2024.1"); // F (MainFrame)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
dismissDialog("Close Project"); // t (dialog18)
// Elapsed time: 29 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 34, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 34, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 45); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 45); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 46); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files]", 65); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files]", 65, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files]", 65, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files]", 65, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, ram_data_fc64_0.coe]", 66, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, ram_data_fc64_0.coe]", 67, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, ram_data_fc64_1.coe]", 68, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, ram_data_fc64_1.coe]", 69, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, ram_data_fc64_2.coe]", 70, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, ram_data_fc64_2.coe]", 71, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, ram_data_fc64_3.coe]", 72, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, ram_data_fc64_3.coe]", 73, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_bias_fc64.coe]", 74, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_weight_fc64_0.coe]", 75, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_weight_fc64_0.coe]", 76, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_weight_fc64_1.coe]", 77, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_weight_fc64_1.coe]", 78, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_weight_fc64_2.coe]", 79, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_weight_fc64_2.coe]", 80, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_weight_fc64_3.coe]", 81, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_weight_fc64_3.coe]", 82, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, test_ram_data_init.coe]", 83, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, test_ram_data_init.coe]", 84, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, test_rom_weight_init.coe]", 85, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files, rom_weight_fc64_2.coe]", 80, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog19)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 09m:00s
// Elapsed Time for: 'L.f': 09m:02s
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 529ms to process. Increasing delay to 2000 ms.
// Elapsed time: 12 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 20); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 21); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files]", 34); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Memory File]", 46); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 40 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN)
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 17 seconds
String[] filenames16706 = {"E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe", "E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe"};
setFileChooser(filenames16706);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 22 seconds
dismissDialog("Add Sources"); // c (dialog20)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 10m:24s
// Elapsed Time for: 'L.f': 10m:26s
// Elapsed time: 16 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK", "Critical Messages"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // a (dialog22)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 34); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Coefficient Files]", 67); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 8, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 8, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("top_design.sv", 590, 261); // ac (top_design.sv)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 8); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 8, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 8, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("top_design.sv", 195, 353); // ac (top_design.sv)
typeControlKey((HResource) null, "top_design.sv", 'c'); // ac (top_design.sv)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 273, 201); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, 195); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 3, 216); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, 235); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 1, 248); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// HMemoryUtils.trashcanNow. Engine heap size: 1,399 MB. GUI used memory: 134 MB. Current time: 12/24/24, 12:54:03 AM ICT
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 4, 268); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 204, 335); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 12m:32s
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 222, 301); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 12m:36s
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 416, 220); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// [GUI Memory]: 213 MB (+5558kb) [00:13:57]
// Elapsed Time for: 'L.f': 12m:38s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed Time for: 'L.f': 12m:40s
// Elapsed time: 71 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "user logic"); // d.c (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 225, 415); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 227, 400); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 10 seconds
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// WARNING: HEventQueue.dispatchEvent() is taking  10425 ms.
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 111, 407); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 117, 399); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 185, 397); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, Fully_Connected_1_slave_lite_v1_0_S00_AXI.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, Fully_Connected_1_slave_lite_v1_0_S00_AXI.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, Fully_Connected_1_slave_lite_v1_0_S00_AXI.v]", 2, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 121, 101); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 177, 114); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_design.sv", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("top_design.sv", 165, 266); // ac (top_design.sv)
typeControlKey((HResource) null, "top_design.sv", 'c'); // ac (top_design.sv)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 582ms to process. Increasing delay to 2000 ms.
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 157, 231); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 234, 233); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 18 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 275, 413); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 210, 445); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 88 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 227, 302); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 79, 388); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 156, 269); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 92, 286); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 148, 290); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 11 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 219, 387); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 126 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 238, 387); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 175, 275); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 45 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 251, 309); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 171, 279); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 142, 284); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 155, 296); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 220, 314); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 241, 316); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 55 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 89, 319); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 207, 309); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 168, 316); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 239ms to process. Increasing delay to 2000 ms.
// Elapsed time: 298 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 389, 286); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 57, 317); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 91, 334); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 93, 351); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 64, 332); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 54, 349); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 253, 299); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 100, 364); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 61, 365); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 99, 366); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 267, 346); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 91, 366); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 105, 387); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 279, 345); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 217, 385); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 177, 316); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 236, 350); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 11 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 257, 329); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 40 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 327, 309); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 270, 388); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 188, 371); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 237, 295); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 187, 278); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 21 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Tcl Message: current_project project_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("top_design.sv", 332, 189); // ac (top_design.sv)
selectCodeEditor("top_design.sv", 48, 356); // ac (top_design.sv)
selectCodeEditor("top_design.sv", 396, 156); // ac (top_design.sv)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, top_design_tb (top_design_tb.sv)]", 24, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, top_design_tb (top_design_tb.sv)]", 24, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("top_design_tb.sv", 1, 138); // ac (top_design_tb.sv)
typeControlKey((HResource) null, "top_design_tb.sv", 'c'); // ac (top_design_tb.sv)
// Elapsed time: 12 seconds
selectCodeEditor("top_design_tb.sv", 232, 299); // ac (top_design_tb.sv)
selectCodeEditor("top_design_tb.sv", 52, 475); // ac (top_design_tb.sv)
typeControlKey((HResource) null, "top_design_tb.sv", 'c'); // ac (top_design_tb.sv)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 176, 396); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 61, 466); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 305, 271); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 184, 348); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 101, 452); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 91, 289); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 77, 328); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_design.sv", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("top_design.sv", 238, 203); // ac (top_design.sv)
selectCodeEditor("top_design.sv", 192, 337); // ac (top_design.sv)
typeControlKey((HResource) null, "top_design.sv", 'c'); // ac (top_design.sv)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 137, 435); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 68, 214); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 56, 215); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 83, 212); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 13 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 287, 221); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 50 seconds
selectCodeEditor("top_design.sv", 258, 335); // ac (top_design.sv)
// Elapsed time: 13 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 117, 69); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 4, 76); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 187, 199); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 27 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 120, 213); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 95, 232); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 262, 230); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 110, 113); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 110, 366); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 90, 344); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 159, 366); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 155, 389); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 144, 383); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 247, 177); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 258, 168); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 14 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 168, 78); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 260, 198); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 61, 208); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 8, 215); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 14, 215); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 13, 215, false, false, false, false, true); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v) - Double Click
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 13, 212); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 24, 232); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 8, 193); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 28, 249); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 247, 193); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 161, 77); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 138, 213); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 243, 216); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 217, 97); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 141, 229); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 262, 215); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 266, 215); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 97, 230); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 209, 229); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 304, 230); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 285, 246); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 57 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 26, 143); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 17 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 125, 144); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_design_tb.sv", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("top_design_tb.sv", 400, 213); // ac (top_design_tb.sv)
// Elapsed time: 30 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 168, 139); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 130, 331); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 13 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 109, 82); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 31, 263); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 96, 265); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 112, 394); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 162, 154); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 168, 139); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 164, 146); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// Elapsed Time for: 'L.f': 35m:27s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 35m:31s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 35m:33s
// Elapsed time: 35 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 147, 315); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed Time for: 'L.f': 35m:35s
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 141, 62); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 148, 317); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 149, 148); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 155, 334); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 218, 83); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 121, 353); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 153, 132); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 109, 132, false, true, false, false, false); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v) - Control Key
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 190, 126); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 152, 128); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 106, 368); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 224, 48); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 139, 384); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 253, 396); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 36m:15s
// Elapsed Time for: 'L.f': 36m:19s
// Elapsed time: 30 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 463, 352); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 293ms to process. Increasing delay to 2000 ms.
// Elapsed time: 304 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_design.sv", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 10 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 408, 229); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// HMemoryUtils.trashcanNow. Engine heap size: 1,411 MB. GUI used memory: 140 MB. Current time: 12/24/24, 1:24:04 AM ICT
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 812ms to process. Increasing delay to 3000 ms.
// Elapsed time: 237 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 353, 327); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 369, 320); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("top_design_tb.sv", 296, 176); // ac (top_design_tb.sv)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ap (PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, simulation_run_behavioral_menu)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// Tcl Message: current_project project_1 
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'top_design_tb' 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim' INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order. INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'E:/Vivado2024.1/Vivado/2024.1/tps/boost_1_72_0' 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)... INFO: [USF-XSim-101] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design 
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj top_design_tb_vlog.prj" 
// HMemoryUtils.trashcanNow. Engine heap size: 1,411 MB. GUI used memory: 140 MB. Current time: 12/24/24, 1:28:42 AM ICT
// HMemoryUtils.trashcanNow. Engine heap size: 1,411 MB. GUI used memory: 139 MB. Current time: 12/24/24, 1:29:12 AM ICT
// HMemoryUtils.trashcanNow. Engine heap size: 1,411 MB. GUI used memory: 138 MB. Current time: 12/24/24, 1:30:12 AM ICT
// HMemoryUtils.trashcanNow. Engine heap size: 1,411 MB. GUI used memory: 138 MB. Current time: 12/24/24, 1:30:42 AM ICT
// HMemoryUtils.trashcanNow. Engine heap size: 1,411 MB. GUI used memory: 140 MB. Current time: 12/24/24, 1:31:12 AM ICT
// HMemoryUtils.trashcanNow. Engine heap size: 1,411 MB. GUI used memory: 140 MB. Current time: 12/24/24, 1:31:42 AM ICT
// Elapsed time: 232 seconds
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel", "Run Simulation"); // a (RDIResource.ProgressDialog_CANCEL)
// Tcl Message: INFO: [Common 17-41] Interrupt caught. Command should exit soon. 
// Tcl Message: run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:03:49 . Memory (MB): peak = 1675.258 ; gain = 0.375 
// Tcl Message: INFO: [Common 17-344] 'run_program' was cancelled INFO: [Vivado 12-5357] 'compile' step aborted 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:03:54 . Memory (MB): peak = 1675.258 ; gain = 0.375 
// Tcl Message: INFO: [Common 17-344] 'launch_simulation' was cancelled 
// CommandFailedException: ERROR: [Common 17-69] Command failed:  
// Elapsed Time for: 'h': 03m:53s
// 'd' command handler elapsed time: 233 seconds
dismissDialog("Run Simulation"); // e (Run Simulation Progress)
// Elapsed time: 35 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 179, 400); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 419ms to process. Increasing delay to 3000 ms.
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// Elapsed Time for: 'L.f': 51m:00s
// Elapsed Time for: 'L.f': 51m:05s
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 557ms to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 689 ms to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 519 ms to process. Increasing delay to 2000 ms.
// Elapsed time: 74 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// WARNING: HEventQueue.dispatchEvent() is taking  1130 ms.
// Elapsed time: 11 seconds
dismissDialog("Open IP Catalog"); // bj (Open IP Catalog Progress)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "ILA"); // OverlayTextField (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer) ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:ila:6.2", 3, "ILA (Integrated Logic Analyzer)", 0, true); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE) - Node
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer) ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:ila:6.2", 3, "ILA (Integrated Logic Analyzer)", 0, true); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE) - Node
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer) ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:ila:6.2", 3); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer) ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:ila:6.2", 3, "ILA (Integrated Logic Analyzer)", 0, true, false, false, false, false, true); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
dismissDialog("Customize IP"); // i (Customize IP Progress)
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 34 seconds
setText("Number of Probes", "7"); // w (Number of Probes)
// WARNING: HEventQueue.dispatchEvent() is taking  1001 ms.
// Elapsed time: 18 seconds
selectComboBox("Sample Data Depth (C_DATA_DEPTH)", "4096", 2); // D (Sample Data Depth (C_DATA_DEPTH))
// Elapsed time: 10 seconds
selectCheckBox((HResource) null, "Advanced Trigger", true); // f: TRUE
// Elapsed time: 37 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Probe_Ports(0..6)", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
// Elapsed time: 31 seconds
setText("Probe3 Width", "1"); // w (Probe3 Width)
setText("Probe4 Width", "32"); // w (Probe4 Width)
// Elapsed time: 32 seconds
setText("Probe5 Width", "4"); // w (Probe5 Width)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 479, 189); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 85 seconds
selectButton(RDIResource.BaseDialog_OK, "OK", "Customize IP"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Customize IP"); // m (dialog23)
// TclEventType: CREATE_IP_CORE
// Tcl Message: create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property -dict [list \   CONFIG.C_ADV_TRIGGER {true} \   CONFIG.C_DATA_DEPTH {4096} \   CONFIG.C_NUM_OF_PROBES {7} \   CONFIG.C_PROBE4_WIDTH {32} \   CONFIG.C_PROBE5_WIDTH {4} \ ] [get_ips ila_0] 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: generate_target {instantiation_template} [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'... 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Common 17-39] 'rdi::delete_slave' failed due to earlier errors. 
dismissDialog("Customize IP"); // bj (Customize IP Progress)
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 57m:17s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// [GUI Memory]: 227 MB (+3802kb) [00:58:36]
// Tcl Message: current_project project_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 57m:20s
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed Time for: 'L.f': 57m:23s
// Elapsed Time for: 'L.f': 57m:26s
// Elapsed time: 14 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 236, 354); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 189, 386); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 14 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ram_data (ram_data.xci)]", 52); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Show IP Hierarchy"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // t (dialog24)
// Elapsed Time for: 'L.f': 57m:50s
// Elapsed Time for: 'L.f': 57m:53s
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ila_0 (ila_0.xci)]", 53, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ram_data (ram_data.xci)]", 18); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
dismissDialog("Show IP Hierarchy"); // t (dialog25)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ila_0 (ila_0.xci)]", 17, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ila_0 (ila_0.xci)]", 17, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Probe_Ports(0..6)", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "General Options", 0); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Probe_Ports(0..6)", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Re-customize IP"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog26)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a (PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY)
// Elapsed time: 13 seconds
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate", "Generate Output Products"); // a (PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY)
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: set_property generate_synth_checkpoint false [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] 
// Tcl Message: generate_target all [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'... 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 271ms to process. Increasing delay to 2000 ms.
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'... 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.492 ; gain = 10.734 
// Tcl Message: export_ip_user_files -of_objects [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// [GUI Memory]: 239 MB (+1187kb) [01:00:19]
// Elapsed Time for: 'W.b': 25s
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 27 seconds
selectButton("OptionPane.button", "OK", "Generate Output Products"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 59m:05s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ila_0 (ila_0.xci)]", 17); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Show IP Hierarchy"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // t (dialog28)
// Elapsed Time for: 'L.f': 59m:11s
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 208ms to process. Increasing delay to 2000 ms.
// Elapsed Time for: 'L.f': 59m:44s
// Elapsed time: 41 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 9); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 9, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 9, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 16 seconds
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 27, 472); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 298, 219); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 11 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 194, 458); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 18 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 365, 194); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 229, 283); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 192, 454); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 46, 300); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 191 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 238, 216); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 220, 433); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 252, 442); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 224, 433); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 248, 201); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 270, 214); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 249, 198); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 193, 314); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 183, 162); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 178, 251); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 197, 251); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 180, 252); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 237, 264); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 22 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 256, 267); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 156, 286); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 23 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 170, 53); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 20 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 182, 165); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 84, 161); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 253, 282); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 19 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 133, 207); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 214, 126); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 79, 127); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 20, 115); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 118, 40); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 163, 213); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 21 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 228, 195); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 34 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 322, 219); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 46 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 167, 300); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 280, 330); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:08m:20s
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:08m:26s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 01h:08m:29s
// Elapsed Time for: 'L.f': 01h:08m:32s
// Elapsed time: 22 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 125, 267); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 404, 286); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:08m:44s
// Elapsed Time for: 'L.f': 01h:08m:47s
// Elapsed time: 20 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 239, 80); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 56 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 139, 92); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 168, 225); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 163, 110); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 145, 108); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 131, 244); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 203, 249); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 118, 282); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 141, 215); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 208, 300); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 134, 144); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 210, 316); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'v'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 260, 271); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:10m:47s
// Elapsed Time for: 'L.f': 01h:10m:50s
// Elapsed time: 11 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 154, 211); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 11 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 244, 402); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:11m:21s
// Elapsed Time for: 'L.f': 01h:11m:26s
// Elapsed time: 24 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 5, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 5, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
setText("Number of Probes", "6"); // w (Number of Probes)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Probe_Ports(0..5)", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_design.sv", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
setText("Probe0 Width", "1"); // w (Probe0 Width)
// Elapsed time: 74 seconds
setText("Probe3 Width", "32"); // w (Probe3 Width)
setText("Probe4 Width", "4"); // w (Probe4 Width)
setText("Probe5 Width", "1"); // w (Probe5 Width)
selectButton(RDIResource.BaseDialog_OK, "OK", "Re-customize IP"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog29)
// Tcl Message: set_property -dict [list \   CONFIG.C_NUM_OF_PROBES {6} \   CONFIG.C_PROBE3_WIDTH {32} \   CONFIG.C_PROBE4_WIDTH {4} \   CONFIG.C_PROBE5_WIDTH {1} \ ] [get_ips ila_0] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILESET_UPDATE_IP
dismissDialog("Re-customize IP"); // bj (Re-customize IP Progress)
// Tcl Message: current_project project_1 
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:13m:23s
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate", "Generate Output Products"); // a (PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY)
// Tcl Message: generate_target all [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'... INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'... 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
dismissDialog("Managing Output Products"); // bj (Managing Output Products Progress)
// Tcl Message: current_project project_1 
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// Elapsed Time for: 'L.f': 01h:13m:29s
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK", "Critical Messages"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // a (dialog31)
// Elapsed Time for: 'L.f': 01h:13m:32s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// Elapsed time: 27 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Probe_Ports(0..5)", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
// Elapsed time: 12 seconds
selectButton(RDIResource.BaseDialog_OK, "OK", "Re-customize IP"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog32)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate", "Generate Output Products"); // a (PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY)
selectButton("OptionPane.button", "OK", "Generate Output Products"); // JButton (OptionPane.button)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 5, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 5, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("ila_0.v", 54, 306); // K (ila_0.v)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 5, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 14 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Probe_Ports(0..5)", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Re-customize IP"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog34)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate", "Generate Output Products"); // a (PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY)
selectButton("OptionPane.button", "OK", "Generate Output Products"); // JButton (OptionPane.button)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog36)
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: remove_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci 
dismissDialog("Remove Sources"); // bj (Remove Sources Progress)
// Elapsed Time for: 'L.f': 01h:15m:14s
// Elapsed Time for: 'L.f': 01h:15m:17s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : xil_defaultlib.ila_0]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : xil_defaultlib.ila_0]", 4, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : xil_defaultlib.ila_0]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// [GUI Memory]: 253 MB (+1245kb) [01:16:43]
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
dismissDialog("Add Sources"); // c (dialog37)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "ILA"); // OverlayTextField (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer) ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:ila:6.2", 3, "ILA (Integrated Logic Analyzer)", 0, true); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE) - Node
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer) ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:ila:6.2", 3); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "ILA (Integrated Logic Analyzer) ; AXI4, AXI4-Stream ; Production ; Included ; xilinx.com:ip:ila:6.2", 3, "ILA (Integrated Logic Analyzer)", 0, true, false, false, false, false, true); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
dismissDialog("Customize IP"); // i (Customize IP Progress)
setText("Number of Probes", "6"); // w (Number of Probes)
selectComboBox("Sample Data Depth (C_DATA_DEPTH)", "4096", 2); // D (Sample Data Depth (C_DATA_DEPTH))
selectCheckBox((HResource) null, "Advanced Trigger", true); // f: TRUE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Probe_Ports(0..5)", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_design.sv", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "top_design.sv", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 16 seconds
setText("Probe3 Width", "32"); // w (Probe3 Width)
setText("Probe4 Width", "4"); // w (Probe4 Width)
selectButton(RDIResource.BaseDialog_OK, "OK", "Customize IP"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Customize IP"); // m (dialog38)
// TclEventType: CREATE_IP_CORE
// Tcl Message: create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: set_property -dict [list \   CONFIG.C_ADV_TRIGGER {true} \   CONFIG.C_DATA_DEPTH {4096} \   CONFIG.C_NUM_OF_PROBES {6} \   CONFIG.C_PROBE3_WIDTH {32} \   CONFIG.C_PROBE4_WIDTH {4} \ ] [get_ips ila_0] 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: generate_target {instantiation_template} [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'... 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error ERROR: [Common 17-180] Spawn failed: No error 
// Tcl Message: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.  
dismissDialog("Customize IP"); // bj (Customize IP Progress)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: current_project project_1 
// Elapsed Time for: 'L.f': 01h:16m:17s
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:16m:20s
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
dismissDialog("Re-customize IP"); // m (dialog39)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Probe_Ports(0..5)", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "General Options", 0); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
// [GUI Memory]: 266 MB (+351kb) [01:17:56]
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Probe_Ports(0..5)", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Re-customize IP"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog40)
selectRadioButton(PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY, "Global"); // a (PAResourceQtoS.SimpleOutputProductDialog_SYNTHESIZE_DESIGN_GLOBALLY)
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate", "Generate Output Products"); // a (PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY)
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: set_property generate_synth_checkpoint false [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci] 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 587ms to process. Increasing delay to 3000 ms.
// Tcl Message: generate_target all [get_files  e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'... 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: export_ip_user_files -of_objects [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci] -no_script -sync -force -quiet 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
selectButton("OptionPane.button", "OK", "Generate Output Products"); // JButton (OptionPane.button)
// Tcl Message: current_project project_1 
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// Elapsed Time for: 'L.f': 01h:17m:08s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Show IP Hierarchy"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // t (dialog42)
// Elapsed Time for: 'L.f': 01h:17m:11s
// Elapsed Time for: 'L.f': 01h:17m:41s
// Elapsed time: 46 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 5, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 5, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
closeView(PAResourceOtoP.PAViews_IP_CATALOG, "IP Catalog"); // H (PAResourceOtoP.PAViews_IP_CATALOG, PlanAheadTabIP Catalog)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 45 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 136, 130); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// Elapsed time: 28 seconds
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 226, 286); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// HMemoryUtils.trashcanNow. Engine heap size: 1,411 MB. GUI used memory: 173 MB. Current time: 12/24/24, 2:01:44 AM ICT
selectCodeEditor("Fully_Connected_1.v", 139, 259); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'v'); // ac (Fully_Connected_1.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:20m:02s
selectCodeEditor("Fully_Connected_1.v", 214, 240); // ac (Fully_Connected_1.v)
// Elapsed Time for: 'L.f': 01h:20m:08s
selectCodeEditor("Fully_Connected_1.v", 96, 294); // ac (Fully_Connected_1.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 254, 215); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 105, 216); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 97, 244); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:20m:30s
// Elapsed Time for: 'L.f': 01h:20m:35s
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Fully_Connected_1.v", 326, 347); // ac (Fully_Connected_1.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 222, 103); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 320, 91); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 180, 95); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 184, 97); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
typeControlKey((HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 'c'); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("Fully_Connected_1.v", 103, 100); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 7, 112); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'v'); // ac (Fully_Connected_1.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:21m:08s
// Elapsed Time for: 'L.f': 01h:21m:11s
// Elapsed time: 16 seconds
selectCodeEditor("Fully_Connected_1.v", 425, 144); // ac (Fully_Connected_1.v)
// Elapsed time: 24 seconds
selectCodeEditor("Fully_Connected_1.v", 224, 232); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'c'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 180, 268); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'v'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 131, 263); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 130, 281); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 133, 298); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 224, 297); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 140, 315); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 183, 318); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 141, 332); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 142, 267); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 137, 262); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'c'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 147, 263); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'v'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 148, 283); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 146, 280); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'c'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 151, 286); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'v'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 113, 301); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'c'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 116, 295); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'v'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 97, 314); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'c'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 106, 317); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'v'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 134, 331); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'c'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 139, 337); // ac (Fully_Connected_1.v)
typeControlKey((HResource) null, "Fully_Connected_1.v", 'v'); // ac (Fully_Connected_1.v)
selectCodeEditor("Fully_Connected_1.v", 293, 324); // ac (Fully_Connected_1.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:22m:32s
// Elapsed Time for: 'L.f': 01h:22m:35s
// Elapsed time: 19 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 5); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 12 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 40 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 35); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 36, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 36, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// WARNING: HEventQueue.dispatchEvent() is taking  1940 ms.
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::open_ipxact_file {E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\Fully_Connected_1_1_0\component.xml} 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
dismissDialog("Open IP-XACT File"); // bj (Open IP-XACT File Progress)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from Customization Parameters Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// WARNING: HEventQueue.dispatchEvent() is taking  1375 ms.
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'. 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "in_data ;  ;  ; in ;  ; 31 ; 0 ; (spirit:decode(id('MODELPARAM_VALUE.DWIDTH')) - 1) ;  ; wire", 4, (String) null, 7, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "1"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "1"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "1"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_SEE_LIST_OF_CRITICAL_WARNING_MESSAGES, "2 critical warnings"); // g (PAResourceItoN.MessageBanner_SEE_LIST_OF_CRITICAL_WARNING_MESSAGES)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Project 1-19] Could not find the file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64.coe'.. ]", 2, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Project 1-19] Could not find the file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64.coe'.. ]", 2, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-3389] Failed to import IP file 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci': IP name 'rom_bias_fc64' is already in use in this project.  Please choose a different name.. . ]", 3, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Standard ;  ;  ; false ;  ; ", 0, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "2"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Customization Parameters Wizard, [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_DATA_WIDTH (C S00 AXI DATA WIDTH)': Order is obsolete with XGUI version >= 2.0. ]", 25, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Customization Parameters Wizard, [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_DATA_WIDTH (C S00 AXI DATA WIDTH)': Order is obsolete with XGUI version >= 2.0. ]", 25, true, false, false, false, true, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Popup Trigger - Node
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // am (PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, Message Severity)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 283ms to process. Increasing delay to 2000 ms.
// Elapsed time: 125 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "1"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-11770] Clock interface 'S00_AXI_CLK' has no FREQ_HZ parameter.. ]", 27, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-11770] Clock interface 'S00_AXI_CLK' has no FREQ_HZ parameter.. ]", 27, false, false, false, false, true, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Popup Trigger
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // am (PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, Message Severity)
// Elapsed time: 86 seconds
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ah (PAResourceItoN.MainMenuMgr_WINDOW, Window)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ah (PAResourceItoN.MainMenuMgr_WINDOW, Window)
// Elapsed time: 54 seconds
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 0, "S00_AXI", 0, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "read_enable ;  ;  ; in ;  ;  ;  ;  ;  ; wire", 2, "read_enable", 0, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1, "Clock and Reset Signals", 0, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 1); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 2, (String) null, 1, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 2, "signal", 4, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 2, "signal", 4, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 2); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_RST ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 2, "signal", 4, true, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click - Node
// WARNING: HEventQueue.dispatchEvent() is taking  10469 ms.
// Elapsed time: 13 seconds
dismissDialog("Edit Interface"); // w (dialog43)
// [GUI Memory]: 288 MB (+9535kb) [01:31:48]
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4, "S00_AXI_CLK", 0, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4, "S00_AXI_CLK", 0, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4, "S00_AXI_CLK", 0, true, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click - Node
// [GUI Memory]: 316 MB (+13824kb) [01:31:52]
// Elapsed time: 11 seconds
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // x (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PARAMETERS, "Parameters", 2); // x (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
// [GUI Memory]: 332 MB (+868kb) [01:32:13]
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated]", 0); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, FREQ_TOLERANCE_HZ]", 1, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, FREQ_TOLERANCE_HZ]", 1, false, false, false, false, false, true); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE) - Double Click
// Elapsed time: 31 seconds
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, PHASE]", 2, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, ASSOCIATED_PORT]", 3, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, INSERT_VIP]", 5, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, PortWidth]", 4, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, INSERT_VIP]", 5, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, FREQ_TOLERANCE_HZ]", 1, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, FREQ_TOLERANCE_HZ]", 1, false, false, false, false, false, true); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE) - Double Click
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, PHASE]", 2, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, ASSOCIATED_PORT]", 3, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, PortWidth]", 4, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Auto-calculated, INSERT_VIP]", 5, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
expandTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting]", 6); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting, FREQ_HZ]", 7, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting, FREQ_HZ]", 7, false, false, false, false, false, true); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE) - Double Click
selectButton(PAResourceEtoH.EditInterfaceDialog_MOVE_SELECTED_PARAMETERS_TO_RIGHT, (String) null, "Edit Interface"); // j (PAResourceEtoH.EditInterfaceDialog_MOVE_SELECTED_PARAMETERS_TO_RIGHT)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S00_AXI_CLK -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S00_AXI_CLK -of_objects [ipx::current_core]] 
// Elapsed time: 19 seconds
dismissDialog("Edit Interface"); // w (dialog44)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "1"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Ports and Interfaces Wizard, [IP_Flow 19-11770] Clock interface 'S00_AXI_CLK' has no FREQ_HZ parameter.. ]", 27, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1.v", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// [GUI Memory]: 353 MB (+4755kb) [01:34:02]
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - Fully_Connected_1", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - Fully_Connected_1", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 51 seconds
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4, (String) null, 1, true, false, false, false, true, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceOtoP.PortAndInterfaceFacetTable_EDIT_INTERFACE, "Edit Interface..."); // ap (PAResourceOtoP.PortAndInterfaceFacetTable_EDIT_INTERFACE)
// [GUI Memory]: 381 MB (+10008kb) [01:35:19]
// Elapsed time: 28 seconds
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PARAMETERS, "Parameters", 2); // x (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
// Elapsed time: 21 seconds
expandTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Optional]", 2); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
expandTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting]", 1); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting, FREQ_HZ]", 2, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting, FREQ_HZ]", 2, false, false, false, false, true, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE) - Popup Trigger
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting, FREQ_HZ]", 2, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting, FREQ_HZ]", 2, false, false, false, false, false, true); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE) - Double Click
selectButton(PAResourceEtoH.EditInterfaceDialog_MOVE_SELECTED_PARAMETERS_TO_RIGHT, (String) null, "Edit Interface"); // j (PAResourceEtoH.EditInterfaceDialog_MOVE_SELECTED_PARAMETERS_TO_RIGHT)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S00_AXI_CLK -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// [GUI Memory]: 408 MB (+8485kb) [01:36:19]
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Requires User Setting]", 1, false); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
collapseTree(PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE, "[, Optional]", 2); // I (PAResourceEtoH.EditInterfaceDialog_RECOMMENDED_PARAMETERS_TREE)
expandTreeTable(PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE, "User Set ;  ; ", 3); // w (PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE)
selectTreeTable(PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE, "FREQ_HZ ;  ; ", 4, "FREQ_HZ", 0, false); // w (PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE)
selectTreeTable(PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE, "FREQ_HZ ;  ; ", 4, (String) null, 2, false); // w (PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 396ms to process. Increasing delay to 2000 ms.
// Elapsed time: 510 seconds
selectButton(RDIResource.BaseDialog_OK, "OK", "Edit Interface"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property value 200000000 [ipx::get_bus_parameters FREQ_HZ -of_objects [ipx::get_bus_interfaces S00_AXI_CLK -of_objects [ipx::current_core]]] 
dismissDialog("Edit Interface"); // w (dialog45)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "S00_AXI_CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 4); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "2"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Project 1-19] Could not find the file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64.coe'.. ]", 2, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Project 1-19] Could not find the file 'E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64.coe'.. ]", 2, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-1464] The source file 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci' cannot be added to the fileset 'sources_1'.. ]", 4, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-3478] Validation failed for parameter 'Coe File(Coe_File)' with current value '../rom_bias_fc64.coe' for IP 'rom_bias_fc64'. Invalid COE File- Unable to open the file . ]", 5, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 27 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [filemgmt 20-1440] File 'e:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe' already exists in the project as a part of sub-design file 'E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.. ]", 5); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, true); // f (PAResourceItoN.MsgView_ERROR_MESSAGES): TRUE
// Elapsed time: 10 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 2 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment is not required for this core. 
// Tcl Message: INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0' 
dismissDialog("Package IP"); // bj (Package IP Progress)
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK", "Critical Messages"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // a (dialog46)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK", "Package IP"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Package IP"); // aq (dialog47)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Standard ;  ;  ; false ;  ; ", 0, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Standard ;  ;  ; false ;  ; ", 0, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Advanced ;  ;  ; false ;  ; ", 1, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// TclEventType: PACKAGER_OBJECT_CHANGE
// WARNING: HEventQueue.dispatchEvent() is taking  1309 ms.
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; true ;  ; Fully_Connected_1", 2, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; true ;  ; Fully_Connected_1", 3, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.mdd -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Makefile -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files xgui/Fully_Connected_1_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "false", 3, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Standard ;  ;  ; false ;  ; ", 0, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; true ;  ; Fully_Connected_1", 2, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// Tcl Message: set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; Fully_Connected_1", 3, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// Tcl Message: set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; true ;  ; Fully_Connected_1", 3, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "false", 3, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "true", 2, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Standard ;  ;  ; false ;  ; ", 0, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Standard ;  ;  ; false ;  ; ", 0, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; Fully_Connected_1", 3, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "true", 3, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Advanced ;  ;  ; true ;  ; ", 1, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Advanced ;  ;  ; false ;  ; ", 1, (String) null, 3, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// Tcl Message: set_property is_include false [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.mdd -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Makefile -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// WARNING: HEventQueue.dispatchEvent() is taking  1168 ms.
// Tcl Message: set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files xgui/Fully_Connected_1_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include false [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "true", 1, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/multiply_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data/ram_data_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files hdl/Fully_Connected_1.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/rom_bias_fc64/rom_bias_fc64.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/Datapath.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/adder_tree_16.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/buffer_group.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/controller.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/fxp_multiplier.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/process_unit.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/pu_array.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/select_max.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files src/top_design.sv -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_ram_data_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files ../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/test_rom_weight_init.coe -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.mdd -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.tcl -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Makefile -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.h -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files drivers/Fully_Connected_1_v1_0/src/Fully_Connected_1_selftest.c -of_objects [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files xgui/Fully_Connected_1_v1_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]] 
// Tcl Message: set_property is_include true [ipx::get_files bd/bd.tcl -of_objects [ipx::get_file_groups bd_tcl -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 3 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment is not required for this core. 
// Tcl Message: INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0' 
dismissDialog("Package IP"); // bj (Package IP Progress)
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 36 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK", "Package IP"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Package IP"); // aq (dialog48)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK", "Critical Messages"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // a (dialog49)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 14, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 14, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 14, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
dismissDialog("Re-customize IP"); // C (Re-customize IP Progress)
dismissDialog("Re-customize IP"); // m (dialog50)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 13); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 16, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 16, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 16, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 16, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog51)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64/rom_bias_fc64.xci] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/rom_bias_fc64/rom_bias_fc64.xci 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
dismissDialog("Remove Sources"); // bj (Remove Sources Progress)
// Elapsed Time for: 'L.f': 01h:47m:48s
// Elapsed Time for: 'L.f': 01h:47m:51s
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 11 seconds
dismissDialog("Add Sources"); // c (dialog52)
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: export_ip_user_files -of_objects  [get_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 12 seconds
dismissDialog("Add Sources"); // bj (Add Sources  Progress)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: current_project project_1 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:48m:21s
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 277ms to process. Increasing delay to 2000 ms.
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 16); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Show IP Hierarchy"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // t (dialog54)
// Elapsed Time for: 'L.f': 01h:48m:30s
// Elapsed Time for: 'L.f': 01h:48m:54s
// Elapsed time: 43 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci), rom_bias_fc64(rom_bias_fc64_arch) (rom_bias_fc64.vhd)]", 17, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci), rom_bias_fc64(rom_bias_fc64_arch) (rom_bias_fc64.vhd)]", 17); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 16, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 4 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment is not required for this core. 
// Tcl Message: INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0' 
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "OK", "Package IP"); // JButton (OptionPane.button)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// HMemoryUtils.trashcanNow. Engine heap size: 1,411 MB. GUI used memory: 219 MB. Current time: 12/24/24, 2:31:45 AM ICT
// Elapsed time: 102 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Compatibility", 1); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Identification", 0); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 5 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment is not required for this core. 
// Tcl Message: INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0' 
// TclEventType: FILE_SET_CHANGE
selectButton("OptionPane.button", "OK", "Package IP"); // JButton (OptionPane.button)
selectButton(PAResourceItoN.MessageBanner_SEE_LIST_OF_INFO_MESSAGES, "1 info message"); // g (PAResourceItoN.MessageBanner_SEE_LIST_OF_INFO_MESSAGES)
// Elapsed time: 21 seconds
selectButton(PAResourceItoN.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES, "65 warnings"); // g (PAResourceItoN.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES)
// Elapsed time: 24 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 20, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 20, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). , [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 22, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
// Elapsed time: 29 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Customization Parameters Wizard, [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_DATA_WIDTH (C S00 AXI DATA WIDTH)': Order is obsolete with XGUI version >= 2.0. ]", 79, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Customization Parameters Wizard, [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_DATA_WIDTH (C S00 AXI DATA WIDTH)': Order is obsolete with XGUI version >= 2.0. , [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_ADDR_WIDTH (C S00 AXI ADDR WIDTH)': Order is obsolete with XGUI version >= 2.0. ]", 80, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Customization Parameters Wizard, [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_DATA_WIDTH (C S00 AXI DATA WIDTH)': Order is obsolete with XGUI version >= 2.0. ]", 79, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, Customization Parameters Wizard, [IP_Flow 19-11889] HDL Parameter 'C_S00_AXI_DATA_WIDTH (C S00 AXI DATA WIDTH)': Order is obsolete with XGUI version >= 2.0. ]", 79, true, false, false, false, true, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Popup Trigger - Node
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // am (PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, Message Severity)
// Elapsed time: 71 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Edit Packaged IP]", 5, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
dismissDialog("Open Project Manager"); // bj (Open Project Manager Progress)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Edit Packaged IP]", 5, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
dismissDialog("Open Project Manager"); // bj (Open Project Manager Progress)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // g (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 331ms to process. Increasing delay to 2000 ms.
// Elapsed time: 121 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 6, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 6, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
dismissDialog("Re-customize IP"); // C (Re-customize IP Progress)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Summary", 4); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Power Estimation", 1); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "IP Symbol", 0); // bc (PAResourceEtoH.HACGCTabbedPane_TABBED_PANE)
dismissDialog("Re-customize IP"); // m (dialog55)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv)]", 20); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv)]", 37); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 39, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 39, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 39, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 38, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd");
// Elapsed time: 52 seconds
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0.xci");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 70 seconds
dismissDialog("Add Sources"); // c (dialog56)
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0.xci E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd} 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 18 seconds
dismissDialog("Add Sources"); // bj (Add Sources  Progress)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:58m:42s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 01h:58m:45s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed time: 28 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 01h:59m:09s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv)]", 14); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv)]", 31); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 32, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Tcl Message: current_project project_1 
// Elapsed time: 22 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 12 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 16 seconds
dismissDialog("Add Sources"); // c (dialog59)
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv 
// Elapsed Time for: 'L.f': 01h:59m:57s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 218ms to process. Increasing delay to 2000 ms.
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02h:00m:00s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 02h:00m:03s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed Time for: 'L.f': 02h:00m:06s
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 39, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 39, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 38, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply (multiply.bd)]", 48); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply (multiply.bd), multiply (multiply.v), mult_gen_0 : multiply_mult_gen_0_0 (multiply_mult_gen_0_0.xci)]", 50); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Show IP Hierarchy"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // t (dialog61)
// Elapsed Time for: 'L.f': 02h:00m:21s
// Elapsed Time for: 'L.f': 02h:00m:27s
// Elapsed time: 54 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 39, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 38, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 39, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 39, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ap (PAResourceCommand.PACommandNames_ADD_SOURCES, add_sources_menu)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 17 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/fxp_multiplier.sv");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 27 seconds
dismissDialog("Add Sources"); // c (dialog62)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/fxp_multiplier.sv 
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
// Elapsed Time for: 'L.f': 02h:01m:48s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02h:01m:51s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 02h:01m:54s
// Elapsed Time for: 'L.f': 02h:01m:57s
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 38, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 38, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog64)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/fxp_multiplier.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/fxp_multiplier.sv 
// Elapsed Time for: 'L.f': 02h:02m:09s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02h:02m:12s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 02h:02m:15s
// Elapsed Time for: 'L.f': 02h:02m:18s
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 38, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 38, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 38, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv)]", 38, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog65)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/fxp_multiplier.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/fxp_multiplier.sv 
// Elapsed Time for: 'L.f': 02h:02m:30s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02h:02m:33s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 02h:02m:36s
// Tcl Message: ERROR: [Common 17-180] Spawn failed: No error 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd)]", 39); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 02h:02m:39s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd)]", 39, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd)]", 39); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog (2)", 6); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - Fully_Connected_1", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IP Catalog", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - Fully_Connected_1", 5); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// WARNING: HEventQueue.dispatchEvent() is taking  14016 ms.
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 . 
// Tcl Message: ipx::merge_project_changes: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2043.176 ; gain = 18.484 
// Tcl Message: current_project project_1 
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 02h:03m:13s
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: current_project project_1 
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// Elapsed Time for: 'L.f': 02h:03m:15s
// Elapsed time: 22 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd)]", 39); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply_mult_gen_0_1 (multiply_mult_gen_0_1.xci)]", 41); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Show IP Hierarchy"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // t (dialog66)
// Elapsed Time for: 'L.f': 02h:03m:24s
// Elapsed Time for: 'L.f': 02h:03m:30s
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 260ms to process. Increasing delay to 2000 ms.
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply_mult_gen_0_0 (multiply_mult_gen_0_0.xci)]", 51, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "1"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-530] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': Component file '../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc' (e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc) does not exist.. ]", 11, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 18 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-530] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': Component file '../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc' (e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc) does not exist.. ]", 11, false, false, false, false, true, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Popup Trigger
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // am (PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, Message Severity)
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // am (PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, Message Severity)
selectMenu(PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // am (PAResourceItoN.MsgTreePanel_MESSAGE_SEVERITY, Message Severity)
// Elapsed time: 24 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
// Elapsed time: 28 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "get_files -filter {FILE_TYPE == XDC}", true); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
// Tcl Command: 'get_files -filter {FILE_TYPE == XDC}'
// Tcl Message: current_project project_1 
// Tcl Message: get_files -filter {FILE_TYPE == XDC} 
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 0, 117); // cC (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR)
// Elapsed time: 24 seconds
typeControlKey(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, "RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR", 'c'); // cC (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 311ms to process. Increasing delay to 2000 ms.
// PAPropertyPanels.initPanels (constrs_1) elapsed time: 0.2s
// Elapsed time: 196 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 54, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 132 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
// 'f' command handler elapsed time: 4 seconds
dismissDialog("Add Sources"); // c (dialog67)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES, "Add or create constraints"); // a (PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES)
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 225ms to process. Increasing delay to 2000 ms.
// 'f' command handler elapsed time: 15 seconds
// Elapsed time: 12 seconds
dismissDialog("Add Sources"); // c (dialog68)
// Elapsed time: 10 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceAtoD.ConstraintsChooserPanel_ADD_FILES, "Add Files", "Add Sources"); // a (PAResourceAtoD.ConstraintsChooserPanel_ADD_FILES)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_1/multiply_mult_gen_0_1_ooc.xdc");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 12 seconds
// Tcl Command: 'file mkdir E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0'
dismissDialog("Add Sources"); // c (dialog69)
// Tcl Message: file mkdir E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0 
// Tcl Message: current_project edit_Fully_Connected_1_v1_0 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset constrs_1 -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_1/multiply_mult_gen_0_1_ooc.xdc 
// Elapsed time: 13 seconds
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// WARNING: HEventQueue.dispatchEvent() is taking  1027 ms.
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// Tcl Message: INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'multiply' - hence not re-generating. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "1"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-530] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': Component file '../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc' (e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/../../../project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0_ooc.xdc) does not exist.. ]", 11, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply (multiply.v)]", 40, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply (multiply.v)]", 40, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply (multiply.v)]", 40, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply_mult_gen_0_1 (multiply_mult_gen_0_1.xci)]", 42, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply (multiply.v), mult_gen_0 : xil_defaultlib.multiply_mult_gen_0_0]", 41, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply_mult_gen_0_1 (multiply_mult_gen_0_1.xci)]", 42, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply_mult_gen_0_1 (multiply_mult_gen_0_1.xci)]", 42, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// HOptionPane Warning: ''multiply_mult_gen_0_1.xci' IP is part of a block design. Please open the block design 'multiply.bd' and customize the IP. (Re-customize IP)'
selectButton("OptionPane.button", "OK", "Re-customize IP"); // JButton (OptionPane.button)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply_mult_gen_0_1 (multiply_mult_gen_0_1.xci)]", 42); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply (multiply.v)]", 40, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : multiply (multiply.bd), multiply (multiply.v)]", 40, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenuItem(PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, "Copy All Files Into Project"); // ap (PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS, import_all_srcs_menu)
// Run Command: PAResourceCommand.PACommandNames_IMPORT_ALL_SRCS
// Tcl Message: import_files 
// Tcl Message: INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1' 
// TclEventType: FILE_SET_CHANGE
