xrun(64): 22.03-s002: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s002: Started on Feb 18, 2026 at 15:27:05 UTC
xrun
	-timescale 1ns/1ns
	-sysv
	-access +rwc
	-linedebug
	-debug
	-uvm
	-gui
	-covoverwrite
	-coverage ALL
	-dutinst top_tb/dut/alu_top_module
	-seed RANDOM
	-f compile_files.f
		+incdir+/space/users/vasilist/ALU_TESTING/testbench
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/top
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/agent
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/env
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/test
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO
		+incdir+/space/usersvasilist/ALU_TESTING/testbench/agent/sequences
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/APB_CSR_top_module.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/cs_registers.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/csr_control.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async_en.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/posedge_detector.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/fifo_synch.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/flags.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/memory.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/read_address.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/write_address.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/add_sub.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/adder.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/alu_top_module.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/cla_1_bit.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/in_alu_control_unit.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/mul_fsm.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/out_alu_control_unit.v
		-v /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/right_shift_register.v
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/top/top_pkg.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/agent/alu_if.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/agent/alu_pkg.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/env/env_pkg.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/test/test_pkg.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/top/top_th.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/top/top_tb.sv
	-uvmhome CDNS-1.2
	+UVM_TESTNAME=base_test
	-clean
	-l test.log
	+DUMPNAME=test.vcd
	+UVM_VERBOSITY=UVM_HIGH

   User defined plus("+") options:
	+DUMPNAME=test.vcd
	+UVM_VERBOSITY=UVM_HIGH

xrun: *W,BADPRF: The -linedebug option may have an adverse performance impact.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2
xmvlog: *W,NOTIND: unable to access -INCDIR /space/usersvasilist/ALU_TESTING/testbench/agent/sequences (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/usersvasilist/ALU_TESTING/testbench/agent/sequences (No such file or directory).
file: /space/users/vasilist/ALU_TESTING/testbench/top/top_pkg.sv
	package worklib.top_pkg:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/agent/alu_if.sv
	interface worklib.alu_if:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/agent/alu_pkg.sv
  `uvm_unpack_int(op)      
                    |
xmvlog: *W,ENUMERR (/space/users/vasilist/ALU_TESTING/testbench/agent/apb_transaction.sv,103|20): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	package worklib.alu_pkg:sv
		errors: 0, warnings: 1
file: /space/users/vasilist/ALU_TESTING/testbench/env/env_pkg.sv
	package worklib.env_pkg:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/test/test_pkg.sv
	package worklib.test_pkg:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/top/top_th.sv
	module worklib.top_th:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/top/top_tb.sv
	module worklib.top_tb:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/APB_CSR_top_module.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/cs_registers.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/csr_control.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async_en.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/posedge_detector.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/fifo_synch.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/flags.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/memory.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/read_address.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/write_address.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/add_sub.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/adder.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/alu_top_module.v
	module alu_top_module.alu_top_module:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/cla_1_bit.v
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/in_alu_control_unit.v
	module in_alu_control_unit.in_alu_control_unit:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/mul_fsm.v
	module mul_fsm.mul_fsm:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/out_alu_control_unit.v
	module out_alu_control_unit.out_alu_control_unit:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/right_shift_register.v
	module right_shift_register.right_shift_register:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/APB_CSR_top_module.v
	module APB_CSR_top_module.APB_CSR_top_module:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/cs_registers.v
	module cs_registers.cs_registers:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR/csr_control.v
	module csr_control.csr_control:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async_en.v
	module d_ff_async_en.d_ff_async_en:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/posedge_detector.v
	module posedge_detector.posedge_detector:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/fifo_synch.v
	module fifo_synch.fifo_synch:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/flags.v
	module flags.flags:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/memory.v
	module memory.memory:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/read_address.v
	module read_address.read_address:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO/write_address.v
	module write_address.write_address:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/add_sub.v
	module add_sub.add_sub:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/adder.v
	module adder.adder:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/cla_1_bit.v
	module cla_1_bit.cla_1_bit:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common/d_ff_async.v
	module d_ff_async.d_ff_async:v
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/add_sub.v
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/testbench given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 7
		Caching library 'APB_CSR_top_module' ....... Done
		Caching library 'add_sub' ....... Done
		Caching library 'adder' ....... Done
		Caching library 'alu_top_module' ....... Done
		Caching library 'cla_1_bit' ....... Done
		Caching library 'cs_registers' ....... Done
		Caching library 'csr_control' ....... Done
		Caching library 'd_ff_async' ....... Done
		Caching library 'd_ff_async_en' ....... Done
		Caching library 'fifo_synch' ....... Done
		Caching library 'flags' ....... Done
		Caching library 'in_alu_control_unit' ....... Done
		Caching library 'memory' ....... Done
		Caching library 'mul_fsm' ....... Done
		Caching library 'out_alu_control_unit' ....... Done
		Caching library 'posedge_detector' ....... Done
		Caching library 'read_address' ....... Done
		Caching library 'right_shift_register' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'write_address' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		top_pkg
		alu_pkg
		env_pkg
		test_pkg
		top_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xmelab: *W,COVDNC: Coverage inside Verilog library cells and VHDL vital cells is not enabled by default; if needed, use the set_libcell_scoring command at elaboration.

	Extracting FSMs for coverage:
		worklib.top_th
		worklib.top_tb
	Total FSMs extracted = 0
             .d(rdata),
                    |
xmelab: *W,CUVMPW (../ALU_RTL/ALU/APB_CSR/csr_control.v,252|20): port sizes differ in port connection(32/25) for the instance(top_tb.th.dut.csr_inst.csr_control_inst) .
  `uvm_unpack_int(op)      
                    |
xmelab: *W,ENUMERR (../testbench/agent/apb_transaction.sv,103|20): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
xmelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
	Generating native compiled code:
		worklib.top_tb:sv <0x11067d10>
			streams: 760, words: 1284175
		worklib.top_pkg:sv <0x6fe4c070>
			streams:   3, words:  1442
		worklib.cdns_uvm_pkg:sv <0x66cc977d>
			streams: 251, words: 562471
		worklib.cdns_uvmapi:svp <0x22f0e687>
			streams:  27, words: 46339
		worklib.cdns_assert2uvm_pkg:sv <0x0678bb4c>
			streams:   3, words:  3356
		worklib.uvm_pkg:sv <0x685ca196>
			streams: 6288, words: 14113831
		worklib.top_th:sv <0x14af0466>
			streams:  15, words:  7617
		add_sub.add_sub:v <0x75c1f082>
			streams:   2, words:  1121
		add_sub.add_sub:v <0x4fc23412>
			streams:   2, words:  1227
		alu_top_module.alu_top_module:v <0x34bba5d3>
			streams:   5, words:   925
		APB_CSR_top_module.APB_CSR_top_module:v <0x6c2da820>
			streams:   1, words:   174
		csr_control.csr_control:v <0x5a69c3aa>
			streams:  29, words:  9574
		d_ff_async_en.d_ff_async_en:v <0x715bbfa8>
			streams:   3, words:  1068
		d_ff_async_en.d_ff_async_en:v <0x2295e91c>
			streams:   3, words:  1080
		d_ff_async_en.d_ff_async_en:v <0x66c42550>
			streams:   3, words:  1086
		d_ff_async_en.d_ff_async_en:v <0x0f08d95d>
			streams:   3, words:  1401
		d_ff_async_en.d_ff_async_en:v <0x52075ef8>
			streams:   3, words:  1086
		d_ff_async_en.d_ff_async_en:v <0x21ee87cc>
			streams:   3, words:  1316
		d_ff_async_en.d_ff_async_en:v <0x0f75520a>
			streams:   3, words:  1115
		d_ff_async_en.d_ff_async_en:v <0x13cc0418>
			streams:   3, words:  1068
		d_ff_async_en.d_ff_async_en:v <0x32a69054>
			streams:   3, words:  1050
		d_ff_async_en.d_ff_async_en:v <0x23e720ad>
			streams:   3, words:  1068
		d_ff_async_en.d_ff_async_en:v <0x7aa4e1e7>
			streams:   3, words:  1080
		d_ff_async_en.d_ff_async_en:v <0x685cb867>
			streams:   3, words:  1086
		d_ff_async_en.d_ff_async_en:v <0x493f92b2>
			streams:   3, words:  1106
		d_ff_async_en.d_ff_async_en:v <0x498f0cf2>
			streams:   3, words:  1106
		d_ff_async_en.d_ff_async_en:v <0x4b5de104>
			streams:   3, words:  1106
		posedge_detector.posedge_detector:v <0x49701367>
			streams:   1, words:   171
		cs_registers.cs_registers:v <0x5d32db3e>
			streams:  17, words:  3592
		fifo_synch.fifo_synch:v <0x07126053>
			streams:   0, words:     0
		fifo_synch.fifo_synch:v <0x1aeddc93>
			streams:   0, words:     0
		write_address.write_address:v <0x0270b60f>
			streams:   3, words:   603
		read_address.read_address:v <0x213075cd>
			streams:   3, words:   606
		flags.flags:v <0x40b17201>
			streams:   7, words:  1456
		memory.memory:v <0x577c6e35>
			streams:   6, words:  2133
		memory.memory:v <0x5e2d46a7>
			streams:   6, words:  2483
		in_alu_control_unit.in_alu_control_unit:v <0x484dfbcf>
			streams:  23, words:  4542
		adder.adder:v <0x07931570>
			streams:  16, words:  9262
		cla_1_bit.cla_1_bit:v <0x6f0edc5b>
			streams:   0, words:     0
		d_ff_async.d_ff_async:v <0x728d7007>
			streams:   3, words:  1006
		mul_fsm.mul_fsm:v <0x63844e99>
			streams:  31, words: 21612
		right_shift_register.right_shift_register:v <0x3ccfd9f5>
			streams:   4, words:  2172
		right_shift_register.right_shift_register:v <0x7a047f2d>
			streams:   4, words:  1624
		out_alu_control_unit.out_alu_control_unit:v <0x00b16b31>
			streams:   6, words:  2161
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     104      21
		Interfaces:                    1       1
		Verilog packages:              8       8
		Registers:                 16716   11814
		Scalar wires:                319       -
		Expanded wires:               32       3
		Vectored wires:               66       -
		Named events:                  4      12
		Always blocks:                65      13
		Initial blocks:              346     174
		Parallel blocks:              29      30
		Cont. assignments:            47      61
		Pseudo assignments:          149     117
		Assertions:                    3       3
		SV Class declarations:       238     354
		SV Class specializations:    451     451
		Simulation timescale:        1ps
	Writing initial simulation snapshot: worklib.top_tb:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
SVSEED set randomly from command line: -901399297
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /tools/cdnc/xcelium/current/tools/xcelium/files/xmsimrc
xcelium> source /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/additions/sv/files/tcl/uvm_sim.tcl
xcelium> ^C
xcelium> exit
xmsim: *W,NORUNCMD: No 'run' command issued.

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top_tb(top_tb)
  scope    :  scope
  testname :  test_sv-901399297

coverage files:
  model(design data) :  ./cov_work/scope/icc_033690a8_00000000.ucm
  data               :  ./cov_work/scope/test_sv-901399297/icc_033690a8_00000000.ucd
TOOL:	xrun(64)	22.03-s002: Exiting on Feb 18, 2026 at 15:27:21 UTC  (total: 00:00:16)
