verilog isim_temp "Shift_Register.v"
verilog isim_temp "control_unit.v"
verilog isim_temp "Adder_Subtractor.v"
verilog isim_temp "Multiplier.v"
verilog isim_temp "divide.v"
verilog isim_temp "sign_extended.v"
verilog isim_temp "register_file.v"
verilog isim_temp "pc.v"
verilog isim_temp "multiplexer2_1.v"
verilog isim_temp "instruction_memory.v"
verilog isim_temp "instruction_cache.v"
verilog isim_temp "control_unit_decode.v"
verilog isim_temp "ALU_control.v"
verilog isim_temp "ALU.v"
verilog isim_temp "adder.v"
verilog isim_temp "write_back_stage.v"
verilog isim_temp "my_dcm.v"
verilog isim_temp "MEM_WB.v"
verilog isim_temp "memory_stage.v"
verilog isim_temp "IF_ID.v"
verilog isim_temp "ID_EX.v"
verilog isim_temp "fetch_stage.v"
verilog isim_temp "EX_MEM.v"
verilog isim_temp "execute_stage.v"
verilog isim_temp "decode_stage.v"
verilog isim_temp "MIPS.v"
verilog isim_temp "mips_test_3.v"
verilog isim_temp "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
