Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 16:30:32 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     145         
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (350)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 105 register/latch pins with no clock driven by root clock pin: u/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (350)
--------------------------------------------------
 There are 350 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.526        0.000                      0                  109        0.231        0.000                      0                  109        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.526        0.000                      0                  109        0.231        0.000                      0                  109        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.520ns (37.082%)  route 2.579ns (62.918%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.855     8.202    u/baudrate_gen/clear
    SLICE_X28Y55         FDRE                                         r  u/baudrate_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y55         FDRE                                         r  u/baudrate_gen/counter_reg[4]/C
                         clock pessimism              0.228    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.314    13.727    u/baudrate_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.520ns (37.082%)  route 2.579ns (62.918%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.855     8.202    u/baudrate_gen/clear
    SLICE_X28Y55         FDRE                                         r  u/baudrate_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y55         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
                         clock pessimism              0.228    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.314    13.727    u/baudrate_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.520ns (37.082%)  route 2.579ns (62.918%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.855     8.202    u/baudrate_gen/clear
    SLICE_X28Y55         FDRE                                         r  u/baudrate_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y55         FDRE                                         r  u/baudrate_gen/counter_reg[6]/C
                         clock pessimism              0.228    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.314    13.727    u/baudrate_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.520ns (37.082%)  route 2.579ns (62.918%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.855     8.202    u/baudrate_gen/clear
    SLICE_X28Y55         FDRE                                         r  u/baudrate_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y55         FDRE                                         r  u/baudrate_gen/counter_reg[7]/C
                         clock pessimism              0.228    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.314    13.727    u/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.520ns (36.901%)  route 2.599ns (63.099%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.875     8.222    u/baudrate_gen/clear
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.254    14.102    
                         clock uncertainty           -0.035    14.067    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.314    13.753    u/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.520ns (36.901%)  route 2.599ns (63.099%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.875     8.222    u/baudrate_gen/clear
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.254    14.102    
                         clock uncertainty           -0.035    14.067    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.314    13.753    u/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.520ns (36.901%)  route 2.599ns (63.099%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.875     8.222    u/baudrate_gen/clear
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.254    14.102    
                         clock uncertainty           -0.035    14.067    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.314    13.753    u/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.520ns (36.901%)  route 2.599ns (63.099%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.875     8.222    u/baudrate_gen/clear
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.254    14.102    
                         clock uncertainty           -0.035    14.067    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.314    13.753    u/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.520ns (37.949%)  route 2.485ns (62.051%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.761     8.108    u/baudrate_gen/clear
    SLICE_X28Y56         FDRE                                         r  u/baudrate_gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y56         FDRE                                         r  u/baudrate_gen/counter_reg[10]/C
                         clock pessimism              0.228    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.314    13.727    u/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.520ns (37.949%)  route 2.485ns (62.051%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.223     4.102    u/baudrate_gen/CLK
    SLICE_X28Y54         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.341     4.443 r  u/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.385     4.829    u/baudrate_gen/counter_reg[0]
    SLICE_X29Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.261 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.261    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.350 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.350    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.439 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.439    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.528 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.528    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.687 f  u/baudrate_gen/counter_reg[0]_i_15/O[0]
                         net (fo=1, routed)           0.619     6.306    u/baudrate_gen/p_0_in[17]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.224     6.530 f  u/baudrate_gen/counter[0]_i_6/O
                         net (fo=1, routed)           0.720     7.250    u/baudrate_gen/counter[0]_i_6_n_0
    SLICE_X30Y59         LUT6 (Prop_lut6_I3_O)        0.097     7.347 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.761     8.108    u/baudrate_gen/clear
    SLICE_X28Y56         FDRE                                         r  u/baudrate_gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.122    13.849    u/baudrate_gen/CLK
    SLICE_X28Y56         FDRE                                         r  u/baudrate_gen/counter_reg[11]/C
                         clock pessimism              0.228    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.314    13.727    u/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.727    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  5.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.320%)  route 0.170ns (47.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    v/vga_sync_unit/CLK
    SLICE_X33Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          0.170     1.752    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  v/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    v/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X35Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    v/vga_sync_unit/CLK
    SLICE_X35Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X35Y15         FDCE (Hold_fdce_C_D)         0.092     1.566    v/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.234%)  route 0.147ns (43.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.562     1.445    v/vga_sync_unit/CLK
    SLICE_X33Y40         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  v/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.147     1.733    v/vga_sync_unit/pixel_reg[0]
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.048     1.781 r  v/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.781    v/vga_sync_unit/pixel_next[1]
    SLICE_X33Y40         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.831     1.958    v/vga_sync_unit/CLK
    SLICE_X33Y40         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDCE (Hold_fdce_C_D)         0.105     1.550    v/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.126%)  route 0.196ns (50.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    v/vga_sync_unit/CLK
    SLICE_X35Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  v/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=17, routed)          0.196     1.778    v/vga_sync_unit/h_count_reg_reg[9]_2[0]
    SLICE_X34Y15         LUT4 (Prop_lut4_I2_O)        0.048     1.826 r  v/vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    v/vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X34Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    v/vga_sync_unit/CLK
    SLICE_X34Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.133     1.587    v/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.673%)  route 0.148ns (44.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.562     1.445    v/vga_sync_unit/CLK
    SLICE_X33Y40         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  v/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.148     1.734    v/vga_sync_unit/pixel_reg[0]
    SLICE_X33Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.779 r  v/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    v/vga_sync_unit/pixel_next[0]
    SLICE_X33Y40         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.831     1.958    v/vga_sync_unit/CLK
    SLICE_X33Y40         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDCE (Hold_fdce_C_D)         0.092     1.537    v/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.355%)  route 0.173ns (48.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y22         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=20, routed)          0.173     1.750    v/vga_sync_unit/y[8]
    SLICE_X28Y22         LUT5 (Prop_lut5_I0_O)        0.042     1.792 r  v/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.792    v/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X28Y22         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    v/vga_sync_unit/CLK
    SLICE_X28Y22         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X28Y22         FDCE (Hold_fdce_C_D)         0.105     1.541    v/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.434    v/vga_sync_unit/CLK
    SLICE_X33Y23         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  v/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=26, routed)          0.178     1.753    v/vga_sync_unit/y[6]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.042     1.795 r  v/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.795    v/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X33Y23         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X33Y23         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X33Y23         FDCE (Hold_fdce_C_D)         0.107     1.541    v/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.163%)  route 0.164ns (46.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    v/vga_sync_unit/CLK
    SLICE_X33Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          0.164     1.746    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  v/vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.791    v/vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X33Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    v/vga_sync_unit/CLK
    SLICE_X33Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X33Y16         FDCE (Hold_fdce_C_D)         0.091     1.532    v/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u/baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.794%)  route 0.166ns (47.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    u/baudrate_gen/CLK
    SLICE_X35Y50         FDRE                                         r  u/baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u/baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.166     1.752    u/baudrate_gen/baud_reg_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  u/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.797    u/baudrate_gen/baud_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  u/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.829     1.957    u/baudrate_gen/CLK
    SLICE_X35Y50         FDRE                                         r  u/baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     1.535    u/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.624%)  route 0.231ns (55.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    v/vga_sync_unit/CLK
    SLICE_X33Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          0.231     1.813    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  v/vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.858    v/vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y16         FDCE (Hold_fdce_C_D)         0.121     1.594    v/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    u/baudrate_gen/CLK
    SLICE_X28Y56         FDRE                                         r  u/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.710    u/baudrate_gen/counter_reg[10]
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  u/baudrate_gen/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    u/baudrate_gen/counter_reg[8]_i_1_n_5
    SLICE_X28Y56         FDRE                                         r  u/baudrate_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.831     1.958    u/baudrate_gen/CLK
    SLICE_X28Y56         FDRE                                         r  u/baudrate_gen/counter_reg[10]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y56         FDRE (Hold_fdre_C_D)         0.105     1.549    u/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   u/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y54   u/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y56   u/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y56   u/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y57   u/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y57   u/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y57   u/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y57   u/baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y58   u/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   u/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   u/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y54   u/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y54   u/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y56   u/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y56   u/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y56   u/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y56   u/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y57   u/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y57   u/baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   u/baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   u/baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y54   u/baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y54   u/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y56   u/baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y56   u/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y56   u/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y56   u/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y57   u/baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y57   u/baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.981ns  (logic 51.817ns (40.174%)  route 77.164ns (59.826%))
  Logic Levels:           343  (CARRY4=292 FDRE=1 LUT1=2 LUT3=19 LUT4=2 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.357   109.322    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I1_O)        0.097   109.419 r  u/nolabel_line87/answer[3][3]_i_94/O
                         net (fo=115, routed)         3.688   113.107    u/nolabel_line87/S0_19
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.097   113.204 r  u/nolabel_line87/answer[3][3]_i_474/O
                         net (fo=1, routed)           0.367   113.570    u/nolabel_line87/answer[3][3]_i_474_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395   113.965 r  u/nolabel_line87/answer_reg[3][3]_i_260/O[2]
                         net (fo=3, routed)           1.181   115.146    u/nolabel_line87_n_147
    SLICE_X52Y47         LUT3 (Prop_lut3_I1_O)        0.230   115.376 r  u/answer[3][3]_i_266/O
                         net (fo=2, routed)           0.604   115.980    u/nolabel_line87/answer_reg[3][3]_i_39_2
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.100   116.080 r  u/nolabel_line87/answer[3][3]_i_108/O
                         net (fo=2, routed)           0.928   117.008    u/nolabel_line87/answer[3][3]_i_108_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.250   117.258 r  u/nolabel_line87/answer[3][3]_i_112/O
                         net (fo=1, routed)           0.000   117.258    u/nolabel_line87/answer[3][3]_i_112_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.670 r  u/nolabel_line87/answer_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.001   117.671    u/nolabel_line87/answer_reg[3][3]_i_39_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   117.760 r  u/nolabel_line87/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   117.760    u/nolabel_line87/answer_reg[3][3]_i_16_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   117.919 r  u/nolabel_line87/answer_reg[3][3]_i_14/O[0]
                         net (fo=18, routed)          1.120   119.039    u_n_4
    SLICE_X54Y50         LUT3 (Prop_lut3_I1_O)        0.227   119.266 r  answer[3][3]_i_1051/O
                         net (fo=1, routed)           0.439   119.705    answer[3][3]_i_1051_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.564   120.269 r  answer_reg[3][3]_i_962/CO[3]
                         net (fo=1, routed)           0.000   120.269    answer_reg[3][3]_i_962_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.361 r  answer_reg[3][3]_i_839/CO[3]
                         net (fo=1, routed)           0.000   120.361    answer_reg[3][3]_i_839_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.541 r  answer_reg[3][3]_i_678/O[2]
                         net (fo=3, routed)           0.727   121.268    u/answer_reg[3][3]_i_302_0[2]
    SLICE_X54Y52         LUT3 (Prop_lut3_I1_O)        0.220   121.488 r  u/answer[3][3]_i_510/O
                         net (fo=1, routed)           0.477   121.965    u/answer[3][3]_i_510_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.516   122.481 r  u/answer_reg[3][3]_i_302/CO[3]
                         net (fo=1, routed)           0.000   122.481    u/answer_reg[3][3]_i_302_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   122.662 r  u/answer_reg[3][3]_i_130/O[2]
                         net (fo=3, routed)           0.697   123.359    u/nolabel_line87/answer_reg[3][3]_i_52_0[2]
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.230   123.589 r  u/nolabel_line87/answer[3][3]_i_149/O
                         net (fo=1, routed)           0.000   123.589    u/nolabel_line87/answer[3][3]_i_149_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   124.001 r  u/nolabel_line87/answer_reg[3][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.001    u/nolabel_line87/answer_reg[3][3]_i_52_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   124.090 r  u/nolabel_line87/answer_reg[3][3]_i_19/CO[3]
                         net (fo=6, routed)           1.273   125.363    u/nolabel_line87/answer_reg[3][3]_i_19_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.097   125.460 r  u/nolabel_line87/answer[3][3]_i_13/O
                         net (fo=4, routed)           0.839   126.299    u/nolabel_line87/answer[3][3]_i_13_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.239   126.538 r  u/nolabel_line87/answer[3][3]_i_4/O
                         net (fo=3, routed)           0.743   127.281    u/nolabel_line87/A[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.097   127.378 r  u/nolabel_line87/answer[3][3]_i_8/O
                         net (fo=1, routed)           0.000   127.378    u/nolabel_line87/answer[3][3]_i_8_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477   127.855 r  u/nolabel_line87/answer_reg[3][3]_i_2/O[3]
                         net (fo=1, routed)           0.892   128.747    u/nolabel_line87/p_1_in__0[3]
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.234   128.981 r  u/nolabel_line87/answer[3][3]_i_1/O
                         net (fo=1, routed)           0.000   128.981    u/data0[3]
    SLICE_X40Y42         FDRE                                         r  u/answer_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.947ns  (logic 51.774ns (40.152%)  route 77.172ns (59.848%))
  Logic Levels:           343  (CARRY4=292 FDRE=1 LUT1=2 LUT3=19 LUT4=2 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.357   109.322    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I1_O)        0.097   109.419 r  u/nolabel_line87/answer[3][3]_i_94/O
                         net (fo=115, routed)         3.688   113.107    u/nolabel_line87/S0_19
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.097   113.204 r  u/nolabel_line87/answer[3][3]_i_474/O
                         net (fo=1, routed)           0.367   113.570    u/nolabel_line87/answer[3][3]_i_474_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395   113.965 r  u/nolabel_line87/answer_reg[3][3]_i_260/O[2]
                         net (fo=3, routed)           1.181   115.146    u/nolabel_line87_n_147
    SLICE_X52Y47         LUT3 (Prop_lut3_I1_O)        0.230   115.376 r  u/answer[3][3]_i_266/O
                         net (fo=2, routed)           0.604   115.980    u/nolabel_line87/answer_reg[3][3]_i_39_2
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.100   116.080 r  u/nolabel_line87/answer[3][3]_i_108/O
                         net (fo=2, routed)           0.928   117.008    u/nolabel_line87/answer[3][3]_i_108_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.250   117.258 r  u/nolabel_line87/answer[3][3]_i_112/O
                         net (fo=1, routed)           0.000   117.258    u/nolabel_line87/answer[3][3]_i_112_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.670 r  u/nolabel_line87/answer_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.001   117.671    u/nolabel_line87/answer_reg[3][3]_i_39_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   117.760 r  u/nolabel_line87/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   117.760    u/nolabel_line87/answer_reg[3][3]_i_16_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   117.919 r  u/nolabel_line87/answer_reg[3][3]_i_14/O[0]
                         net (fo=18, routed)          1.120   119.039    u_n_4
    SLICE_X54Y50         LUT3 (Prop_lut3_I1_O)        0.227   119.266 r  answer[3][3]_i_1051/O
                         net (fo=1, routed)           0.439   119.705    answer[3][3]_i_1051_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.564   120.269 r  answer_reg[3][3]_i_962/CO[3]
                         net (fo=1, routed)           0.000   120.269    answer_reg[3][3]_i_962_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.361 r  answer_reg[3][3]_i_839/CO[3]
                         net (fo=1, routed)           0.000   120.361    answer_reg[3][3]_i_839_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.541 r  answer_reg[3][3]_i_678/O[2]
                         net (fo=3, routed)           0.727   121.268    u/answer_reg[3][3]_i_302_0[2]
    SLICE_X54Y52         LUT3 (Prop_lut3_I1_O)        0.220   121.488 r  u/answer[3][3]_i_510/O
                         net (fo=1, routed)           0.477   121.965    u/answer[3][3]_i_510_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.516   122.481 r  u/answer_reg[3][3]_i_302/CO[3]
                         net (fo=1, routed)           0.000   122.481    u/answer_reg[3][3]_i_302_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   122.662 r  u/answer_reg[3][3]_i_130/O[2]
                         net (fo=3, routed)           0.697   123.359    u/nolabel_line87/answer_reg[3][3]_i_52_0[2]
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.230   123.589 r  u/nolabel_line87/answer[3][3]_i_149/O
                         net (fo=1, routed)           0.000   123.589    u/nolabel_line87/answer[3][3]_i_149_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   124.001 r  u/nolabel_line87/answer_reg[3][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.001    u/nolabel_line87/answer_reg[3][3]_i_52_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   124.090 r  u/nolabel_line87/answer_reg[3][3]_i_19/CO[3]
                         net (fo=6, routed)           1.273   125.363    u/nolabel_line87/answer_reg[3][3]_i_19_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.097   125.460 r  u/nolabel_line87/answer[3][3]_i_13/O
                         net (fo=4, routed)           0.839   126.299    u/nolabel_line87/answer[3][3]_i_13_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.239   126.538 r  u/nolabel_line87/answer[3][3]_i_4/O
                         net (fo=3, routed)           0.743   127.281    u/nolabel_line87/A[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.097   127.378 r  u/nolabel_line87/answer[3][3]_i_8/O
                         net (fo=1, routed)           0.000   127.378    u/nolabel_line87/answer[3][3]_i_8_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432   127.810 r  u/nolabel_line87/answer_reg[3][3]_i_2/O[2]
                         net (fo=1, routed)           0.900   128.710    u/nolabel_line87/p_1_in__0[2]
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.236   128.946 r  u/nolabel_line87/answer[3][2]_i_1/O
                         net (fo=1, routed)           0.000   128.946    u/data0[2]
    SLICE_X40Y42         FDRE                                         r  u/answer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.643ns  (logic 51.607ns (40.117%)  route 77.035ns (59.883%))
  Logic Levels:           343  (CARRY4=292 FDRE=1 LUT1=2 LUT2=1 LUT3=19 LUT4=2 LUT5=13 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.357   109.322    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I1_O)        0.097   109.419 r  u/nolabel_line87/answer[3][3]_i_94/O
                         net (fo=115, routed)         3.688   113.107    u/nolabel_line87/S0_19
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.097   113.204 r  u/nolabel_line87/answer[3][3]_i_474/O
                         net (fo=1, routed)           0.367   113.570    u/nolabel_line87/answer[3][3]_i_474_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395   113.965 r  u/nolabel_line87/answer_reg[3][3]_i_260/O[2]
                         net (fo=3, routed)           1.181   115.146    u/nolabel_line87_n_147
    SLICE_X52Y47         LUT3 (Prop_lut3_I1_O)        0.230   115.376 r  u/answer[3][3]_i_266/O
                         net (fo=2, routed)           0.604   115.980    u/nolabel_line87/answer_reg[3][3]_i_39_2
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.100   116.080 r  u/nolabel_line87/answer[3][3]_i_108/O
                         net (fo=2, routed)           0.928   117.008    u/nolabel_line87/answer[3][3]_i_108_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.250   117.258 r  u/nolabel_line87/answer[3][3]_i_112/O
                         net (fo=1, routed)           0.000   117.258    u/nolabel_line87/answer[3][3]_i_112_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.670 r  u/nolabel_line87/answer_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.001   117.671    u/nolabel_line87/answer_reg[3][3]_i_39_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   117.760 r  u/nolabel_line87/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   117.760    u/nolabel_line87/answer_reg[3][3]_i_16_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   117.919 r  u/nolabel_line87/answer_reg[3][3]_i_14/O[0]
                         net (fo=18, routed)          1.120   119.039    u_n_4
    SLICE_X54Y50         LUT3 (Prop_lut3_I1_O)        0.227   119.266 r  answer[3][3]_i_1051/O
                         net (fo=1, routed)           0.439   119.705    answer[3][3]_i_1051_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.564   120.269 r  answer_reg[3][3]_i_962/CO[3]
                         net (fo=1, routed)           0.000   120.269    answer_reg[3][3]_i_962_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.361 r  answer_reg[3][3]_i_839/CO[3]
                         net (fo=1, routed)           0.000   120.361    answer_reg[3][3]_i_839_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.541 r  answer_reg[3][3]_i_678/O[2]
                         net (fo=3, routed)           0.727   121.268    u/answer_reg[3][3]_i_302_0[2]
    SLICE_X54Y52         LUT3 (Prop_lut3_I1_O)        0.220   121.488 r  u/answer[3][3]_i_510/O
                         net (fo=1, routed)           0.477   121.965    u/answer[3][3]_i_510_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.516   122.481 r  u/answer_reg[3][3]_i_302/CO[3]
                         net (fo=1, routed)           0.000   122.481    u/answer_reg[3][3]_i_302_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   122.662 r  u/answer_reg[3][3]_i_130/O[2]
                         net (fo=3, routed)           0.697   123.359    u/nolabel_line87/answer_reg[3][3]_i_52_0[2]
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.230   123.589 r  u/nolabel_line87/answer[3][3]_i_149/O
                         net (fo=1, routed)           0.000   123.589    u/nolabel_line87/answer[3][3]_i_149_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   124.001 r  u/nolabel_line87/answer_reg[3][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.001    u/nolabel_line87/answer_reg[3][3]_i_52_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   124.090 r  u/nolabel_line87/answer_reg[3][3]_i_19/CO[3]
                         net (fo=6, routed)           1.273   125.363    u/nolabel_line87/answer_reg[3][3]_i_19_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.097   125.460 r  u/nolabel_line87/answer[3][3]_i_13/O
                         net (fo=4, routed)           0.839   126.299    u/nolabel_line87/answer[3][3]_i_13_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.239   126.538 r  u/nolabel_line87/answer[3][3]_i_4/O
                         net (fo=3, routed)           0.739   127.278    u/nolabel_line87/A[1]
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.097   127.375 r  u/nolabel_line87/answer[2][3]_i_7/O
                         net (fo=1, routed)           0.000   127.375    u/nolabel_line87/answer[2][3]_i_7_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267   127.642 r  u/nolabel_line87/answer_reg[2][3]_i_2/O[3]
                         net (fo=1, routed)           0.767   128.408    u/nolabel_line87/answer_reg[2][3]_i_2_n_4
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.234   128.642 r  u/nolabel_line87/answer[2][3]_i_1/O
                         net (fo=1, routed)           0.000   128.642    u/nolabel_line87_n_174
    SLICE_X40Y42         FDRE                                         r  u/answer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.597ns  (logic 51.500ns (40.048%)  route 77.096ns (59.952%))
  Logic Levels:           343  (CARRY4=292 FDRE=1 LUT1=2 LUT3=19 LUT4=2 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.357   109.322    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I1_O)        0.097   109.419 r  u/nolabel_line87/answer[3][3]_i_94/O
                         net (fo=115, routed)         3.688   113.107    u/nolabel_line87/S0_19
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.097   113.204 r  u/nolabel_line87/answer[3][3]_i_474/O
                         net (fo=1, routed)           0.367   113.570    u/nolabel_line87/answer[3][3]_i_474_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395   113.965 r  u/nolabel_line87/answer_reg[3][3]_i_260/O[2]
                         net (fo=3, routed)           1.181   115.146    u/nolabel_line87_n_147
    SLICE_X52Y47         LUT3 (Prop_lut3_I1_O)        0.230   115.376 r  u/answer[3][3]_i_266/O
                         net (fo=2, routed)           0.604   115.980    u/nolabel_line87/answer_reg[3][3]_i_39_2
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.100   116.080 r  u/nolabel_line87/answer[3][3]_i_108/O
                         net (fo=2, routed)           0.928   117.008    u/nolabel_line87/answer[3][3]_i_108_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.250   117.258 r  u/nolabel_line87/answer[3][3]_i_112/O
                         net (fo=1, routed)           0.000   117.258    u/nolabel_line87/answer[3][3]_i_112_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.670 r  u/nolabel_line87/answer_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.001   117.671    u/nolabel_line87/answer_reg[3][3]_i_39_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   117.760 r  u/nolabel_line87/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   117.760    u/nolabel_line87/answer_reg[3][3]_i_16_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   117.919 r  u/nolabel_line87/answer_reg[3][3]_i_14/O[0]
                         net (fo=18, routed)          1.120   119.039    u_n_4
    SLICE_X54Y50         LUT3 (Prop_lut3_I1_O)        0.227   119.266 r  answer[3][3]_i_1051/O
                         net (fo=1, routed)           0.439   119.705    answer[3][3]_i_1051_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.564   120.269 r  answer_reg[3][3]_i_962/CO[3]
                         net (fo=1, routed)           0.000   120.269    answer_reg[3][3]_i_962_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.361 r  answer_reg[3][3]_i_839/CO[3]
                         net (fo=1, routed)           0.000   120.361    answer_reg[3][3]_i_839_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.541 r  answer_reg[3][3]_i_678/O[2]
                         net (fo=3, routed)           0.727   121.268    u/answer_reg[3][3]_i_302_0[2]
    SLICE_X54Y52         LUT3 (Prop_lut3_I1_O)        0.220   121.488 r  u/answer[3][3]_i_510/O
                         net (fo=1, routed)           0.477   121.965    u/answer[3][3]_i_510_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.516   122.481 r  u/answer_reg[3][3]_i_302/CO[3]
                         net (fo=1, routed)           0.000   122.481    u/answer_reg[3][3]_i_302_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   122.662 r  u/answer_reg[3][3]_i_130/O[2]
                         net (fo=3, routed)           0.697   123.359    u/nolabel_line87/answer_reg[3][3]_i_52_0[2]
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.230   123.589 r  u/nolabel_line87/answer[3][3]_i_149/O
                         net (fo=1, routed)           0.000   123.589    u/nolabel_line87/answer[3][3]_i_149_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   124.001 r  u/nolabel_line87/answer_reg[3][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.001    u/nolabel_line87/answer_reg[3][3]_i_52_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   124.090 r  u/nolabel_line87/answer_reg[3][3]_i_19/CO[3]
                         net (fo=6, routed)           1.273   125.363    u/nolabel_line87/answer_reg[3][3]_i_19_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.097   125.460 r  u/nolabel_line87/answer[3][3]_i_13/O
                         net (fo=4, routed)           0.839   126.299    u/nolabel_line87/answer[3][3]_i_13_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.239   126.538 r  u/nolabel_line87/answer[3][3]_i_4/O
                         net (fo=3, routed)           0.743   127.281    u/nolabel_line87/A[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.097   127.378 r  u/nolabel_line87/answer[3][3]_i_8/O
                         net (fo=1, routed)           0.000   127.378    u/nolabel_line87/answer[3][3]_i_8_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169   127.547 r  u/nolabel_line87/answer_reg[3][3]_i_2/O[1]
                         net (fo=1, routed)           0.824   128.372    u/nolabel_line87/p_1_in__0[1]
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.225   128.597 r  u/nolabel_line87/answer[3][1]_i_1/O
                         net (fo=1, routed)           0.000   128.597    u/data0[1]
    SLICE_X40Y42         FDRE                                         r  u/answer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.345ns  (logic 51.530ns (40.150%)  route 76.815ns (59.850%))
  Logic Levels:           343  (CARRY4=292 FDRE=1 LUT1=2 LUT2=1 LUT3=19 LUT4=2 LUT5=13 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.357   109.322    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I1_O)        0.097   109.419 r  u/nolabel_line87/answer[3][3]_i_94/O
                         net (fo=115, routed)         3.688   113.107    u/nolabel_line87/S0_19
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.097   113.204 r  u/nolabel_line87/answer[3][3]_i_474/O
                         net (fo=1, routed)           0.367   113.570    u/nolabel_line87/answer[3][3]_i_474_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395   113.965 r  u/nolabel_line87/answer_reg[3][3]_i_260/O[2]
                         net (fo=3, routed)           1.181   115.146    u/nolabel_line87_n_147
    SLICE_X52Y47         LUT3 (Prop_lut3_I1_O)        0.230   115.376 r  u/answer[3][3]_i_266/O
                         net (fo=2, routed)           0.604   115.980    u/nolabel_line87/answer_reg[3][3]_i_39_2
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.100   116.080 r  u/nolabel_line87/answer[3][3]_i_108/O
                         net (fo=2, routed)           0.928   117.008    u/nolabel_line87/answer[3][3]_i_108_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.250   117.258 r  u/nolabel_line87/answer[3][3]_i_112/O
                         net (fo=1, routed)           0.000   117.258    u/nolabel_line87/answer[3][3]_i_112_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.670 r  u/nolabel_line87/answer_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.001   117.671    u/nolabel_line87/answer_reg[3][3]_i_39_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   117.760 r  u/nolabel_line87/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   117.760    u/nolabel_line87/answer_reg[3][3]_i_16_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   117.919 r  u/nolabel_line87/answer_reg[3][3]_i_14/O[0]
                         net (fo=18, routed)          1.120   119.039    u_n_4
    SLICE_X54Y50         LUT3 (Prop_lut3_I1_O)        0.227   119.266 r  answer[3][3]_i_1051/O
                         net (fo=1, routed)           0.439   119.705    answer[3][3]_i_1051_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.564   120.269 r  answer_reg[3][3]_i_962/CO[3]
                         net (fo=1, routed)           0.000   120.269    answer_reg[3][3]_i_962_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.361 r  answer_reg[3][3]_i_839/CO[3]
                         net (fo=1, routed)           0.000   120.361    answer_reg[3][3]_i_839_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.541 r  answer_reg[3][3]_i_678/O[2]
                         net (fo=3, routed)           0.727   121.268    u/answer_reg[3][3]_i_302_0[2]
    SLICE_X54Y52         LUT3 (Prop_lut3_I1_O)        0.220   121.488 r  u/answer[3][3]_i_510/O
                         net (fo=1, routed)           0.477   121.965    u/answer[3][3]_i_510_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.516   122.481 r  u/answer_reg[3][3]_i_302/CO[3]
                         net (fo=1, routed)           0.000   122.481    u/answer_reg[3][3]_i_302_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   122.662 r  u/answer_reg[3][3]_i_130/O[2]
                         net (fo=3, routed)           0.697   123.359    u/nolabel_line87/answer_reg[3][3]_i_52_0[2]
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.230   123.589 r  u/nolabel_line87/answer[3][3]_i_149/O
                         net (fo=1, routed)           0.000   123.589    u/nolabel_line87/answer[3][3]_i_149_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   124.001 r  u/nolabel_line87/answer_reg[3][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.001    u/nolabel_line87/answer_reg[3][3]_i_52_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   124.090 r  u/nolabel_line87/answer_reg[3][3]_i_19/CO[3]
                         net (fo=6, routed)           1.273   125.363    u/nolabel_line87/answer_reg[3][3]_i_19_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.097   125.460 r  u/nolabel_line87/answer[3][3]_i_13/O
                         net (fo=4, routed)           0.839   126.299    u/nolabel_line87/answer[3][3]_i_13_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.239   126.538 r  u/nolabel_line87/answer[3][3]_i_4/O
                         net (fo=3, routed)           0.739   127.278    u/nolabel_line87/A[1]
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.097   127.375 r  u/nolabel_line87/answer[2][3]_i_7/O
                         net (fo=1, routed)           0.000   127.375    u/nolabel_line87/answer[2][3]_i_7_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189   127.564 r  u/nolabel_line87/answer_reg[2][3]_i_2/O[2]
                         net (fo=1, routed)           0.546   128.110    u/nolabel_line87/answer_reg[2][3]_i_2_n_5
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.235   128.345 r  u/nolabel_line87/answer[2][2]_i_1/O
                         net (fo=1, routed)           0.000   128.345    u/nolabel_line87_n_175
    SLICE_X38Y40         FDRE                                         r  u/answer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.883ns  (logic 51.345ns (40.466%)  route 75.538ns (59.533%))
  Logic Levels:           345  (CARRY4=294 FDRE=1 LUT1=2 LUT2=1 LUT3=18 LUT4=4 LUT5=12 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.357   109.322    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I1_O)        0.097   109.419 f  u/nolabel_line87/answer[3][3]_i_94/O
                         net (fo=115, routed)         3.526   112.945    u/nolabel_line87_n_60
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.097   113.042 r  u/answer[1][3]_i_322/O
                         net (fo=3, routed)           1.057   114.099    u/answer[1][3]_i_322_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374   114.473 r  u/answer_reg[1][3]_i_484/CO[3]
                         net (fo=1, routed)           0.000   114.473    u/answer_reg[1][3]_i_484_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.562 r  u/answer_reg[1][3]_i_409/CO[3]
                         net (fo=1, routed)           0.000   114.562    u/answer_reg[1][3]_i_409_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.651 r  u/answer_reg[1][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000   114.651    u/answer_reg[1][3]_i_275_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.740 r  u/answer_reg[1][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000   114.740    u/answer_reg[1][3]_i_205_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.829 r  u/answer_reg[1][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   114.829    u/answer_reg[1][3]_i_199_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.918 f  u/answer_reg[1][3]_i_202/CO[3]
                         net (fo=36, routed)          1.555   116.473    u/answer_reg[1][3]_i_202_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I2_O)        0.114   116.587 r  u/answer[1][3]_i_223/O
                         net (fo=19, routed)          0.610   117.197    u/answer[1][3]_i_223_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.240   117.437 r  u/answer[1][3]_i_386/O
                         net (fo=1, routed)           0.000   117.437    u/answer[1][3]_i_386_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299   117.736 r  u/answer_reg[1][3]_i_242/CO[3]
                         net (fo=1, routed)           0.000   117.736    u/answer_reg[1][3]_i_242_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   117.895 r  u/answer_reg[1][3]_i_163/O[0]
                         net (fo=2, routed)           0.382   118.276    u/answer_reg[1][3]_i_163_n_7
    SLICE_X45Y47         LUT3 (Prop_lut3_I0_O)        0.232   118.508 r  u/answer[1][3]_i_156/O
                         net (fo=2, routed)           0.734   119.243    u/answer[1][3]_i_156_n_0
    SLICE_X45Y47         LUT4 (Prop_lut4_I3_O)        0.239   119.482 r  u/answer[1][3]_i_160/O
                         net (fo=1, routed)           0.000   119.482    u/answer[1][3]_i_160_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432   119.914 r  u/answer_reg[1][3]_i_65/O[2]
                         net (fo=3, routed)           0.721   120.635    u/answer_reg[1][3]_i_65_n_5
    SLICE_X47Y47         LUT2 (Prop_lut2_I0_O)        0.230   120.865 r  u/answer[1][3]_i_147/O
                         net (fo=1, routed)           0.000   120.865    u/answer[1][3]_i_147_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   121.277 r  u/answer_reg[1][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000   121.277    u/answer_reg[1][3]_i_59_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   121.507 r  u/answer_reg[1][3]_i_32/O[1]
                         net (fo=3, routed)           0.600   122.106    u/nolabel_line87/answer_reg[1][3]_i_27[1]
    SLICE_X46Y48         LUT4 (Prop_lut4_I2_O)        0.225   122.331 r  u/nolabel_line87/answer[1][3]_i_57/O
                         net (fo=1, routed)           0.000   122.331    u/nolabel_line87_n_433
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   122.733 r  u/answer_reg[1][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000   122.733    u/answer_reg[1][3]_i_27_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119   122.852 r  u/answer_reg[1][3]_i_14/CO[1]
                         net (fo=7, routed)           1.062   123.914    u/answer_reg[1][3]_i_14_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.251   124.165 r  u/answer[1][3]_i_12/O
                         net (fo=6, routed)           0.618   124.784    u/nolabel_line87/answer[1][3]_i_7_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.097   124.881 r  u/nolabel_line87/answer[1][3]_i_16/O
                         net (fo=1, routed)           0.904   125.785    u/nolabel_line87/answer[1][3]_i_16_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.097   125.882 r  u/nolabel_line87/answer[1][3]_i_6/O
                         net (fo=1, routed)           0.000   125.882    u/nolabel_line87/answer[1][3]_i_6_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187   126.069 r  u/nolabel_line87/answer_reg[1][3]_i_2/O[3]
                         net (fo=1, routed)           0.580   126.649    u/nolabel_line87/answer_reg[1][3]_i_2_n_4
    SLICE_X38Y39         LUT3 (Prop_lut3_I0_O)        0.234   126.883 r  u/nolabel_line87/answer[1][3]_i_1/O
                         net (fo=1, routed)           0.000   126.883    u/nolabel_line87_n_170
    SLICE_X38Y39         FDRE                                         r  u/answer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.735ns  (logic 51.308ns (40.484%)  route 75.427ns (59.515%))
  Logic Levels:           345  (CARRY4=295 FDRE=1 LUT1=2 LUT3=18 LUT4=2 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.188   109.153    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.097   109.250 f  u/nolabel_line87/answer[3][3]_i_263/O
                         net (fo=109, routed)         4.582   113.832    u/nolabel_line87/S0_27
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.097   113.929 r  u/nolabel_line87/answer[2][3]_i_370/O
                         net (fo=2, routed)           0.451   114.381    u/nolabel_line87/answer[2][3]_i_370_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374   114.755 r  u/nolabel_line87/answer_reg[2][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000   114.755    u/nolabel_line87/answer_reg[2][3]_i_273_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.844 r  u/nolabel_line87/answer_reg[2][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000   114.844    u/nolabel_line87/answer_reg[2][3]_i_193_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.933 r  u/nolabel_line87/answer_reg[2][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000   114.933    u/nolabel_line87/answer_reg[2][3]_i_93_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   115.022 r  u/nolabel_line87/answer_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000   115.022    u/nolabel_line87/answer_reg[2][3]_i_54_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   115.111 r  u/nolabel_line87/answer_reg[2][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   115.111    u/nolabel_line87/answer_reg[2][3]_i_48_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   115.270 r  u/nolabel_line87/answer_reg[2][3]_i_140/O[0]
                         net (fo=3, routed)           0.722   115.992    u/answer[2][3]_i_227[0]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.224   116.216 r  u/answer[2][3]_i_57/O
                         net (fo=2, routed)           0.593   116.809    u_n_56
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.101   116.910 r  answer[2][3]_i_461/O
                         net (fo=2, routed)           0.972   117.882    answer[2][3]_i_461_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.239   118.121 r  answer[2][3]_i_465/O
                         net (fo=1, routed)           0.000   118.121    u/nolabel_line87/answer[2][3]_i_456_0[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379   118.500 r  u/nolabel_line87/answer_reg[2][3]_i_393/CO[3]
                         net (fo=1, routed)           0.000   118.500    u/nolabel_line87/answer_reg[2][3]_i_393_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   118.680 r  u/nolabel_line87/answer_reg[2][3]_i_309/O[2]
                         net (fo=9, routed)           0.785   119.465    u/nolabel_line87_n_388
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.233   119.698 r  u/answer[2][3]_i_304/O
                         net (fo=1, routed)           0.440   120.138    u/answer[2][3]_i_304_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529   120.667 r  u/answer_reg[2][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000   120.667    u/answer_reg[2][3]_i_228_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   120.756 r  u/answer_reg[2][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000   120.756    u/answer_reg[2][3]_i_149_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   120.937 r  u/answer_reg[2][3]_i_59/O[2]
                         net (fo=3, routed)           1.007   121.945    u/nolabel_line87/answer_reg[2][3]_i_70_0[2]
    SLICE_X40Y60         LUT4 (Prop_lut4_I1_O)        0.230   122.175 r  u/nolabel_line87/answer[2][3]_i_177/O
                         net (fo=1, routed)           0.000   122.175    u/nolabel_line87/answer[2][3]_i_177_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   122.587 r  u/nolabel_line87/answer_reg[2][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000   122.587    u/nolabel_line87/answer_reg[2][3]_i_70_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   122.676 r  u/nolabel_line87/answer_reg[2][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.676    u/nolabel_line87/answer_reg[2][3]_i_34_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187   122.863 r  u/nolabel_line87/answer_reg[2][3]_i_16/CO[0]
                         net (fo=6, routed)           1.003   123.865    u/nolabel_line87/answer_reg[2][3]_i_16_n_3
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.294   124.159 r  u/nolabel_line87/answer[2][3]_i_12/O
                         net (fo=4, routed)           0.358   124.517    u/nolabel_line87/answer[2][3]_i_12_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.234   124.751 r  u/nolabel_line87/answer[2][3]_i_4/O
                         net (fo=3, routed)           0.657   125.408    u/nolabel_line87/answer[2][3]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.097   125.505 r  u/nolabel_line87/answer[2][3]_i_8/O
                         net (fo=1, routed)           0.000   125.505    u/nolabel_line87/answer[2][3]_i_8_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169   125.674 r  u/nolabel_line87/answer_reg[2][3]_i_2/O[1]
                         net (fo=1, routed)           0.836   126.510    u/nolabel_line87/answer_reg[2][3]_i_2_n_6
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.225   126.735 r  u/nolabel_line87/answer[2][1]_i_1/O
                         net (fo=1, routed)           0.000   126.735    u/nolabel_line87_n_176
    SLICE_X38Y40         FDRE                                         r  u/answer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.535ns  (logic 51.348ns (40.580%)  route 75.187ns (59.420%))
  Logic Levels:           345  (CARRY4=295 FDRE=1 LUT1=2 LUT3=18 LUT4=2 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.188   109.153    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.097   109.250 f  u/nolabel_line87/answer[3][3]_i_263/O
                         net (fo=109, routed)         4.582   113.832    u/nolabel_line87/S0_27
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.097   113.929 r  u/nolabel_line87/answer[2][3]_i_370/O
                         net (fo=2, routed)           0.451   114.381    u/nolabel_line87/answer[2][3]_i_370_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374   114.755 r  u/nolabel_line87/answer_reg[2][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000   114.755    u/nolabel_line87/answer_reg[2][3]_i_273_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.844 r  u/nolabel_line87/answer_reg[2][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000   114.844    u/nolabel_line87/answer_reg[2][3]_i_193_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.933 r  u/nolabel_line87/answer_reg[2][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000   114.933    u/nolabel_line87/answer_reg[2][3]_i_93_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   115.022 r  u/nolabel_line87/answer_reg[2][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000   115.022    u/nolabel_line87/answer_reg[2][3]_i_54_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   115.111 r  u/nolabel_line87/answer_reg[2][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000   115.111    u/nolabel_line87/answer_reg[2][3]_i_48_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   115.270 r  u/nolabel_line87/answer_reg[2][3]_i_140/O[0]
                         net (fo=3, routed)           0.722   115.992    u/answer[2][3]_i_227[0]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.224   116.216 r  u/answer[2][3]_i_57/O
                         net (fo=2, routed)           0.593   116.809    u_n_56
    SLICE_X37Y47         LUT5 (Prop_lut5_I4_O)        0.101   116.910 r  answer[2][3]_i_461/O
                         net (fo=2, routed)           0.972   117.882    answer[2][3]_i_461_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.239   118.121 r  answer[2][3]_i_465/O
                         net (fo=1, routed)           0.000   118.121    u/nolabel_line87/answer[2][3]_i_456_0[0]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379   118.500 r  u/nolabel_line87/answer_reg[2][3]_i_393/CO[3]
                         net (fo=1, routed)           0.000   118.500    u/nolabel_line87/answer_reg[2][3]_i_393_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   118.680 r  u/nolabel_line87/answer_reg[2][3]_i_309/O[2]
                         net (fo=9, routed)           0.785   119.465    u/nolabel_line87_n_388
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.233   119.698 r  u/answer[2][3]_i_304/O
                         net (fo=1, routed)           0.440   120.138    u/answer[2][3]_i_304_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.529   120.667 r  u/answer_reg[2][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000   120.667    u/answer_reg[2][3]_i_228_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   120.756 r  u/answer_reg[2][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000   120.756    u/answer_reg[2][3]_i_149_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   120.937 r  u/answer_reg[2][3]_i_59/O[2]
                         net (fo=3, routed)           1.007   121.945    u/nolabel_line87/answer_reg[2][3]_i_70_0[2]
    SLICE_X40Y60         LUT4 (Prop_lut4_I1_O)        0.230   122.175 r  u/nolabel_line87/answer[2][3]_i_177/O
                         net (fo=1, routed)           0.000   122.175    u/nolabel_line87/answer[2][3]_i_177_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   122.587 r  u/nolabel_line87/answer_reg[2][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000   122.587    u/nolabel_line87/answer_reg[2][3]_i_70_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   122.676 r  u/nolabel_line87/answer_reg[2][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.676    u/nolabel_line87/answer_reg[2][3]_i_34_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187   122.863 r  u/nolabel_line87/answer_reg[2][3]_i_16/CO[0]
                         net (fo=6, routed)           1.003   123.865    u/nolabel_line87/answer_reg[2][3]_i_16_n_3
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.294   124.159 r  u/nolabel_line87/answer[2][3]_i_12/O
                         net (fo=4, routed)           0.358   124.517    u/nolabel_line87/answer[2][3]_i_12_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.234   124.751 r  u/nolabel_line87/answer[2][3]_i_4/O
                         net (fo=3, routed)           0.726   125.477    u/nolabel_line87/answer[2][3]_i_4_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.097   125.574 r  u/nolabel_line87/answer[1][3]_i_7/O
                         net (fo=1, routed)           0.000   125.574    u/nolabel_line87/answer[1][3]_i_7_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189   125.763 r  u/nolabel_line87/answer_reg[1][3]_i_2/O[2]
                         net (fo=1, routed)           0.527   126.290    u/nolabel_line87/answer_reg[1][3]_i_2_n_5
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.245   126.535 r  u/nolabel_line87/answer[1][2]_i_1/O
                         net (fo=1, routed)           0.000   126.535    u/nolabel_line87_n_171
    SLICE_X38Y40         FDRE                                         r  u/answer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.300ns  (logic 51.197ns (40.536%)  route 75.102ns (59.464%))
  Logic Levels:           341  (CARRY4=292 FDRE=1 LUT1=2 LUT3=18 LUT4=2 LUT5=14 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.357   109.322    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I1_O)        0.097   109.419 r  u/nolabel_line87/answer[3][3]_i_94/O
                         net (fo=115, routed)         3.688   113.107    u/nolabel_line87/S0_19
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.097   113.204 r  u/nolabel_line87/answer[3][3]_i_474/O
                         net (fo=1, routed)           0.367   113.570    u/nolabel_line87/answer[3][3]_i_474_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395   113.965 r  u/nolabel_line87/answer_reg[3][3]_i_260/O[2]
                         net (fo=3, routed)           1.181   115.146    u/nolabel_line87_n_147
    SLICE_X52Y47         LUT3 (Prop_lut3_I1_O)        0.230   115.376 r  u/answer[3][3]_i_266/O
                         net (fo=2, routed)           0.604   115.980    u/nolabel_line87/answer_reg[3][3]_i_39_2
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.100   116.080 r  u/nolabel_line87/answer[3][3]_i_108/O
                         net (fo=2, routed)           0.928   117.008    u/nolabel_line87/answer[3][3]_i_108_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.250   117.258 r  u/nolabel_line87/answer[3][3]_i_112/O
                         net (fo=1, routed)           0.000   117.258    u/nolabel_line87/answer[3][3]_i_112_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.670 r  u/nolabel_line87/answer_reg[3][3]_i_39/CO[3]
                         net (fo=1, routed)           0.001   117.671    u/nolabel_line87/answer_reg[3][3]_i_39_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   117.760 r  u/nolabel_line87/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   117.760    u/nolabel_line87/answer_reg[3][3]_i_16_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   117.919 r  u/nolabel_line87/answer_reg[3][3]_i_14/O[0]
                         net (fo=18, routed)          1.120   119.039    u_n_4
    SLICE_X54Y50         LUT3 (Prop_lut3_I1_O)        0.227   119.266 r  answer[3][3]_i_1051/O
                         net (fo=1, routed)           0.439   119.705    answer[3][3]_i_1051_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.564   120.269 r  answer_reg[3][3]_i_962/CO[3]
                         net (fo=1, routed)           0.000   120.269    answer_reg[3][3]_i_962_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.361 r  answer_reg[3][3]_i_839/CO[3]
                         net (fo=1, routed)           0.000   120.361    answer_reg[3][3]_i_839_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.541 r  answer_reg[3][3]_i_678/O[2]
                         net (fo=3, routed)           0.727   121.268    u/answer_reg[3][3]_i_302_0[2]
    SLICE_X54Y52         LUT3 (Prop_lut3_I1_O)        0.220   121.488 r  u/answer[3][3]_i_510/O
                         net (fo=1, routed)           0.477   121.965    u/answer[3][3]_i_510_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.516   122.481 r  u/answer_reg[3][3]_i_302/CO[3]
                         net (fo=1, routed)           0.000   122.481    u/answer_reg[3][3]_i_302_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   122.662 r  u/answer_reg[3][3]_i_130/O[2]
                         net (fo=3, routed)           0.697   123.359    u/nolabel_line87/answer_reg[3][3]_i_52_0[2]
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.230   123.589 r  u/nolabel_line87/answer[3][3]_i_149/O
                         net (fo=1, routed)           0.000   123.589    u/nolabel_line87/answer[3][3]_i_149_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   124.001 r  u/nolabel_line87/answer_reg[3][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.001    u/nolabel_line87/answer_reg[3][3]_i_52_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   124.090 r  u/nolabel_line87/answer_reg[3][3]_i_19/CO[3]
                         net (fo=6, routed)           0.898   124.988    u/nolabel_line87/answer_reg[3][3]_i_19_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.097   125.085 r  u/nolabel_line87/answer[3][3]_i_9/O
                         net (fo=1, routed)           0.000   125.085    u/nolabel_line87/answer[3][3]_i_9_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187   125.272 r  u/nolabel_line87/answer_reg[3][3]_i_2/O[0]
                         net (fo=1, routed)           0.788   126.059    u/nolabel_line87/p_1_in__0[0]
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.240   126.299 r  u/nolabel_line87/answer[3][0]_i_1/O
                         net (fo=1, routed)           0.000   126.299    u/data0[0]
    SLICE_X40Y42         FDRE                                         r  u/answer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.183ns  (logic 51.318ns (40.669%)  route 74.865ns (59.330%))
  Logic Levels:           345  (CARRY4=294 FDRE=1 LUT1=2 LUT2=1 LUT3=18 LUT4=4 LUT5=12 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.168     1.509    u/nolabel_line87/Q[0]
    SLICE_X48Y14         LUT1 (Prop_lut1_I0_O)        0.101     1.610 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.483     2.093    u/nolabel_line87/S0_i_50_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.574     2.667 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.667    u/nolabel_line87/S0_i_34_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.756 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.756    u/nolabel_line87/S0_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.845 r  u/nolabel_line87/S0_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.845    u/nolabel_line87/S0_i_32_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.026 r  u/nolabel_line87/S0_i_31/O[2]
                         net (fo=570, routed)         4.494     7.521    u/nolabel_line87/S2[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.230     7.751 r  u/nolabel_line87/answer[4][0]_i_51/O
                         net (fo=42, routed)          1.553     9.304    u/nolabel_line87/answer[4][0]_i_51_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.097     9.401 r  u/nolabel_line87/answer[0][3]_i_272/O
                         net (fo=31, routed)          2.789    12.190    u/nolabel_line87/answer[0][3]_i_272_n_0
    SLICE_X49Y24         LUT3 (Prop_lut3_I1_O)        0.097    12.287 r  u/nolabel_line87/answer[4][0]_i_697/O
                         net (fo=1, routed)           0.000    12.287    u/nolabel_line87/answer[4][0]_i_697_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    12.699 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.007    12.706    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.795 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    12.795    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.884 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000    12.884    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.973 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    12.973    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.062 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.062    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.182 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.311    14.493    u/nolabel_line87/S10_in_0[30]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.249    14.742 r  u/nolabel_line87/answer[4][0]_i_1127/O
                         net (fo=1, routed)           0.000    14.742    u/nolabel_line87/answer[4][0]_i_1127_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    15.043 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.007    15.051    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.140 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    15.140    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.229 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    15.229    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.318 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.318    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.407 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    15.407    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.496 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    15.496    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.585 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    15.585    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.674 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.674    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.794 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.177    16.971    u/nolabel_line87/S10_in_0[29]
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.249    17.220 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    17.220    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.632 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.632    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.721 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    17.721    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.810 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    17.810    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.899 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    17.899    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.988 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    17.988    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.077 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    18.077    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.166 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    18.166    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.255 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    18.255    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.375 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.527    19.902    u/nolabel_line87/S10_in_0[28]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.249    20.151 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    20.151    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    20.553 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    20.553    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.645 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    20.645    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.737 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    20.737    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.829 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    20.829    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.921 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    20.921    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.013 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    21.013    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.105 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    21.105    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    21.197 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.197    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    21.316 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.316    22.632    u/nolabel_line87/S10_in_0[27]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.251    22.883 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    22.883    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    23.285 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    23.285    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.377 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    23.377    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.469 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    23.469    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.561 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    23.561    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.653 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.653    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.745 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.745    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.837 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    23.837    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.929 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    23.929    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    24.048 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.595    25.643    u/nolabel_line87/S10_in_0[26]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.251    25.894 r  u/nolabel_line87/answer[4][0]_i_1138/O
                         net (fo=1, routed)           0.000    25.894    u/nolabel_line87/answer[4][0]_i_1138_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    26.193 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.193    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.282 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    26.282    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.371 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    26.371    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.460 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.007    26.467    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.556 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    26.556    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.645 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    26.645    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.734 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    26.734    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.823 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    26.823    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    26.943 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.547    28.490    u/nolabel_line87/S10_in_0[25]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.249    28.739 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    28.739    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.151 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    29.151    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.240 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    29.240    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.329 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    29.329    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.418 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.007    29.426    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.515 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    29.515    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.604 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    29.604    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.693 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    29.693    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.782 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    29.782    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.902 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.879    31.781    u/nolabel_line87/S10_in_0[24]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.249    32.030 r  u/nolabel_line87/answer[4][0]_i_1167/O
                         net (fo=1, routed)           0.000    32.030    u/nolabel_line87/answer[4][0]_i_1167_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    32.314 r  u/nolabel_line87/answer_reg[4][0]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    32.314    u/nolabel_line87/answer_reg[4][0]_i_1084_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.406 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    32.406    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.498 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    32.498    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.590 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    32.590    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.682 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    32.682    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.774 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    32.774    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.866 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    32.866    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.958 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.007    32.965    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    33.084 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.882    34.967    u/nolabel_line87/S10_in_0[23]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.251    35.218 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    35.218    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    35.630 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    35.630    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.719 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    35.719    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.808 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    35.808    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.897 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    35.897    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.986 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    35.986    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.075 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    36.075    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.164 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.164    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.253 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.007    36.260    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.380 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.196    37.576    u/nolabel_line87/S10_in_0[22]
    SLICE_X50Y16         LUT6 (Prop_lut6_I4_O)        0.249    37.825 r  u/nolabel_line87/answer[4][0]_i_1175/O
                         net (fo=1, routed)           0.000    37.825    u/nolabel_line87/answer[4][0]_i_1175_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    38.227 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    38.227    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.319 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    38.319    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.411 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    38.411    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.503 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    38.503    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.595 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    38.595    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.687 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    38.687    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.779 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    38.779    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    38.871 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    38.871    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    38.990 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.864    40.854    u/nolabel_line87/S10_in_0[21]
    SLICE_X45Y16         LUT6 (Prop_lut6_I4_O)        0.251    41.105 r  u/nolabel_line87/answer[4][0]_i_1172/O
                         net (fo=1, routed)           0.000    41.105    u/nolabel_line87/answer[4][0]_i_1172_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    41.517 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    41.517    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.606 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    41.606    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.695 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    41.695    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.784 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    41.784    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.873 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    41.873    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    41.962 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    41.962    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.051 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    42.051    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.140 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    42.140    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    42.260 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.645    43.905    u/nolabel_line87/S10_in_0[20]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.249    44.154 r  u/nolabel_line87/answer[4][0]_i_1181/O
                         net (fo=1, routed)           0.000    44.154    u/nolabel_line87/answer[4][0]_i_1181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    44.566 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    44.566    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.655 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    44.655    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.744 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    44.744    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.833 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    44.833    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.922 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.000    44.922    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.011 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    45.011    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.100 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    45.100    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.189 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    45.189    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.309 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.762    47.071    u/nolabel_line87/S10_in_0[19]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.249    47.320 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    47.320    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    47.619 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    47.619    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.708 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    47.708    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.797 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    47.797    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.886 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    47.886    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.975 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    47.975    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.064 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    48.064    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.153 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    48.153    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.242 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    48.242    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.362 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.448    49.810    u/nolabel_line87/S10_in_0[18]
    SLICE_X43Y32         LUT6 (Prop_lut6_I4_O)        0.249    50.059 r  u/nolabel_line87/answer[4][0]_i_395/O
                         net (fo=1, routed)           0.000    50.059    u/nolabel_line87/answer[4][0]_i_395_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.471 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    50.471    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    50.591 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.385    51.976    u/nolabel_line87/S10_in_0[17]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.249    52.225 r  u/nolabel_line87/answer[4][0]_i_1184/O
                         net (fo=1, routed)           0.000    52.225    u/nolabel_line87/answer[4][0]_i_1184_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.637 r  u/nolabel_line87/answer_reg[4][0]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    52.637    u/nolabel_line87/answer_reg[4][0]_i_1113_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.726 r  u/nolabel_line87/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    52.726    u/nolabel_line87/answer_reg[4][0]_i_1014_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.815 r  u/nolabel_line87/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    52.815    u/nolabel_line87/answer_reg[4][0]_i_901_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.904 r  u/nolabel_line87/answer_reg[4][0]_i_782/CO[3]
                         net (fo=1, routed)           0.000    52.904    u/nolabel_line87/answer_reg[4][0]_i_782_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.993 r  u/nolabel_line87/answer_reg[4][0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    52.993    u/nolabel_line87/answer_reg[4][0]_i_654_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.082 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    53.082    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.171 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    53.171    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.260 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    53.260    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.380 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.214    54.593    u/nolabel_line87/S10_in_0[16]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.249    54.842 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    54.842    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    55.254 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    55.254    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.343 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    55.343    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.432 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    55.432    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.521 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    55.521    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.610 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    55.610    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.699 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    55.699    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.788 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    55.788    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.877 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    55.877    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    55.997 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.606    57.603    u/nolabel_line87/S10_in_0[15]
    SLICE_X41Y26         LUT5 (Prop_lut5_I1_O)        0.249    57.852 r  u/nolabel_line87/answer[4][0]_i_1195/O
                         net (fo=1, routed)           0.000    57.852    u/nolabel_line87/answer[4][0]_i_1195_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    58.264 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    58.264    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.353 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    58.353    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.442 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    58.442    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.531 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    58.531    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.620 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    58.620    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.709 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    58.709    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.798 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    58.798    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    58.887 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    58.887    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    59.007 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.456    60.463    u/nolabel_line87/S10_in_0[14]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    60.712 r  u/nolabel_line87/answer[4][0]_i_1158/O
                         net (fo=1, routed)           0.000    60.712    u/nolabel_line87/answer[4][0]_i_1158_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.124 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.007    61.131    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.220 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    61.220    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.309 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    61.309    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.398 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    61.398    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.487 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    61.487    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.576 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    61.576    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.665 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    61.665    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    61.785 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          0.971    62.756    u/nolabel_line87/S10_in_0[13]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.249    63.005 r  u/nolabel_line87/answer[0][3]_i_470/O
                         net (fo=1, routed)           0.000    63.005    u/nolabel_line87/answer[0][3]_i_470_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    63.306 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    63.306    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.395 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    63.395    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.484 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    63.484    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.573 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    63.573    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.662 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    63.662    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.751 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    63.751    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.840 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    63.840    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.929 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    63.929    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    64.049 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.716    65.765    u/nolabel_line87/S10_in_0[12]
    SLICE_X30Y28         LUT5 (Prop_lut5_I1_O)        0.249    66.014 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    66.014    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    66.416 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    66.416    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.508 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    66.508    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.600 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    66.600    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.692 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    66.692    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.784 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    66.784    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.876 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    66.876    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    66.968 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    66.968    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    67.060 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    67.060    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    67.179 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.416    68.595    u/nolabel_line87/S10_in_0[11]
    SLICE_X31Y27         LUT5 (Prop_lut5_I1_O)        0.251    68.846 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    68.846    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    69.258 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    69.258    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.347 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    69.347    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.436 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    69.436    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.525 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    69.525    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.614 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    69.614    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.703 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    69.703    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.792 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    69.792    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.881 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    69.881    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    70.001 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.713    71.714    u/nolabel_line87/S10_in_0[10]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.249    71.963 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    71.963    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    72.365 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    72.365    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.457 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    72.457    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.549 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    72.549    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.641 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    72.641    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.733 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    72.733    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.825 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    72.825    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    72.917 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    72.917    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    73.009 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    73.009    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    73.128 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          2.097    75.225    u/nolabel_line87/S10_in_0[9]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.251    75.476 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    75.476    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    75.878 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    75.878    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    75.970 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    75.970    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.062 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    76.062    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.154 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    76.154    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.246 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    76.246    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.338 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    76.338    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.430 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    76.430    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    76.522 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    76.522    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    76.641 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.828    78.469    u/nolabel_line87/S10_in_0[8]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.251    78.720 r  u/nolabel_line87/answer[0][3]_i_361/O
                         net (fo=1, routed)           0.000    78.720    u/nolabel_line87/answer[0][3]_i_361_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    79.132 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    79.132    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.221 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    79.221    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.310 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    79.310    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.399 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    79.399    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.488 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    79.488    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.577 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    79.577    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.666 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    79.666    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.786 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.509    81.295    u/nolabel_line87/S10_in_0[7]
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.249    81.544 r  u/nolabel_line87/answer[0][3]_i_415/O
                         net (fo=1, routed)           0.000    81.544    u/nolabel_line87/answer[0][3]_i_415_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    81.946 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    81.946    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.038 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    82.038    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.130 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    82.130    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.222 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    82.222    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.314 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    82.314    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.406 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    82.406    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.498 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    82.498    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.590 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    82.590    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.709 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.447    84.156    u/nolabel_line87/S10_in_0[6]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.251    84.407 r  u/nolabel_line87/answer[0][3]_i_410/O
                         net (fo=1, routed)           0.000    84.407    u/nolabel_line87/answer[0][3]_i_410_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    84.708 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    84.708    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.797 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    84.797    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.886 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    84.886    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    84.975 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    84.975    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.064 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.007    85.071    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.160 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    85.160    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.249 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    85.249    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.338 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    85.338    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.458 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.856    87.314    u/nolabel_line87/S10_in_0[5]
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.249    87.563 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    87.563    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    87.975 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.000    87.975    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.064 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    88.064    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.153 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    88.153    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.242 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    88.242    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.331 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    88.331    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.420 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.007    88.428    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.517 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    88.517    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.606 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    88.606    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.726 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.485    90.211    u/nolabel_line87/S10_in_0[4]
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.249    90.460 r  u/nolabel_line87/answer[0][3]_i_403/O
                         net (fo=1, routed)           0.000    90.460    u/nolabel_line87/answer[0][3]_i_403_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    90.862 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.000    90.862    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    90.954 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    90.954    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.046 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    91.046    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.138 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    91.138    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.230 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    91.230    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.322 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    91.322    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.414 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.414    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    91.506 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    91.506    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    91.625 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.628    93.253    u/nolabel_line87/S10_in_0[3]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.251    93.504 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    93.504    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    93.803 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    93.803    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.892 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.000    93.892    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    93.981 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    93.981    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.070 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    94.070    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.159 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    94.159    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.248 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    94.248    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.337 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    94.337    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    94.426 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    94.426    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    94.546 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.313    95.859    u/nolabel_line87/S10_in_0[2]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.249    96.108 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    96.108    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    96.520 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.000    96.520    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.609 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    96.609    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.698 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    96.698    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.787 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    96.787    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.876 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    96.876    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    96.965 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    96.965    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.054 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    97.054    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    97.143 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.007    97.150    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    97.270 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          1.857    99.127    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I1_O)        0.249    99.376 r  u/nolabel_line87/answer[0][3]_i_388/O
                         net (fo=1, routed)           0.000    99.376    u/nolabel_line87/answer[0][3]_i_388_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    99.755 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    99.755    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.847 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    99.847    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    99.939 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    99.939    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.031 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000   100.031    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.123 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000   100.123    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.215 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.215    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.307 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.307    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.399 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.007   100.407    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184   100.591 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.735   102.326    u/nolabel_line87/S10_in[0]
    SLICE_X48Y33         LUT1 (Prop_lut1_I0_O)        0.262   102.588 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.228   102.815    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432   103.247 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000   103.247    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.336 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000   103.336    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.425 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000   103.425    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.514 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000   103.514    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   103.603 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   103.603    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   103.833 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.627   104.460    u/nolabel_line87/S1[22]
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.225   104.685 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.753   105.437    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.095   105.532 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           0.512   106.045    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657   106.702 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   106.702    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   106.791 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   106.791    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   106.972 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.763   107.735    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.230   107.965 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          1.357   109.322    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I1_O)        0.097   109.419 f  u/nolabel_line87/answer[3][3]_i_94/O
                         net (fo=115, routed)         3.526   112.945    u/nolabel_line87_n_60
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.097   113.042 r  u/answer[1][3]_i_322/O
                         net (fo=3, routed)           1.057   114.099    u/answer[1][3]_i_322_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374   114.473 r  u/answer_reg[1][3]_i_484/CO[3]
                         net (fo=1, routed)           0.000   114.473    u/answer_reg[1][3]_i_484_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.562 r  u/answer_reg[1][3]_i_409/CO[3]
                         net (fo=1, routed)           0.000   114.562    u/answer_reg[1][3]_i_409_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.651 r  u/answer_reg[1][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000   114.651    u/answer_reg[1][3]_i_275_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.740 r  u/answer_reg[1][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000   114.740    u/answer_reg[1][3]_i_205_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.829 r  u/answer_reg[1][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   114.829    u/answer_reg[1][3]_i_199_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.918 f  u/answer_reg[1][3]_i_202/CO[3]
                         net (fo=36, routed)          1.555   116.473    u/answer_reg[1][3]_i_202_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I2_O)        0.114   116.587 r  u/answer[1][3]_i_223/O
                         net (fo=19, routed)          0.610   117.197    u/answer[1][3]_i_223_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.240   117.437 r  u/answer[1][3]_i_386/O
                         net (fo=1, routed)           0.000   117.437    u/answer[1][3]_i_386_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299   117.736 r  u/answer_reg[1][3]_i_242/CO[3]
                         net (fo=1, routed)           0.000   117.736    u/answer_reg[1][3]_i_242_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   117.895 r  u/answer_reg[1][3]_i_163/O[0]
                         net (fo=2, routed)           0.382   118.276    u/answer_reg[1][3]_i_163_n_7
    SLICE_X45Y47         LUT3 (Prop_lut3_I0_O)        0.232   118.508 r  u/answer[1][3]_i_156/O
                         net (fo=2, routed)           0.734   119.243    u/answer[1][3]_i_156_n_0
    SLICE_X45Y47         LUT4 (Prop_lut4_I3_O)        0.239   119.482 r  u/answer[1][3]_i_160/O
                         net (fo=1, routed)           0.000   119.482    u/answer[1][3]_i_160_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432   119.914 r  u/answer_reg[1][3]_i_65/O[2]
                         net (fo=3, routed)           0.721   120.635    u/answer_reg[1][3]_i_65_n_5
    SLICE_X47Y47         LUT2 (Prop_lut2_I0_O)        0.230   120.865 r  u/answer[1][3]_i_147/O
                         net (fo=1, routed)           0.000   120.865    u/answer[1][3]_i_147_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   121.277 r  u/answer_reg[1][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000   121.277    u/answer_reg[1][3]_i_59_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   121.507 r  u/answer_reg[1][3]_i_32/O[1]
                         net (fo=3, routed)           0.600   122.106    u/nolabel_line87/answer_reg[1][3]_i_27[1]
    SLICE_X46Y48         LUT4 (Prop_lut4_I2_O)        0.225   122.331 r  u/nolabel_line87/answer[1][3]_i_57/O
                         net (fo=1, routed)           0.000   122.331    u/nolabel_line87_n_433
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   122.733 r  u/answer_reg[1][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000   122.733    u/answer_reg[1][3]_i_27_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119   122.852 r  u/answer_reg[1][3]_i_14/CO[1]
                         net (fo=7, routed)           1.062   123.914    u/answer_reg[1][3]_i_14_n_2
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.251   124.165 r  u/answer[1][3]_i_12/O
                         net (fo=6, routed)           0.209   124.374    u/nolabel_line87/answer[1][3]_i_7_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.097   124.471 r  u/nolabel_line87/answer[1][3]_i_4/O
                         net (fo=3, routed)           0.602   125.073    u/nolabel_line87/answer[1][3]_i_4_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.097   125.170 r  u/nolabel_line87/answer[1][3]_i_8/O
                         net (fo=1, routed)           0.000   125.170    u/nolabel_line87/answer[1][3]_i_8_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169   125.339 r  u/nolabel_line87/answer_reg[1][3]_i_2/O[1]
                         net (fo=1, routed)           0.619   125.958    u/nolabel_line87/answer_reg[1][3]_i_2_n_6
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.225   126.183 r  u/nolabel_line87/answer[1][1]_i_1/O
                         net (fo=1, routed)           0.000   126.183    u/nolabel_line87_n_172
    SLICE_X38Y40         FDRE                                         r  u/answer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.052%)  route 0.123ns (42.948%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE                         0.000     0.000 r  u/data_in_reg[2]/C
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u/data_in_reg[2]/Q
                         net (fo=1, routed)           0.123     0.287    u/transmitter/Q[2]
    SLICE_X41Y27         FDRE                                         r  u/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.586%)  route 0.126ns (40.414%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE                         0.000     0.000 r  v/s/gradient_reg[6]/C
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[6]/Q
                         net (fo=2, routed)           0.126     0.267    v/vga_sync_unit/gradient_reg[6]
    SLICE_X36Y33         LUT5 (Prop_lut5_I4_O)        0.045     0.312 r  v/vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.312    v/s/rgb_reg_reg[6]_0
    SLICE_X36Y33         FDSE                                         r  v/s/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.398%)  route 0.150ns (44.602%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  u/receiver/count_reg[0]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/receiver/count_reg[0]/Q
                         net (fo=10, routed)          0.150     0.291    u/receiver/count_reg[0]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  u/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.336    u/receiver/p_0_in[5]
    SLICE_X40Y22         FDRE                                         r  u/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/transmitter/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.038%)  route 0.139ns (39.962%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  u/transmitter/count_reg[2]/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u/transmitter/count_reg[2]/Q
                         net (fo=6, routed)           0.139     0.303    u/transmitter/count_reg[2]
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.348 r  u/transmitter/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.348    u/transmitter/p_0_in__0[5]
    SLICE_X42Y29         FDRE                                         r  u/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.321%)  route 0.163ns (46.679%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE                         0.000     0.000 r  v/s/gradient_reg[10]/C
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[10]/Q
                         net (fo=2, routed)           0.163     0.304    v/vga_sync_unit/gradient_reg[10]
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.045     0.349 r  v/vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.349    v/s/rgb_reg_reg[10]_0[2]
    SLICE_X39Y33         FDRE                                         r  v/s/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE                         0.000     0.000 r  u/receiver/received_reg/C
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/receiver/received_reg/Q
                         net (fo=6, routed)           0.166     0.307    u/receiver/received
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.352 r  u/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.352    u/receiver/received_i_1_n_0
    SLICE_X39Y29         FDRE                                         r  u/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/receiver/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/receiver/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.183ns (50.943%)  route 0.176ns (49.057%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  u/receiver/count_reg[1]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/receiver/count_reg[1]/Q
                         net (fo=9, routed)           0.176     0.317    u/receiver/count_reg[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.042     0.359 r  u/receiver/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    u/receiver/p_0_in[2]
    SLICE_X41Y23         FDRE                                         r  u/receiver/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/operation_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/operation_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.761%)  route 0.173ns (48.239%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  u/operation_reg[1]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/operation_reg[1]/Q
                         net (fo=105, routed)         0.173     0.314    u/receiver/operation_reg[1]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  u/receiver/operation[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    u/receiver_n_18
    SLICE_X40Y21         FDRE                                         r  u/operation_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE                         0.000     0.000 r  v/s/count_reg[7]/C
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/count_reg[7]/Q
                         net (fo=2, routed)           0.113     0.254    v/s/count_reg[7]
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.362 r  v/s/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.362    v/s/count_reg[4]_i_1_n_4
    SLICE_X31Y38         FDRE                                         r  v/s/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/receiver/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/receiver/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.350%)  route 0.176ns (48.650%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  u/receiver/count_reg[1]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/receiver/count_reg[1]/Q
                         net (fo=9, routed)           0.176     0.317    u/receiver/count_reg[1]
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.362 r  u/receiver/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    u/receiver/p_0_in[1]
    SLICE_X41Y23         FDRE                                         r  u/receiver/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.341ns  (logic 9.905ns (37.603%)  route 16.436ns (62.397%))
  Logic Levels:           39  (CARRY4=22 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          1.074    14.754    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X31Y13         LUT4 (Prop_lut4_I0_O)        0.239    14.993 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.993    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.405 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.405    v/s/digit0__14_carry__0_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    15.564 r  v/s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.605    16.170    v/s/digit0__14_carry__1_n_7
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.228    16.398 r  v/s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.615    17.013    v/s/digit0__94_carry__1_i_2_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.239    17.252 r  v/s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.252    v/s/digit0__94_carry__1_i_6_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.664 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.664    v/s/digit0__94_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.753 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.753    v/s/digit0__94_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    17.912 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.944    18.855    v/s/digit0__94_carry__3_n_7
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.224    19.079 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.615    19.694    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X29Y24         LUT4 (Prop_lut4_I0_O)        0.239    19.933 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.933    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.345 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.007    20.353    v/s/digit0__138_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.442 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.442    v/s/digit0__138_carry__1_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.676 r  v/s/digit0__138_carry__2/O[3]
                         net (fo=5, routed)           0.865    21.540    v/s/digit0__138_carry__2_n_4
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.234    21.774 r  v/s/digit0__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.774    v/s/digit0__191_carry__0_i_3_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.186 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.186    v/s/digit0__191_carry__0_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.359 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.523    22.882    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X12Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    23.466 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.466    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.558 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.558    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    23.742 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.601    24.343    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X29Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.606    24.949 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.243    25.192    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.753 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.602    26.354    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.225    26.579 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    26.579    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    26.946 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.839    27.785    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.249    28.034 r  v/s/number_reg[3]_i_6/O
                         net (fo=5, routed)           1.040    29.074    u/number_reg[3]_i_1_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I2_O)        0.097    29.171 r  u/number_reg[1]_i_2/O
                         net (fo=1, routed)           0.836    30.007    u/number_reg[1]_i_2_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.097    30.104 r  u/number_reg[1]_i_1/O
                         net (fo=1, routed)           0.345    30.449    v/s/D[1]
    SLICE_X37Y37         LDCE                                         r  v/s/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.046ns  (logic 9.905ns (38.029%)  route 16.141ns (61.971%))
  Logic Levels:           39  (CARRY4=22 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          1.074    14.754    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X31Y13         LUT4 (Prop_lut4_I0_O)        0.239    14.993 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.993    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.405 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.405    v/s/digit0__14_carry__0_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    15.564 r  v/s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.605    16.170    v/s/digit0__14_carry__1_n_7
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.228    16.398 r  v/s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.615    17.013    v/s/digit0__94_carry__1_i_2_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.239    17.252 r  v/s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.252    v/s/digit0__94_carry__1_i_6_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.664 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.664    v/s/digit0__94_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.753 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.753    v/s/digit0__94_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    17.912 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.944    18.855    v/s/digit0__94_carry__3_n_7
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.224    19.079 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.615    19.694    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X29Y24         LUT4 (Prop_lut4_I0_O)        0.239    19.933 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.933    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.345 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.007    20.353    v/s/digit0__138_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.442 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.442    v/s/digit0__138_carry__1_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.676 r  v/s/digit0__138_carry__2/O[3]
                         net (fo=5, routed)           0.865    21.540    v/s/digit0__138_carry__2_n_4
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.234    21.774 r  v/s/digit0__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.774    v/s/digit0__191_carry__0_i_3_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.186 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.186    v/s/digit0__191_carry__0_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.359 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.523    22.882    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X12Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    23.466 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.466    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.558 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.558    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    23.742 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.601    24.343    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X29Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.606    24.949 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.243    25.192    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.753 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.602    26.354    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.225    26.579 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    26.579    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    26.946 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.839    27.785    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.249    28.034 r  v/s/number_reg[3]_i_6/O
                         net (fo=5, routed)           1.053    29.087    u/number_reg[3]_i_1_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I2_O)        0.097    29.184 r  u/number_reg[2]_i_2/O
                         net (fo=1, routed)           0.432    29.616    u/number_reg[2]_i_2_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.097    29.713 r  u/number_reg[2]_i_1/O
                         net (fo=1, routed)           0.441    30.154    v/s/D[2]
    SLICE_X37Y37         LDCE                                         r  v/s/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.854ns  (logic 9.921ns (38.373%)  route 15.933ns (61.627%))
  Logic Levels:           39  (CARRY4=22 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          1.074    14.754    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X31Y13         LUT4 (Prop_lut4_I0_O)        0.239    14.993 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.993    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.405 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.405    v/s/digit0__14_carry__0_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    15.564 r  v/s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.605    16.170    v/s/digit0__14_carry__1_n_7
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.228    16.398 r  v/s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.615    17.013    v/s/digit0__94_carry__1_i_2_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.239    17.252 r  v/s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.252    v/s/digit0__94_carry__1_i_6_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.664 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.664    v/s/digit0__94_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.753 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.753    v/s/digit0__94_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    17.912 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.944    18.855    v/s/digit0__94_carry__3_n_7
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.224    19.079 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.615    19.694    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X29Y24         LUT4 (Prop_lut4_I0_O)        0.239    19.933 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.933    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.345 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.007    20.353    v/s/digit0__138_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.442 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.442    v/s/digit0__138_carry__1_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.676 r  v/s/digit0__138_carry__2/O[3]
                         net (fo=5, routed)           0.865    21.540    v/s/digit0__138_carry__2_n_4
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.234    21.774 r  v/s/digit0__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.774    v/s/digit0__191_carry__0_i_3_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.186 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.186    v/s/digit0__191_carry__0_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.359 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.523    22.882    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X12Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    23.466 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.466    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.558 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.558    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    23.742 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.601    24.343    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X29Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.606    24.949 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.243    25.192    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.753 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.602    26.354    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.225    26.579 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    26.579    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    26.946 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.703    27.649    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.249    27.898 r  v/s/number_reg[3]_i_5/O
                         net (fo=5, routed)           0.928    28.826    u/number_reg[3]_i_1_1
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.097    28.923 r  u/number_reg[3]_i_4/O
                         net (fo=1, routed)           0.498    29.420    u/number_reg[3]_i_4_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.113    29.533 r  u/number_reg[3]_i_1/O
                         net (fo=1, routed)           0.429    29.962    v/s/D[3]
    SLICE_X37Y37         LDCE                                         r  v/s/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.064ns  (logic 9.905ns (39.519%)  route 15.159ns (60.481%))
  Logic Levels:           39  (CARRY4=22 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          1.074    14.754    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X31Y13         LUT4 (Prop_lut4_I0_O)        0.239    14.993 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.993    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.405 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.405    v/s/digit0__14_carry__0_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    15.564 r  v/s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.605    16.170    v/s/digit0__14_carry__1_n_7
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.228    16.398 r  v/s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.615    17.013    v/s/digit0__94_carry__1_i_2_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I3_O)        0.239    17.252 r  v/s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.252    v/s/digit0__94_carry__1_i_6_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.664 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.664    v/s/digit0__94_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.753 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.753    v/s/digit0__94_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    17.912 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.944    18.855    v/s/digit0__94_carry__3_n_7
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.224    19.079 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.615    19.694    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X29Y24         LUT4 (Prop_lut4_I0_O)        0.239    19.933 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.933    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.345 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.007    20.353    v/s/digit0__138_carry__0_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.442 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.442    v/s/digit0__138_carry__1_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.676 r  v/s/digit0__138_carry__2/O[3]
                         net (fo=5, routed)           0.865    21.540    v/s/digit0__138_carry__2_n_4
    SLICE_X29Y30         LUT2 (Prop_lut2_I0_O)        0.234    21.774 r  v/s/digit0__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.774    v/s/digit0__191_carry__0_i_3_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.186 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.186    v/s/digit0__191_carry__0_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.359 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.523    22.882    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X12Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    23.466 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.466    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.558 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.558    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    23.742 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.601    24.343    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X29Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.606    24.949 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.243    25.192    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X29Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.753 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.602    26.354    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.225    26.579 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    26.579    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    26.946 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.703    27.649    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.249    27.898 r  v/s/number_reg[3]_i_5/O
                         net (fo=5, routed)           0.813    28.711    u/number_reg[3]_i_1_1
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.097    28.808 r  u/number_reg[0]_i_2/O
                         net (fo=1, routed)           0.267    29.075    u/number_reg[0]_i_2_n_0
    SLICE_X37Y37         LUT3 (Prop_lut3_I2_O)        0.097    29.172 r  u/number_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    29.172    v/s/D[0]
    SLICE_X37Y37         LDCE                                         r  v/s/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.451ns  (logic 7.380ns (34.404%)  route 14.071ns (65.596%))
  Logic Levels:           32  (CARRY4=16 LUT2=2 LUT3=4 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          0.751    14.431    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.239    14.670 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.670    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    15.102 r  v/s/col__14_carry__0/O[2]
                         net (fo=2, routed)           0.605    15.706    v/vga_sync_unit/col__91_carry__0[1]
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.236    15.942 r  v/vga_sync_unit/col__91_carry__0_i_1/O
                         net (fo=2, routed)           0.507    16.449    v/s/col__91_carry__0_2[1]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.240    16.689 r  v/s/col__91_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.689    v/s/col__91_carry__0_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.988 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.988    v/s/col__91_carry__0_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.077 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    v/s/col__91_carry__1_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.166 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.166    v/s/col__91_carry__2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.339 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.701    18.040    v/s/col__91_carry__3_n_1
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.255    18.295 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.520    18.815    v/s/col__133_carry__0_i_1_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.239    19.054 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.054    v/s/col__133_carry__0_i_5_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    19.338 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.338    v/s/col__133_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.430 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    v/s/col__133_carry__1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.587 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.315    19.902    v/s/col__133_carry__2_n_7
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    20.298 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.891    21.189    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.224    21.413 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    21.413    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    21.890 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.723    22.613    v/s/h_count_reg_reg[9]_1[3]
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.234    22.847 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.838    23.685    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.239    23.924 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.707    24.631    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.097    24.728 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.831    25.559    v/s/rgb_reg_reg[11]_0
    SLICE_X36Y33         FDSE                                         r  v/s/rgb_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.451ns  (logic 7.380ns (34.404%)  route 14.071ns (65.596%))
  Logic Levels:           32  (CARRY4=16 LUT2=2 LUT3=4 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          0.751    14.431    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.239    14.670 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.670    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    15.102 r  v/s/col__14_carry__0/O[2]
                         net (fo=2, routed)           0.605    15.706    v/vga_sync_unit/col__91_carry__0[1]
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.236    15.942 r  v/vga_sync_unit/col__91_carry__0_i_1/O
                         net (fo=2, routed)           0.507    16.449    v/s/col__91_carry__0_2[1]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.240    16.689 r  v/s/col__91_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.689    v/s/col__91_carry__0_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.988 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.988    v/s/col__91_carry__0_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.077 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    v/s/col__91_carry__1_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.166 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.166    v/s/col__91_carry__2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.339 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.701    18.040    v/s/col__91_carry__3_n_1
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.255    18.295 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.520    18.815    v/s/col__133_carry__0_i_1_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.239    19.054 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.054    v/s/col__133_carry__0_i_5_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    19.338 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.338    v/s/col__133_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.430 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    v/s/col__133_carry__1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.587 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.315    19.902    v/s/col__133_carry__2_n_7
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    20.298 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.891    21.189    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.224    21.413 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    21.413    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    21.890 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.723    22.613    v/s/h_count_reg_reg[9]_1[3]
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.234    22.847 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.838    23.685    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.239    23.924 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.707    24.631    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.097    24.728 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.831    25.559    v/s/rgb_reg_reg[11]_0
    SLICE_X36Y33         FDSE                                         r  v/s/rgb_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.353ns  (logic 7.380ns (34.561%)  route 13.973ns (65.439%))
  Logic Levels:           32  (CARRY4=16 LUT2=2 LUT3=4 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          0.751    14.431    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.239    14.670 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.670    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    15.102 r  v/s/col__14_carry__0/O[2]
                         net (fo=2, routed)           0.605    15.706    v/vga_sync_unit/col__91_carry__0[1]
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.236    15.942 r  v/vga_sync_unit/col__91_carry__0_i_1/O
                         net (fo=2, routed)           0.507    16.449    v/s/col__91_carry__0_2[1]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.240    16.689 r  v/s/col__91_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.689    v/s/col__91_carry__0_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.988 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.988    v/s/col__91_carry__0_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.077 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    v/s/col__91_carry__1_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.166 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.166    v/s/col__91_carry__2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.339 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.701    18.040    v/s/col__91_carry__3_n_1
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.255    18.295 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.520    18.815    v/s/col__133_carry__0_i_1_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.239    19.054 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.054    v/s/col__133_carry__0_i_5_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    19.338 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.338    v/s/col__133_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.430 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    v/s/col__133_carry__1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.587 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.315    19.902    v/s/col__133_carry__2_n_7
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    20.298 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.891    21.189    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.224    21.413 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    21.413    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    21.890 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.723    22.613    v/s/h_count_reg_reg[9]_1[3]
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.234    22.847 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.838    23.685    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.239    23.924 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.707    24.631    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.097    24.728 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.734    25.462    v/s/rgb_reg_reg[11]_0
    SLICE_X36Y32         FDSE                                         r  v/s/rgb_reg_reg[11]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.353ns  (logic 7.380ns (34.561%)  route 13.973ns (65.439%))
  Logic Levels:           32  (CARRY4=16 LUT2=2 LUT3=4 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          0.751    14.431    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.239    14.670 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.670    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    15.102 r  v/s/col__14_carry__0/O[2]
                         net (fo=2, routed)           0.605    15.706    v/vga_sync_unit/col__91_carry__0[1]
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.236    15.942 r  v/vga_sync_unit/col__91_carry__0_i_1/O
                         net (fo=2, routed)           0.507    16.449    v/s/col__91_carry__0_2[1]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.240    16.689 r  v/s/col__91_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.689    v/s/col__91_carry__0_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.988 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.988    v/s/col__91_carry__0_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.077 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    v/s/col__91_carry__1_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.166 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.166    v/s/col__91_carry__2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.339 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.701    18.040    v/s/col__91_carry__3_n_1
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.255    18.295 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.520    18.815    v/s/col__133_carry__0_i_1_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.239    19.054 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.054    v/s/col__133_carry__0_i_5_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    19.338 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.338    v/s/col__133_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.430 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    v/s/col__133_carry__1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.587 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.315    19.902    v/s/col__133_carry__2_n_7
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    20.298 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.891    21.189    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.224    21.413 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    21.413    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    21.890 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.723    22.613    v/s/h_count_reg_reg[9]_1[3]
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.234    22.847 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.838    23.685    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.239    23.924 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.707    24.631    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.097    24.728 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.734    25.462    v/s/rgb_reg_reg[11]_0
    SLICE_X36Y32         FDSE                                         r  v/s/rgb_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.353ns  (logic 7.380ns (34.561%)  route 13.973ns (65.439%))
  Logic Levels:           32  (CARRY4=16 LUT2=2 LUT3=4 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          0.751    14.431    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.239    14.670 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.670    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    15.102 r  v/s/col__14_carry__0/O[2]
                         net (fo=2, routed)           0.605    15.706    v/vga_sync_unit/col__91_carry__0[1]
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.236    15.942 r  v/vga_sync_unit/col__91_carry__0_i_1/O
                         net (fo=2, routed)           0.507    16.449    v/s/col__91_carry__0_2[1]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.240    16.689 r  v/s/col__91_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.689    v/s/col__91_carry__0_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.988 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.988    v/s/col__91_carry__0_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.077 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    v/s/col__91_carry__1_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.166 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.166    v/s/col__91_carry__2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.339 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.701    18.040    v/s/col__91_carry__3_n_1
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.255    18.295 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.520    18.815    v/s/col__133_carry__0_i_1_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.239    19.054 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.054    v/s/col__133_carry__0_i_5_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    19.338 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.338    v/s/col__133_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.430 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    v/s/col__133_carry__1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.587 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.315    19.902    v/s/col__133_carry__2_n_7
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    20.298 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.891    21.189    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.224    21.413 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    21.413    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    21.890 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.723    22.613    v/s/h_count_reg_reg[9]_1[3]
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.234    22.847 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.838    23.685    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.239    23.924 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.707    24.631    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.097    24.728 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.734    25.462    v/s/rgb_reg_reg[11]_0
    SLICE_X36Y32         FDSE                                         r  v/s/rgb_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.248ns  (logic 7.380ns (34.733%)  route 13.868ns (65.267%))
  Logic Levels:           32  (CARRY4=16 LUT2=2 LUT3=4 LUT4=5 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.229     4.108    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.393     4.501 r  v/vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=36, routed)          0.768     5.269    v/vga_sync_unit/x[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.097     5.366 r  v/vga_sync_unit/x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.604     5.971    v/vga_sync_unit/x0__1_carry__0_i_8_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.097     6.068 r  v/vga_sync_unit/x0__1_carry__0_i_1/O
                         net (fo=1, routed)           0.366     6.433    v/vga_sync_unit_n_170
    SLICE_X32Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.718 r  v/x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.718    v/x0__1_carry__0_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.807 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.807    v/x0__1_carry__1_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.988 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          0.720     7.708    v/x0__1_carry__2_n_5
    SLICE_X30Y15         LUT2 (Prop_lut2_I0_O)        0.230     7.938 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.938    v/x0__35_carry_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.222 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.222    v/x0__35_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.379 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.618     8.996    v/vga_sync_unit/count_reg[15]_2[0]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.209     9.205 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.205    v/vga_sync_unit_n_182
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     9.633 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          0.935    10.568    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.237    10.805 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          1.269    12.074    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I4_O)        0.097    12.171 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.404    13.575    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.105    13.680 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          0.751    14.431    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.239    14.670 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.670    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    15.102 r  v/s/col__14_carry__0/O[2]
                         net (fo=2, routed)           0.605    15.706    v/vga_sync_unit/col__91_carry__0[1]
    SLICE_X29Y19         LUT3 (Prop_lut3_I1_O)        0.236    15.942 r  v/vga_sync_unit/col__91_carry__0_i_1/O
                         net (fo=2, routed)           0.507    16.449    v/s/col__91_carry__0_2[1]
    SLICE_X29Y19         LUT4 (Prop_lut4_I3_O)        0.240    16.689 r  v/s/col__91_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.689    v/s/col__91_carry__0_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    16.988 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.988    v/s/col__91_carry__0_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.077 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.077    v/s/col__91_carry__1_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.166 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.166    v/s/col__91_carry__2_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.339 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.701    18.040    v/s/col__91_carry__3_n_1
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.255    18.295 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.520    18.815    v/s/col__133_carry__0_i_1_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.239    19.054 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.054    v/s/col__133_carry__0_i_5_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    19.338 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.338    v/s/col__133_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.430 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.430    v/s/col__133_carry__1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.587 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.315    19.902    v/s/col__133_carry__2_n_7
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    20.298 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.891    21.189    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.224    21.413 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    21.413    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    21.890 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.723    22.613    v/s/h_count_reg_reg[9]_1[3]
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.234    22.847 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.838    23.685    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.239    23.924 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.707    24.631    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I0_O)        0.097    24.728 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.628    25.356    v/s/rgb_reg_reg[11]_0
    SLICE_X36Y31         FDSE                                         r  v/s/rgb_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 0.335ns (33.390%)  route 0.668ns (66.610%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I2_O)        0.042     2.027 r  v/vga_sync_unit/rgb_reg[10]_i_6/O
                         net (fo=1, routed)           0.050     2.077    v/vga_sync_unit/rgb_reg[10]_i_6_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.107     2.184 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.210     2.394    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I0_O)        0.045     2.439 r  v/vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.439    v/s/rgb_reg_reg[0]_0
    SLICE_X33Y31         FDSE                                         r  v/s/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.231ns (21.915%)  route 0.823ns (78.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.030 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.207     2.237    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.208     2.490    v/s/count0
    SLICE_X31Y37         FDRE                                         r  v/s/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.231ns (21.915%)  route 0.823ns (78.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.030 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.207     2.237    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.208     2.490    v/s/count0
    SLICE_X31Y37         FDRE                                         r  v/s/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.231ns (21.915%)  route 0.823ns (78.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.030 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.207     2.237    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.208     2.490    v/s/count0
    SLICE_X31Y37         FDRE                                         r  v/s/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.231ns (21.915%)  route 0.823ns (78.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.030 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.207     2.237    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.208     2.490    v/s/count0
    SLICE_X31Y37         FDRE                                         r  v/s/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.231ns (20.712%)  route 0.884ns (79.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.030 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.207     2.237    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.270     2.551    v/s/count0
    SLICE_X31Y38         FDRE                                         r  v/s/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.231ns (20.712%)  route 0.884ns (79.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.030 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.207     2.237    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.270     2.551    v/s/count0
    SLICE_X31Y38         FDRE                                         r  v/s/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.231ns (20.712%)  route 0.884ns (79.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.030 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.207     2.237    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.270     2.551    v/s/count0
    SLICE_X31Y38         FDRE                                         r  v/s/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.231ns (20.712%)  route 0.884ns (79.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.030 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.207     2.237    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.282 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=17, routed)          0.270     2.551    v/s/count0
    SLICE_X31Y38         FDRE                                         r  v/s/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.137ns  (logic 0.335ns (29.452%)  route 0.802ns (70.548%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.408     1.985    v/vga_sync_unit/y[9]
    SLICE_X33Y29         LUT5 (Prop_lut5_I2_O)        0.042     2.027 r  v/vga_sync_unit/rgb_reg[10]_i_6/O
                         net (fo=1, routed)           0.050     2.077    v/vga_sync_unit/rgb_reg[10]_i_6_n_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.107     2.184 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.344     2.529    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I0_O)        0.045     2.574 r  v/vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.574    v/s/rgb_reg_reg[2]_0
    SLICE_X36Y31         FDSE                                         r  v/s/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.289ns (33.385%)  route 2.573ns (66.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.573     3.862    v/vga_sync_unit/SR[0]
    SLICE_X35Y15         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.128     3.854    v/vga_sync_unit/CLK
    SLICE_X35Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.289ns (33.385%)  route 2.573ns (66.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.573     3.862    v/vga_sync_unit/SR[0]
    SLICE_X35Y15         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.128     3.854    v/vga_sync_unit/CLK
    SLICE_X35Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.289ns (33.385%)  route 2.573ns (66.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.573     3.862    v/vga_sync_unit/SR[0]
    SLICE_X35Y15         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.128     3.854    v/vga_sync_unit/CLK
    SLICE_X35Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.289ns (33.385%)  route 2.573ns (66.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.573     3.862    v/vga_sync_unit/SR[0]
    SLICE_X34Y15         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.128     3.854    v/vga_sync_unit/CLK
    SLICE_X34Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.289ns (33.385%)  route 2.573ns (66.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.573     3.862    v/vga_sync_unit/SR[0]
    SLICE_X34Y15         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.128     3.854    v/vga_sync_unit/CLK
    SLICE_X34Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.289ns (33.385%)  route 2.573ns (66.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.573     3.862    v/vga_sync_unit/SR[0]
    SLICE_X35Y15         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.128     3.854    v/vga_sync_unit/CLK
    SLICE_X35Y15         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/hsync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.289ns (34.223%)  route 2.478ns (65.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.478     3.768    v/vga_sync_unit/SR[0]
    SLICE_X31Y17         FDCE                                         f  v/vga_sync_unit/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.130     3.856    v/vga_sync_unit/CLK
    SLICE_X31Y17         FDCE                                         r  v/vga_sync_unit/hsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 1.289ns (34.701%)  route 2.426ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.426     3.716    v/vga_sync_unit/SR[0]
    SLICE_X34Y16         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.128     3.854    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 1.289ns (34.701%)  route 2.426ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.426     3.716    v/vga_sync_unit/SR[0]
    SLICE_X34Y16         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.128     3.854    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 1.289ns (34.701%)  route 2.426ns (65.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.426     3.716    v/vga_sync_unit/SR[0]
    SLICE_X34Y16         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.128     3.854    v/vga_sync_unit/CLK
    SLICE_X34Y16         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.210ns (21.802%)  route 0.752ns (78.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.752     0.961    v/vga_sync_unit/SR[0]
    SLICE_X15Y25         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    v/vga_sync_unit/CLK
    SLICE_X15Y25         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.210ns (21.802%)  route 0.752ns (78.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.752     0.961    v/vga_sync_unit/SR[0]
    SLICE_X15Y25         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    v/vga_sync_unit/CLK
    SLICE_X15Y25         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.210ns (21.802%)  route 0.752ns (78.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.752     0.961    v/vga_sync_unit/SR[0]
    SLICE_X15Y25         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    v/vga_sync_unit/CLK
    SLICE_X15Y25         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.210ns (16.830%)  route 1.035ns (83.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.035     1.245    v/vga_sync_unit/SR[0]
    SLICE_X28Y26         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.818     1.945    v/vga_sync_unit/CLK
    SLICE_X28Y26         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.210ns (16.830%)  route 1.035ns (83.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.035     1.245    v/vga_sync_unit/SR[0]
    SLICE_X28Y26         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.818     1.945    v/vga_sync_unit/CLK
    SLICE_X28Y26         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.210ns (16.058%)  route 1.095ns (83.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.095     1.305    v/vga_sync_unit/SR[0]
    SLICE_X28Y27         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.210ns (16.058%)  route 1.095ns (83.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.095     1.305    v/vga_sync_unit/SR[0]
    SLICE_X28Y27         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    v/vga_sync_unit/CLK
    SLICE_X28Y27         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.210ns (15.790%)  route 1.117ns (84.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.117     1.327    v/vga_sync_unit/SR[0]
    SLICE_X28Y22         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    v/vga_sync_unit/CLK
    SLICE_X28Y22         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/vsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.210ns (15.390%)  route 1.152ns (84.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.152     1.361    v/vga_sync_unit/SR[0]
    SLICE_X29Y28         FDCE                                         f  v/vga_sync_unit/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/vsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.210ns (14.512%)  route 1.234ns (85.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.234     1.444    v/vga_sync_unit/SR[0]
    SLICE_X33Y23         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X33Y23         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[6]/C





