{
  "name": "core_arch::x86::avx512f::_mm512_maskz_cvtph_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i16x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i16x16": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vcvtph2ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i16x16": [
      "Plain"
    ],
    "core_arch::simd::f32x16": [
      "Plain"
    ],
    "core_arch::x86::__m512": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_maskz_cvtph_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:15512:1: 15514:2",
  "src": "pub fn _mm512_maskz_cvtph_ps(k: __mmask16, a: __m256i) -> __m512 {\n    unsafe { transmute(vcvtph2ps(a.as_i16x16(), f32x16::ZERO, k, _MM_FROUND_NO_EXC)) }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_maskz_cvtph_ps(_1: u16, _2: core_arch::x86::__m256i) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    let mut _3: core_arch::simd::f32x16;\n    let mut _4: core_arch::simd::i16x16;\n    debug k => _1;\n    debug a => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::__m256i::as_i16x16(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = core_arch::x86::avx512f::vcvtph2ps(move _4, core_arch::simd::f32x16::ZERO, _1, core_arch::x86::sse41::_MM_FROUND_NO_EXC) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _0 = move _3 as core_arch::x86::__m512;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Convert packed half-precision (16-bit) floating-point elements in a to packed single-precision (32-bit) floating-point elements, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_maskz_cvtph_ps&expand=1725)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}