<stg><name>image_filter_Resize_Test</name>


<trans_list>

<trans id="855" from="1" to="2">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="2" to="3">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="3" to="4">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="4" to="5">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="5" to="6">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="6" to="7">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="7" to="8">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="8" to="9">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="9" to="10">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="10" to="11">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="11" to="12">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="12" to="13">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="13" to="14">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="14" to="15">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="15" to="16">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="16" to="17">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="17" to="18">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="18" to="19">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="19" to="20">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="20" to="21">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="21" to="22">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="22" to="23">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="23" to="24">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="24" to="25">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="25" to="26">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="26" to="27">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="27" to="28">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="28" to="29">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="29" to="30">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="30" to="31">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="31" to="32">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="32" to="33">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="33" to="34">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="34" to="35">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="35" to="36">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="36" to="37">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="37" to="38">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="38" to="39">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="39" to="40">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="40" to="41">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="41" to="42">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="42" to="43">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="43" to="44">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="44" to="45">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="45" to="46">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="46" to="47">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="47" to="48">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="48" to="49">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="49" to="50">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="50" to="51">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="51" to="52">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="52" to="53">
<condition id="402">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="53" to="54">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="54" to="55">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="55" to="56">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="56" to="57">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="57" to="58">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="58" to="59">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="59" to="60">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="60" to="61">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="61" to="62">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="62" to="63">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="63" to="64">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="64" to="65">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="65" to="66">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="66" to="67">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="67" to="68">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="68" to="69">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="69" to="70">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="70" to="71">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="71" to="72">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="72" to="73">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="73" to="74">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="74" to="75">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="75" to="76">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="76" to="77">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="77" to="78">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="78" to="79">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="79" to="80">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="80" to="81">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="81" to="82">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="82" to="83">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="83" to="84">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="84" to="85">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="85" to="86">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="86" to="87">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="87" to="88">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="88" to="89">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="89" to="90">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="90" to="91">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="91" to="92">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="92" to="93">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="93" to="94">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="94" to="95">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="95" to="52">
<condition id="620">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="95" to="96">
<condition id="654">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="96" to="97">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="97" to="98">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="98" to="99">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="99" to="100">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="100" to="101">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="101" to="102">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="102" to="103">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="103" to="104">
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="104" to="105">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="105" to="106">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="106" to="107">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="107" to="108">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="108" to="109">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="109" to="110">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="110" to="111">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="111" to="112">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="112" to="113">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="113" to="114">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="114" to="115">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="115" to="116">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="116" to="117">
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="117" to="118">
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="118" to="119">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="119" to="120">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="120" to="121">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="121" to="122">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="122" to="123">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="123" to="124">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="124" to="125">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="125" to="126">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="126" to="127">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="127" to="128">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="128" to="53">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="64">
<![CDATA[
LineBuffer.exit:0  %row_wr = alloca i1, align 1

]]></node>
<StgValue><ssdm name="row_wr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="64">
<![CDATA[
LineBuffer.exit:1  %row_rd = alloca i1, align 1

]]></node>
<StgValue><ssdm name="row_rd"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="16" op_0_bw="64">
<![CDATA[
LineBuffer.exit:2  %pre_fx = alloca i16, align 2

]]></node>
<StgValue><ssdm name="pre_fx"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="16" op_0_bw="64">
<![CDATA[
LineBuffer.exit:3  %pre_fy = alloca i16, align 2

]]></node>
<StgValue><ssdm name="pre_fy"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="16" op_0_bw="64">
<![CDATA[
LineBuffer.exit:4  %x = alloca i16, align 2

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="64">
<![CDATA[
LineBuffer.exit:5  %win_val_0_val_1_0 = alloca float, align 4

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="64">
<![CDATA[
LineBuffer.exit:6  %win_val_0_val_1_0_5 = alloca float, align 4

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_5"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="64">
<![CDATA[
LineBuffer.exit:7  %win_val_1_val_1_0 = alloca float, align 4

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="64">
<![CDATA[
LineBuffer.exit:8  %win_val_1_val_1_0_3 = alloca float, align 4

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="64">
<![CDATA[
LineBuffer.exit:9  %tmp_122 = alloca float, align 4

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
LineBuffer.exit:12  %p_dst_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_dst_cols_V_read)

]]></node>
<StgValue><ssdm name="p_dst_cols_V_read_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
LineBuffer.exit:13  %p_dst_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_dst_rows_V_read)

]]></node>
<StgValue><ssdm name="p_dst_rows_V_read_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
LineBuffer.exit:14  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

]]></node>
<StgValue><ssdm name="p_src_cols_V_read_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
LineBuffer.exit:15  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

]]></node>
<StgValue><ssdm name="p_src_rows_V_read_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="64">
<![CDATA[
LineBuffer.exit:16  %k_buf_val_val_0_0 = alloca [641 x float], align 4

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
LineBuffer.exit:17  %k_buf_val_val_1_0 = alloca [641 x float], align 4

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
LineBuffer.exit:22  %tmp_s = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %p_dst_rows_V_read_1, i16 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="44" op_0_bw="44" op_1_bw="12" op_2_bw="32">
<![CDATA[
LineBuffer.exit:23  %tmp_2 = call i44 @_ssdm_op_BitConcatenate.i44.i12.i32(i12 %p_src_rows_V_read_1, i32 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="44" op_0_bw="28">
<![CDATA[
LineBuffer.exit:24  %tmp_20_cast = zext i28 %tmp_s to i44

]]></node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="48" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="28" op_0_bw="28" op_1_bw="12" op_2_bw="16">
<![CDATA[
LineBuffer.exit:27  %tmp_4 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %p_dst_cols_V_read_1, i16 0)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="44" op_0_bw="44" op_1_bw="12" op_2_bw="32">
<![CDATA[
LineBuffer.exit:28  %tmp_5 = call i44 @_ssdm_op_BitConcatenate.i44.i12.i32(i12 %p_src_cols_V_read_1, i32 0)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="44" op_0_bw="28">
<![CDATA[
LineBuffer.exit:29  %tmp_27_cast = zext i28 %tmp_4 to i44

]]></node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="48" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:74  store i16 0, i16* %x, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:75  store i16 -10, i16* %pre_fy, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:76  store i16 -10, i16* %pre_fx, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
LineBuffer.exit:77  store i1 false, i1* %row_rd, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
LineBuffer.exit:78  store i1 false, i1* %row_wr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="158" st_id="2" stage="47" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="47" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="160" st_id="3" stage="46" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="46" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="162" st_id="4" stage="45" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="45" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="164" st_id="5" stage="44" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="44" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="166" st_id="6" stage="43" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="43" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="168" st_id="7" stage="42" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="42" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="170" st_id="8" stage="41" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="41" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="172" st_id="9" stage="40" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="40" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="174" st_id="10" stage="39" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="39" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="176" st_id="11" stage="38" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="38" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="178" st_id="12" stage="37" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="37" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="180" st_id="13" stage="36" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="36" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="182" st_id="14" stage="35" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="35" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="184" st_id="15" stage="34" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="34" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="186" st_id="16" stage="33" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="33" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="32" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="32" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="190" st_id="18" stage="31" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="31" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="192" st_id="19" stage="30" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="30" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="29" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="29" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="196" st_id="21" stage="28" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="28" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="198" st_id="22" stage="27" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="199" st_id="22" stage="27" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="200" st_id="23" stage="26" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="26" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="202" st_id="24" stage="25" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="25" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="204" st_id="25" stage="24" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="24" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="206" st_id="26" stage="23" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="207" st_id="26" stage="23" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="208" st_id="27" stage="22" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="22" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="210" st_id="28" stage="21" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="21" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="212" st_id="29" stage="20" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="213" st_id="29" stage="20" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="214" st_id="30" stage="19" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="19" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="216" st_id="31" stage="18" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="18" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="218" st_id="32" stage="17" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="17" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="220" st_id="33" stage="16" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="221" st_id="33" stage="16" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="222" st_id="34" stage="15" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="223" st_id="34" stage="15" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="224" st_id="35" stage="14" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="225" st_id="35" stage="14" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="226" st_id="36" stage="13" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="227" st_id="36" stage="13" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="228" st_id="37" stage="12" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="229" st_id="37" stage="12" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="230" st_id="38" stage="11" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="231" st_id="38" stage="11" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="232" st_id="39" stage="10" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="233" st_id="39" stage="10" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="234" st_id="40" stage="9" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="235" st_id="40" stage="9" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="236" st_id="41" stage="8" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="237" st_id="41" stage="8" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="238" st_id="42" stage="7" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="239" st_id="42" stage="7" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="240" st_id="43" stage="6" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="241" st_id="43" stage="6" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="242" st_id="44" stage="5" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="243" st_id="44" stage="5" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="244" st_id="45" stage="4" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="245" st_id="45" stage="4" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="246" st_id="46" stage="3" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="247" st_id="46" stage="3" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="248" st_id="47" stage="2" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="249" st_id="47" stage="2" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="250" st_id="48" stage="1" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:25  %tmp_3 = udiv i44 %tmp_2, %tmp_20_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="251" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="44">
<![CDATA[
LineBuffer.exit:26  %row_rate_V = trunc i44 %tmp_3 to i32

]]></node>
<StgValue><ssdm name="row_rate_V"/></StgValue>
</operation>

<operation id="252" st_id="48" stage="1" lat="48">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = udiv i44 %tmp_5, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="253" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="44">
<![CDATA[
LineBuffer.exit:31  %col_rate_V = trunc i44 %tmp_6 to i32

]]></node>
<StgValue><ssdm name="col_rate_V"/></StgValue>
</operation>

<operation id="254" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
LineBuffer.exit:32  %tmp = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %tmp_3, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="255" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="31" op_0_bw="31" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:37  %p_lshr_f1 = call i31 @_ssdm_op_PartSelect.i31.i44.i32.i32(i44 %tmp_3, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr_f1"/></StgValue>
</operation>

<operation id="256" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
LineBuffer.exit:46  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i44.i32(i44 %tmp_6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="257" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="31" op_0_bw="31" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:51  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i44.i32.i32(i44 %tmp_6, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="258" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:33  %p_neg1 = sub i32 0, %row_rate_V

]]></node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="259" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:34  %p_lshr1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg1, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr1"/></StgValue>
</operation>

<operation id="260" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="31">
<![CDATA[
LineBuffer.exit:35  %tmp_11 = zext i31 %p_lshr1 to i32

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="261" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:36  %p_neg_t1 = sub i32 0, %tmp_11

]]></node>
<StgValue><ssdm name="p_neg_t1"/></StgValue>
</operation>

<operation id="262" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:47  %p_neg = sub i32 0, %col_rate_V

]]></node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="263" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:48  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="264" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="31">
<![CDATA[
LineBuffer.exit:49  %tmp_36 = zext i31 %p_lshr to i32

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="265" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:50  %p_neg_t = sub i32 0, %tmp_36

]]></node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="266" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="31">
<![CDATA[
LineBuffer.exit:38  %tmp_14 = zext i31 %p_lshr_f1 to i32

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="267" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LineBuffer.exit:39  %tmp_7 = select i1 %tmp, i32 %p_neg_t1, i32 %tmp_14

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="268" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="33" op_0_bw="32">
<![CDATA[
LineBuffer.exit:40  %tmp_31_cast = sext i32 %tmp_7 to i33

]]></node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="269" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LineBuffer.exit:41  %p_Val2_1 = add i33 -32768, %tmp_31_cast

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="270" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="20" op_0_bw="20" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:42  %p_Val2_2 = call i20 @_ssdm_op_PartSelect.i20.i33.i32.i32(i33 %p_Val2_1, i32 6, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="271" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
LineBuffer.exit:43  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_1, i32 5)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="272" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="31">
<![CDATA[
LineBuffer.exit:52  %tmp_41 = zext i31 %p_lshr_f to i32

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="273" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LineBuffer.exit:53  %tmp_1 = select i1 %tmp_58, i32 %p_neg_t, i32 %tmp_41

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="274" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="33" op_0_bw="32">
<![CDATA[
LineBuffer.exit:54  %tmp_37_cast = sext i32 %tmp_1 to i33

]]></node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="275" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LineBuffer.exit:55  %p_Val2_5 = add i33 -32768, %tmp_37_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="276" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="20" op_0_bw="20" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:56  %p_Val2_6 = call i20 @_ssdm_op_PartSelect.i20.i33.i32.i32(i33 %p_Val2_5, i32 6, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="277" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
LineBuffer.exit:57  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_5, i32 5)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="278" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
LineBuffer.exit:10  call void (...)* @_ssdm_op_SpecInterface(float* %p_dst_data_stream_V, [8 x i8]* @str56, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str57, [1 x i8]* @str57, [8 x i8]* @str56)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
LineBuffer.exit:11  call void (...)* @_ssdm_op_SpecInterface(float* %p_src_data_stream_V, [8 x i8]* @str52, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str53, [1 x i8]* @str53, [8 x i8]* @str52)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
LineBuffer.exit:18  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="281" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
LineBuffer.exit:19  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @p_str1, i32 %rbegin_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="282" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="13" op_0_bw="12">
<![CDATA[
LineBuffer.exit:20  %srows_cast = zext i12 %p_src_rows_V_read_1 to i13

]]></node>
<StgValue><ssdm name="srows_cast"/></StgValue>
</operation>

<operation id="283" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="13" op_0_bw="12">
<![CDATA[
LineBuffer.exit:21  %scols_cast = zext i12 %p_src_cols_V_read_1 to i13

]]></node>
<StgValue><ssdm name="scols_cast"/></StgValue>
</operation>

<operation id="284" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="20" op_0_bw="1">
<![CDATA[
LineBuffer.exit:44  %tmp_9 = zext i1 %tmp_50 to i20

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="285" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
LineBuffer.exit:45  %p_Val2_13 = add i20 %p_Val2_2, %tmp_9

]]></node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="286" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="20" op_0_bw="1">
<![CDATA[
LineBuffer.exit:58  %tmp_8 = zext i1 %tmp_74 to i20

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="287" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
LineBuffer.exit:59  %p_Val2_14 = add i20 %p_Val2_6, %tmp_8

]]></node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="288" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LineBuffer.exit:60  %sx = add i13 -1, %scols_cast

]]></node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="289" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="16" op_0_bw="13">
<![CDATA[
LineBuffer.exit:61  %tmp_41_cast = sext i13 %sx to i16

]]></node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="290" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LineBuffer.exit:62  %sy = add i13 -1, %srows_cast

]]></node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>

<operation id="291" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="16" op_0_bw="13">
<![CDATA[
LineBuffer.exit:63  %tmp_42_cast = sext i13 %sy to i16

]]></node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="292" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="13" op_0_bw="12">
<![CDATA[
LineBuffer.exit:64  %tmp_10 = zext i12 %p_dst_cols_V_read_1 to i13

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="293" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LineBuffer.exit:65  %tmp_12 = add i13 1, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="294" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="13" op_0_bw="12">
<![CDATA[
LineBuffer.exit:66  %tmp_13 = zext i12 %p_dst_rows_V_read_1 to i13

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="295" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LineBuffer.exit:67  %tmp_15 = add i13 1, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="296" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:68  %tmp_16 = icmp sgt i32 %row_rate_V, 65536

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="297" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:69  %tmp_17 = icmp sgt i32 %col_rate_V, 65536

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="298" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
LineBuffer.exit:70  %tmp_21 = call i26 @_ssdm_op_BitConcatenate.i26.i20.i6(i20 %p_Val2_13, i6 0)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="299" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="26">
<![CDATA[
LineBuffer.exit:71  %tmp_60_cast = sext i26 %tmp_21 to i32

]]></node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="300" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
LineBuffer.exit:72  %tmp_24 = call i26 @_ssdm_op_BitConcatenate.i26.i20.i6(i20 %p_Val2_14, i6 0)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="301" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="26">
<![CDATA[
LineBuffer.exit:73  %tmp_62_cast = sext i26 %tmp_24 to i32

]]></node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="302" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
LineBuffer.exit:79  br label %.loopexit25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="303" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.loopexit25:0  %p_Val2_9 = phi i13 [ 0, %LineBuffer.exit ], [ %i, %.preheader746 ]

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="304" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit25:1  %exitcond1 = icmp eq i13 %p_Val2_9, %tmp_15

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="305" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit25:2  %i = add i13 %p_Val2_9, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="306" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit25:3  br i1 %exitcond1, label %6, label %.preheader746.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader746.preheader:0  %tmp_18 = add i13 %p_Val2_9, -1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="308" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="16" op_0_bw="13">
<![CDATA[
.preheader746.preheader:1  %tmp_45_cast = sext i13 %tmp_18 to i16

]]></node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="309" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader746.preheader:2  %tmp_19 = icmp eq i13 %p_Val2_9, 0

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="310" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader746.preheader:3  %row_wr_2 = icmp ne i13 %p_Val2_9, 0

]]></node>
<StgValue><ssdm name="row_wr_2"/></StgValue>
</operation>

<operation id="311" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="29" op_0_bw="29" op_1_bw="13" op_2_bw="16">
<![CDATA[
.preheader746.preheader:4  %tmp_22 = call i29 @_ssdm_op_BitConcatenate.i29.i13.i16(i13 %p_Val2_9, i16 0)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="312" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="29">
<![CDATA[
.preheader746.preheader:5  %tmp_51_cast = zext i29 %tmp_22 to i32

]]></node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="313" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader746.preheader:6  br label %.preheader746

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="315" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader746:0  %p_Val2_12 = phi i13 [ 0, %.preheader746.preheader ], [ %j, %._crit_edge758 ]

]]></node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="316" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader746:2  %exitcond = icmp eq i13 %p_Val2_12, %tmp_12

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="317" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader746:3  %j = add i13 %p_Val2_12, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="318" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="319" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_16, label %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="53" stage="33" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="322" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="29" op_0_bw="29" op_1_bw="13" op_2_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:0  %tmp_25 = call i29 @_ssdm_op_BitConcatenate.i29.i13.i16(i13 %p_Val2_12, i16 0)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="323" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="29">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:1  %tmp_55_cast = zext i29 %tmp_25 to i32

]]></node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="324" st_id="53" stage="33" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="325" st_id="54" stage="32" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="326" st_id="54" stage="32" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="327" st_id="55" stage="31" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="328" st_id="55" stage="31" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="329" st_id="56" stage="30" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="330" st_id="56" stage="30" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="331" st_id="57" stage="29" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="332" st_id="57" stage="29" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="333" st_id="58" stage="28" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="334" st_id="58" stage="28" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="335" st_id="59" stage="27" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="336" st_id="59" stage="27" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="337" st_id="60" stage="26" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="338" st_id="60" stage="26" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="339" st_id="61" stage="25" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="340" st_id="61" stage="25" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="341" st_id="62" stage="24" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="342" st_id="62" stage="24" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="343" st_id="63" stage="23" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="344" st_id="63" stage="23" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="345" st_id="64" stage="22" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="346" st_id="64" stage="22" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="347" st_id="65" stage="21" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="348" st_id="65" stage="21" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="349" st_id="66" stage="20" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="350" st_id="66" stage="20" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="351" st_id="67" stage="19" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="352" st_id="67" stage="19" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="353" st_id="68" stage="18" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="354" st_id="68" stage="18" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="355" st_id="69" stage="17" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="356" st_id="69" stage="17" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="357" st_id="70" stage="16" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="358" st_id="70" stage="16" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="359" st_id="71" stage="15" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="360" st_id="71" stage="15" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="361" st_id="72" stage="14" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="362" st_id="72" stage="14" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="363" st_id="73" stage="13" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="364" st_id="73" stage="13" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="365" st_id="74" stage="12" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="366" st_id="74" stage="12" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="367" st_id="75" stage="11" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="368" st_id="75" stage="11" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="369" st_id="76" stage="10" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="370" st_id="76" stage="10" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="371" st_id="77" stage="9" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="372" st_id="77" stage="9" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="373" st_id="78" stage="8" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="374" st_id="78" stage="8" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="375" st_id="79" stage="7" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="376" st_id="79" stage="7" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="377" st_id="80" stage="6" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="378" st_id="80" stage="6" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="379" st_id="81" stage="5" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="380" st_id="81" stage="5" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="381" st_id="82" stage="4" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="382" st_id="82" stage="4" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="383" st_id="83" stage="3" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="384" st_id="83" stage="3" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="385" st_id="84" stage="2" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="386" st_id="84" stage="2" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="387" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader746:4  br i1 %exitcond, label %.loopexit25, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="85" stage="1" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_23 = udiv i32 %tmp_51_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="389" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="13" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:1  %tmp_90 = trunc i32 %tmp_23 to i13

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="390" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %tmp_27 = add i13 %p_Val2_12, -1

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="391" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="85" stage="1" lat="33">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:2  %tmp_26 = udiv i32 %tmp_55_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="393" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="13" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:3  %tmp_100 = trunc i32 %tmp_26 to i13

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="394" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:50  %tmp_43 = icmp eq i13 %p_Val2_12, 0

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="395" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:64  %tmp_44 = add i13 -1, %p_Val2_12

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="396" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:69  %col_wr_1 = icmp ne i13 %p_Val2_12, 0

]]></node>
<StgValue><ssdm name="col_wr_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="397" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:2  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
._crit_edge:0  %dy = phi i13 [ %tmp_90, %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit ], [ %tmp_18, %0 ]

]]></node>
<StgValue><ssdm name="dy"/></StgValue>
</operation>

<operation id="399" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %tmp_17, label %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21:4  br label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
_ifconv:0  %dx = phi i13 [ %tmp_100, %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit21 ], [ %tmp_27, %1 ]

]]></node>
<StgValue><ssdm name="dx"/></StgValue>
</operation>

<operation id="402" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="13">
<![CDATA[
_ifconv:6  %OP1_V = sext i13 %dy to i32

]]></node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="403" st_id="86" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="404" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="13">
<![CDATA[
_ifconv:9  %OP1_V_1 = sext i13 %dx to i32

]]></node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="405" st_id="86" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_10 = mul i32 %col_rate_V, %OP1_V_1

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="406" st_id="87" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="407" st_id="87" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_10 = mul i32 %col_rate_V, %OP1_V_1

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="408" st_id="88" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="409" st_id="88" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_10 = mul i32 %col_rate_V, %OP1_V_1

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="410" st_id="89" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="411" st_id="89" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_10 = mul i32 %col_rate_V, %OP1_V_1

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="412" st_id="90" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="413" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %p_Val2_7 = add i32 %p_Val2_s, %tmp_60_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="414" st_id="90" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_10 = mul i32 %col_rate_V, %OP1_V_1

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="415" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %p_Val2_11 = add i32 %p_Val2_10, %tmp_62_cast

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="416" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_11, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="417" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_11, i32 31)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="418" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:14  %tmp_116 = trunc i32 %p_Val2_11 to i16

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="419" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %ret_V_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_7, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="420" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_7, i32 31)

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="421" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:21  %tmp_118 = trunc i32 %p_Val2_7 to i16

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="422" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:15  %tmp_28 = icmp eq i16 %tmp_116, 0

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="423" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %ret_V_1 = add i16 1, %ret_V

]]></node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="424" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:17  %p_6 = select i1 %tmp_28, i16 %ret_V, i16 %ret_V_1

]]></node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="425" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:18  %sx_2 = select i1 %tmp_108, i16 %p_6, i16 %ret_V

]]></node>
<StgValue><ssdm name="sx_2"/></StgValue>
</operation>

<operation id="426" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22  %tmp_29 = icmp eq i16 %tmp_118, 0

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="427" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:23  %ret_V_3 = add i16 1, %ret_V_2

]]></node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="428" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:24  %p_7 = select i1 %tmp_29, i16 %ret_V_2, i16 %ret_V_3

]]></node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="429" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:25  %sy_3 = select i1 %tmp_117, i16 %p_7, i16 %ret_V_2

]]></node>
<StgValue><ssdm name="sy_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="430" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_30 = sext i32 %p_Val2_11 to i33

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="431" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:27  %tmp_31 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sx_2, i16 0)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="432" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:28  %tmp_67_cast = sext i32 %tmp_31 to i33

]]></node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="433" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:29  %r_V_6 = sub nsw i33 %tmp_30, %tmp_67_cast

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="434" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:30  %tmp_32 = icmp sgt i33 %r_V_6, 0

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="435" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="18" op_0_bw="33">
<![CDATA[
_ifconv:31  %tmp_119 = trunc i33 %r_V_6 to i18

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="436" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:34  %tmp_35 = sext i32 %p_Val2_7 to i33

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="437" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:35  %tmp_37 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sy_3, i16 0)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="438" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_73_cast = sext i32 %tmp_37 to i33

]]></node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="439" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:37  %r_V_7 = sub nsw i33 %tmp_35, %tmp_73_cast

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="440" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:38  %tmp_38 = icmp sgt i33 %r_V_7, 0

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="441" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="18" op_0_bw="33">
<![CDATA[
_ifconv:39  %tmp_120 = trunc i33 %r_V_7 to i18

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="442" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:44  %tmp_40 = icmp sgt i16 %sx_2, %tmp_41_cast

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="443" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:46  %pre_fx_1 = select i1 %tmp_40, i16 %tmp_41_cast, i16 %sx_2

]]></node>
<StgValue><ssdm name="pre_fx_1"/></StgValue>
</operation>

<operation id="444" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:47  %tmp_42 = icmp sgt i16 %sy_3, %tmp_42_cast

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="445" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:49  %sy_4 = select i1 %tmp_42, i16 %tmp_42_cast, i16 %sy_3

]]></node>
<StgValue><ssdm name="sy_4"/></StgValue>
</operation>

<operation id="446" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %sel_tmp5 = and i1 %tmp_43, %tmp_16

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="447" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:3  %pre_fx_load = load i16* %pre_fx, align 2

]]></node>
<StgValue><ssdm name="pre_fx_load"/></StgValue>
</operation>

<operation id="448" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:4  %pre_fy_load = load i16* %pre_fy, align 2

]]></node>
<StgValue><ssdm name="pre_fy_load"/></StgValue>
</operation>

<operation id="449" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="1"/>
<literal name="sel_tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:51  %row_wr_1 = icmp eq i16 %sy_4, %tmp_45_cast

]]></node>
<StgValue><ssdm name="row_wr_1"/></StgValue>
</operation>

<operation id="450" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:52  %not_1 = icmp ne i16 %sy_4, %pre_fy_load

]]></node>
<StgValue><ssdm name="not_1"/></StgValue>
</operation>

<operation id="451" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="1"/>
<literal name="sel_tmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:53  %pre_fy_1_sy = select i1 %tmp_19, i16 %pre_fy_load, i16 %sy_4

]]></node>
<StgValue><ssdm name="pre_fy_1_sy"/></StgValue>
</operation>

<operation id="452" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:56  %sel_tmp6 = select i1 %sel_tmp5, i16 %pre_fy_load, i16 %pre_fy_1_sy

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="453" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:57  %pre_fy_5 = select i1 %tmp_43, i16 %sel_tmp6, i16 %pre_fy_load

]]></node>
<StgValue><ssdm name="pre_fy_5"/></StgValue>
</operation>

<operation id="454" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:58  %pre_fx_2 = select i1 %tmp_43, i16 -10, i16 %pre_fx_load

]]></node>
<StgValue><ssdm name="pre_fx_2"/></StgValue>
</operation>

<operation id="455" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %tmp4 = or i1 %not_1, %sel_tmp5

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="456" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %sel_tmp = or i1 %tmp4, %tmp_19

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="457" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:62  %row_wr_4 = select i1 %sel_tmp5, i1 %row_wr_1, i1 %row_wr_2

]]></node>
<StgValue><ssdm name="row_wr_4"/></StgValue>
</operation>

<operation id="458" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:65  %tmp_84_cast = sext i13 %tmp_44 to i16

]]></node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="459" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:66  %col_wr = icmp eq i16 %pre_fx_1, %tmp_84_cast

]]></node>
<StgValue><ssdm name="col_wr"/></StgValue>
</operation>

<operation id="460" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:67  %not_s = icmp ne i16 %pre_fx_1, %pre_fx_2

]]></node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="461" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:68  %pre_fx_2_sx = select i1 %tmp_43, i16 -10, i16 %pre_fx_1

]]></node>
<StgValue><ssdm name="pre_fx_2_sx"/></StgValue>
</operation>

<operation id="462" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:70  %pre_fx_5 = select i1 %tmp_17, i16 %pre_fx_2, i16 %pre_fx_2_sx

]]></node>
<StgValue><ssdm name="pre_fx_5"/></StgValue>
</operation>

<operation id="463" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %tmp5 = or i1 %not_s, %tmp_17

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="464" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:73  %col_wr_2 = select i1 %tmp_17, i1 %col_wr, i1 %col_wr_1

]]></node>
<StgValue><ssdm name="col_wr_2"/></StgValue>
</operation>

<operation id="465" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge758:1  store i16 %pre_fy_5, i16* %pre_fy, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge758:2  store i16 %pre_fx_5, i16* %pre_fx, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="467" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:1  %row_wr_load = load i1* %row_wr, align 1

]]></node>
<StgValue><ssdm name="row_wr_load"/></StgValue>
</operation>

<operation id="468" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:2  %row_rd_load = load i1* %row_rd, align 1

]]></node>
<StgValue><ssdm name="row_rd_load"/></StgValue>
</operation>

<operation id="469" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:5  %x_load = load i16* %x, align 2

]]></node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="470" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:54  %x_1 = select i1 %tmp_43, i16 0, i16 %x_load

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="471" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:61  %row_rd_5 = select i1 %tmp_43, i1 %sel_tmp, i1 %row_rd_load

]]></node>
<StgValue><ssdm name="row_rd_5"/></StgValue>
</operation>

<operation id="472" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:63  %row_wr_3 = select i1 %tmp_43, i1 %row_wr_4, i1 %row_wr_load

]]></node>
<StgValue><ssdm name="row_wr_3"/></StgValue>
</operation>

<operation id="473" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %col_rd_2 = or i1 %tmp5, %tmp_43

]]></node>
<StgValue><ssdm name="col_rd_2"/></StgValue>
</operation>

<operation id="474" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:74  br i1 %col_rd_2, label %.preheader745.0, label %._crit_edge752

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="16">
<![CDATA[
.preheader745.0:0  %tmp_45 = sext i16 %x_1 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="476" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader745.0:1  br i1 %row_rd_5, label %2, label %.preheader744.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader744.preheader:0  %k_buf_val_val_0_0_addr_1 = getelementptr [641 x float]* %k_buf_val_val_0_0, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_0_addr_1"/></StgValue>
</operation>

<operation id="478" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="10">
<![CDATA[
.preheader744.preheader:1  %win_val_0_val_0_0 = load float* %k_buf_val_val_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="win_val_0_val_0_0"/></StgValue>
</operation>

<operation id="479" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader744.preheader:2  %k_buf_val_val_1_0_addr_1 = getelementptr [641 x float]* %k_buf_val_val_1_0, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_0_addr_1"/></StgValue>
</operation>

<operation id="480" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="10">
<![CDATA[
.preheader744.preheader:3  %win_val_1_val_0_0_1 = load float* %k_buf_val_val_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0_1"/></StgValue>
</operation>

<operation id="481" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %k_buf_val_val_0_0_addr = getelementptr [641 x float]* %k_buf_val_val_0_0, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_0_addr"/></StgValue>
</operation>

<operation id="482" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="10">
<![CDATA[
:2  %win_val_1_val_0_0 = load float* %k_buf_val_val_0_0_addr, align 4

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0"/></StgValue>
</operation>

<operation id="483" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_46 = icmp slt i16 %sy_4, %tmp_42_cast

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="484" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_47 = icmp slt i16 %pre_fx_1, %tmp_41_cast

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="485" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_cond_41 = and i1 %tmp_46, %tmp_47

]]></node>
<StgValue><ssdm name="or_cond_41"/></StgValue>
</operation>

<operation id="486" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %or_cond_41, label %3, label %._crit_edge753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge753:0  br i1 %tmp_47, label %._crit_edge755, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="0"/>
<literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_46, label %5, label %.critedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:2  %x_2 = add i16 %x_1, 1

]]></node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="490" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:6  br label %._crit_edge752

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge752:0  %storemerge = phi i16 [ %x_2, %.loopexit ], [ %x_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="492" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge752:1  store i16 %storemerge, i16* %x, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge752:2  %brmerge_demorgan = and i1 %row_wr_3, %col_wr_2

]]></node>
<StgValue><ssdm name="brmerge_demorgan"/></StgValue>
</operation>

<operation id="494" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge752:3  br i1 %brmerge_demorgan, label %.preheader.preheader_ifconv, label %._crit_edge758

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge758:0  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1805, i32 %tmp_20)

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="496" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge758:3  store i1 %row_rd_5, i1* %row_rd, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge758:4  store i1 %row_wr_3, i1* %row_wr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge758:5  br label %.preheader746

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="499" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
.preheader746:1  %win_val_0_val_1_0_1 = load float* %win_val_0_val_1_0, align 4

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_1"/></StgValue>
</operation>

<operation id="500" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="10">
<![CDATA[
.preheader744.preheader:1  %win_val_0_val_0_0 = load float* %k_buf_val_val_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="win_val_0_val_0_0"/></StgValue>
</operation>

<operation id="501" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="10">
<![CDATA[
.preheader744.preheader:3  %win_val_1_val_0_0_1 = load float* %k_buf_val_val_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0_1"/></StgValue>
</operation>

<operation id="502" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader744.preheader:4  store float %win_val_0_val_0_0, float* %win_val_0_val_1_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader744.preheader:5  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="10">
<![CDATA[
:2  %win_val_1_val_0_0 = load float* %k_buf_val_val_0_0_addr, align 4

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0"/></StgValue>
</operation>

<operation id="505" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge755:0  br i1 %tmp_46, label %.loopexit, label %.critedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0  store float %win_val_1_val_0_0, float* %win_val_0_val_1_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="0"/>
<literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1843)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="510" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="95" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_146 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="512" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1843, i32 %tmp_34)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="513" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store float %tmp_146, float* %tmp_122, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store float %tmp_146, float* %win_val_0_val_1_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
.loopexit:0  %win_val_1_val_1_0_2 = phi float [ %win_val_1_val_0_0_1, %.preheader744.preheader ], [ %win_val_1_val_0_0, %3 ], [ %win_val_1_val_0_0, %._crit_edge755 ], [ %win_val_1_val_0_0, %.critedge ], [ %win_val_1_val_0_0, %5 ]

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_2"/></StgValue>
</operation>

<operation id="517" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32">
<![CDATA[
.loopexit:1  %win_val_1_val_1_0_1 = load float* %win_val_1_val_1_0, align 4

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_1"/></StgValue>
</operation>

<operation id="518" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  store float %win_val_1_val_1_0_1, float* %win_val_1_val_1_0_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:4  store float %win_val_1_val_1_0_2, float* %win_val_1_val_1_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  store float %win_val_0_val_1_0_1, float* %win_val_0_val_1_0_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="521" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %k_buf_val_val_1_0_addr = getelementptr [641 x float]* %k_buf_val_val_1_0, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_0_addr"/></StgValue>
</operation>

<operation id="522" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:3  store float %win_val_1_val_0_0, float* %k_buf_val_val_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_122_load = load float* %tmp_122, align 4

]]></node>
<StgValue><ssdm name="tmp_122_load"/></StgValue>
</operation>

<operation id="524" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:1  store float %tmp_122_load, float* %k_buf_val_val_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %tmp_146, float* %k_buf_val_val_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:0  %win_val_0_val_1_0_load = load float* %win_val_0_val_1_0, align 4

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_load"/></StgValue>
</operation>

<operation id="527" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1  %win_val_0_val_1_0_5_load = load float* %win_val_0_val_1_0_5, align 4

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_5_load"/></StgValue>
</operation>

<operation id="528" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:2  %win_val_1_val_1_0_load = load float* %win_val_1_val_1_0, align 4

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_load"/></StgValue>
</operation>

<operation id="529" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:3  %win_val_1_val_1_0_3_load = load float* %win_val_1_val_1_0_3, align 4

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_3_load"/></StgValue>
</operation>

<operation id="530" st_id="96" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:7  %d_assign = fpext float %win_val_1_val_1_0_3_load to double

]]></node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="531" st_id="96" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:62  %d_assign_1 = fpext float %win_val_1_val_1_0_load to double

]]></node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="532" st_id="96" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:121  %d_assign_2 = fpext float %win_val_0_val_1_0_5_load to double

]]></node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>

<operation id="533" st_id="96" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:179  %d_assign_3 = fpext float %win_val_0_val_1_0_load to double

]]></node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="534" st_id="97" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:7  %d_assign = fpext float %win_val_1_val_1_0_3_load to double

]]></node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="535" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:8  %ireg_V = bitcast double %d_assign to i64

]]></node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="536" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="63" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:9  %tmp_123 = trunc i64 %ireg_V to i63

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="537" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:10  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="538" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:11  %p_Result_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="539" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="52" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:13  %tmp_125 = trunc i64 %ireg_V to i52

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="540" st_id="97" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:62  %d_assign_1 = fpext float %win_val_1_val_1_0_load to double

]]></node>
<StgValue><ssdm name="d_assign_1"/></StgValue>
</operation>

<operation id="541" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="64" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:63  %ireg_V_1 = bitcast double %d_assign_1 to i64

]]></node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="542" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="63" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:64  %tmp_128 = trunc i64 %ireg_V_1 to i63

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="543" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:65  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="544" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:66  %p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="545" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="52" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:68  %tmp_130 = trunc i64 %ireg_V_1 to i52

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="546" st_id="97" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:121  %d_assign_2 = fpext float %win_val_0_val_1_0_5_load to double

]]></node>
<StgValue><ssdm name="d_assign_2"/></StgValue>
</operation>

<operation id="547" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="64" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:122  %ireg_V_2 = bitcast double %d_assign_2 to i64

]]></node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="548" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="63" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:123  %tmp_133 = trunc i64 %ireg_V_2 to i63

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="549" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:124  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="550" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:125  %p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="551" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="52" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:127  %tmp_135 = trunc i64 %ireg_V_2 to i52

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="552" st_id="97" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:179  %d_assign_3 = fpext float %win_val_0_val_1_0_load to double

]]></node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="553" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:180  %ireg_V_3 = bitcast double %d_assign_3 to i64

]]></node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="554" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="63" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:181  %tmp_138 = trunc i64 %ireg_V_3 to i63

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="555" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:182  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="556" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:183  %p_Result_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="557" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="52" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:185  %tmp_140 = trunc i64 %ireg_V_3 to i52

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="558" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader_ifconv:12  %tmp_48 = zext i11 %p_Result_5 to i12

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="559" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader.preheader_ifconv:14  %tmp_49 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_125)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="560" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="54" op_0_bw="53">
<![CDATA[
.preheader.preheader_ifconv:15  %p_Result_9 = zext i53 %tmp_49 to i54

]]></node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="561" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:16  %man_V_1 = sub i54 0, %p_Result_9

]]></node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="562" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:17  %p_Val2_17 = select i1 %tmp_124, i54 %man_V_1, i54 %p_Result_9

]]></node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="563" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader.preheader_ifconv:18  %tmp_51 = icmp eq i63 %tmp_123, 0

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="564" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:19  %F2 = sub i12 1075, %tmp_48

]]></node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="565" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:20  %tmp_52 = icmp sgt i12 %F2, 32

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="566" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:21  %tmp_53 = add i12 -32, %F2

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="567" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:22  %tmp_54 = sub i12 32, %F2

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="568" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:25  %tmp_55 = icmp eq i12 %F2, 32

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="569" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:38  %tmp_64 = add i12 -33, %F2

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="570" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:39  %tmp_135_cast = zext i12 %tmp_64 to i32

]]></node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="571" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:40  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_17, i32 %tmp_135_cast)

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="572" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader_ifconv:67  %tmp_65 = zext i11 %p_Result_s to i12

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="573" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader.preheader_ifconv:69  %tmp_66 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_130)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="574" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="54" op_0_bw="53">
<![CDATA[
.preheader.preheader_ifconv:70  %p_Result_1 = zext i53 %tmp_66 to i54

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="575" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:71  %man_V_5 = sub i54 0, %p_Result_1

]]></node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="576" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:72  %p_Val2_25 = select i1 %tmp_129, i54 %man_V_5, i54 %p_Result_1

]]></node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="577" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader.preheader_ifconv:73  %tmp_67 = icmp eq i63 %tmp_128, 0

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="578" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:74  %F2_1 = sub i12 1075, %tmp_65

]]></node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="579" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:75  %tmp_68 = icmp sgt i12 %F2_1, 32

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="580" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:76  %tmp_69 = add i12 -32, %F2_1

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="581" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:77  %tmp_70 = sub i12 32, %F2_1

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="582" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:80  %tmp_71 = icmp eq i12 %F2_1, 32

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="583" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:93  %tmp_80 = add i12 -33, %F2_1

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="584" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:94  %tmp_159_cast = zext i12 %tmp_80 to i32

]]></node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="585" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:95  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_25, i32 %tmp_159_cast)

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="586" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader_ifconv:126  %tmp_81 = zext i11 %p_Result_2 to i12

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="587" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader.preheader_ifconv:128  %tmp_82 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_135)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="588" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="54" op_0_bw="53">
<![CDATA[
.preheader.preheader_ifconv:129  %p_Result_3 = zext i53 %tmp_82 to i54

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="589" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:130  %man_V_9 = sub i54 0, %p_Result_3

]]></node>
<StgValue><ssdm name="man_V_9"/></StgValue>
</operation>

<operation id="590" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:131  %p_Val2_31 = select i1 %tmp_134, i54 %man_V_9, i54 %p_Result_3

]]></node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="591" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader.preheader_ifconv:132  %tmp_83 = icmp eq i63 %tmp_133, 0

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="592" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:133  %F2_2 = sub i12 1075, %tmp_81

]]></node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="593" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:134  %tmp_84 = icmp sgt i12 %F2_2, 32

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="594" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:135  %tmp_85 = add i12 -32, %F2_2

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="595" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:136  %tmp_86 = sub i12 32, %F2_2

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="596" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:139  %tmp_87 = icmp eq i12 %F2_2, 32

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="597" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:152  %tmp_96 = add i12 -33, %F2_2

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="598" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:153  %tmp_185_cast = zext i12 %tmp_96 to i32

]]></node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="599" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:154  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_31, i32 %tmp_185_cast)

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="600" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader_ifconv:184  %tmp_99 = zext i11 %p_Result_4 to i12

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="601" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader.preheader_ifconv:186  %tmp_97 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_140)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="602" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="54" op_0_bw="53">
<![CDATA[
.preheader.preheader_ifconv:187  %p_Result_6 = zext i53 %tmp_97 to i54

]]></node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="603" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:188  %man_V_s = sub i54 0, %p_Result_6

]]></node>
<StgValue><ssdm name="man_V_s"/></StgValue>
</operation>

<operation id="604" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:189  %p_Val2_35 = select i1 %tmp_139, i54 %man_V_s, i54 %p_Result_6

]]></node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="605" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader.preheader_ifconv:190  %tmp_101 = icmp eq i63 %tmp_138, 0

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="606" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:191  %F2_3 = sub i12 1075, %tmp_99

]]></node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="607" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:192  %tmp_102 = icmp sgt i12 %F2_3, 32

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="608" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:193  %tmp_103 = add i12 -32, %F2_3

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="609" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:194  %tmp_104 = sub i12 32, %F2_3

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="610" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:197  %tmp_105 = icmp eq i12 %F2_3, 32

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="611" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:211  %tmp_114 = add i12 -33, %F2_3

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="612" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:212  %tmp_211_cast = zext i12 %tmp_114 to i32

]]></node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="613" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:213  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_35, i32 %tmp_211_cast)

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="614" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:23  %sh_amt = select i1 %tmp_52, i12 %tmp_53, i12 %tmp_54

]]></node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="615" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:24  %sh_amt_cast = sext i12 %sh_amt to i32

]]></node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="616" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:27  %tmp_57 = icmp ult i12 %sh_amt, 54

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="617" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:28  %tmp_126 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %sh_amt, i32 6, i32 11)

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="618" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader_ifconv:29  %icmp = icmp eq i6 %tmp_126, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="619" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="54" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:30  %tmp_59 = zext i32 %sh_amt_cast to i54

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="620" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:31  %tmp_60 = ashr i54 %p_Val2_17, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="621" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:32  %p_8_cast = select i1 %tmp_124, i54 -1, i54 0

]]></node>
<StgValue><ssdm name="p_8_cast"/></StgValue>
</operation>

<operation id="622" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:37  %tmp_63 = icmp sgt i12 %tmp_53, 54

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="623" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader_ifconv:41  %qb = select i1 %tmp_63, i1 %tmp_124, i1 %tmp_127

]]></node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="624" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:45  %sel_tmp2 = xor i1 %tmp_51, true

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="625" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:46  %sel_tmp3 = and i1 %tmp_55, %sel_tmp2

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="626" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:47  %sel_tmp32_demorgan = or i1 %tmp_51, %tmp_55

]]></node>
<StgValue><ssdm name="sel_tmp32_demorgan"/></StgValue>
</operation>

<operation id="627" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:78  %sh_amt_1 = select i1 %tmp_68, i12 %tmp_69, i12 %tmp_70

]]></node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="628" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:79  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="629" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:82  %tmp_73 = icmp ult i12 %sh_amt_1, 54

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="630" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:83  %tmp_131 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %sh_amt_1, i32 6, i32 11)

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="631" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader_ifconv:84  %icmp1 = icmp eq i6 %tmp_131, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="632" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="54" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:85  %tmp_75 = zext i32 %sh_amt_1_cast to i54

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="633" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:86  %tmp_76 = ashr i54 %p_Val2_25, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="634" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:87  %p_9_cast = select i1 %tmp_129, i54 -1, i54 0

]]></node>
<StgValue><ssdm name="p_9_cast"/></StgValue>
</operation>

<operation id="635" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:92  %tmp_79 = icmp sgt i12 %tmp_69, 54

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="636" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader_ifconv:96  %qb_1 = select i1 %tmp_79, i1 %tmp_129, i1 %tmp_132

]]></node>
<StgValue><ssdm name="qb_1"/></StgValue>
</operation>

<operation id="637" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:100  %sel_tmp1 = xor i1 %tmp_67, true

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="638" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:101  %sel_tmp10 = and i1 %tmp_71, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="639" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:102  %sel_tmp50_demorgan = or i1 %tmp_67, %tmp_71

]]></node>
<StgValue><ssdm name="sel_tmp50_demorgan"/></StgValue>
</operation>

<operation id="640" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:137  %sh_amt_2 = select i1 %tmp_84, i12 %tmp_85, i12 %tmp_86

]]></node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="641" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:138  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="642" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:141  %tmp_89 = icmp ult i12 %sh_amt_2, 54

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="643" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:142  %tmp_136 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %sh_amt_2, i32 6, i32 11)

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="644" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader_ifconv:143  %icmp2 = icmp eq i6 %tmp_136, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="645" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="54" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:144  %tmp_91 = zext i32 %sh_amt_2_cast to i54

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="646" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:145  %tmp_92 = ashr i54 %p_Val2_31, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="647" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:146  %p_10_cast = select i1 %tmp_134, i54 -1, i54 0

]]></node>
<StgValue><ssdm name="p_10_cast"/></StgValue>
</operation>

<operation id="648" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:151  %tmp_95 = icmp sgt i12 %tmp_85, 54

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="649" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader_ifconv:155  %qb_2 = select i1 %tmp_95, i1 %tmp_134, i1 %tmp_137

]]></node>
<StgValue><ssdm name="qb_2"/></StgValue>
</operation>

<operation id="650" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:159  %sel_tmp15 = xor i1 %tmp_83, true

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="651" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:160  %sel_tmp16 = and i1 %tmp_87, %sel_tmp15

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="652" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:161  %sel_tmp68_demorgan = or i1 %tmp_83, %tmp_87

]]></node>
<StgValue><ssdm name="sel_tmp68_demorgan"/></StgValue>
</operation>

<operation id="653" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:195  %sh_amt_3 = select i1 %tmp_102, i12 %tmp_103, i12 %tmp_104

]]></node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="654" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:196  %sh_amt_3_cast = sext i12 %sh_amt_3 to i32

]]></node>
<StgValue><ssdm name="sh_amt_3_cast"/></StgValue>
</operation>

<operation id="655" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:199  %tmp_107 = icmp ult i12 %sh_amt_3, 54

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="656" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:200  %tmp_141 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %sh_amt_3, i32 6, i32 11)

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="657" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader_ifconv:201  %icmp3 = icmp eq i6 %tmp_141, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="658" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="54" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:202  %tmp_109 = zext i32 %sh_amt_3_cast to i54

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="659" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:203  %tmp_110 = ashr i54 %p_Val2_35, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="660" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="53" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:204  %tmp_142 = trunc i54 %tmp_110 to i53

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="661" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.preheader.preheader_ifconv:205  %p_11_cast_cast = select i1 %tmp_139, i53 -1, i53 0

]]></node>
<StgValue><ssdm name="p_11_cast_cast"/></StgValue>
</operation>

<operation id="662" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:210  %tmp_113 = icmp sgt i12 %tmp_103, 54

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="663" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader_ifconv:214  %qb_3 = select i1 %tmp_113, i1 %tmp_139, i1 %tmp_143

]]></node>
<StgValue><ssdm name="qb_3"/></StgValue>
</operation>

<operation id="664" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:218  %sel_tmp21 = xor i1 %tmp_101, true

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="665" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:219  %sel_tmp22 = and i1 %tmp_105, %sel_tmp21

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="666" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:220  %sel_tmp86_demorgan = or i1 %tmp_101, %tmp_105

]]></node>
<StgValue><ssdm name="sel_tmp86_demorgan"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="667" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ifconv:32  %tmp_33 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp_119, i2 0)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="668" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:33  %u_V = select i1 %tmp_32, i20 %tmp_33, i20 0

]]></node>
<StgValue><ssdm name="u_V"/></StgValue>
</operation>

<operation id="669" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ifconv:40  %tmp_39 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp_120, i2 0)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="670" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:41  %v_V_2 = select i1 %tmp_38, i20 %tmp_39, i20 0

]]></node>
<StgValue><ssdm name="v_V_2"/></StgValue>
</operation>

<operation id="671" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:26  %tmp_56 = sext i54 %p_Val2_17 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="672" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:33  %tmp_61 = zext i32 %sh_amt_cast to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="673" st_id="100" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader_ifconv:34  %tmp_62 = shl i64 %tmp_56, %tmp_61

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="674" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:35  %p_Val2_20 = select i1 %tmp_57, i54 %tmp_60, i54 %p_8_cast

]]></node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="675" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="55" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:36  %p_Val2_77_cast = sext i54 %p_Val2_20 to i55

]]></node>
<StgValue><ssdm name="p_Val2_77_cast"/></StgValue>
</operation>

<operation id="676" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="55" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:42  %tmp_139_cast = zext i1 %qb to i55

]]></node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="677" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.preheader.preheader_ifconv:43  %p_Val2_23 = add i55 %tmp_139_cast, %p_Val2_77_cast

]]></node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="678" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:48  %sel_tmp4 = xor i1 %sel_tmp32_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="679" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:49  %sel_tmp7 = and i1 %tmp_52, %sel_tmp4

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="680" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:50  %sel_tmp39_demorgan = or i1 %sel_tmp32_demorgan, %tmp_52

]]></node>
<StgValue><ssdm name="sel_tmp39_demorgan"/></StgValue>
</operation>

<operation id="681" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:51  %sel_tmp8 = xor i1 %sel_tmp39_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="682" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:52  %sel_tmp9 = and i1 %icmp, %sel_tmp8

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="683" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:55  %newSel7 = select i1 %sel_tmp3, i54 %p_Val2_17, i54 0

]]></node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="684" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="64" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:81  %tmp_72 = sext i54 %p_Val2_25 to i64

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="685" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:88  %tmp_77 = zext i32 %sh_amt_1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="686" st_id="100" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader_ifconv:89  %tmp_78 = shl i64 %tmp_72, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="687" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:90  %p_Val2_27 = select i1 %tmp_73, i54 %tmp_76, i54 %p_9_cast

]]></node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="688" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="55" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:91  %p_Val2_82_cast = sext i54 %p_Val2_27 to i55

]]></node>
<StgValue><ssdm name="p_Val2_82_cast"/></StgValue>
</operation>

<operation id="689" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="55" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:97  %tmp_163_cast = zext i1 %qb_1 to i55

]]></node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="690" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.preheader.preheader_ifconv:98  %p_Val2_28 = add i55 %tmp_163_cast, %p_Val2_82_cast

]]></node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="691" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:103  %sel_tmp11 = xor i1 %sel_tmp50_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="692" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:104  %sel_tmp12 = and i1 %tmp_68, %sel_tmp11

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="693" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:105  %sel_tmp57_demorgan = or i1 %sel_tmp50_demorgan, %tmp_68

]]></node>
<StgValue><ssdm name="sel_tmp57_demorgan"/></StgValue>
</operation>

<operation id="694" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:106  %sel_tmp13 = xor i1 %sel_tmp57_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="695" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:107  %sel_tmp14 = and i1 %icmp1, %sel_tmp13

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="696" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:110  %newSel2 = select i1 %sel_tmp10, i54 %p_Val2_25, i54 0

]]></node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="697" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="64" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:140  %tmp_88 = sext i54 %p_Val2_31 to i64

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="698" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:147  %tmp_93 = zext i32 %sh_amt_2_cast to i64

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="699" st_id="100" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader_ifconv:148  %tmp_94 = shl i64 %tmp_88, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="700" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:149  %p_Val2_32 = select i1 %tmp_89, i54 %tmp_92, i54 %p_10_cast

]]></node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="701" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="55" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:150  %p_Val2_87_cast = sext i54 %p_Val2_32 to i55

]]></node>
<StgValue><ssdm name="p_Val2_87_cast"/></StgValue>
</operation>

<operation id="702" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="55" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:156  %tmp_189_cast = zext i1 %qb_2 to i55

]]></node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="703" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.preheader.preheader_ifconv:157  %p_Val2_33 = add i55 %tmp_189_cast, %p_Val2_87_cast

]]></node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="704" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:162  %sel_tmp17 = xor i1 %sel_tmp68_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="705" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:163  %sel_tmp18 = and i1 %tmp_84, %sel_tmp17

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="706" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:164  %sel_tmp75_demorgan = or i1 %sel_tmp68_demorgan, %tmp_84

]]></node>
<StgValue><ssdm name="sel_tmp75_demorgan"/></StgValue>
</operation>

<operation id="707" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:165  %sel_tmp19 = xor i1 %sel_tmp75_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="708" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:166  %sel_tmp20 = and i1 %icmp2, %sel_tmp19

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="709" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:169  %newSel5 = select i1 %sel_tmp16, i54 %p_Val2_31, i54 0

]]></node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="710" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="64" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:198  %tmp_106 = sext i54 %p_Val2_35 to i64

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="711" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:206  %tmp_111 = zext i32 %sh_amt_3_cast to i64

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="712" st_id="100" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader_ifconv:207  %tmp_112 = shl i64 %tmp_106, %tmp_111

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="713" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.preheader.preheader_ifconv:208  %p_Val2_36 = select i1 %tmp_107, i53 %tmp_142, i53 %p_11_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="714" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="54" op_0_bw="53">
<![CDATA[
.preheader.preheader_ifconv:209  %p_Val2_92_cast = sext i53 %p_Val2_36 to i54

]]></node>
<StgValue><ssdm name="p_Val2_92_cast"/></StgValue>
</operation>

<operation id="715" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="54" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:215  %tmp_215_cast_cast = zext i1 %qb_3 to i54

]]></node>
<StgValue><ssdm name="tmp_215_cast_cast"/></StgValue>
</operation>

<operation id="716" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:216  %p_Val2_26 = add i54 %tmp_215_cast_cast, %p_Val2_92_cast

]]></node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="717" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:221  %sel_tmp23 = xor i1 %sel_tmp86_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="718" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:222  %sel_tmp24 = and i1 %tmp_102, %sel_tmp23

]]></node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="719" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:223  %sel_tmp93_demorgan = or i1 %sel_tmp86_demorgan, %tmp_102

]]></node>
<StgValue><ssdm name="sel_tmp93_demorgan"/></StgValue>
</operation>

<operation id="720" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:224  %sel_tmp25 = xor i1 %sel_tmp93_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="721" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:225  %sel_tmp26 = and i1 %icmp3, %sel_tmp25

]]></node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="722" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:228  %newSel10 = select i1 %sel_tmp22, i54 %p_Val2_35, i54 0

]]></node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="723" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:42  %u1_V = sub i20 262144, %u_V

]]></node>
<StgValue><ssdm name="u1_V"/></StgValue>
</operation>

<operation id="724" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:43  %v1_V = sub i20 262144, %v_V_2

]]></node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="725" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:45  %p_u_V = select i1 %tmp_40, i20 0, i20 %u_V

]]></node>
<StgValue><ssdm name="p_u_V"/></StgValue>
</operation>

<operation id="726" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:48  %v_V = select i1 %tmp_42, i20 0, i20 %v_V_2

]]></node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="727" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="84" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:4  %OP2_V = sext i20 %u1_V to i84

]]></node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="728" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="84" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:6  %OP2_V_1 = sext i20 %v1_V to i84

]]></node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="729" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="sel_tmp9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="64" op_0_bw="55">
<![CDATA[
.preheader.preheader_ifconv:44  %p_Val2_78_cast = sext i55 %p_Val2_23 to i64

]]></node>
<StgValue><ssdm name="p_Val2_78_cast"/></StgValue>
</operation>

<operation id="730" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:53  %newSel = select i1 %sel_tmp9, i64 %tmp_62, i64 %p_Val2_78_cast

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="731" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:54  %or_cond = or i1 %sel_tmp9, %sel_tmp7

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="732" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="64" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:56  %newSel7_cast = sext i54 %newSel7 to i64

]]></node>
<StgValue><ssdm name="newSel7_cast"/></StgValue>
</operation>

<operation id="733" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:57  %newSel9 = select i1 %or_cond, i64 %newSel, i64 %newSel7_cast

]]></node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="734" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="84" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:58  %OP1_V_2 = sext i64 %newSel9 to i84

]]></node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="735" st_id="101" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:59  %r_V = mul nsw i84 %OP2_V, %OP1_V_2

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="736" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="64" op_0_bw="55">
<![CDATA[
.preheader.preheader_ifconv:99  %p_Val2_161_cast = sext i55 %p_Val2_28 to i64

]]></node>
<StgValue><ssdm name="p_Val2_161_cast"/></StgValue>
</operation>

<operation id="737" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:108  %newSel1 = select i1 %sel_tmp14, i64 %tmp_78, i64 %p_Val2_161_cast

]]></node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="738" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:109  %or_cond1 = or i1 %sel_tmp14, %sel_tmp12

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="739" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:111  %newSel13_cast = sext i54 %newSel2 to i64

]]></node>
<StgValue><ssdm name="newSel13_cast"/></StgValue>
</operation>

<operation id="740" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:112  %newSel3 = select i1 %or_cond1, i64 %newSel1, i64 %newSel13_cast

]]></node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="741" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="84" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:113  %OP1_V_4 = sext i64 %newSel3 to i84

]]></node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="742" st_id="101" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:114  %r_V_1 = mul nsw i84 %OP2_V_1, %OP1_V_4

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="743" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="sel_tmp20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="55">
<![CDATA[
.preheader.preheader_ifconv:158  %p_Val2_221_cast = sext i55 %p_Val2_33 to i64

]]></node>
<StgValue><ssdm name="p_Val2_221_cast"/></StgValue>
</operation>

<operation id="744" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:167  %newSel4 = select i1 %sel_tmp20, i64 %tmp_94, i64 %p_Val2_221_cast

]]></node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="745" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:168  %or_cond2 = or i1 %sel_tmp20, %sel_tmp18

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="746" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="64" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:170  %newSel19_cast = sext i54 %newSel5 to i64

]]></node>
<StgValue><ssdm name="newSel19_cast"/></StgValue>
</operation>

<operation id="747" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:171  %newSel6 = select i1 %or_cond2, i64 %newSel4, i64 %newSel19_cast

]]></node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="748" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="84" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:172  %OP1_V_6 = sext i64 %newSel6 to i84

]]></node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="749" st_id="101" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:173  %r_V_2 = mul nsw i84 %OP2_V, %OP1_V_6

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="750" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="sel_tmp26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="64" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:217  %p_Val2_26_cast = sext i54 %p_Val2_26 to i64

]]></node>
<StgValue><ssdm name="p_Val2_26_cast"/></StgValue>
</operation>

<operation id="751" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:226  %newSel8 = select i1 %sel_tmp26, i64 %tmp_112, i64 %p_Val2_26_cast

]]></node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="752" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:227  %or_cond3 = or i1 %sel_tmp26, %sel_tmp24

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="753" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="64" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:229  %newSel25_cast = sext i54 %newSel10 to i64

]]></node>
<StgValue><ssdm name="newSel25_cast"/></StgValue>
</operation>

<operation id="754" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:230  %newSel11 = select i1 %or_cond3, i64 %newSel8, i64 %newSel25_cast

]]></node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="755" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="84" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:231  %OP1_V_8 = sext i64 %newSel11 to i84

]]></node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="756" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="84" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:232  %OP2_V_7 = sext i20 %p_u_V to i84

]]></node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="757" st_id="101" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:233  %r_V_3 = mul nsw i84 %OP2_V_7, %OP1_V_8

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="758" st_id="102" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:59  %r_V = mul nsw i84 %OP2_V, %OP1_V_2

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="759" st_id="102" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:114  %r_V_1 = mul nsw i84 %OP2_V_1, %OP1_V_4

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="760" st_id="102" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:173  %r_V_2 = mul nsw i84 %OP2_V, %OP1_V_6

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="761" st_id="102" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:233  %r_V_3 = mul nsw i84 %OP2_V_7, %OP1_V_8

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="762" st_id="103" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:59  %r_V = mul nsw i84 %OP2_V, %OP1_V_2

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="763" st_id="103" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:114  %r_V_1 = mul nsw i84 %OP2_V_1, %OP1_V_4

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="764" st_id="103" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:173  %r_V_2 = mul nsw i84 %OP2_V, %OP1_V_6

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="765" st_id="103" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:233  %r_V_3 = mul nsw i84 %OP2_V_7, %OP1_V_8

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="766" st_id="104" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:59  %r_V = mul nsw i84 %OP2_V, %OP1_V_2

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="767" st_id="104" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:114  %r_V_1 = mul nsw i84 %OP2_V_1, %OP1_V_4

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="768" st_id="104" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:173  %r_V_2 = mul nsw i84 %OP2_V, %OP1_V_6

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="769" st_id="104" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:233  %r_V_3 = mul nsw i84 %OP2_V_7, %OP1_V_8

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="770" st_id="105" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:59  %r_V = mul nsw i84 %OP2_V, %OP1_V_2

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="771" st_id="105" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:114  %r_V_1 = mul nsw i84 %OP2_V_1, %OP1_V_4

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="772" st_id="105" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:173  %r_V_2 = mul nsw i84 %OP2_V, %OP1_V_6

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="773" st_id="105" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:233  %r_V_3 = mul nsw i84 %OP2_V_7, %OP1_V_8

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="774" st_id="106" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:59  %r_V = mul nsw i84 %OP2_V, %OP1_V_2

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="775" st_id="106" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:114  %r_V_1 = mul nsw i84 %OP2_V_1, %OP1_V_4

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="776" st_id="106" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:173  %r_V_2 = mul nsw i84 %OP2_V, %OP1_V_6

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="777" st_id="106" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:233  %r_V_3 = mul nsw i84 %OP2_V_7, %OP1_V_8

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="778" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="102" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:5  %OP2_V_1_cast = sext i20 %v1_V to i102

]]></node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="779" st_id="107" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:59  %r_V = mul nsw i84 %OP2_V, %OP1_V_2

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="780" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="102" op_0_bw="84">
<![CDATA[
.preheader.preheader_ifconv:60  %OP1_V_3_cast = sext i84 %r_V to i102

]]></node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="781" st_id="107" stage="8" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:61  %p_Val2_24 = mul i102 %OP2_V_1_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="782" st_id="107" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:114  %r_V_1 = mul nsw i84 %OP2_V_1, %OP1_V_4

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="783" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="102" op_0_bw="84">
<![CDATA[
.preheader.preheader_ifconv:115  %OP1_V_5_cast = sext i84 %r_V_1 to i102

]]></node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="784" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="102" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:116  %OP2_V_5_cast = sext i20 %p_u_V to i102

]]></node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="785" st_id="107" stage="8" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:117  %p_Val2_29 = mul i102 %OP2_V_5_cast, %OP1_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="786" st_id="107" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:173  %r_V_2 = mul nsw i84 %OP2_V, %OP1_V_6

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="787" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="102" op_0_bw="84">
<![CDATA[
.preheader.preheader_ifconv:174  %OP1_V_7_cast = sext i84 %r_V_2 to i102

]]></node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="788" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="102" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:175  %OP2_V_6_cast = sext i20 %v_V to i102

]]></node>
<StgValue><ssdm name="OP2_V_6_cast"/></StgValue>
</operation>

<operation id="789" st_id="107" stage="8" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:176  %p_Val2_34 = mul i102 %OP2_V_6_cast, %OP1_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="790" st_id="107" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="84" op_0_bw="84" op_1_bw="84">
<![CDATA[
.preheader.preheader_ifconv:233  %r_V_3 = mul nsw i84 %OP2_V_7, %OP1_V_8

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="791" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="102" op_0_bw="84">
<![CDATA[
.preheader.preheader_ifconv:234  %OP1_V_9_cast = sext i84 %r_V_3 to i102

]]></node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="792" st_id="107" stage="8" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:235  %p_Val2_37 = mul i102 %OP2_V_6_cast, %OP1_V_9_cast

]]></node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="793" st_id="108" stage="7" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:61  %p_Val2_24 = mul i102 %OP2_V_1_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="794" st_id="108" stage="7" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:117  %p_Val2_29 = mul i102 %OP2_V_5_cast, %OP1_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="795" st_id="108" stage="7" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:176  %p_Val2_34 = mul i102 %OP2_V_6_cast, %OP1_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="796" st_id="108" stage="7" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:235  %p_Val2_37 = mul i102 %OP2_V_6_cast, %OP1_V_9_cast

]]></node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="797" st_id="109" stage="6" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:61  %p_Val2_24 = mul i102 %OP2_V_1_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="798" st_id="109" stage="6" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:117  %p_Val2_29 = mul i102 %OP2_V_5_cast, %OP1_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="799" st_id="109" stage="6" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:176  %p_Val2_34 = mul i102 %OP2_V_6_cast, %OP1_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="800" st_id="109" stage="6" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:235  %p_Val2_37 = mul i102 %OP2_V_6_cast, %OP1_V_9_cast

]]></node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="801" st_id="110" stage="5" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:61  %p_Val2_24 = mul i102 %OP2_V_1_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="802" st_id="110" stage="5" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:117  %p_Val2_29 = mul i102 %OP2_V_5_cast, %OP1_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="803" st_id="110" stage="5" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:176  %p_Val2_34 = mul i102 %OP2_V_6_cast, %OP1_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="804" st_id="110" stage="5" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:235  %p_Val2_37 = mul i102 %OP2_V_6_cast, %OP1_V_9_cast

]]></node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="805" st_id="111" stage="4" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:61  %p_Val2_24 = mul i102 %OP2_V_1_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="806" st_id="111" stage="4" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:117  %p_Val2_29 = mul i102 %OP2_V_5_cast, %OP1_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="807" st_id="111" stage="4" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:176  %p_Val2_34 = mul i102 %OP2_V_6_cast, %OP1_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="808" st_id="111" stage="4" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:235  %p_Val2_37 = mul i102 %OP2_V_6_cast, %OP1_V_9_cast

]]></node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="809" st_id="112" stage="3" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:61  %p_Val2_24 = mul i102 %OP2_V_1_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="810" st_id="112" stage="3" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:117  %p_Val2_29 = mul i102 %OP2_V_5_cast, %OP1_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="811" st_id="112" stage="3" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:176  %p_Val2_34 = mul i102 %OP2_V_6_cast, %OP1_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="812" st_id="112" stage="3" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:235  %p_Val2_37 = mul i102 %OP2_V_6_cast, %OP1_V_9_cast

]]></node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="813" st_id="113" stage="2" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:61  %p_Val2_24 = mul i102 %OP2_V_1_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="814" st_id="113" stage="2" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:117  %p_Val2_29 = mul i102 %OP2_V_5_cast, %OP1_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="815" st_id="113" stage="2" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:176  %p_Val2_34 = mul i102 %OP2_V_6_cast, %OP1_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="816" st_id="113" stage="2" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:235  %p_Val2_37 = mul i102 %OP2_V_6_cast, %OP1_V_9_cast

]]></node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="817" st_id="114" stage="1" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:61  %p_Val2_24 = mul i102 %OP2_V_1_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="818" st_id="114" stage="1" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:117  %p_Val2_29 = mul i102 %OP2_V_5_cast, %OP1_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="819" st_id="114" stage="1" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:176  %p_Val2_34 = mul i102 %OP2_V_6_cast, %OP1_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="820" st_id="114" stage="1" lat="8">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="102" op_0_bw="102" op_1_bw="102">
<![CDATA[
.preheader.preheader_ifconv:235  %p_Val2_37 = mul i102 %OP2_V_6_cast, %OP1_V_9_cast

]]></node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="821" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="103" op_0_bw="102">
<![CDATA[
.preheader.preheader_ifconv:118  %tmp_164_cast = sext i102 %p_Val2_24 to i103

]]></node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="822" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="103" op_0_bw="102">
<![CDATA[
.preheader.preheader_ifconv:119  %tmp_165_cast = sext i102 %p_Val2_29 to i103

]]></node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="823" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="103" op_0_bw="103" op_1_bw="103">
<![CDATA[
.preheader.preheader_ifconv:120  %p_Val2_30 = add i103 %tmp_165_cast, %tmp_164_cast

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="824" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="103" op_0_bw="102">
<![CDATA[
.preheader.preheader_ifconv:177  %p_Val2_231_cast_cast = sext i102 %p_Val2_34 to i103

]]></node>
<StgValue><ssdm name="p_Val2_231_cast_cast"/></StgValue>
</operation>

<operation id="825" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="103" op_0_bw="102">
<![CDATA[
.preheader.preheader_ifconv:236  %p_Val2_271_cast_cast = sext i102 %p_Val2_37 to i103

]]></node>
<StgValue><ssdm name="p_Val2_271_cast_cast"/></StgValue>
</operation>

<operation id="826" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="103" op_0_bw="103" op_1_bw="103">
<![CDATA[
.preheader.preheader_ifconv:237  %tmp6 = add i103 %p_Val2_271_cast_cast, %p_Val2_231_cast_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="827" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="104" op_0_bw="103">
<![CDATA[
.preheader.preheader_ifconv:178  %tmp_190_cast = sext i103 %p_Val2_30 to i104

]]></node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="828" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="104" op_0_bw="103">
<![CDATA[
.preheader.preheader_ifconv:238  %tmp6_cast = sext i103 %tmp6 to i104

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="829" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="104" op_0_bw="104" op_1_bw="104">
<![CDATA[
.preheader.preheader_ifconv:239  %p_Val2_38 = add i104 %tmp_190_cast, %tmp6_cast

]]></node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="830" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="64" op_0_bw="64" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:240  %p_Val2_39 = call i64 @_ssdm_op_PartSelect.i64.i104.i32.i32(i104 %p_Val2_38, i32 36, i32 99)

]]></node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="831" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="1" op_0_bw="1" op_1_bw="104" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:241  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i104.i32(i104 %p_Val2_38, i32 35)

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="832" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="64" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:242  %tmp_115 = zext i1 %tmp_144 to i64

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="833" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader_ifconv:243  %p_0 = add nsw i64 %tmp_115, %p_Val2_39

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="834" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader_ifconv:244  %tmp_i_i = icmp eq i64 %p_0, 0

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="835" st_id="118" stage="9" lat="9">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:245  %dp_1 = sitofp i64 %p_0 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="836" st_id="119" stage="8" lat="9">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:245  %dp_1 = sitofp i64 %p_0 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="837" st_id="120" stage="7" lat="9">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:245  %dp_1 = sitofp i64 %p_0 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="838" st_id="121" stage="6" lat="9">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:245  %dp_1 = sitofp i64 %p_0 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="839" st_id="122" stage="5" lat="9">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:245  %dp_1 = sitofp i64 %p_0 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="840" st_id="123" stage="4" lat="9">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:245  %dp_1 = sitofp i64 %p_0 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="841" st_id="124" stage="3" lat="9">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:245  %dp_1 = sitofp i64 %p_0 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="842" st_id="125" stage="2" lat="9">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:245  %dp_1 = sitofp i64 %p_0 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="843" st_id="126" stage="1" lat="9">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:245  %dp_1 = sitofp i64 %p_0 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="844" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:246  %res_V_1 = bitcast float %dp_1 to i32

]]></node>
<StgValue><ssdm name="res_V_1"/></StgValue>
</operation>

<operation id="845" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:247  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_1, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="846" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:248  %exp_V_2 = add i8 -32, %exp_V

]]></node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="847" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader_ifconv:249  %p_Result_s_42 = call i32 @llvm.part.set.i32.i8(i32 %res_V_1, i8 %exp_V_2, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s_42"/></StgValue>
</operation>

<operation id="848" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
<literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:250  %dp = bitcast i32 %p_Result_s_42 to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>

<operation id="849" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:251  %tmp_145 = select i1 %tmp_i_i, float 0.000000e+00, float %dp

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="850" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:252  %tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1845)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="851" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:253  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="128" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:254  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %p_dst_data_stream_V, float %tmp_145)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:255  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1845, i32 %tmp_98)

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="854" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader_ifconv:256  br label %._crit_edge758

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
