0.6
2018.2
Jul 26 2018
19:36:16
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sim_1/DLX_tb.vhd,1540951281,vhdl,,,,dlxtb,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sim_1/adder_tb.vhd,1538857733,vhdl,,,,tbppa,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sim_1/data_memory/data_memory.vhd,1540052554,vhdl,,,,data_memory,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sim_1/program_memory/program_memory.vhd,1540052406,vhdl,,,,program_memory,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sim_1/registerfile/registerfile.vhd,1540951596,vhdl,,,,register_file,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sim_1/registerfile/rf_and_mem_constants.vhd,1535411664,vhdl,C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sim_1/registerfile/registerfile.vhd,,,rf_and_mem_constants,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/DLX.vhd,1540962502,vhdl,,,,dlx,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/D_Flip_Flop.vhd,1535473648,vhdl,,,,d_flip_flop,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/ALU.vhd,1540997261,vhdl,,,,alu,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/adder/CLA.vhd,1534693898,vhdl,,,,cla,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/adder/G.vhd,1534695921,vhdl,,,,gb,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/adder/N.vhd,1538851544,vhdl,,,,netb,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/adder/PG.vhd,1523288058,vhdl,,,,pgb,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/adder/PPA.vhd,1538927379,vhdl,,,,ppa,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/adder/csb.vhd,1523288025,vhdl,,,,csb,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/adder/fa.vhd,1523288034,vhdl,,,,fa,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/adder/rca_generalized.vhd,1523288063,vhdl,,,,rcag,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/comparator.vhd,1540845252,vhdl,,,,comparator,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/logic_unit.vhd,1540046988,vhdl,,,,logic_unit,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/multiplier/booth_encoder.vhd,1523037041,vhdl,,,,booth_encoder,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/multiplier/constants.vhd,1523402147,vhdl,C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/multiplier/multiplier.vhd,,,constants,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/multiplier/encoder.vhd,1523035951,vhdl,,,,encoder,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/multiplier/multiplier.vhd,1523356369,vhdl,,,,boothmul,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/multiplier/mux5_1.vhd,1523210470,vhdl,,,,mux51,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/alu/multiplier/rca_mult.vhd,1523210640,vhdl,,,,rca_mult,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/control_unit.vhd,1540958805,vhdl,,,,control_unit,,,,,,,,
C:/Users/daniele/vivadoVHDL/DLX_v2/DLX_v2.srcs/sources_1/multiplexer.vhd,1534984357,vhdl,,,,multiplexer,,,,,,,,
