INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/test1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/tb_top.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'mem_intf' [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/interface.sv:23]
ERROR: [VRFC 10-2934] 'transaction' is already declared [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/transaction.sv:22]
ERROR: [VRFC 10-2934] 'generator' is already declared [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/generator.sv:23]
ERROR: [VRFC 10-2934] 'driver' is already declared [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/driver.sv:24]
ERROR: [VRFC 10-2934] 'environment' is already declared [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/environment.sv:26]
ERROR: [VRFC 10-8530] program 'progtest' is ignored due to previous errors [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/test1.sv:28]
INFO: [VRFC 10-311] analyzing module tb_top
ERROR: [VRFC 10-8530] module 'tb_top' is ignored due to previous errors [/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/verification/tb_top.sv:24]
