$date
	Sat Mar 19 02:26:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0"
0!
0%
0$
0#
#10
1%
#15
0%
1$
#20
1"
1!
1%
#25
0"
0!
0%
0$
1#
#30
1"
1!
1%
#35
0%
1$
#40
0"
1%
#45
