# do skeleton.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:04 on Nov 26,2018
# vlog -work work skeleton.vo 
# -- Compiling module vga_controller_typer
# 
# Top level modules:
# 	vga_controller_typer
# End time: 13:34:04 on Nov 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:34:05 on Nov 26,2018
# vlog -work work Waveform.vwf.vt 
# -- Compiling module vga_controller_typer_vlg_vec_tst
# 
# Top level modules:
# 	vga_controller_typer_vlg_vec_tst
# End time: 13:34:05 on Nov 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.vga_controller_typer_vlg_vec_tst 
# Start time: 13:34:06 on Nov 26,2018
# Loading work.vga_controller_typer_vlg_vec_tst
# Loading work.vga_controller_typer
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 22412 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#23
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# ** Note: $finish    : Waveform.vwf.vt(66)
#    Time: 1 us  Iteration: 0  Instance: /vga_controller_typer_vlg_vec_tst
# End time: 13:34:29 on Nov 26,2018, Elapsed time: 0:00:23
# Errors: 0, Warnings: 1
