{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665618202864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665618202869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 20:43:22 2022 " "Processing started: Wed Oct 12 20:43:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665618202869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618202869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj2-3_phi_equipe0 -c proj2-3_phi_equipe0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj2-3_phi_equipe0 -c proj2-3_phi_equipe0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618202869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665618203241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665618203241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_portao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_portao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_portao-comportamento " "Found design unit 1: controle_portao-comportamento" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665618211740 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_portao " "Found entity 1: controle_portao" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665618211740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618211740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-comportamento " "Found design unit 1: testbench-comportamento" {  } { { "testbench.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665618211741 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665618211741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618211741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle_portao " "Elaborating entity \"controle_portao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665618211766 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(30) " "VHDL Process Statement warning at controle_portao.vhd(30): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211767 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(30) " "VHDL Process Statement warning at controle_portao.vhd(30): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211767 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(32) " "VHDL Process Statement warning at controle_portao.vhd(32): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211767 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(32) " "VHDL Process Statement warning at controle_portao.vhd(32): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211767 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(34) " "VHDL Process Statement warning at controle_portao.vhd(34): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211767 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(34) " "VHDL Process Statement warning at controle_portao.vhd(34): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211767 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(39) " "VHDL Process Statement warning at controle_portao.vhd(39): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211767 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(39) " "VHDL Process Statement warning at controle_portao.vhd(39): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211767 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(41) " "VHDL Process Statement warning at controle_portao.vhd(41): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(41) " "VHDL Process Statement warning at controle_portao.vhd(41): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(46) " "VHDL Process Statement warning at controle_portao.vhd(46): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(46) " "VHDL Process Statement warning at controle_portao.vhd(46): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(48) " "VHDL Process Statement warning at controle_portao.vhd(48): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(48) " "VHDL Process Statement warning at controle_portao.vhd(48): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(53) " "VHDL Process Statement warning at controle_portao.vhd(53): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(53) " "VHDL Process Statement warning at controle_portao.vhd(53): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(55) " "VHDL Process Statement warning at controle_portao.vhd(55): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(55) " "VHDL Process Statement warning at controle_portao.vhd(55): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(57) " "VHDL Process Statement warning at controle_portao.vhd(57): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(57) " "VHDL Process Statement warning at controle_portao.vhd(57): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(62) " "VHDL Process Statement warning at controle_portao.vhd(62): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(62) " "VHDL Process Statement warning at controle_portao.vhd(62): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(64) " "VHDL Process Statement warning at controle_portao.vhd(64): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(64) " "VHDL Process Statement warning at controle_portao.vhd(64): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(69) " "VHDL Process Statement warning at controle_portao.vhd(69): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211768 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(69) " "VHDL Process Statement warning at controle_portao.vhd(69): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211769 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc1 controle_portao.vhd(71) " "VHDL Process Statement warning at controle_portao.vhd(71): signal \"fc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211769 "|controle_portao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fc2 controle_portao.vhd(71) " "VHDL Process Statement warning at controle_portao.vhd(71): signal \"fc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665618211769 "|controle_portao"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prox_estado controle_portao.vhd(26) " "VHDL Process Statement warning at controle_portao.vhd(26): inferring latch(es) for signal or variable \"prox_estado\", which holds its previous value in one or more paths through the process" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665618211769 "|controle_portao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BloqueadoF controle_portao.vhd(26) " "Inferred latch for \"prox_estado.BloqueadoF\" at controle_portao.vhd(26)" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618211769 "|controle_portao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.Fechado controle_portao.vhd(26) " "Inferred latch for \"prox_estado.Fechado\" at controle_portao.vhd(26)" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618211770 "|controle_portao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.Fechando controle_portao.vhd(26) " "Inferred latch for \"prox_estado.Fechando\" at controle_portao.vhd(26)" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618211770 "|controle_portao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BloqueadoA controle_portao.vhd(26) " "Inferred latch for \"prox_estado.BloqueadoA\" at controle_portao.vhd(26)" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618211770 "|controle_portao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.Aberto controle_portao.vhd(26) " "Inferred latch for \"prox_estado.Aberto\" at controle_portao.vhd(26)" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618211770 "|controle_portao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.Abrindo controle_portao.vhd(26) " "Inferred latch for \"prox_estado.Abrindo\" at controle_portao.vhd(26)" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618211770 "|controle_portao"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.Fechando_339 " "Latch prox_estado.Fechando_339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.Aberto " "Ports D and ENA on the latch are fed by the same signal estado_atual.Aberto" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665618212192 ""}  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665618212192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.Abrindo_429 " "Latch prox_estado.Abrindo_429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.BloqueadoA " "Ports D and ENA on the latch are fed by the same signal estado_atual.BloqueadoA" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665618212192 ""}  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665618212192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.Aberto_399 " "Latch prox_estado.Aberto_399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.Aberto " "Ports D and ENA on the latch are fed by the same signal estado_atual.Aberto" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665618212192 ""}  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665618212192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.BloqueadoF_279 " "Latch prox_estado.BloqueadoF_279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.BloqueadoF " "Ports D and ENA on the latch are fed by the same signal estado_atual.BloqueadoF" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665618212192 ""}  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665618212192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.BloqueadoA_369 " "Latch prox_estado.BloqueadoA_369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.BloqueadoA " "Ports D and ENA on the latch are fed by the same signal estado_atual.BloqueadoA" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665618212192 ""}  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665618212192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prox_estado.Fechado_309 " "Latch prox_estado.Fechado_309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.Fechado " "Ports D and ENA on the latch are fed by the same signal estado_atual.Fechado" {  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665618212192 ""}  } { { "controle_portao.vhd" "" { Text "C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665618212192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665618212290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665618212521 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665618212521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665618212543 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665618212543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665618212543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665618212543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665618212557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 20:43:32 2022 " "Processing ended: Wed Oct 12 20:43:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665618212557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665618212557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665618212557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665618212557 ""}
