{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736428172959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736428172961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 16:09:32 2025 " "Processing started: Thu Jan 09 16:09:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736428172961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428172961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT_256 -c FFT_256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_256 -c FFT_256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428172961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736428173279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736428173279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/final_radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/final_radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_RADIX " "Found entity 1: final_RADIX" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage8_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage8_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE8_2 " "Found entity 1: TWIDLE_14_bit_STAGE8_2" {  } { { "../TWIDLE_14_bit_STAGE8_2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE8_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE8_1 " "Found entity 1: TWIDLE_14_bit_STAGE8_1" {  } { { "../TWIDLE_14_bit_STAGE8_1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage7.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage7.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE7 " "Found entity 1: TWIDLE_14_bit_STAGE7" {  } { { "../TWIDLE_14_bit_STAGE7.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage6.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage6.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE6 " "Found entity 1: TWIDLE_14_bit_STAGE6" {  } { { "../TWIDLE_14_bit_STAGE6.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage5.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage5.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE5 " "Found entity 1: TWIDLE_14_bit_STAGE5" {  } { { "../TWIDLE_14_bit_STAGE5.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage4.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE4 " "Found entity 1: TWIDLE_14_bit_STAGE4" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage3.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE3 " "Found entity 1: TWIDLE_14_bit_STAGE3" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage2 .v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage2 .v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE2 " "Found entity 1: TWIDLE_14_bit_STAGE2" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE1 " "Found entity 1: TWIDLE_14_bit_STAGE1" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(24) " "Verilog HDL Declaration information at top_module.v(24): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(25) " "Verilog HDL Declaration information at top_module.v(25): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(47) " "Verilog HDL Declaration information at top_module.v(47): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(51) " "Verilog HDL Declaration information at seg7_data2.v(51): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data2.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180621 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM2.v(61) " "Verilog HDL information at RAM2.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROCESS_O_DATA.v(145) " "Verilog HDL information at PROCESS_O_DATA.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/PROCESS_O_DATA.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/modify_radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/modify_radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 modify_RADIX " "Found entity 1: modify_RADIX" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/modify_RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control8.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control8.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL8 " "Found entity 1: CONTROL8" {  } { { "../CONTROL8.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control7.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control7.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL7 " "Found entity 1: CONTROL7" {  } { { "../CONTROL7.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control6.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control6.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL6 " "Found entity 1: CONTROL6" {  } { { "../CONTROL6.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control5.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL5 " "Found entity 1: CONTROL5" {  } { { "../CONTROL5.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL4 " "Found entity 1: CONTROL4" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL3 " "Found entity 1: CONTROL3" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL2 " "Found entity 1: CONTROL2" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL1 " "Found entity 1: CONTROL1" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428180652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig top_module.v(31) " "Output port \"dig\" at top_module.v(31) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_module.v(32) " "Output port \"led\" at top_module.v(32) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg top_module.v(34) " "Output port \"seg\" at top_module.v(34) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx INVERT_ADDR:INVERT_ADDR\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\|uart_rx:UART_RX\"" {  } { { "../INVERT_ADDR.v" "UART_RX" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/INVERT_ADDR.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL1 MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1 " "Elaborating entity \"CONTROL1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1\"" {  } { { "../MODIFY_FFT.v" "CONTROL1" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CONTROL1.v(129) " "Verilog HDL assignment warning at CONTROL1.v(129): truncated value with size 32 to match size of target (3)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL1.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL1.v(138) " "Verilog HDL assignment warning at CONTROL1.v(138): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL1.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL1.v(139) " "Verilog HDL assignment warning at CONTROL1.v(139): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL1.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\"" {  } { { "../MODIFY_FFT.v" "RAM1" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM.v(63) " "Inferred latch for \"Im_o1\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM.v(63) " "Inferred latch for \"Im_o1\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM.v(63) " "Inferred latch for \"Im_o1\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM.v(63) " "Inferred latch for \"Im_o1\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM.v(63) " "Inferred latch for \"Im_o1\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM.v(63) " "Inferred latch for \"Im_o1\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM.v(63) " "Inferred latch for \"Im_o1\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM.v(63) " "Inferred latch for \"Im_o1\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM.v(63) " "Inferred latch for \"Im_o1\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM.v(63) " "Inferred latch for \"Im_o1\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM.v(63) " "Inferred latch for \"Im_o1\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM.v(63) " "Inferred latch for \"Im_o1\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM.v(63) " "Inferred latch for \"Im_o1\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM.v(63) " "Inferred latch for \"Im_o1\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM.v(63) " "Inferred latch for \"Im_o1\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM.v(63) " "Inferred latch for \"Im_o1\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM.v(63) " "Inferred latch for \"Im_o1\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM.v(63) " "Inferred latch for \"Im_o1\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM.v(63) " "Inferred latch for \"Im_o1\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM.v(63) " "Inferred latch for \"Im_o1\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM.v(63) " "Inferred latch for \"Im_o1\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM.v(63) " "Inferred latch for \"Im_o1\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM.v(63) " "Inferred latch for \"Im_o1\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM.v(63) " "Inferred latch for \"Im_o1\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM.v(63) " "Inferred latch for \"Re_o1\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM.v(63) " "Inferred latch for \"Re_o1\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM.v(63) " "Inferred latch for \"Re_o1\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM.v(63) " "Inferred latch for \"Re_o1\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM.v(63) " "Inferred latch for \"Re_o1\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM.v(63) " "Inferred latch for \"Re_o1\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM.v(63) " "Inferred latch for \"Re_o1\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM.v(63) " "Inferred latch for \"Re_o1\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM.v(63) " "Inferred latch for \"Re_o1\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM.v(63) " "Inferred latch for \"Re_o1\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM.v(63) " "Inferred latch for \"Re_o1\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM.v(63) " "Inferred latch for \"Re_o1\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM.v(63) " "Inferred latch for \"Re_o1\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM.v(63) " "Inferred latch for \"Re_o1\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM.v(63) " "Inferred latch for \"Re_o1\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM.v(63) " "Inferred latch for \"Re_o1\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM.v(63) " "Inferred latch for \"Re_o1\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM.v(63) " "Inferred latch for \"Re_o1\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM.v(63) " "Inferred latch for \"Re_o1\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM.v(63) " "Inferred latch for \"Re_o1\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM.v(63) " "Inferred latch for \"Re_o1\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM.v(63) " "Inferred latch for \"Re_o1\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM.v(63) " "Inferred latch for \"Re_o1\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM.v(63) " "Inferred latch for \"Re_o1\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM.v(63) " "Inferred latch for \"Im_o2\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM.v(63) " "Inferred latch for \"Im_o2\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM.v(63) " "Inferred latch for \"Im_o2\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM.v(63) " "Inferred latch for \"Im_o2\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM.v(63) " "Inferred latch for \"Im_o2\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM.v(63) " "Inferred latch for \"Im_o2\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM.v(63) " "Inferred latch for \"Im_o2\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM.v(63) " "Inferred latch for \"Im_o2\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM.v(63) " "Inferred latch for \"Im_o2\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM.v(63) " "Inferred latch for \"Im_o2\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM.v(63) " "Inferred latch for \"Im_o2\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM.v(63) " "Inferred latch for \"Im_o2\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM.v(63) " "Inferred latch for \"Im_o2\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM.v(63) " "Inferred latch for \"Im_o2\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM.v(63) " "Inferred latch for \"Im_o2\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM.v(63) " "Inferred latch for \"Im_o2\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM.v(63) " "Inferred latch for \"Im_o2\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM.v(63) " "Inferred latch for \"Im_o2\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM.v(63) " "Inferred latch for \"Im_o2\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM.v(63) " "Inferred latch for \"Im_o2\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM.v(63) " "Inferred latch for \"Im_o2\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM.v(63) " "Inferred latch for \"Im_o2\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM.v(63) " "Inferred latch for \"Im_o2\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM.v(63) " "Inferred latch for \"Im_o2\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM.v(63) " "Inferred latch for \"Re_o2\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM.v(63) " "Inferred latch for \"Re_o2\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM.v(63) " "Inferred latch for \"Re_o2\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM.v(63) " "Inferred latch for \"Re_o2\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM.v(63) " "Inferred latch for \"Re_o2\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM.v(63) " "Inferred latch for \"Re_o2\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM.v(63) " "Inferred latch for \"Re_o2\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM.v(63) " "Inferred latch for \"Re_o2\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM.v(63) " "Inferred latch for \"Re_o2\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM.v(63) " "Inferred latch for \"Re_o2\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM.v(63) " "Inferred latch for \"Re_o2\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM.v(63) " "Inferred latch for \"Re_o2\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM.v(63) " "Inferred latch for \"Re_o2\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM.v(63) " "Inferred latch for \"Re_o2\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM.v(63) " "Inferred latch for \"Re_o2\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM.v(63) " "Inferred latch for \"Re_o2\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM.v(63) " "Inferred latch for \"Re_o2\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM.v(63) " "Inferred latch for \"Re_o2\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM.v(63) " "Inferred latch for \"Re_o2\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM.v(63) " "Inferred latch for \"Re_o2\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM.v(63) " "Inferred latch for \"Re_o2\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM.v(63) " "Inferred latch for \"Re_o2\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM.v(63) " "Inferred latch for \"Re_o2\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM.v(63) " "Inferred latch for \"Re_o2\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE1 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1 " "Elaborating entity \"TWIDLE_14_bit_STAGE1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\"" {  } { { "../MODIFY_FFT.v" "TWIDLE1" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE1.v(10) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE1.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE1.v(10) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE1.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE1.v(11) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE1.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE1.v(11) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE1.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE1.v(10) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE1.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE1.v(11) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE1.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX " "Elaborating entity \"RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\"" {  } { { "../MODIFY_FFT.v" "RADIX" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180765 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2_temp RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Re_o2_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2_temp RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Im_o2_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RADIX.v(27) " "Inferred latch for \"Im_o2\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RADIX.v(27) " "Inferred latch for \"Im_o2\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RADIX.v(27) " "Inferred latch for \"Im_o2\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RADIX.v(27) " "Inferred latch for \"Im_o2\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RADIX.v(27) " "Inferred latch for \"Im_o2\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RADIX.v(27) " "Inferred latch for \"Im_o2\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RADIX.v(27) " "Inferred latch for \"Im_o2\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RADIX.v(27) " "Inferred latch for \"Im_o2\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RADIX.v(27) " "Inferred latch for \"Im_o2\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RADIX.v(27) " "Inferred latch for \"Im_o2\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RADIX.v(27) " "Inferred latch for \"Im_o2\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RADIX.v(27) " "Inferred latch for \"Im_o2\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RADIX.v(27) " "Inferred latch for \"Im_o2\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RADIX.v(27) " "Inferred latch for \"Im_o2\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RADIX.v(27) " "Inferred latch for \"Im_o2\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RADIX.v(27) " "Inferred latch for \"Im_o2\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RADIX.v(27) " "Inferred latch for \"Im_o2\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RADIX.v(27) " "Inferred latch for \"Im_o2\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RADIX.v(27) " "Inferred latch for \"Im_o2\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RADIX.v(27) " "Inferred latch for \"Im_o2\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RADIX.v(27) " "Inferred latch for \"Im_o2\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RADIX.v(27) " "Inferred latch for \"Im_o2\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RADIX.v(27) " "Inferred latch for \"Im_o2\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RADIX.v(27) " "Inferred latch for \"Im_o2\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RADIX.v(27) " "Inferred latch for \"Re_o2\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RADIX.v(27) " "Inferred latch for \"Re_o2\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RADIX.v(27) " "Inferred latch for \"Re_o2\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RADIX.v(27) " "Inferred latch for \"Re_o2\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RADIX.v(27) " "Inferred latch for \"Re_o2\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RADIX.v(27) " "Inferred latch for \"Re_o2\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RADIX.v(27) " "Inferred latch for \"Re_o2\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RADIX.v(27) " "Inferred latch for \"Re_o2\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RADIX.v(27) " "Inferred latch for \"Re_o2\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RADIX.v(27) " "Inferred latch for \"Re_o2\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RADIX.v(27) " "Inferred latch for \"Re_o2\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RADIX.v(27) " "Inferred latch for \"Re_o2\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RADIX.v(27) " "Inferred latch for \"Re_o2\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RADIX.v(27) " "Inferred latch for \"Re_o2\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RADIX.v(27) " "Inferred latch for \"Re_o2\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RADIX.v(27) " "Inferred latch for \"Re_o2\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RADIX.v(27) " "Inferred latch for \"Re_o2\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RADIX.v(27) " "Inferred latch for \"Re_o2\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RADIX.v(27) " "Inferred latch for \"Re_o2\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RADIX.v(27) " "Inferred latch for \"Re_o2\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RADIX.v(27) " "Inferred latch for \"Re_o2\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RADIX.v(27) " "Inferred latch for \"Re_o2\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RADIX.v(27) " "Inferred latch for \"Re_o2\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RADIX.v(27) " "Inferred latch for \"Re_o2\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RADIX.v(27) " "Inferred latch for \"Im_o1\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RADIX.v(27) " "Inferred latch for \"Im_o1\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RADIX.v(27) " "Inferred latch for \"Im_o1\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RADIX.v(27) " "Inferred latch for \"Im_o1\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180781 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RADIX.v(27) " "Inferred latch for \"Im_o1\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RADIX.v(27) " "Inferred latch for \"Im_o1\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RADIX.v(27) " "Inferred latch for \"Im_o1\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RADIX.v(27) " "Inferred latch for \"Im_o1\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RADIX.v(27) " "Inferred latch for \"Im_o1\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RADIX.v(27) " "Inferred latch for \"Im_o1\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RADIX.v(27) " "Inferred latch for \"Im_o1\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RADIX.v(27) " "Inferred latch for \"Im_o1\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RADIX.v(27) " "Inferred latch for \"Im_o1\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RADIX.v(27) " "Inferred latch for \"Im_o1\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RADIX.v(27) " "Inferred latch for \"Im_o1\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RADIX.v(27) " "Inferred latch for \"Im_o1\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RADIX.v(27) " "Inferred latch for \"Im_o1\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RADIX.v(27) " "Inferred latch for \"Im_o1\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RADIX.v(27) " "Inferred latch for \"Im_o1\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RADIX.v(27) " "Inferred latch for \"Im_o1\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RADIX.v(27) " "Inferred latch for \"Im_o1\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RADIX.v(27) " "Inferred latch for \"Im_o1\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RADIX.v(27) " "Inferred latch for \"Im_o1\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RADIX.v(27) " "Inferred latch for \"Im_o1\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RADIX.v(27) " "Inferred latch for \"Re_o1\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RADIX.v(27) " "Inferred latch for \"Re_o1\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RADIX.v(27) " "Inferred latch for \"Re_o1\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RADIX.v(27) " "Inferred latch for \"Re_o1\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RADIX.v(27) " "Inferred latch for \"Re_o1\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RADIX.v(27) " "Inferred latch for \"Re_o1\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RADIX.v(27) " "Inferred latch for \"Re_o1\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RADIX.v(27) " "Inferred latch for \"Re_o1\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RADIX.v(27) " "Inferred latch for \"Re_o1\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RADIX.v(27) " "Inferred latch for \"Re_o1\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RADIX.v(27) " "Inferred latch for \"Re_o1\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RADIX.v(27) " "Inferred latch for \"Re_o1\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RADIX.v(27) " "Inferred latch for \"Re_o1\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RADIX.v(27) " "Inferred latch for \"Re_o1\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RADIX.v(27) " "Inferred latch for \"Re_o1\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RADIX.v(27) " "Inferred latch for \"Re_o1\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RADIX.v(27) " "Inferred latch for \"Re_o1\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RADIX.v(27) " "Inferred latch for \"Re_o1\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RADIX.v(27) " "Inferred latch for \"Re_o1\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RADIX.v(27) " "Inferred latch for \"Re_o1\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RADIX.v(27) " "Inferred latch for \"Re_o1\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RADIX.v(27) " "Inferred latch for \"Re_o1\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RADIX.v(27) " "Inferred latch for \"Re_o1\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RADIX.v(27) " "Inferred latch for \"Re_o1\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2 " "Elaborating entity \"RAM2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\"" {  } { { "../MODIFY_FFT.v" "RAM2" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180783 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM2.v(96) " "Verilog HDL Always Construct warning at RAM2.v(96): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM2.v(96) " "Verilog HDL Always Construct warning at RAM2.v(96): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM2.v(96) " "Verilog HDL Always Construct warning at RAM2.v(96): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM2.v(96) " "Verilog HDL Always Construct warning at RAM2.v(96): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM2.v(96) " "Inferred latch for \"Im_o1\[0\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM2.v(96) " "Inferred latch for \"Im_o1\[1\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM2.v(96) " "Inferred latch for \"Im_o1\[2\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM2.v(96) " "Inferred latch for \"Im_o1\[3\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM2.v(96) " "Inferred latch for \"Im_o1\[4\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM2.v(96) " "Inferred latch for \"Im_o1\[5\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM2.v(96) " "Inferred latch for \"Im_o1\[6\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM2.v(96) " "Inferred latch for \"Im_o1\[7\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM2.v(96) " "Inferred latch for \"Im_o1\[8\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM2.v(96) " "Inferred latch for \"Im_o1\[9\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM2.v(96) " "Inferred latch for \"Im_o1\[10\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM2.v(96) " "Inferred latch for \"Im_o1\[11\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM2.v(96) " "Inferred latch for \"Im_o1\[12\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM2.v(96) " "Inferred latch for \"Im_o1\[13\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM2.v(96) " "Inferred latch for \"Im_o1\[14\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM2.v(96) " "Inferred latch for \"Im_o1\[15\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180785 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM2.v(96) " "Inferred latch for \"Im_o1\[16\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM2.v(96) " "Inferred latch for \"Im_o1\[17\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM2.v(96) " "Inferred latch for \"Im_o1\[18\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM2.v(96) " "Inferred latch for \"Im_o1\[19\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM2.v(96) " "Inferred latch for \"Im_o1\[20\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM2.v(96) " "Inferred latch for \"Im_o1\[21\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM2.v(96) " "Inferred latch for \"Im_o1\[22\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM2.v(96) " "Inferred latch for \"Im_o1\[23\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM2.v(96) " "Inferred latch for \"Re_o1\[0\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM2.v(96) " "Inferred latch for \"Re_o1\[1\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM2.v(96) " "Inferred latch for \"Re_o1\[2\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM2.v(96) " "Inferred latch for \"Re_o1\[3\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM2.v(96) " "Inferred latch for \"Re_o1\[4\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM2.v(96) " "Inferred latch for \"Re_o1\[5\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM2.v(96) " "Inferred latch for \"Re_o1\[6\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM2.v(96) " "Inferred latch for \"Re_o1\[7\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM2.v(96) " "Inferred latch for \"Re_o1\[8\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM2.v(96) " "Inferred latch for \"Re_o1\[9\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM2.v(96) " "Inferred latch for \"Re_o1\[10\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM2.v(96) " "Inferred latch for \"Re_o1\[11\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM2.v(96) " "Inferred latch for \"Re_o1\[12\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM2.v(96) " "Inferred latch for \"Re_o1\[13\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM2.v(96) " "Inferred latch for \"Re_o1\[14\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM2.v(96) " "Inferred latch for \"Re_o1\[15\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM2.v(96) " "Inferred latch for \"Re_o1\[16\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM2.v(96) " "Inferred latch for \"Re_o1\[17\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM2.v(96) " "Inferred latch for \"Re_o1\[18\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM2.v(96) " "Inferred latch for \"Re_o1\[19\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM2.v(96) " "Inferred latch for \"Re_o1\[20\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM2.v(96) " "Inferred latch for \"Re_o1\[21\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM2.v(96) " "Inferred latch for \"Re_o1\[22\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM2.v(96) " "Inferred latch for \"Re_o1\[23\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM2.v(96) " "Inferred latch for \"Im_o2\[0\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM2.v(96) " "Inferred latch for \"Im_o2\[1\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM2.v(96) " "Inferred latch for \"Im_o2\[2\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM2.v(96) " "Inferred latch for \"Im_o2\[3\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM2.v(96) " "Inferred latch for \"Im_o2\[4\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM2.v(96) " "Inferred latch for \"Im_o2\[5\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM2.v(96) " "Inferred latch for \"Im_o2\[6\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180787 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM2.v(96) " "Inferred latch for \"Im_o2\[7\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM2.v(96) " "Inferred latch for \"Im_o2\[8\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM2.v(96) " "Inferred latch for \"Im_o2\[9\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM2.v(96) " "Inferred latch for \"Im_o2\[10\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM2.v(96) " "Inferred latch for \"Im_o2\[11\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM2.v(96) " "Inferred latch for \"Im_o2\[12\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM2.v(96) " "Inferred latch for \"Im_o2\[13\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM2.v(96) " "Inferred latch for \"Im_o2\[14\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM2.v(96) " "Inferred latch for \"Im_o2\[15\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM2.v(96) " "Inferred latch for \"Im_o2\[16\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM2.v(96) " "Inferred latch for \"Im_o2\[17\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM2.v(96) " "Inferred latch for \"Im_o2\[18\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM2.v(96) " "Inferred latch for \"Im_o2\[19\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM2.v(96) " "Inferred latch for \"Im_o2\[20\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM2.v(96) " "Inferred latch for \"Im_o2\[21\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM2.v(96) " "Inferred latch for \"Im_o2\[22\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM2.v(96) " "Inferred latch for \"Im_o2\[23\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM2.v(96) " "Inferred latch for \"Re_o2\[0\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM2.v(96) " "Inferred latch for \"Re_o2\[1\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM2.v(96) " "Inferred latch for \"Re_o2\[2\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM2.v(96) " "Inferred latch for \"Re_o2\[3\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM2.v(96) " "Inferred latch for \"Re_o2\[4\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM2.v(96) " "Inferred latch for \"Re_o2\[5\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM2.v(96) " "Inferred latch for \"Re_o2\[6\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM2.v(96) " "Inferred latch for \"Re_o2\[7\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM2.v(96) " "Inferred latch for \"Re_o2\[8\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM2.v(96) " "Inferred latch for \"Re_o2\[9\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM2.v(96) " "Inferred latch for \"Re_o2\[10\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM2.v(96) " "Inferred latch for \"Re_o2\[11\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM2.v(96) " "Inferred latch for \"Re_o2\[12\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM2.v(96) " "Inferred latch for \"Re_o2\[13\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM2.v(96) " "Inferred latch for \"Re_o2\[14\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM2.v(96) " "Inferred latch for \"Re_o2\[15\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM2.v(96) " "Inferred latch for \"Re_o2\[16\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM2.v(96) " "Inferred latch for \"Re_o2\[17\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM2.v(96) " "Inferred latch for \"Re_o2\[18\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM2.v(96) " "Inferred latch for \"Re_o2\[19\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM2.v(96) " "Inferred latch for \"Re_o2\[20\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM2.v(96) " "Inferred latch for \"Re_o2\[21\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM2.v(96) " "Inferred latch for \"Re_o2\[22\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM2.v(96) " "Inferred latch for \"Re_o2\[23\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL2 MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2 " "Elaborating entity \"CONTROL2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\"" {  } { { "../MODIFY_FFT.v" "CONTROL2" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CONTROL2.v(123) " "Verilog HDL assignment warning at CONTROL2.v(123): truncated value with size 32 to match size of target (2)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL2.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL2.v(132) " "Verilog HDL assignment warning at CONTROL2.v(132): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL2.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL2.v(133) " "Verilog HDL assignment warning at CONTROL2.v(133): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL2.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE2 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2 " "Elaborating entity \"TWIDLE_14_bit_STAGE2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\"" {  } { { "../MODIFY_FFT.v" "TWIDLE2" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE3 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3 " "Elaborating entity \"TWIDLE_14_bit_STAGE3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\"" {  } { { "../MODIFY_FFT.v" "TWIDLE3" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180788 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL3 MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3 " "Elaborating entity \"CONTROL3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\"" {  } { { "../MODIFY_FFT.v" "CONTROL3" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CONTROL3.v(123) " "Verilog HDL assignment warning at CONTROL3.v(123): truncated value with size 32 to match size of target (1)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL3.v(132) " "Verilog HDL assignment warning at CONTROL3.v(132): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL3.v(133) " "Verilog HDL assignment warning at CONTROL3.v(133): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE4 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4 " "Elaborating entity \"TWIDLE_14_bit_STAGE4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\"" {  } { { "../MODIFY_FFT.v" "TWIDLE4" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_RADIX MODIFY_FFT:MODIFY_FFT\|final_RADIX:RADIX4 " "Elaborating entity \"final_RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|final_RADIX:RADIX4\"" {  } { { "../MODIFY_FFT.v" "RADIX4" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 final_RADIX.v(23) " "Verilog HDL Always Construct warning at final_RADIX.v(23): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 final_RADIX.v(23) " "Verilog HDL Always Construct warning at final_RADIX.v(23): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 final_RADIX.v(23) " "Verilog HDL Always Construct warning at final_RADIX.v(23): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 final_RADIX.v(23) " "Verilog HDL Always Construct warning at final_RADIX.v(23): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[0\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[1\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[2\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[3\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[4\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[5\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[6\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[7\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[8\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[9\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[10\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[11\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[12\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[13\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[14\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[15\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[16\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[17\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[18\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[19\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[20\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[21\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[22\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[23\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[0\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[1\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[2\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[3\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[4\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[5\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[6\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[7\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[8\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[9\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[10\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[11\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[12\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[13\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[14\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[15\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[16\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[17\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[18\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[19\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[20\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[21\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[22\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[23\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[0\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[1\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[2\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[3\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[4\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[5\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[6\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[7\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[8\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[9\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[10\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[11\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[12\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[13\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[14\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[15\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[16\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[17\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[18\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[19\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[20\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[21\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[22\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[23\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[0\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[1\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[2\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[3\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[4\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[5\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[6\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[7\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[8\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[9\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[10\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[11\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[12\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[13\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[14\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[15\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[16\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[17\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[18\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[19\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[20\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[21\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[22\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[23\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL4 MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4 " "Elaborating entity \"CONTROL4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\"" {  } { { "../MODIFY_FFT.v" "CONTROL4" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL4.v(133) " "Verilog HDL assignment warning at CONTROL4.v(133): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL4.v(134) " "Verilog HDL assignment warning at CONTROL4.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PROCESS_O_DATA.v(192) " "Verilog HDL assignment warning at PROCESS_O_DATA.v(192): truncated value with size 32 to match size of target (5)" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/PROCESS_O_DATA.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 "|top_module|PROCESS_O_DATA:PROCESS_O_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428180797 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0 " "Inferred RAM node \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181789 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0 " "Inferred RAM node \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181789 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181789 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181789 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181789 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181789 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181789 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181794 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181794 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736428181794 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3.v" "sin" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736428181794 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3.v" "cos" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736428181794 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1736428181794 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 33 D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/FFT_256.ram0_TWIDLE_14_bit_STAGE3_4a44cb25.hdl.mif " "Memory depth (64) in the design file differs from memory depth (33) in the Memory Initialization File \"D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/FFT_256.ram0_TWIDLE_14_bit_STAGE3_4a44cb25.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1736428181811 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/FFT_256.ram0_TWIDLE_14_bit_STAGE3_4a44cb25.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/FFT_256.ram0_TWIDLE_14_bit_STAGE3_4a44cb25.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736428181811 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 33 D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/FFT_256.ram1_TWIDLE_14_bit_STAGE3_4a44cb25.hdl.mif " "Memory depth (64) in the design file differs from memory depth (33) in the Memory Initialization File \"D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/FFT_256.ram1_TWIDLE_14_bit_STAGE3_4a44cb25.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1736428181811 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/FFT_256.ram1_TWIDLE_14_bit_STAGE3_4a44cb25.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/FFT_256.ram1_TWIDLE_14_bit_STAGE3_4a44cb25.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736428181811 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FFT_256.ram0_TWIDLE_14_bit_STAGE2_6a85142f.hdl.mif " "Parameter INIT_FILE set to db/FFT_256.ram0_TWIDLE_14_bit_STAGE2_6a85142f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FFT_256.ram1_TWIDLE_14_bit_STAGE2_6a85142f.hdl.mif " "Parameter INIT_FILE set to db/FFT_256.ram1_TWIDLE_14_bit_STAGE2_6a85142f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FFT_256.ram0_TWIDLE_14_bit_STAGE1_b44df4e.hdl.mif " "Parameter INIT_FILE set to db/FFT_256.ram0_TWIDLE_14_bit_STAGE1_b44df4e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FFT_256.ram1_TWIDLE_14_bit_STAGE1_b44df4e.hdl.mif " "Parameter INIT_FILE set to db/FFT_256.ram1_TWIDLE_14_bit_STAGE1_b44df4e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736428182569 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736428182569 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428182572 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736428182572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428182721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428182721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksg1 " "Found entity 1: altsyncram_ksg1" {  } { { "db/altsyncram_ksg1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_ksg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428182826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428182826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428182911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182911 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428182911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_esg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428182954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428182954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|altsyncram:mem_Re_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|altsyncram:mem_Re_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428182995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|altsyncram:mem_Re_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|altsyncram:mem_Re_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428182995 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428182995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isg1 " "Found entity 1: altsyncram_isg1" {  } { { "db/altsyncram_isg1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_isg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428183034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428183034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428183065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FFT_256.ram0_TWIDLE_14_bit_STAGE2_6a85142f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FFT_256.ram0_TWIDLE_14_bit_STAGE2_6a85142f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183065 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428183065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sl81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sl81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sl81 " "Found entity 1: altsyncram_sl81" {  } { { "db/altsyncram_sl81.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_sl81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428183097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428183097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428183144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FFT_256.ram1_TWIDLE_14_bit_STAGE2_6a85142f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FFT_256.ram1_TWIDLE_14_bit_STAGE2_6a85142f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183144 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428183144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tl81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl81 " "Found entity 1: altsyncram_tl81" {  } { { "db/altsyncram_tl81.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_tl81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428183185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428183185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|altsyncram:sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|altsyncram:sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428183224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|altsyncram:sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|altsyncram:sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FFT_256.ram0_TWIDLE_14_bit_STAGE1_b44df4e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FFT_256.ram0_TWIDLE_14_bit_STAGE1_b44df4e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183224 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428183224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_no81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_no81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_no81 " "Found entity 1: altsyncram_no81" {  } { { "db/altsyncram_no81.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_no81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428183270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428183270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|altsyncram:cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|altsyncram:cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428183318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|altsyncram:cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\|altsyncram:cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FFT_256.ram1_TWIDLE_14_bit_STAGE1_b44df4e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FFT_256.ram1_TWIDLE_14_bit_STAGE1_b44df4e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183318 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428183318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oo81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oo81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oo81 " "Found entity 1: altsyncram_oo81" {  } { { "db/altsyncram_oo81.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_oo81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428183351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428183351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Re_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Re_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428183399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Re_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Re_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183399 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428183399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osg1 " "Found entity 1: altsyncram_osg1" {  } { { "db/altsyncram_osg1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_osg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428183430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428183430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428183514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183514 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428183514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428183565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428183565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428183672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183672 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428183672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428183699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428183699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428183749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183749 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428183749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428183762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428183762 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428183762 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "9 " "Converted 9 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 24 " "Used 24 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 24 24 " "Used 24 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 24 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1736428184032 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "9 " "Converted the following 9 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|mac_out4\"" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|mac_mult3\"" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_mult3\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|mac_out4\"" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|mac_mult3\"" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out4\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_mult3\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_mult3\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|mac_out4\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|mac_mult3\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_out4\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|mac_mult3\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_out4\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|mac_mult3\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_out4\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 333 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|mac_mult3\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 333 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 333 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184032 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1736428184032 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1736428184032 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1736428184032 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1736428184032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428184111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 7 " "Parameter \"dataa_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184111 ""}  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428184111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_v7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_v7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_v7h1 " "Found entity 1: mac_mult_v7h1" {  } { { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428184149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428184149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_peo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_peo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_peo " "Found entity 1: mult_peo" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428184192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428184192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428184268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184268 ""}  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428184268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kr82 " "Found entity 1: mac_out_kr82" {  } { { "db/mac_out_kr82.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_out_kr82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428184302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428184302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428184333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 7 " "Parameter \"dataa_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184333 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428184333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_18h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_18h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_18h1 " "Found entity 1: mac_mult_18h1" {  } { { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428184366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428184366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_reo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_reo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_reo " "Found entity 1: mult_reo" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428184429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428184429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428184490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 21 " "Parameter \"dataa_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184490 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428184490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_mr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_mr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_mr82 " "Found entity 1: mac_out_mr82" {  } { { "db/mac_out_mr82.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_out_mr82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428184513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428184513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428184572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 7 " "Parameter \"dataa_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184572 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428184572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428184593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 21 " "Parameter \"dataa_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428184593 ""}  } { { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736428184593 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 333 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184715 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184715 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184715 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184715 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult3|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184715 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184715 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[12\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184715 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[13\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184715 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[12\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184715 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[12]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1736428184715 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1736428184715 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 333 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 333 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult3|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult3|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 412 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[11\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[11\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[10\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[10\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le6a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le6a\[14\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 44 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[13\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult0\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[12\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[11\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[11\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[10\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[10\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[13\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 45 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult1\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[12\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 45 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le7a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[12\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[11\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[11\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[10\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le3a\[10\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 42 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le3a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le6a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le6a\[14\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 44 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[14\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[13\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\|mult_86t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_18h1:auto_generated\|mult_reo:mult1\|le7a\[12\]\"" {  } { { "db/mult_reo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_reo.tdf" 45 6 0 } } { "db/mac_mult_18h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_18h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_86t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_86t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2|mult_86t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_18h1:auto_generated|mult_reo:mult1|le7a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[11\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[11\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[10\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[10\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[13\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 45 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\|mult_66t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[12\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_peo.tdf" 45 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/mult_66t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 466 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428184720 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3|mult_66t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le7a[12]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1736428184720 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1736428184720 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2110 " "Ignored 2110 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "50 " "Ignored 50 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1736428184937 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "2060 " "Ignored 2060 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1736428184937 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1736428184937 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736428185510 "|top_module|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736428185510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736428185685 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736428186631 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:cos_rtl_0\|altsyncram_tl81:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:cos_rtl_0\|altsyncram_tl81:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_tl81.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_tl81.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 393 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428186699 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:sin_rtl_0\|altsyncram_sl81:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|altsyncram:sin_rtl_0\|altsyncram_sl81:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_sl81.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/db/altsyncram_sl81.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 393 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428186699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/output_files/FFT_256.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/output_files/FFT_256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428186853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736428187159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736428187159 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428187408 "|top_module|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428187408 "|top_module|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428187408 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736428187408 "|top_module|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1736428187408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4384 " "Implemented 4384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736428187408 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736428187408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4066 " "Implemented 4066 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736428187408 ""} { "Info" "ICUT_CUT_TM_RAMS" "264 " "Implemented 264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736428187408 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1736428187408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736428187408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736428187468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 16:09:47 2025 " "Processing ended: Thu Jan 09 16:09:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736428187468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736428187468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736428187468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428187468 ""}
