{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715329842090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715329842090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:00:41 2024 " "Processing started: Fri May 10 14:00:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715329842090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715329842090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE_309_PROJECT -c EE_309_PROJECT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE_309_PROJECT -c EE_309_PROJECT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715329842090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715329845692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715329845692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_10plus6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_10plus6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_10plus6-SE " "Found design unit 1: sign_extender_10plus6-SE" {  } { { "sign_extender_10plus6.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/sign_extender_10plus6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890462 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_10plus6 " "Found entity 1: sign_extender_10plus6" {  } { { "sign_extender_10plus6.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/sign_extender_10plus6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder_16plus1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder_16plus1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Padder16plus1-Behavioral " "Found design unit 1: Padder16plus1-Behavioral" {  } { { "padder_16plus1.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/padder_16plus1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890493 ""} { "Info" "ISGN_ENTITY_NAME" "1 Padder16plus1 " "Found entity 1: Padder16plus1" {  } { { "padder_16plus1.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/padder_16plus1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder_15plus1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder_15plus1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Padder-Behavioral " "Found design unit 1: Padder-Behavioral" {  } { { "padder_15plus1.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/padder_15plus1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Padder " "Found entity 1: Padder" {  } { { "padder_15plus1.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/padder_15plus1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder_1plus16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder_1plus16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Padder1plus16-Behavioral " "Found design unit 1: Padder1plus16-Behavioral" {  } { { "padder_1plus16.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/padder_1plus16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890555 ""} { "Info" "ISGN_ENTITY_NAME" "1 Padder1plus16 " "Found entity 1: Padder1plus16" {  } { { "padder_1plus16.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/padder_1plus16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementer-Behavioral " "Found design unit 1: Complementer-Behavioral" {  } { { "complementor.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/complementor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementer " "Found entity 1: Complementer" {  } { { "complementor.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/complementor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_5.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_5.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_5-Behavioral " "Found design unit 1: pipeline_5-Behavioral" {  } { { "pipeline_5.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_5.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890618 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_5 " "Found entity 1: pipeline_5" {  } { { "pipeline_5.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_5.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_4-Behavioral " "Found design unit 1: pipeline_4-Behavioral" {  } { { "pipeline_4.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_4.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890649 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_4 " "Found entity 1: pipeline_4" {  } { { "pipeline_4.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_3-Behavioral " "Found design unit 1: pipeline_3-Behavioral" {  } { { "pipeline_3.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_3.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890665 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_3 " "Found entity 1: pipeline_3" {  } { { "pipeline_3.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_3.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_2-Behavioral " "Found design unit 1: pipeline_2-Behavioral" {  } { { "pipeline_2.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_2.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890712 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_2 " "Found entity 1: pipeline_2" {  } { { "pipeline_2.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_1-Behavioral " "Found design unit 1: pipeline_1-Behavioral" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_1.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890743 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_1 " "Found entity 1: pipeline_1" {  } { { "pipeline_1.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/pipeline_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file temp_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_reg-Behavioral " "Found design unit 1: temp_reg-Behavioral" {  } { { "TEMP_REG.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/TEMP_REG.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890774 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_reg " "Found entity 1: temp_reg" {  } { { "TEMP_REG.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/TEMP_REG.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-Behavioral " "Found design unit 1: REGISTER_FILE-Behavioral" {  } { { "REGISTER_FILE.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/REGISTER_FILE.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890805 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/REGISTER_FILE.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Behavioral " "Found design unit 1: Memory-Behavioral" {  } { { "MEMORY.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/MEMORY.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890837 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "MEMORY.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/MEMORY.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file leftshifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter-Behavioral " "Found design unit 1: LeftShifter-Behavioral" {  } { { "LEFTSHIFTER.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/LEFTSHIFTER.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890868 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter " "Found entity 1: LeftShifter" {  } { { "LEFTSHIFTER.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/LEFTSHIFTER.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890884 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-beh " "Found design unit 1: IITB_RISC-beh" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/IITB_RISC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890915 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/IITB_RISC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-beh " "Found design unit 1: DATAPATH-beh" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/DATAPATH.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890946 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/DATAPATH.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_2-Behavioral " "Found design unit 1: ALU_2-Behavioral" {  } { { "ALU_2.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_2 " "Found entity 1: ALU_2" {  } { { "ALU_2.vhd" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715329890962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715329890962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715329891227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempz_extended ALU.vhdl(22) " "Verilog HDL or VHDL warning at ALU.vhdl(22): object \"tempz_extended\" assigned a value but never read" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1715329891243 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_int ALU.vhdl(69) " "VHDL Process Statement warning at ALU.vhdl(69): inferring latch(es) for signal or variable \"temp_int\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1715329891259 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhdl(69) " "VHDL Process Statement warning at ALU.vhdl(69): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1715329891259 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zout ALU.vhdl(69) " "VHDL Process Statement warning at ALU.vhdl(69): inferring latch(es) for signal or variable \"Zout\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1715329891259 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout ALU.vhdl(69) " "VHDL Process Statement warning at ALU.vhdl(69): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1715329891259 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPUT ALU.vhdl(69) " "VHDL Process Statement warning at ALU.vhdl(69): inferring latch(es) for signal or variable \"OUTPUT\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1715329891259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[0\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[1\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[2\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[3\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[4\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[5\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[6\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[7\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[8\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[9\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[10\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[11\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[12\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[13\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[14\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[14\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[15\] ALU.vhdl(69) " "Inferred latch for \"OUTPUT\[15\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ALU.vhdl(69) " "Inferred latch for \"Cout\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout ALU.vhdl(69) " "Inferred latch for \"Zout\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhdl(69) " "Inferred latch for \"temp\[0\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhdl(69) " "Inferred latch for \"temp\[1\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhdl(69) " "Inferred latch for \"temp\[2\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhdl(69) " "Inferred latch for \"temp\[3\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhdl(69) " "Inferred latch for \"temp\[4\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhdl(69) " "Inferred latch for \"temp\[5\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.vhdl(69) " "Inferred latch for \"temp\[6\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.vhdl(69) " "Inferred latch for \"temp\[7\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhdl(69) " "Inferred latch for \"temp\[8\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ALU.vhdl(69) " "Inferred latch for \"temp\[9\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ALU.vhdl(69) " "Inferred latch for \"temp\[10\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ALU.vhdl(69) " "Inferred latch for \"temp\[11\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ALU.vhdl(69) " "Inferred latch for \"temp\[12\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ALU.vhdl(69) " "Inferred latch for \"temp\[13\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ALU.vhdl(69) " "Inferred latch for \"temp\[14\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ALU.vhdl(69) " "Inferred latch for \"temp\[15\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] ALU.vhdl(69) " "Inferred latch for \"temp\[16\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[0\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[0\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[1\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[1\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[2\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[2\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[3\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[3\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[4\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[4\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[5\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[5\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891274 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[6\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[6\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[7\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[7\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[8\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[8\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[9\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[9\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[10\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[10\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[11\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[11\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[12\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[12\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[13\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[13\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[14\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[14\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[15\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[15\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_int\[16\] ALU.vhdl(69) " "Inferred latch for \"temp_int\[16\]\" at ALU.vhdl(69)" {  } { { "ALU.vhdl" "" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1715329891290 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Padder1plus16 Padder1plus16:extend1 " "Elaborating entity \"Padder1plus16\" for hierarchy \"Padder1plus16:extend1\"" {  } { { "ALU.vhdl" "extend1" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715329891399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Padder16plus1 Padder16plus1:extend3 " "Elaborating entity \"Padder16plus1\" for hierarchy \"Padder16plus1:extend3\"" {  } { { "ALU.vhdl" "extend3" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715329891430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complementer Complementer:comp1 " "Elaborating entity \"Complementer\" for hierarchy \"Complementer:comp1\"" {  } { { "ALU.vhdl" "comp1" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715329891477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_10plus6 sign_extender_10plus6:signExtend1 " "Elaborating entity \"sign_extender_10plus6\" for hierarchy \"sign_extender_10plus6:signExtend1\"" {  } { { "ALU.vhdl" "signExtend1" { Text "C:/Users/Kaushal/Desktop/IITB-RISC/ALU.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715329891540 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INSTRUCTION_REG 24 " "Ignored 24 assignments for entity \"INSTRUCTION_REG\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity INSTRUCTION_REG -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity INSTRUCTION_REG -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1715329892077 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1715329892077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715329892202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:01:32 2024 " "Processing ended: Fri May 10 14:01:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715329892202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715329892202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715329892202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715329892202 ""}
