

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Jul 19 23:15:59 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution1_1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  81561650|  81561650| 0.816 sec | 0.816 sec |  81561650|  81561650|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                  |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_outp_x      |  40780824|  40780824|   3398402|          -|          -|    12|    no    |
        | + l_y            |   3398400|   3398400|      4425|          -|          -|   768|    no    |
        |  ++ l_r_outer    |      4416|      4416|        46|          -|          -|    96|    no    |
        |- l_C_outp_x_0    |  40780824|  40780824|   3398402|          -|          -|    12|    no    |
        | + l_y_0          |   3398400|   3398400|      4425|          -|          -|   768|    no    |
        |  ++ l_r_0_outer  |      4416|      4416|        46|          -|          -|    96|    no    |
        +------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 111
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 57 
3 --> 4 2 
4 --> 5 50 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 4 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 3 
57 --> 58 
58 --> 59 57 
59 --> 60 105 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 59 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 58 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v2_7), !map !7"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v2_6), !map !14"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v2_5), !map !20"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v2_4), !map !26"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v2_3), !map !32"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v2_2), !map !38"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v2_1), !map !44"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v2_0), !map !50"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v1_7), !map !56"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v1_6), !map !60"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v1_5), !map !64"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v1_4), !map !68"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v1_3), !map !72"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v1_2), !map !76"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v1_1), !map !80"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73728 x float]* %v1_0), !map !84"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1152 x float]* %v0_7), !map !88"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1152 x float]* %v0_6), !map !94"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1152 x float]* %v0_5), !map !99"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1152 x float]* %v0_4), !map !104"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1152 x float]* %v0_3), !map !109"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1152 x float]* %v0_2), !map !114"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1152 x float]* %v0_1), !map !119"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1152 x float]* %v0_0), !map !124"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v3) nounwind, !map !129"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v4) nounwind, !map !134"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v5), !map !138"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 139 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%B_outp = alloca [9216 x float], align 4" [kernel.cpp:30]   --->   Operation 140 'alloca' 'B_outp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 141 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:31]   --->   Operation 141 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%x_0_3 = phi i4 [ 0, %0 ], [ %x, %l_B_outp_x_end ]"   --->   Operation 142 'phi' 'x_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %x_0_3, -4" [kernel.cpp:31]   --->   Operation 143 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 144 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.73ns)   --->   "%x = add i4 %x_0_3, 1" [kernel.cpp:31]   --->   Operation 145 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader.preheader, label %l_B_outp_x_begin" [kernel.cpp:31]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [kernel.cpp:31]   --->   Operation 147 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind" [kernel.cpp:31]   --->   Operation 148 'specregionbegin' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %x_0_3, i7 0)" [kernel.cpp:41]   --->   Operation 149 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i11 %tmp_4 to i12" [kernel.cpp:41]   --->   Operation 150 'zext' 'zext_ln41' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %x_0_3, i5 0)" [kernel.cpp:41]   --->   Operation 151 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i9 %tmp_5 to i12" [kernel.cpp:41]   --->   Operation 152 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.63ns)   --->   "%sub_ln41 = sub i12 %zext_ln41, %zext_ln41_1" [kernel.cpp:41]   --->   Operation 153 'sub' 'sub_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_3, i10 0)" [kernel.cpp:53]   --->   Operation 154 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i14 %tmp_6 to i15" [kernel.cpp:53]   --->   Operation 155 'zext' 'zext_ln53' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_3, i8 0)" [kernel.cpp:53]   --->   Operation 156 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i12 %tmp_7 to i15" [kernel.cpp:53]   --->   Operation 157 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.81ns)   --->   "%sub_ln53 = sub i15 %zext_ln53, %zext_ln53_1" [kernel.cpp:53]   --->   Operation 158 'sub' 'sub_ln53' <Predicate = (!icmp_ln31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:32]   --->   Operation 159 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_2 : Operation 160 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:56]   --->   Operation 160 'br' <Predicate = (icmp_ln31)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%y_0_4 = phi i10 [ 0, %l_B_outp_x_begin ], [ %y, %l_y_end ]"   --->   Operation 161 'phi' 'y_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %y_0_4, -256" [kernel.cpp:32]   --->   Operation 162 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 163 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.73ns)   --->   "%y = add i10 %y_0_4, 1" [kernel.cpp:32]   --->   Operation 164 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %l_B_outp_x_end, label %l_y_begin" [kernel.cpp:32]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [kernel.cpp:32]   --->   Operation 166 'specloopname' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [kernel.cpp:32]   --->   Operation 167 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i10 %y_0_4 to i64" [kernel.cpp:42]   --->   Operation 168 'zext' 'zext_ln42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i10 %y_0_4 to i15" [kernel.cpp:42]   --->   Operation 169 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %y_0_4, i7 0)" [kernel.cpp:42]   --->   Operation 170 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i17 %tmp_s to i18" [kernel.cpp:42]   --->   Operation 171 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_10 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %y_0_4, i5 0)" [kernel.cpp:42]   --->   Operation 172 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i15 %tmp_10 to i18" [kernel.cpp:42]   --->   Operation 173 'zext' 'zext_ln42_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.10ns)   --->   "%sub_ln42 = sub i18 %zext_ln42_2, %zext_ln42_3" [kernel.cpp:42]   --->   Operation 174 'sub' 'sub_ln42' <Predicate = (!icmp_ln32)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (1.94ns)   --->   "%add_ln53 = add i15 %sub_ln53, %zext_ln42_1" [kernel.cpp:53]   --->   Operation 175 'add' 'add_ln53' <Predicate = (!icmp_ln32)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i15 %add_ln53 to i64" [kernel.cpp:53]   --->   Operation 176 'sext' 'sext_ln53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%B_outp_addr = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln53" [kernel.cpp:53]   --->   Operation 177 'getelementptr' 'B_outp_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:36]   --->   Operation 178 'br' <Predicate = (!icmp_ln32)> <Delay = 1.76>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp) nounwind" [kernel.cpp:55]   --->   Operation 179 'specregionend' 'empty_8' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:31]   --->   Operation 180 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.39>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%r_outer_0 = phi i7 [ 0, %l_y_begin ], [ %r_outer, %4 ]"   --->   Operation 181 'phi' 'r_outer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%v19 = phi float [ 0.000000e+00, %l_y_begin ], [ %v18_7, %4 ]" [kernel.cpp:45]   --->   Operation 182 'phi' 'v19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.48ns)   --->   "%icmp_ln36 = icmp eq i7 %r_outer_0, -32" [kernel.cpp:36]   --->   Operation 183 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 184 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (1.87ns)   --->   "%r_outer = add i7 %r_outer_0, 1" [kernel.cpp:36]   --->   Operation 185 'add' 'r_outer' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %l_y_end, label %4" [kernel.cpp:36]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i7 %r_outer_0 to i18" [kernel.cpp:41]   --->   Operation 187 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i7 %r_outer_0 to i12" [kernel.cpp:41]   --->   Operation 188 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (1.54ns)   --->   "%add_ln41 = add i12 %sub_ln41, %zext_ln41_3" [kernel.cpp:41]   --->   Operation 189 'add' 'add_ln41' <Predicate = (!icmp_ln36)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i12 %add_ln41 to i64" [kernel.cpp:41]   --->   Operation 190 'sext' 'sext_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr [1152 x float]* %v0_0, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 191 'getelementptr' 'v0_0_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (2.13ns)   --->   "%add_ln42 = add i18 %sub_ln42, %zext_ln41_2" [kernel.cpp:42]   --->   Operation 192 'add' 'add_ln42' <Predicate = (!icmp_ln36)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i18 %add_ln42 to i64" [kernel.cpp:42]   --->   Operation 193 'sext' 'sext_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%v1_0_addr = getelementptr [73728 x float]* %v1_0, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 194 'getelementptr' 'v1_0_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 195 [2/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:41]   --->   Operation 195 'load' 'v0_0_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 196 [2/2] (3.25ns)   --->   "%v1_0_load = load float* %v1_0_addr, align 4" [kernel.cpp:42]   --->   Operation 196 'load' 'v1_0_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [768 x float]* %v3, i64 0, i64 %zext_ln42" [kernel.cpp:51]   --->   Operation 197 'getelementptr' 'v3_addr' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 198 [2/2] (3.25ns)   --->   "%v20 = load float* %v3_addr, align 4" [kernel.cpp:51]   --->   Operation 198 'load' 'v20' <Predicate = (icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 199 [1/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:41]   --->   Operation 199 'load' 'v0_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 200 [1/2] (3.25ns)   --->   "%v1_0_load = load float* %v1_0_addr, align 4" [kernel.cpp:42]   --->   Operation 200 'load' 'v1_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 201 [4/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:43]   --->   Operation 201 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 202 [3/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:43]   --->   Operation 202 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 203 [2/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:43]   --->   Operation 203 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr [1152 x float]* %v0_1, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 204 'getelementptr' 'v0_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%v1_1_addr = getelementptr [73728 x float]* %v1_1, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 205 'getelementptr' 'v1_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/4] (5.70ns)   --->   "%v = fmul float %v0_0_load, %v1_0_load" [kernel.cpp:43]   --->   Operation 206 'fmul' 'v' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [2/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:41]   --->   Operation 207 'load' 'v0_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 208 [2/2] (3.25ns)   --->   "%v1_1_load = load float* %v1_1_addr, align 4" [kernel.cpp:42]   --->   Operation 208 'load' 'v1_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 209 [5/5] (7.25ns)   --->   "%v1 = fadd float %v, %v19" [kernel.cpp:45]   --->   Operation 209 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:41]   --->   Operation 210 'load' 'v0_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 211 [1/2] (3.25ns)   --->   "%v1_1_load = load float* %v1_1_addr, align 4" [kernel.cpp:42]   --->   Operation 211 'load' 'v1_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 212 [4/5] (7.25ns)   --->   "%v1 = fadd float %v, %v19" [kernel.cpp:45]   --->   Operation 212 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [4/4] (5.70ns)   --->   "%v16_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:43]   --->   Operation 213 'fmul' 'v16_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 214 [3/5] (7.25ns)   --->   "%v1 = fadd float %v, %v19" [kernel.cpp:45]   --->   Operation 214 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [3/4] (5.70ns)   --->   "%v16_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:43]   --->   Operation 215 'fmul' 'v16_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 216 [2/5] (7.25ns)   --->   "%v1 = fadd float %v, %v19" [kernel.cpp:45]   --->   Operation 216 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [2/4] (5.70ns)   --->   "%v16_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:43]   --->   Operation 217 'fmul' 'v16_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%v0_2_addr = getelementptr [1152 x float]* %v0_2, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 218 'getelementptr' 'v0_2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%v1_2_addr = getelementptr [73728 x float]* %v1_2, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 219 'getelementptr' 'v1_2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/5] (7.25ns)   --->   "%v1 = fadd float %v, %v19" [kernel.cpp:45]   --->   Operation 220 'fadd' 'v1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/4] (5.70ns)   --->   "%v16_1 = fmul float %v0_1_load, %v1_1_load" [kernel.cpp:43]   --->   Operation 221 'fmul' 'v16_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [2/2] (3.25ns)   --->   "%v0_2_load = load float* %v0_2_addr, align 4" [kernel.cpp:41]   --->   Operation 222 'load' 'v0_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_14 : Operation 223 [2/2] (3.25ns)   --->   "%v1_2_load = load float* %v1_2_addr, align 4" [kernel.cpp:42]   --->   Operation 223 'load' 'v1_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 224 [5/5] (7.25ns)   --->   "%v18_1 = fadd float %v16_1, %v1" [kernel.cpp:45]   --->   Operation 224 'fadd' 'v18_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [1/2] (3.25ns)   --->   "%v0_2_load = load float* %v0_2_addr, align 4" [kernel.cpp:41]   --->   Operation 225 'load' 'v0_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_15 : Operation 226 [1/2] (3.25ns)   --->   "%v1_2_load = load float* %v1_2_addr, align 4" [kernel.cpp:42]   --->   Operation 226 'load' 'v1_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 227 [4/5] (7.25ns)   --->   "%v18_1 = fadd float %v16_1, %v1" [kernel.cpp:45]   --->   Operation 227 'fadd' 'v18_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [4/4] (5.70ns)   --->   "%v16_2 = fmul float %v0_2_load, %v1_2_load" [kernel.cpp:43]   --->   Operation 228 'fmul' 'v16_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 229 [3/5] (7.25ns)   --->   "%v18_1 = fadd float %v16_1, %v1" [kernel.cpp:45]   --->   Operation 229 'fadd' 'v18_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [3/4] (5.70ns)   --->   "%v16_2 = fmul float %v0_2_load, %v1_2_load" [kernel.cpp:43]   --->   Operation 230 'fmul' 'v16_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 231 [2/5] (7.25ns)   --->   "%v18_1 = fadd float %v16_1, %v1" [kernel.cpp:45]   --->   Operation 231 'fadd' 'v18_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [2/4] (5.70ns)   --->   "%v16_2 = fmul float %v0_2_load, %v1_2_load" [kernel.cpp:43]   --->   Operation 232 'fmul' 'v16_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%v0_3_addr = getelementptr [1152 x float]* %v0_3, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 233 'getelementptr' 'v0_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%v1_3_addr = getelementptr [73728 x float]* %v1_3, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 234 'getelementptr' 'v1_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/5] (7.25ns)   --->   "%v18_1 = fadd float %v16_1, %v1" [kernel.cpp:45]   --->   Operation 235 'fadd' 'v18_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/4] (5.70ns)   --->   "%v16_2 = fmul float %v0_2_load, %v1_2_load" [kernel.cpp:43]   --->   Operation 236 'fmul' 'v16_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [2/2] (3.25ns)   --->   "%v0_3_load = load float* %v0_3_addr, align 4" [kernel.cpp:41]   --->   Operation 237 'load' 'v0_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 238 [2/2] (3.25ns)   --->   "%v1_3_load = load float* %v1_3_addr, align 4" [kernel.cpp:42]   --->   Operation 238 'load' 'v1_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 239 [5/5] (7.25ns)   --->   "%v18_2 = fadd float %v16_2, %v18_1" [kernel.cpp:45]   --->   Operation 239 'fadd' 'v18_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [1/2] (3.25ns)   --->   "%v0_3_load = load float* %v0_3_addr, align 4" [kernel.cpp:41]   --->   Operation 240 'load' 'v0_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 241 [1/2] (3.25ns)   --->   "%v1_3_load = load float* %v1_3_addr, align 4" [kernel.cpp:42]   --->   Operation 241 'load' 'v1_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 242 [4/5] (7.25ns)   --->   "%v18_2 = fadd float %v16_2, %v18_1" [kernel.cpp:45]   --->   Operation 242 'fadd' 'v18_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [4/4] (5.70ns)   --->   "%v16_3 = fmul float %v0_3_load, %v1_3_load" [kernel.cpp:43]   --->   Operation 243 'fmul' 'v16_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 244 [3/5] (7.25ns)   --->   "%v18_2 = fadd float %v16_2, %v18_1" [kernel.cpp:45]   --->   Operation 244 'fadd' 'v18_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 245 [3/4] (5.70ns)   --->   "%v16_3 = fmul float %v0_3_load, %v1_3_load" [kernel.cpp:43]   --->   Operation 245 'fmul' 'v16_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 246 [2/5] (7.25ns)   --->   "%v18_2 = fadd float %v16_2, %v18_1" [kernel.cpp:45]   --->   Operation 246 'fadd' 'v18_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 247 [2/4] (5.70ns)   --->   "%v16_3 = fmul float %v0_3_load, %v1_3_load" [kernel.cpp:43]   --->   Operation 247 'fmul' 'v16_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%v0_4_addr = getelementptr [1152 x float]* %v0_4, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 248 'getelementptr' 'v0_4_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%v0_5_addr = getelementptr [1152 x float]* %v0_5, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 249 'getelementptr' 'v0_5_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%v0_6_addr = getelementptr [1152 x float]* %v0_6, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 250 'getelementptr' 'v0_6_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%v0_7_addr = getelementptr [1152 x float]* %v0_7, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 251 'getelementptr' 'v0_7_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%v1_4_addr = getelementptr [73728 x float]* %v1_4, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 252 'getelementptr' 'v1_4_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (0.00ns)   --->   "%v1_5_addr = getelementptr [73728 x float]* %v1_5, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 253 'getelementptr' 'v1_5_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%v1_6_addr = getelementptr [73728 x float]* %v1_6, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 254 'getelementptr' 'v1_6_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%v1_7_addr = getelementptr [73728 x float]* %v1_7, i64 0, i64 %sext_ln42" [kernel.cpp:42]   --->   Operation 255 'getelementptr' 'v1_7_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/5] (7.25ns)   --->   "%v18_2 = fadd float %v16_2, %v18_1" [kernel.cpp:45]   --->   Operation 256 'fadd' 'v18_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 257 [1/4] (5.70ns)   --->   "%v16_3 = fmul float %v0_3_load, %v1_3_load" [kernel.cpp:43]   --->   Operation 257 'fmul' 'v16_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [2/2] (3.25ns)   --->   "%v0_4_load = load float* %v0_4_addr, align 4" [kernel.cpp:41]   --->   Operation 258 'load' 'v0_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 259 [2/2] (3.25ns)   --->   "%v1_4_load = load float* %v1_4_addr, align 4" [kernel.cpp:42]   --->   Operation 259 'load' 'v1_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 260 [2/2] (3.25ns)   --->   "%v0_5_load = load float* %v0_5_addr, align 4" [kernel.cpp:41]   --->   Operation 260 'load' 'v0_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 261 [2/2] (3.25ns)   --->   "%v1_5_load = load float* %v1_5_addr, align 4" [kernel.cpp:42]   --->   Operation 261 'load' 'v1_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 262 [2/2] (3.25ns)   --->   "%v0_6_load = load float* %v0_6_addr, align 4" [kernel.cpp:41]   --->   Operation 262 'load' 'v0_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 263 [2/2] (3.25ns)   --->   "%v1_6_load = load float* %v1_6_addr, align 4" [kernel.cpp:42]   --->   Operation 263 'load' 'v1_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 264 [2/2] (3.25ns)   --->   "%v0_7_load = load float* %v0_7_addr, align 4" [kernel.cpp:41]   --->   Operation 264 'load' 'v0_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 265 [2/2] (3.25ns)   --->   "%v1_7_load = load float* %v1_7_addr, align 4" [kernel.cpp:42]   --->   Operation 265 'load' 'v1_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 266 [5/5] (7.25ns)   --->   "%v18_3 = fadd float %v16_3, %v18_2" [kernel.cpp:45]   --->   Operation 266 'fadd' 'v18_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 267 [1/2] (3.25ns)   --->   "%v0_4_load = load float* %v0_4_addr, align 4" [kernel.cpp:41]   --->   Operation 267 'load' 'v0_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 268 [1/2] (3.25ns)   --->   "%v1_4_load = load float* %v1_4_addr, align 4" [kernel.cpp:42]   --->   Operation 268 'load' 'v1_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 269 [1/2] (3.25ns)   --->   "%v0_5_load = load float* %v0_5_addr, align 4" [kernel.cpp:41]   --->   Operation 269 'load' 'v0_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 270 [1/2] (3.25ns)   --->   "%v1_5_load = load float* %v1_5_addr, align 4" [kernel.cpp:42]   --->   Operation 270 'load' 'v1_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 271 [1/2] (3.25ns)   --->   "%v0_6_load = load float* %v0_6_addr, align 4" [kernel.cpp:41]   --->   Operation 271 'load' 'v0_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 272 [1/2] (3.25ns)   --->   "%v1_6_load = load float* %v1_6_addr, align 4" [kernel.cpp:42]   --->   Operation 272 'load' 'v1_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 273 [1/2] (3.25ns)   --->   "%v0_7_load = load float* %v0_7_addr, align 4" [kernel.cpp:41]   --->   Operation 273 'load' 'v0_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 274 [1/2] (3.25ns)   --->   "%v1_7_load = load float* %v1_7_addr, align 4" [kernel.cpp:42]   --->   Operation 274 'load' 'v1_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 275 [4/5] (7.25ns)   --->   "%v18_3 = fadd float %v16_3, %v18_2" [kernel.cpp:45]   --->   Operation 275 'fadd' 'v18_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 276 [4/4] (5.70ns)   --->   "%v16_4 = fmul float %v0_4_load, %v1_4_load" [kernel.cpp:43]   --->   Operation 276 'fmul' 'v16_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 277 [4/4] (5.70ns)   --->   "%v16_5 = fmul float %v0_5_load, %v1_5_load" [kernel.cpp:43]   --->   Operation 277 'fmul' 'v16_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [4/4] (5.70ns)   --->   "%v16_6 = fmul float %v0_6_load, %v1_6_load" [kernel.cpp:43]   --->   Operation 278 'fmul' 'v16_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 279 [4/4] (5.70ns)   --->   "%v16_7 = fmul float %v0_7_load, %v1_7_load" [kernel.cpp:43]   --->   Operation 279 'fmul' 'v16_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 280 [3/5] (7.25ns)   --->   "%v18_3 = fadd float %v16_3, %v18_2" [kernel.cpp:45]   --->   Operation 280 'fadd' 'v18_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [3/4] (5.70ns)   --->   "%v16_4 = fmul float %v0_4_load, %v1_4_load" [kernel.cpp:43]   --->   Operation 281 'fmul' 'v16_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [3/4] (5.70ns)   --->   "%v16_5 = fmul float %v0_5_load, %v1_5_load" [kernel.cpp:43]   --->   Operation 282 'fmul' 'v16_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 283 [3/4] (5.70ns)   --->   "%v16_6 = fmul float %v0_6_load, %v1_6_load" [kernel.cpp:43]   --->   Operation 283 'fmul' 'v16_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [3/4] (5.70ns)   --->   "%v16_7 = fmul float %v0_7_load, %v1_7_load" [kernel.cpp:43]   --->   Operation 284 'fmul' 'v16_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 285 [2/5] (7.25ns)   --->   "%v18_3 = fadd float %v16_3, %v18_2" [kernel.cpp:45]   --->   Operation 285 'fadd' 'v18_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 286 [2/4] (5.70ns)   --->   "%v16_4 = fmul float %v0_4_load, %v1_4_load" [kernel.cpp:43]   --->   Operation 286 'fmul' 'v16_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 287 [2/4] (5.70ns)   --->   "%v16_5 = fmul float %v0_5_load, %v1_5_load" [kernel.cpp:43]   --->   Operation 287 'fmul' 'v16_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 288 [2/4] (5.70ns)   --->   "%v16_6 = fmul float %v0_6_load, %v1_6_load" [kernel.cpp:43]   --->   Operation 288 'fmul' 'v16_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 289 [2/4] (5.70ns)   --->   "%v16_7 = fmul float %v0_7_load, %v1_7_load" [kernel.cpp:43]   --->   Operation 289 'fmul' 'v16_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 290 [1/5] (7.25ns)   --->   "%v18_3 = fadd float %v16_3, %v18_2" [kernel.cpp:45]   --->   Operation 290 'fadd' 'v18_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 291 [1/4] (5.70ns)   --->   "%v16_4 = fmul float %v0_4_load, %v1_4_load" [kernel.cpp:43]   --->   Operation 291 'fmul' 'v16_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 292 [1/4] (5.70ns)   --->   "%v16_5 = fmul float %v0_5_load, %v1_5_load" [kernel.cpp:43]   --->   Operation 292 'fmul' 'v16_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 293 [1/4] (5.70ns)   --->   "%v16_6 = fmul float %v0_6_load, %v1_6_load" [kernel.cpp:43]   --->   Operation 293 'fmul' 'v16_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 294 [1/4] (5.70ns)   --->   "%v16_7 = fmul float %v0_7_load, %v1_7_load" [kernel.cpp:43]   --->   Operation 294 'fmul' 'v16_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 295 [5/5] (7.25ns)   --->   "%v18_4 = fadd float %v16_4, %v18_3" [kernel.cpp:45]   --->   Operation 295 'fadd' 'v18_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 296 [4/5] (7.25ns)   --->   "%v18_4 = fadd float %v16_4, %v18_3" [kernel.cpp:45]   --->   Operation 296 'fadd' 'v18_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 297 [3/5] (7.25ns)   --->   "%v18_4 = fadd float %v16_4, %v18_3" [kernel.cpp:45]   --->   Operation 297 'fadd' 'v18_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 298 [2/5] (7.25ns)   --->   "%v18_4 = fadd float %v16_4, %v18_3" [kernel.cpp:45]   --->   Operation 298 'fadd' 'v18_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 299 [1/5] (7.25ns)   --->   "%v18_4 = fadd float %v16_4, %v18_3" [kernel.cpp:45]   --->   Operation 299 'fadd' 'v18_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 300 [5/5] (7.25ns)   --->   "%v18_5 = fadd float %v16_5, %v18_4" [kernel.cpp:45]   --->   Operation 300 'fadd' 'v18_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 301 [4/5] (7.25ns)   --->   "%v18_5 = fadd float %v16_5, %v18_4" [kernel.cpp:45]   --->   Operation 301 'fadd' 'v18_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 302 [3/5] (7.25ns)   --->   "%v18_5 = fadd float %v16_5, %v18_4" [kernel.cpp:45]   --->   Operation 302 'fadd' 'v18_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 303 [2/5] (7.25ns)   --->   "%v18_5 = fadd float %v16_5, %v18_4" [kernel.cpp:45]   --->   Operation 303 'fadd' 'v18_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 304 [1/5] (7.25ns)   --->   "%v18_5 = fadd float %v16_5, %v18_4" [kernel.cpp:45]   --->   Operation 304 'fadd' 'v18_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 305 [5/5] (7.25ns)   --->   "%v18_6 = fadd float %v16_6, %v18_5" [kernel.cpp:45]   --->   Operation 305 'fadd' 'v18_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 306 [4/5] (7.25ns)   --->   "%v18_6 = fadd float %v16_6, %v18_5" [kernel.cpp:45]   --->   Operation 306 'fadd' 'v18_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 307 [3/5] (7.25ns)   --->   "%v18_6 = fadd float %v16_6, %v18_5" [kernel.cpp:45]   --->   Operation 307 'fadd' 'v18_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 308 [2/5] (7.25ns)   --->   "%v18_6 = fadd float %v16_6, %v18_5" [kernel.cpp:45]   --->   Operation 308 'fadd' 'v18_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 309 [1/5] (7.25ns)   --->   "%v18_6 = fadd float %v16_6, %v18_5" [kernel.cpp:45]   --->   Operation 309 'fadd' 'v18_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 310 [5/5] (7.25ns)   --->   "%v18_7 = fadd float %v16_7, %v18_6" [kernel.cpp:45]   --->   Operation 310 'fadd' 'v18_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 311 [4/5] (7.25ns)   --->   "%v18_7 = fadd float %v16_7, %v18_6" [kernel.cpp:45]   --->   Operation 311 'fadd' 'v18_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 312 [3/5] (7.25ns)   --->   "%v18_7 = fadd float %v16_7, %v18_6" [kernel.cpp:45]   --->   Operation 312 'fadd' 'v18_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 313 [2/5] (7.25ns)   --->   "%v18_7 = fadd float %v16_7, %v18_6" [kernel.cpp:45]   --->   Operation 313 'fadd' 'v18_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [kernel.cpp:36]   --->   Operation 314 'specloopname' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 315 [1/5] (7.25ns)   --->   "%v18_7 = fadd float %v16_7, %v18_6" [kernel.cpp:45]   --->   Operation 315 'fadd' 'v18_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 316 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:36]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 4> <Delay = 3.25>
ST_50 : Operation 317 [1/2] (3.25ns)   --->   "%v20 = load float* %v3_addr, align 4" [kernel.cpp:51]   --->   Operation 317 'load' 'v20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 51 <SV = 5> <Delay = 7.25>
ST_51 : Operation 318 [5/5] (7.25ns)   --->   "%v21 = fadd float %v19, %v20" [kernel.cpp:52]   --->   Operation 318 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 6> <Delay = 7.25>
ST_52 : Operation 319 [4/5] (7.25ns)   --->   "%v21 = fadd float %v19, %v20" [kernel.cpp:52]   --->   Operation 319 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 7> <Delay = 7.25>
ST_53 : Operation 320 [3/5] (7.25ns)   --->   "%v21 = fadd float %v19, %v20" [kernel.cpp:52]   --->   Operation 320 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 8> <Delay = 7.25>
ST_54 : Operation 321 [2/5] (7.25ns)   --->   "%v21 = fadd float %v19, %v20" [kernel.cpp:52]   --->   Operation 321 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 9> <Delay = 7.25>
ST_55 : Operation 322 [1/5] (7.25ns)   --->   "%v21 = fadd float %v19, %v20" [kernel.cpp:52]   --->   Operation 322 'fadd' 'v21' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 10> <Delay = 3.25>
ST_56 : Operation 323 [1/1] (3.25ns)   --->   "store float %v21, float* %B_outp_addr, align 4" [kernel.cpp:53]   --->   Operation 323 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_56 : Operation 324 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_2) nounwind" [kernel.cpp:54]   --->   Operation 324 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 325 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:32]   --->   Operation 325 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 2> <Delay = 1.81>
ST_57 : Operation 326 [1/1] (0.00ns)   --->   "%x_0_0 = phi i4 [ %x_0, %l_C_outp_x_0_end ], [ 0, %.preheader.preheader ]"   --->   Operation 326 'phi' 'x_0_0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 327 [1/1] (1.30ns)   --->   "%icmp_ln56 = icmp eq i4 %x_0_0, -4" [kernel.cpp:56]   --->   Operation 327 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 328 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 328 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 329 [1/1] (1.73ns)   --->   "%x_0 = add i4 %x_0_0, 1" [kernel.cpp:56]   --->   Operation 329 'add' 'x_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 330 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %8, label %l_C_outp_x_0_begin" [kernel.cpp:56]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [kernel.cpp:56]   --->   Operation 331 'specloopname' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_57 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6) nounwind" [kernel.cpp:56]   --->   Operation 332 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_57 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)" [kernel.cpp:78]   --->   Operation 333 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_57 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i14 %tmp_8 to i15" [kernel.cpp:78]   --->   Operation 334 'zext' 'zext_ln78' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_57 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)" [kernel.cpp:78]   --->   Operation 335 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_57 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i12 %tmp_9 to i15" [kernel.cpp:78]   --->   Operation 336 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_57 : Operation 337 [1/1] (1.81ns)   --->   "%sub_ln78 = sub i15 %zext_ln78, %zext_ln78_1" [kernel.cpp:78]   --->   Operation 337 'sub' 'sub_ln78' <Predicate = (!icmp_ln56)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 338 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:57]   --->   Operation 338 'br' <Predicate = (!icmp_ln56)> <Delay = 1.76>
ST_57 : Operation 339 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:81]   --->   Operation 339 'ret' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 58 <SV = 3> <Delay = 2.10>
ST_58 : Operation 340 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_outp_x_0_begin ], [ %y_0, %l_y_0_end ]"   --->   Operation 340 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 341 [1/1] (1.77ns)   --->   "%icmp_ln57 = icmp eq i10 %y_0_0, -256" [kernel.cpp:57]   --->   Operation 341 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 342 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 342 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 343 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:57]   --->   Operation 343 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 344 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %l_C_outp_x_0_end, label %l_y_0_begin" [kernel.cpp:57]   --->   Operation 344 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [kernel.cpp:57]   --->   Operation 345 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7) nounwind" [kernel.cpp:57]   --->   Operation 346 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i10 %y_0_0 to i64" [kernel.cpp:67]   --->   Operation 347 'zext' 'zext_ln67' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i10 %y_0_0 to i15" [kernel.cpp:67]   --->   Operation 348 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_11 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %y_0_0, i7 0)" [kernel.cpp:67]   --->   Operation 349 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i17 %tmp_11 to i18" [kernel.cpp:67]   --->   Operation 350 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_12 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %y_0_0, i5 0)" [kernel.cpp:67]   --->   Operation 351 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i15 %tmp_12 to i18" [kernel.cpp:67]   --->   Operation 352 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 353 [1/1] (2.10ns)   --->   "%sub_ln67 = sub i18 %zext_ln67_2, %zext_ln67_3" [kernel.cpp:67]   --->   Operation 353 'sub' 'sub_ln67' <Predicate = (!icmp_ln57)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 354 [1/1] (1.94ns)   --->   "%add_ln78 = add i15 %sub_ln78, %zext_ln67_1" [kernel.cpp:78]   --->   Operation 354 'add' 'add_ln78' <Predicate = (!icmp_ln57)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i15 %add_ln78 to i64" [kernel.cpp:78]   --->   Operation 355 'sext' 'sext_ln78' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 356 [1/1] (0.00ns)   --->   "%v5_addr = getelementptr [9216 x float]* %v5, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 356 'getelementptr' 'v5_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 357 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:61]   --->   Operation 357 'br' <Predicate = (!icmp_ln57)> <Delay = 1.76>
ST_58 : Operation 358 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_1) nounwind" [kernel.cpp:80]   --->   Operation 358 'specregionend' 'empty_13' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_58 : Operation 359 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:56]   --->   Operation 359 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 59 <SV = 4> <Delay = 5.39>
ST_59 : Operation 360 [1/1] (0.00ns)   --->   "%v34 = phi float [ 0.000000e+00, %l_y_0_begin ], [ %v33_7, %7 ]" [kernel.cpp:70]   --->   Operation 360 'phi' 'v34' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 361 [1/1] (0.00ns)   --->   "%r_0_outer_0 = phi i7 [ 0, %l_y_0_begin ], [ %r_0_outer, %7 ]"   --->   Operation 361 'phi' 'r_0_outer_0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 362 [1/1] (1.48ns)   --->   "%icmp_ln61 = icmp eq i7 %r_0_outer_0, -32" [kernel.cpp:61]   --->   Operation 362 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 363 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind"   --->   Operation 363 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 364 [1/1] (1.87ns)   --->   "%r_0_outer = add i7 %r_0_outer_0, 1" [kernel.cpp:61]   --->   Operation 364 'add' 'r_0_outer' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %l_y_0_end, label %7" [kernel.cpp:61]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %r_0_outer_0, i3 0)" [kernel.cpp:64]   --->   Operation 366 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_59 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i10 %shl_ln to i15" [kernel.cpp:66]   --->   Operation 367 'zext' 'zext_ln66' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_59 : Operation 368 [1/1] (1.94ns)   --->   "%add_ln66 = add i15 %zext_ln66, %sub_ln78" [kernel.cpp:66]   --->   Operation 368 'add' 'add_ln66' <Predicate = (!icmp_ln61)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i15 %add_ln66 to i64" [kernel.cpp:66]   --->   Operation 369 'sext' 'sext_ln66' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_59 : Operation 370 [1/1] (0.00ns)   --->   "%B_outp_addr_1 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln66" [kernel.cpp:66]   --->   Operation 370 'getelementptr' 'B_outp_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_59 : Operation 371 [2/2] (3.25ns)   --->   "%B_outp_load = load float* %B_outp_addr_1, align 16" [kernel.cpp:66]   --->   Operation 371 'load' 'B_outp_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_59 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i7 %r_0_outer_0 to i18" [kernel.cpp:67]   --->   Operation 372 'zext' 'zext_ln67_4' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_59 : Operation 373 [1/1] (2.13ns)   --->   "%add_ln67 = add i18 %zext_ln67_4, %sub_ln67" [kernel.cpp:67]   --->   Operation 373 'add' 'add_ln67' <Predicate = (!icmp_ln61)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i18 %add_ln67 to i64" [kernel.cpp:67]   --->   Operation 374 'sext' 'sext_ln67' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_59 : Operation 375 [1/1] (0.00ns)   --->   "%v2_0_addr = getelementptr [73728 x float]* %v2_0, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 375 'getelementptr' 'v2_0_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_59 : Operation 376 [2/2] (3.25ns)   --->   "%v2_0_load = load float* %v2_0_addr, align 4" [kernel.cpp:67]   --->   Operation 376 'load' 'v2_0_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_59 : Operation 377 [1/1] (0.00ns)   --->   "%v4_addr = getelementptr [768 x float]* %v4, i64 0, i64 %zext_ln67" [kernel.cpp:76]   --->   Operation 377 'getelementptr' 'v4_addr' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_59 : Operation 378 [2/2] (3.25ns)   --->   "%v35 = load float* %v4_addr, align 4" [kernel.cpp:76]   --->   Operation 378 'load' 'v35' <Predicate = (icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 60 <SV = 5> <Delay = 3.25>
ST_60 : Operation 379 [1/2] (3.25ns)   --->   "%B_outp_load = load float* %B_outp_addr_1, align 16" [kernel.cpp:66]   --->   Operation 379 'load' 'B_outp_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_60 : Operation 380 [1/2] (3.25ns)   --->   "%v2_0_load = load float* %v2_0_addr, align 4" [kernel.cpp:67]   --->   Operation 380 'load' 'v2_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 61 <SV = 6> <Delay = 5.70>
ST_61 : Operation 381 [4/4] (5.70ns)   --->   "%v6 = fmul float %B_outp_load, %v2_0_load" [kernel.cpp:68]   --->   Operation 381 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 7> <Delay = 5.70>
ST_62 : Operation 382 [3/4] (5.70ns)   --->   "%v6 = fmul float %B_outp_load, %v2_0_load" [kernel.cpp:68]   --->   Operation 382 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 8> <Delay = 5.70>
ST_63 : Operation 383 [2/4] (5.70ns)   --->   "%v6 = fmul float %B_outp_load, %v2_0_load" [kernel.cpp:68]   --->   Operation 383 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 9> <Delay = 5.70>
ST_64 : Operation 384 [1/1] (0.00ns)   --->   "%v2_1_addr = getelementptr [73728 x float]* %v2_1, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 384 'getelementptr' 'v2_1_addr' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 385 [1/4] (5.70ns)   --->   "%v6 = fmul float %B_outp_load, %v2_0_load" [kernel.cpp:68]   --->   Operation 385 'fmul' 'v6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_1)   --->   "%or_ln64 = or i10 %shl_ln, 1" [kernel.cpp:64]   --->   Operation 386 'or' 'or_ln64' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_1)   --->   "%zext_ln66_1 = zext i10 %or_ln64 to i15" [kernel.cpp:66]   --->   Operation 387 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 388 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln66_1 = add i15 %zext_ln66_1, %sub_ln78" [kernel.cpp:66]   --->   Operation 388 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i15 %add_ln66_1 to i64" [kernel.cpp:66]   --->   Operation 389 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 390 [1/1] (0.00ns)   --->   "%B_outp_addr_2 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln66_1" [kernel.cpp:66]   --->   Operation 390 'getelementptr' 'B_outp_addr_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 391 [2/2] (3.25ns)   --->   "%B_outp_load_1 = load float* %B_outp_addr_2, align 4" [kernel.cpp:66]   --->   Operation 391 'load' 'B_outp_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_64 : Operation 392 [2/2] (3.25ns)   --->   "%v2_1_load = load float* %v2_1_addr, align 4" [kernel.cpp:67]   --->   Operation 392 'load' 'v2_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 65 <SV = 10> <Delay = 7.25>
ST_65 : Operation 393 [5/5] (7.25ns)   --->   "%v7 = fadd float %v6, %v34" [kernel.cpp:70]   --->   Operation 393 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 394 [1/2] (3.25ns)   --->   "%B_outp_load_1 = load float* %B_outp_addr_2, align 4" [kernel.cpp:66]   --->   Operation 394 'load' 'B_outp_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_65 : Operation 395 [1/2] (3.25ns)   --->   "%v2_1_load = load float* %v2_1_addr, align 4" [kernel.cpp:67]   --->   Operation 395 'load' 'v2_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 66 <SV = 11> <Delay = 7.25>
ST_66 : Operation 396 [4/5] (7.25ns)   --->   "%v7 = fadd float %v6, %v34" [kernel.cpp:70]   --->   Operation 396 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 397 [4/4] (5.70ns)   --->   "%v31_1 = fmul float %B_outp_load_1, %v2_1_load" [kernel.cpp:68]   --->   Operation 397 'fmul' 'v31_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 12> <Delay = 7.25>
ST_67 : Operation 398 [3/5] (7.25ns)   --->   "%v7 = fadd float %v6, %v34" [kernel.cpp:70]   --->   Operation 398 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 399 [3/4] (5.70ns)   --->   "%v31_1 = fmul float %B_outp_load_1, %v2_1_load" [kernel.cpp:68]   --->   Operation 399 'fmul' 'v31_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 13> <Delay = 7.25>
ST_68 : Operation 400 [2/5] (7.25ns)   --->   "%v7 = fadd float %v6, %v34" [kernel.cpp:70]   --->   Operation 400 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 401 [2/4] (5.70ns)   --->   "%v31_1 = fmul float %B_outp_load_1, %v2_1_load" [kernel.cpp:68]   --->   Operation 401 'fmul' 'v31_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 14> <Delay = 7.25>
ST_69 : Operation 402 [1/1] (0.00ns)   --->   "%v2_2_addr = getelementptr [73728 x float]* %v2_2, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 402 'getelementptr' 'v2_2_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 403 [1/5] (7.25ns)   --->   "%v7 = fadd float %v6, %v34" [kernel.cpp:70]   --->   Operation 403 'fadd' 'v7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 404 [1/4] (5.70ns)   --->   "%v31_1 = fmul float %B_outp_load_1, %v2_1_load" [kernel.cpp:68]   --->   Operation 404 'fmul' 'v31_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_2)   --->   "%or_ln64_1 = or i10 %shl_ln, 2" [kernel.cpp:64]   --->   Operation 405 'or' 'or_ln64_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_2)   --->   "%zext_ln66_2 = zext i10 %or_ln64_1 to i15" [kernel.cpp:66]   --->   Operation 406 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 407 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln66_2 = add i15 %zext_ln66_2, %sub_ln78" [kernel.cpp:66]   --->   Operation 407 'add' 'add_ln66_2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i15 %add_ln66_2 to i64" [kernel.cpp:66]   --->   Operation 408 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 409 [1/1] (0.00ns)   --->   "%B_outp_addr_3 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln66_2" [kernel.cpp:66]   --->   Operation 409 'getelementptr' 'B_outp_addr_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 410 [2/2] (3.25ns)   --->   "%B_outp_load_2 = load float* %B_outp_addr_3, align 8" [kernel.cpp:66]   --->   Operation 410 'load' 'B_outp_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_69 : Operation 411 [2/2] (3.25ns)   --->   "%v2_2_load = load float* %v2_2_addr, align 4" [kernel.cpp:67]   --->   Operation 411 'load' 'v2_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 70 <SV = 15> <Delay = 7.25>
ST_70 : Operation 412 [5/5] (7.25ns)   --->   "%v33_1 = fadd float %v31_1, %v7" [kernel.cpp:70]   --->   Operation 412 'fadd' 'v33_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 413 [1/2] (3.25ns)   --->   "%B_outp_load_2 = load float* %B_outp_addr_3, align 8" [kernel.cpp:66]   --->   Operation 413 'load' 'B_outp_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_70 : Operation 414 [1/2] (3.25ns)   --->   "%v2_2_load = load float* %v2_2_addr, align 4" [kernel.cpp:67]   --->   Operation 414 'load' 'v2_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 71 <SV = 16> <Delay = 7.25>
ST_71 : Operation 415 [4/5] (7.25ns)   --->   "%v33_1 = fadd float %v31_1, %v7" [kernel.cpp:70]   --->   Operation 415 'fadd' 'v33_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 416 [4/4] (5.70ns)   --->   "%v31_2 = fmul float %B_outp_load_2, %v2_2_load" [kernel.cpp:68]   --->   Operation 416 'fmul' 'v31_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 17> <Delay = 7.25>
ST_72 : Operation 417 [3/5] (7.25ns)   --->   "%v33_1 = fadd float %v31_1, %v7" [kernel.cpp:70]   --->   Operation 417 'fadd' 'v33_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 418 [3/4] (5.70ns)   --->   "%v31_2 = fmul float %B_outp_load_2, %v2_2_load" [kernel.cpp:68]   --->   Operation 418 'fmul' 'v31_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 18> <Delay = 7.25>
ST_73 : Operation 419 [2/5] (7.25ns)   --->   "%v33_1 = fadd float %v31_1, %v7" [kernel.cpp:70]   --->   Operation 419 'fadd' 'v33_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 420 [2/4] (5.70ns)   --->   "%v31_2 = fmul float %B_outp_load_2, %v2_2_load" [kernel.cpp:68]   --->   Operation 420 'fmul' 'v31_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 19> <Delay = 7.25>
ST_74 : Operation 421 [1/1] (0.00ns)   --->   "%v2_3_addr = getelementptr [73728 x float]* %v2_3, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 421 'getelementptr' 'v2_3_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 422 [1/5] (7.25ns)   --->   "%v33_1 = fadd float %v31_1, %v7" [kernel.cpp:70]   --->   Operation 422 'fadd' 'v33_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 423 [1/4] (5.70ns)   --->   "%v31_2 = fmul float %B_outp_load_2, %v2_2_load" [kernel.cpp:68]   --->   Operation 423 'fmul' 'v31_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_3)   --->   "%or_ln64_2 = or i10 %shl_ln, 3" [kernel.cpp:64]   --->   Operation 424 'or' 'or_ln64_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_3)   --->   "%zext_ln66_3 = zext i10 %or_ln64_2 to i15" [kernel.cpp:66]   --->   Operation 425 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 426 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln66_3 = add i15 %zext_ln66_3, %sub_ln78" [kernel.cpp:66]   --->   Operation 426 'add' 'add_ln66_3' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i15 %add_ln66_3 to i64" [kernel.cpp:66]   --->   Operation 427 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 428 [1/1] (0.00ns)   --->   "%B_outp_addr_4 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln66_3" [kernel.cpp:66]   --->   Operation 428 'getelementptr' 'B_outp_addr_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 429 [2/2] (3.25ns)   --->   "%B_outp_load_3 = load float* %B_outp_addr_4, align 4" [kernel.cpp:66]   --->   Operation 429 'load' 'B_outp_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_74 : Operation 430 [2/2] (3.25ns)   --->   "%v2_3_load = load float* %v2_3_addr, align 4" [kernel.cpp:67]   --->   Operation 430 'load' 'v2_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 75 <SV = 20> <Delay = 7.25>
ST_75 : Operation 431 [5/5] (7.25ns)   --->   "%v33_2 = fadd float %v31_2, %v33_1" [kernel.cpp:70]   --->   Operation 431 'fadd' 'v33_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 432 [1/2] (3.25ns)   --->   "%B_outp_load_3 = load float* %B_outp_addr_4, align 4" [kernel.cpp:66]   --->   Operation 432 'load' 'B_outp_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_75 : Operation 433 [1/2] (3.25ns)   --->   "%v2_3_load = load float* %v2_3_addr, align 4" [kernel.cpp:67]   --->   Operation 433 'load' 'v2_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 76 <SV = 21> <Delay = 7.25>
ST_76 : Operation 434 [4/5] (7.25ns)   --->   "%v33_2 = fadd float %v31_2, %v33_1" [kernel.cpp:70]   --->   Operation 434 'fadd' 'v33_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 435 [4/4] (5.70ns)   --->   "%v31_3 = fmul float %B_outp_load_3, %v2_3_load" [kernel.cpp:68]   --->   Operation 435 'fmul' 'v31_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 22> <Delay = 7.25>
ST_77 : Operation 436 [3/5] (7.25ns)   --->   "%v33_2 = fadd float %v31_2, %v33_1" [kernel.cpp:70]   --->   Operation 436 'fadd' 'v33_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 437 [3/4] (5.70ns)   --->   "%v31_3 = fmul float %B_outp_load_3, %v2_3_load" [kernel.cpp:68]   --->   Operation 437 'fmul' 'v31_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 23> <Delay = 7.25>
ST_78 : Operation 438 [2/5] (7.25ns)   --->   "%v33_2 = fadd float %v31_2, %v33_1" [kernel.cpp:70]   --->   Operation 438 'fadd' 'v33_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 439 [2/4] (5.70ns)   --->   "%v31_3 = fmul float %B_outp_load_3, %v2_3_load" [kernel.cpp:68]   --->   Operation 439 'fmul' 'v31_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 24> <Delay = 7.25>
ST_79 : Operation 440 [1/1] (0.00ns)   --->   "%v2_4_addr = getelementptr [73728 x float]* %v2_4, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 440 'getelementptr' 'v2_4_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 441 [1/5] (7.25ns)   --->   "%v33_2 = fadd float %v31_2, %v33_1" [kernel.cpp:70]   --->   Operation 441 'fadd' 'v33_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 442 [1/4] (5.70ns)   --->   "%v31_3 = fmul float %B_outp_load_3, %v2_3_load" [kernel.cpp:68]   --->   Operation 442 'fmul' 'v31_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_4)   --->   "%or_ln64_3 = or i10 %shl_ln, 4" [kernel.cpp:64]   --->   Operation 443 'or' 'or_ln64_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_4)   --->   "%zext_ln66_4 = zext i10 %or_ln64_3 to i15" [kernel.cpp:66]   --->   Operation 444 'zext' 'zext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 445 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln66_4 = add i15 %zext_ln66_4, %sub_ln78" [kernel.cpp:66]   --->   Operation 445 'add' 'add_ln66_4' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i15 %add_ln66_4 to i64" [kernel.cpp:66]   --->   Operation 446 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 447 [1/1] (0.00ns)   --->   "%B_outp_addr_5 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln66_4" [kernel.cpp:66]   --->   Operation 447 'getelementptr' 'B_outp_addr_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 448 [2/2] (3.25ns)   --->   "%B_outp_load_4 = load float* %B_outp_addr_5, align 16" [kernel.cpp:66]   --->   Operation 448 'load' 'B_outp_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_79 : Operation 449 [2/2] (3.25ns)   --->   "%v2_4_load = load float* %v2_4_addr, align 4" [kernel.cpp:67]   --->   Operation 449 'load' 'v2_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 80 <SV = 25> <Delay = 7.25>
ST_80 : Operation 450 [5/5] (7.25ns)   --->   "%v33_3 = fadd float %v31_3, %v33_2" [kernel.cpp:70]   --->   Operation 450 'fadd' 'v33_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 451 [1/2] (3.25ns)   --->   "%B_outp_load_4 = load float* %B_outp_addr_5, align 16" [kernel.cpp:66]   --->   Operation 451 'load' 'B_outp_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_80 : Operation 452 [1/2] (3.25ns)   --->   "%v2_4_load = load float* %v2_4_addr, align 4" [kernel.cpp:67]   --->   Operation 452 'load' 'v2_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 81 <SV = 26> <Delay = 7.25>
ST_81 : Operation 453 [4/5] (7.25ns)   --->   "%v33_3 = fadd float %v31_3, %v33_2" [kernel.cpp:70]   --->   Operation 453 'fadd' 'v33_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 454 [4/4] (5.70ns)   --->   "%v31_4 = fmul float %B_outp_load_4, %v2_4_load" [kernel.cpp:68]   --->   Operation 454 'fmul' 'v31_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 27> <Delay = 7.25>
ST_82 : Operation 455 [3/5] (7.25ns)   --->   "%v33_3 = fadd float %v31_3, %v33_2" [kernel.cpp:70]   --->   Operation 455 'fadd' 'v33_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 456 [3/4] (5.70ns)   --->   "%v31_4 = fmul float %B_outp_load_4, %v2_4_load" [kernel.cpp:68]   --->   Operation 456 'fmul' 'v31_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 28> <Delay = 7.25>
ST_83 : Operation 457 [2/5] (7.25ns)   --->   "%v33_3 = fadd float %v31_3, %v33_2" [kernel.cpp:70]   --->   Operation 457 'fadd' 'v33_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 458 [2/4] (5.70ns)   --->   "%v31_4 = fmul float %B_outp_load_4, %v2_4_load" [kernel.cpp:68]   --->   Operation 458 'fmul' 'v31_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 29> <Delay = 7.25>
ST_84 : Operation 459 [1/1] (0.00ns)   --->   "%v2_5_addr = getelementptr [73728 x float]* %v2_5, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 459 'getelementptr' 'v2_5_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 460 [1/1] (0.00ns)   --->   "%v2_6_addr = getelementptr [73728 x float]* %v2_6, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 460 'getelementptr' 'v2_6_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 461 [1/1] (0.00ns)   --->   "%v2_7_addr = getelementptr [73728 x float]* %v2_7, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 461 'getelementptr' 'v2_7_addr' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 462 [1/5] (7.25ns)   --->   "%v33_3 = fadd float %v31_3, %v33_2" [kernel.cpp:70]   --->   Operation 462 'fadd' 'v33_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 463 [1/4] (5.70ns)   --->   "%v31_4 = fmul float %B_outp_load_4, %v2_4_load" [kernel.cpp:68]   --->   Operation 463 'fmul' 'v31_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_5)   --->   "%or_ln64_4 = or i10 %shl_ln, 5" [kernel.cpp:64]   --->   Operation 464 'or' 'or_ln64_4' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_5)   --->   "%zext_ln66_5 = zext i10 %or_ln64_4 to i15" [kernel.cpp:66]   --->   Operation 465 'zext' 'zext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 466 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln66_5 = add i15 %zext_ln66_5, %sub_ln78" [kernel.cpp:66]   --->   Operation 466 'add' 'add_ln66_5' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i15 %add_ln66_5 to i64" [kernel.cpp:66]   --->   Operation 467 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 468 [1/1] (0.00ns)   --->   "%B_outp_addr_6 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln66_5" [kernel.cpp:66]   --->   Operation 468 'getelementptr' 'B_outp_addr_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 469 [2/2] (3.25ns)   --->   "%B_outp_load_5 = load float* %B_outp_addr_6, align 4" [kernel.cpp:66]   --->   Operation 469 'load' 'B_outp_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_84 : Operation 470 [2/2] (3.25ns)   --->   "%v2_5_load = load float* %v2_5_addr, align 4" [kernel.cpp:67]   --->   Operation 470 'load' 'v2_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_84 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_6)   --->   "%or_ln64_5 = or i10 %shl_ln, 6" [kernel.cpp:64]   --->   Operation 471 'or' 'or_ln64_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_6)   --->   "%zext_ln66_6 = zext i10 %or_ln64_5 to i15" [kernel.cpp:66]   --->   Operation 472 'zext' 'zext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 473 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln66_6 = add i15 %zext_ln66_6, %sub_ln78" [kernel.cpp:66]   --->   Operation 473 'add' 'add_ln66_6' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i15 %add_ln66_6 to i64" [kernel.cpp:66]   --->   Operation 474 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 475 [1/1] (0.00ns)   --->   "%B_outp_addr_7 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln66_6" [kernel.cpp:66]   --->   Operation 475 'getelementptr' 'B_outp_addr_7' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 476 [2/2] (3.25ns)   --->   "%B_outp_load_6 = load float* %B_outp_addr_7, align 8" [kernel.cpp:66]   --->   Operation 476 'load' 'B_outp_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_84 : Operation 477 [2/2] (3.25ns)   --->   "%v2_6_load = load float* %v2_6_addr, align 4" [kernel.cpp:67]   --->   Operation 477 'load' 'v2_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_84 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_7)   --->   "%or_ln64_6 = or i10 %shl_ln, 7" [kernel.cpp:64]   --->   Operation 478 'or' 'or_ln64_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_7)   --->   "%zext_ln66_7 = zext i10 %or_ln64_6 to i15" [kernel.cpp:66]   --->   Operation 479 'zext' 'zext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 480 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln66_7 = add i15 %zext_ln66_7, %sub_ln78" [kernel.cpp:66]   --->   Operation 480 'add' 'add_ln66_7' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 481 [2/2] (3.25ns)   --->   "%v2_7_load = load float* %v2_7_addr, align 4" [kernel.cpp:67]   --->   Operation 481 'load' 'v2_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 85 <SV = 30> <Delay = 7.25>
ST_85 : Operation 482 [5/5] (7.25ns)   --->   "%v33_4 = fadd float %v31_4, %v33_3" [kernel.cpp:70]   --->   Operation 482 'fadd' 'v33_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 483 [1/2] (3.25ns)   --->   "%B_outp_load_5 = load float* %B_outp_addr_6, align 4" [kernel.cpp:66]   --->   Operation 483 'load' 'B_outp_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_85 : Operation 484 [1/2] (3.25ns)   --->   "%v2_5_load = load float* %v2_5_addr, align 4" [kernel.cpp:67]   --->   Operation 484 'load' 'v2_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_85 : Operation 485 [1/2] (3.25ns)   --->   "%B_outp_load_6 = load float* %B_outp_addr_7, align 8" [kernel.cpp:66]   --->   Operation 485 'load' 'B_outp_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_85 : Operation 486 [1/2] (3.25ns)   --->   "%v2_6_load = load float* %v2_6_addr, align 4" [kernel.cpp:67]   --->   Operation 486 'load' 'v2_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_85 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i15 %add_ln66_7 to i64" [kernel.cpp:66]   --->   Operation 487 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 488 [1/1] (0.00ns)   --->   "%B_outp_addr_8 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln66_7" [kernel.cpp:66]   --->   Operation 488 'getelementptr' 'B_outp_addr_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 489 [2/2] (3.25ns)   --->   "%B_outp_load_7 = load float* %B_outp_addr_8, align 4" [kernel.cpp:66]   --->   Operation 489 'load' 'B_outp_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_85 : Operation 490 [1/2] (3.25ns)   --->   "%v2_7_load = load float* %v2_7_addr, align 4" [kernel.cpp:67]   --->   Operation 490 'load' 'v2_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 86 <SV = 31> <Delay = 7.25>
ST_86 : Operation 491 [4/5] (7.25ns)   --->   "%v33_4 = fadd float %v31_4, %v33_3" [kernel.cpp:70]   --->   Operation 491 'fadd' 'v33_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 492 [4/4] (5.70ns)   --->   "%v31_5 = fmul float %B_outp_load_5, %v2_5_load" [kernel.cpp:68]   --->   Operation 492 'fmul' 'v31_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 493 [4/4] (5.70ns)   --->   "%v31_6 = fmul float %B_outp_load_6, %v2_6_load" [kernel.cpp:68]   --->   Operation 493 'fmul' 'v31_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 494 [1/2] (3.25ns)   --->   "%B_outp_load_7 = load float* %B_outp_addr_8, align 4" [kernel.cpp:66]   --->   Operation 494 'load' 'B_outp_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 87 <SV = 32> <Delay = 7.25>
ST_87 : Operation 495 [3/5] (7.25ns)   --->   "%v33_4 = fadd float %v31_4, %v33_3" [kernel.cpp:70]   --->   Operation 495 'fadd' 'v33_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 496 [3/4] (5.70ns)   --->   "%v31_5 = fmul float %B_outp_load_5, %v2_5_load" [kernel.cpp:68]   --->   Operation 496 'fmul' 'v31_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 497 [3/4] (5.70ns)   --->   "%v31_6 = fmul float %B_outp_load_6, %v2_6_load" [kernel.cpp:68]   --->   Operation 497 'fmul' 'v31_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 498 [4/4] (5.70ns)   --->   "%v31_7 = fmul float %B_outp_load_7, %v2_7_load" [kernel.cpp:68]   --->   Operation 498 'fmul' 'v31_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 33> <Delay = 7.25>
ST_88 : Operation 499 [2/5] (7.25ns)   --->   "%v33_4 = fadd float %v31_4, %v33_3" [kernel.cpp:70]   --->   Operation 499 'fadd' 'v33_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 500 [2/4] (5.70ns)   --->   "%v31_5 = fmul float %B_outp_load_5, %v2_5_load" [kernel.cpp:68]   --->   Operation 500 'fmul' 'v31_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 501 [2/4] (5.70ns)   --->   "%v31_6 = fmul float %B_outp_load_6, %v2_6_load" [kernel.cpp:68]   --->   Operation 501 'fmul' 'v31_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 502 [3/4] (5.70ns)   --->   "%v31_7 = fmul float %B_outp_load_7, %v2_7_load" [kernel.cpp:68]   --->   Operation 502 'fmul' 'v31_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 34> <Delay = 7.25>
ST_89 : Operation 503 [1/5] (7.25ns)   --->   "%v33_4 = fadd float %v31_4, %v33_3" [kernel.cpp:70]   --->   Operation 503 'fadd' 'v33_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 504 [1/4] (5.70ns)   --->   "%v31_5 = fmul float %B_outp_load_5, %v2_5_load" [kernel.cpp:68]   --->   Operation 504 'fmul' 'v31_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 505 [1/4] (5.70ns)   --->   "%v31_6 = fmul float %B_outp_load_6, %v2_6_load" [kernel.cpp:68]   --->   Operation 505 'fmul' 'v31_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 506 [2/4] (5.70ns)   --->   "%v31_7 = fmul float %B_outp_load_7, %v2_7_load" [kernel.cpp:68]   --->   Operation 506 'fmul' 'v31_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 35> <Delay = 7.25>
ST_90 : Operation 507 [5/5] (7.25ns)   --->   "%v33_5 = fadd float %v31_5, %v33_4" [kernel.cpp:70]   --->   Operation 507 'fadd' 'v33_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 508 [1/4] (5.70ns)   --->   "%v31_7 = fmul float %B_outp_load_7, %v2_7_load" [kernel.cpp:68]   --->   Operation 508 'fmul' 'v31_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 36> <Delay = 7.25>
ST_91 : Operation 509 [4/5] (7.25ns)   --->   "%v33_5 = fadd float %v31_5, %v33_4" [kernel.cpp:70]   --->   Operation 509 'fadd' 'v33_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 37> <Delay = 7.25>
ST_92 : Operation 510 [3/5] (7.25ns)   --->   "%v33_5 = fadd float %v31_5, %v33_4" [kernel.cpp:70]   --->   Operation 510 'fadd' 'v33_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 38> <Delay = 7.25>
ST_93 : Operation 511 [2/5] (7.25ns)   --->   "%v33_5 = fadd float %v31_5, %v33_4" [kernel.cpp:70]   --->   Operation 511 'fadd' 'v33_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 39> <Delay = 7.25>
ST_94 : Operation 512 [1/5] (7.25ns)   --->   "%v33_5 = fadd float %v31_5, %v33_4" [kernel.cpp:70]   --->   Operation 512 'fadd' 'v33_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 40> <Delay = 7.25>
ST_95 : Operation 513 [5/5] (7.25ns)   --->   "%v33_6 = fadd float %v31_6, %v33_5" [kernel.cpp:70]   --->   Operation 513 'fadd' 'v33_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 41> <Delay = 7.25>
ST_96 : Operation 514 [4/5] (7.25ns)   --->   "%v33_6 = fadd float %v31_6, %v33_5" [kernel.cpp:70]   --->   Operation 514 'fadd' 'v33_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 42> <Delay = 7.25>
ST_97 : Operation 515 [3/5] (7.25ns)   --->   "%v33_6 = fadd float %v31_6, %v33_5" [kernel.cpp:70]   --->   Operation 515 'fadd' 'v33_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 43> <Delay = 7.25>
ST_98 : Operation 516 [2/5] (7.25ns)   --->   "%v33_6 = fadd float %v31_6, %v33_5" [kernel.cpp:70]   --->   Operation 516 'fadd' 'v33_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 44> <Delay = 7.25>
ST_99 : Operation 517 [1/5] (7.25ns)   --->   "%v33_6 = fadd float %v31_6, %v33_5" [kernel.cpp:70]   --->   Operation 517 'fadd' 'v33_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 7.25>
ST_100 : Operation 518 [5/5] (7.25ns)   --->   "%v33_7 = fadd float %v31_7, %v33_6" [kernel.cpp:70]   --->   Operation 518 'fadd' 'v33_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 46> <Delay = 7.25>
ST_101 : Operation 519 [4/5] (7.25ns)   --->   "%v33_7 = fadd float %v31_7, %v33_6" [kernel.cpp:70]   --->   Operation 519 'fadd' 'v33_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 47> <Delay = 7.25>
ST_102 : Operation 520 [3/5] (7.25ns)   --->   "%v33_7 = fadd float %v31_7, %v33_6" [kernel.cpp:70]   --->   Operation 520 'fadd' 'v33_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 48> <Delay = 7.25>
ST_103 : Operation 521 [2/5] (7.25ns)   --->   "%v33_7 = fadd float %v31_7, %v33_6" [kernel.cpp:70]   --->   Operation 521 'fadd' 'v33_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 49> <Delay = 7.25>
ST_104 : Operation 522 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [kernel.cpp:61]   --->   Operation 522 'specloopname' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 523 [1/5] (7.25ns)   --->   "%v33_7 = fadd float %v31_7, %v33_6" [kernel.cpp:70]   --->   Operation 523 'fadd' 'v33_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 524 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:61]   --->   Operation 524 'br' <Predicate = true> <Delay = 0.00>

State 105 <SV = 5> <Delay = 3.25>
ST_105 : Operation 525 [1/2] (3.25ns)   --->   "%v35 = load float* %v4_addr, align 4" [kernel.cpp:76]   --->   Operation 525 'load' 'v35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 106 <SV = 6> <Delay = 7.25>
ST_106 : Operation 526 [5/5] (7.25ns)   --->   "%v36 = fadd float %v34, %v35" [kernel.cpp:77]   --->   Operation 526 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 7> <Delay = 7.25>
ST_107 : Operation 527 [4/5] (7.25ns)   --->   "%v36 = fadd float %v34, %v35" [kernel.cpp:77]   --->   Operation 527 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 8> <Delay = 7.25>
ST_108 : Operation 528 [3/5] (7.25ns)   --->   "%v36 = fadd float %v34, %v35" [kernel.cpp:77]   --->   Operation 528 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 9> <Delay = 7.25>
ST_109 : Operation 529 [2/5] (7.25ns)   --->   "%v36 = fadd float %v34, %v35" [kernel.cpp:77]   --->   Operation 529 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 10> <Delay = 7.25>
ST_110 : Operation 530 [1/5] (7.25ns)   --->   "%v36 = fadd float %v34, %v35" [kernel.cpp:77]   --->   Operation 530 'fadd' 'v36' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 11> <Delay = 3.25>
ST_111 : Operation 531 [1/1] (3.25ns)   --->   "store float %v36, float* %v5_addr, align 4" [kernel.cpp:78]   --->   Operation 531 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_111 : Operation 532 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_3) nounwind" [kernel.cpp:79]   --->   Operation 532 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 533 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:57]   --->   Operation 533 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', kernel.cpp:31) [59]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', kernel.cpp:31) [59]  (0 ns)
	'sub' operation ('sub_ln53', kernel.cpp:53) [76]  (1.81 ns)

 <State 3>: 2.11ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', kernel.cpp:32) [79]  (0 ns)
	'sub' operation ('sub_ln42', kernel.cpp:42) [93]  (2.11 ns)

 <State 4>: 5.39ns
The critical path consists of the following:
	'phi' operation ('r_outer') with incoming values : ('r_outer', kernel.cpp:36) [99]  (0 ns)
	'add' operation ('add_ln42', kernel.cpp:42) [119]  (2.14 ns)
	'getelementptr' operation ('v1_0_addr', kernel.cpp:42) [121]  (0 ns)
	'load' operation ('v1_0_load', kernel.cpp:42) on array 'v1_0' [130]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v0_0_load', kernel.cpp:41) on array 'v0_0' [129]  (3.25 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:43) [131]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:43) [131]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:43) [131]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:43) [131]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:45) [132]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:45) [132]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:45) [132]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:45) [132]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:45) [132]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_1', kernel.cpp:45) [136]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_1', kernel.cpp:45) [136]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_1', kernel.cpp:45) [136]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_1', kernel.cpp:45) [136]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_1', kernel.cpp:45) [136]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_2', kernel.cpp:45) [140]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_2', kernel.cpp:45) [140]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_2', kernel.cpp:45) [140]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_2', kernel.cpp:45) [140]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_2', kernel.cpp:45) [140]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_3', kernel.cpp:45) [144]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_3', kernel.cpp:45) [144]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_3', kernel.cpp:45) [144]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_3', kernel.cpp:45) [144]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_3', kernel.cpp:45) [144]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_4', kernel.cpp:45) [148]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_4', kernel.cpp:45) [148]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_4', kernel.cpp:45) [148]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_4', kernel.cpp:45) [148]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_4', kernel.cpp:45) [148]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_5', kernel.cpp:45) [152]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_5', kernel.cpp:45) [152]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_5', kernel.cpp:45) [152]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_5', kernel.cpp:45) [152]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_5', kernel.cpp:45) [152]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_6', kernel.cpp:45) [156]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_6', kernel.cpp:45) [156]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_6', kernel.cpp:45) [156]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_6', kernel.cpp:45) [156]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_6', kernel.cpp:45) [156]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_7', kernel.cpp:45) [160]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_7', kernel.cpp:45) [160]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_7', kernel.cpp:45) [160]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_7', kernel.cpp:45) [160]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18_7', kernel.cpp:45) [160]  (7.26 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'load' operation ('v20', kernel.cpp:51) on array 'v3' [164]  (3.25 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:52) [165]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:52) [165]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:52) [165]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:52) [165]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v21', kernel.cpp:52) [165]  (7.26 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln53', kernel.cpp:53) of variable 'v21', kernel.cpp:52 on array 'B_outp', kernel.cpp:30 [166]  (3.25 ns)

 <State 57>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_0') with incoming values : ('x_0', kernel.cpp:56) [175]  (0 ns)
	'sub' operation ('sub_ln78', kernel.cpp:78) [187]  (1.81 ns)

 <State 58>: 2.11ns
The critical path consists of the following:
	'phi' operation ('y_0') with incoming values : ('y_0', kernel.cpp:57) [190]  (0 ns)
	'sub' operation ('sub_ln67', kernel.cpp:67) [204]  (2.11 ns)

 <State 59>: 5.39ns
The critical path consists of the following:
	'phi' operation ('r_0_outer') with incoming values : ('r_0_outer', kernel.cpp:61) [211]  (0 ns)
	'add' operation ('add_ln67', kernel.cpp:67) [225]  (2.14 ns)
	'getelementptr' operation ('v2_0_addr', kernel.cpp:67) [227]  (0 ns)
	'load' operation ('v2_0_load', kernel.cpp:67) on array 'v2_0' [235]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'load' operation ('B_outp_load', kernel.cpp:66) on array 'B_outp', kernel.cpp:30 [223]  (3.25 ns)

 <State 61>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v6', kernel.cpp:68) [236]  (5.7 ns)

 <State 62>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v6', kernel.cpp:68) [236]  (5.7 ns)

 <State 63>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v6', kernel.cpp:68) [236]  (5.7 ns)

 <State 64>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v6', kernel.cpp:68) [236]  (5.7 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:70) [237]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:70) [237]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:70) [237]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:70) [237]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v7', kernel.cpp:70) [237]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_1', kernel.cpp:70) [246]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_1', kernel.cpp:70) [246]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_1', kernel.cpp:70) [246]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_1', kernel.cpp:70) [246]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_1', kernel.cpp:70) [246]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_2', kernel.cpp:70) [255]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_2', kernel.cpp:70) [255]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_2', kernel.cpp:70) [255]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_2', kernel.cpp:70) [255]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_2', kernel.cpp:70) [255]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_3', kernel.cpp:70) [264]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_3', kernel.cpp:70) [264]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_3', kernel.cpp:70) [264]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_3', kernel.cpp:70) [264]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_3', kernel.cpp:70) [264]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_4', kernel.cpp:70) [273]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_4', kernel.cpp:70) [273]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_4', kernel.cpp:70) [273]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_4', kernel.cpp:70) [273]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_4', kernel.cpp:70) [273]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_5', kernel.cpp:70) [282]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_5', kernel.cpp:70) [282]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_5', kernel.cpp:70) [282]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_5', kernel.cpp:70) [282]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_5', kernel.cpp:70) [282]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_6', kernel.cpp:70) [291]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_6', kernel.cpp:70) [291]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_6', kernel.cpp:70) [291]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_6', kernel.cpp:70) [291]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_6', kernel.cpp:70) [291]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_7', kernel.cpp:70) [300]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_7', kernel.cpp:70) [300]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_7', kernel.cpp:70) [300]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_7', kernel.cpp:70) [300]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v33_7', kernel.cpp:70) [300]  (7.26 ns)

 <State 105>: 3.25ns
The critical path consists of the following:
	'load' operation ('v35', kernel.cpp:76) on array 'v4' [304]  (3.25 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:77) [305]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:77) [305]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:77) [305]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:77) [305]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v36', kernel.cpp:77) [305]  (7.26 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln78', kernel.cpp:78) of variable 'v36', kernel.cpp:77 on array 'v5' [306]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
