#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_00000217a946c8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000217a946ca50 .scope module, "UART_FIFO_SWEEPER_TB" "UART_FIFO_SWEEPER_TB" 3 3;
 .timescale -9 -12;
P_00000217a9430b60 .param/l "BAUD_RATE" 0 3 7, +C4<00000000000000011100001000000000>;
P_00000217a9430b98 .param/l "BIT_PERIOD" 0 3 8, +C4<00000000000000000010000111101000>;
P_00000217a9430bd0 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000010100>;
L_00000217a9428880 .functor NOT 1, L_00000217a9428650, C4<0>, C4<0>, C4<0>;
L_00000217a9811488 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000217a980c2d0_0 .net *"_ivl_9", 3 0, L_00000217a9811488;  1 drivers
v00000217a980c4b0_0 .net "baud_clk", 0 0, L_00000217a9869870;  1 drivers
v00000217a980caf0_0 .var "clk_50m", 0 0;
v00000217a980b970_0 .net "dac_data", 7 0, v00000217a945fb30_0;  1 drivers
v00000217a980bd30_0 .net "data_valid", 0 0, v00000217a947d3d0_0;  1 drivers
v00000217a980c870_0 .net "dds_freq", 31 0, v00000217a947da10_0;  1 drivers
v00000217a980ceb0_0 .net "fifo_data_out", 87 0, v00000217a9809ad0_0;  1 drivers
v00000217a980ba10_0 .net "fifo_empty", 0 0, L_00000217a980c910;  1 drivers
v00000217a980c0f0_0 .net "fifo_full", 0 0, L_00000217a980c550;  1 drivers
v00000217a980cf50_0 .net "fifo_output", 7 0, L_00000217a986a630;  1 drivers
v00000217a980ca50_0 .net "i_component", 39 0, v00000217a947e0f0_0;  1 drivers
v00000217a980bf10_0 .net "output_fifo_empty", 0 0, L_00000217a9428650;  1 drivers
v00000217a980b830_0 .net "phase_accumulator_reset", 0 0, v00000217a945fc70_0;  1 drivers
v00000217a980cff0_0 .net "q_component", 39 0, v00000217a947e410_0;  1 drivers
v00000217a980bfb0_0 .net "q_dac_data", 7 0, v00000217a945fbd0_0;  1 drivers
v00000217a980c730_0 .net "read_fifo_flag", 0 0, v00000217a947e550_0;  1 drivers
v00000217a980b470_0 .var "reset", 0 0;
v00000217a980b6f0_0 .var "rx", 0 0;
v00000217a980c7d0_0 .net "sweep_done", 0 0, v00000217a9808590_0;  1 drivers
v00000217a980c050_0 .net "sweep_start", 0 0, v00000217a9808130_0;  1 drivers
L_00000217a9811128 .functor BUFT 1, C4<00000000000000001111111111111111000000000110010000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000217a980c230_0 .net "sweeper_fifo_data", 79 0, L_00000217a9811128;  1 drivers
v00000217a980b790_0 .net "sweeper_fifo_rd_en", 0 0, v00000217a947dd30_0;  1 drivers
v00000217a980b290_0 .net "tx", 0 0, v00000217a947d8d0_0;  1 drivers
E_00000217a9451490 .event anyedge, v00000217a9808590_0;
L_00000217a986a450 .concat [ 88 0 0 0], v00000217a9809ad0_0;
L_00000217a9869690 .concat [ 8 4 0 0], v00000217a945fb30_0, L_00000217a9811488;
L_00000217a986a590 .concat [ 40 40 0 0], v00000217a947e0f0_0, v00000217a947e410_0;
S_00000217a9416d30 .scope module, "br" "Baud_Rate" 3 127, 4 13 0, S_00000217a946ca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /OUTPUT 1 "rxclk_en";
    .port_info 2 /OUTPUT 1 "txclk_en";
P_00000217a9461e60 .param/l "BAUD" 0 4 14, +C4<00000000000000011100001000000000>;
P_00000217a9461e98 .param/l "RX_ACC_MAX" 0 4 22, +C4<0000000000000000000000000000000000000000000000000000000000011011>;
P_00000217a9461ed0 .param/l "RX_ACC_WIDTH" 0 4 24, +C4<00000000000000000000000000000101>;
P_00000217a9461f08 .param/l "TX_ACC_MAX" 0 4 23, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000>;
P_00000217a9461f40 .param/l "TX_ACC_WIDTH" 0 4 25, +C4<00000000000000000000000000001001>;
L_00000217a9811758 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000217a9460670_0 .net/2u *"_ivl_0", 4 0, L_00000217a9811758;  1 drivers
L_00000217a98117a0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v00000217a9460210_0 .net/2u *"_ivl_4", 8 0, L_00000217a98117a0;  1 drivers
v00000217a94602b0_0 .net "clk_50m", 0 0, v00000217a980caf0_0;  1 drivers
v00000217a94603f0_0 .var "rx_acc", 4 0;
v00000217a945f950_0 .net "rxclk_en", 0 0, L_00000217a9869370;  1 drivers
v00000217a9460490_0 .var "tx_acc", 8 0;
v00000217a945f9f0_0 .net "txclk_en", 0 0, L_00000217a9869870;  alias, 1 drivers
E_00000217a9451c90 .event posedge, v00000217a94602b0_0;
L_00000217a9869370 .cmp/eq 5, v00000217a94603f0_0, L_00000217a9811758;
L_00000217a9869870 .cmp/eq 9, v00000217a9460490_0, L_00000217a98117a0;
S_00000217a9416ec0 .scope module, "dds" "dds_sine_generator" 3 75, 5 3 0, S_00000217a946ca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "freq_tuning_word";
    .port_info 3 /OUTPUT 8 "dac_data";
    .port_info 4 /OUTPUT 8 "q_dac_data";
    .port_info 5 /OUTPUT 1 "phase_accumulator_reset";
v00000217a9461110_0 .net "clk", 0 0, v00000217a980caf0_0;  alias, 1 drivers
v00000217a945fb30_0 .var "dac_data", 7 0;
v00000217a94611b0_0 .net "freq_tuning_word", 31 0, v00000217a947da10_0;  alias, 1 drivers
v00000217a945fa90_0 .var "phase_accumulator", 31 0;
v00000217a945fc70_0 .var "phase_accumulator_reset", 0 0;
v00000217a9460b70_0 .var "pre_freq_tuning_word", 31 0;
v00000217a945fbd0_0 .var "q_dac_data", 7 0;
v00000217a9460f30_0 .net "reset", 0 0, v00000217a980b470_0;  1 drivers
v00000217a94605d0 .array "sine_rom", 255 0, 7 0;
E_00000217a9451390 .event posedge, v00000217a9460f30_0, v00000217a94602b0_0;
S_00000217a9429030 .scope begin, "$unm_blk_67" "$unm_blk_67" 5 22, 5 22 0, S_00000217a9416ec0;
 .timescale -9 -12;
v00000217a94616b0_0 .var/i "i", 31 0;
S_00000217a94291c0 .scope module, "fifo_output_module" "fifo_80_to_8" 3 100, 6 1 0, S_00000217a946ca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 80 "din";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /OUTPUT 8 "dout";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 8 "bytes_available";
P_00000217a9431450 .param/l "DEPTH" 0 6 4, +C4<00000000000000000000000011111111>;
P_00000217a9431488 .param/l "INPUT_WIDTH" 0 6 2, +C4<00000000000000000000000001010000>;
P_00000217a94314c0 .param/l "OUTPUT_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
L_00000217a9428650 .functor AND 1, L_00000217a9869eb0, L_00000217a986a130, C4<1>, C4<1>;
L_00000217a9428a40 .functor AND 1, L_00000217a9869230, v00000217a947e550_0, C4<1>, C4<1>;
v00000217a9460710_0 .net *"_ivl_0", 31 0, L_00000217a9869a50;  1 drivers
v00000217a9460df0_0 .net *"_ivl_10", 31 0, L_00000217a9869e10;  1 drivers
v00000217a9460850_0 .net *"_ivl_14", 0 0, L_00000217a9869eb0;  1 drivers
v00000217a9461750_0 .net *"_ivl_17", 0 0, L_00000217a986a130;  1 drivers
L_00000217a98115a8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v00000217a94612f0_0 .net/2u *"_ivl_20", 3 0, L_00000217a98115a8;  1 drivers
v00000217a945fd10_0 .net *"_ivl_22", 0 0, L_00000217a9869230;  1 drivers
v00000217a94607b0_0 .net *"_ivl_26", 8 0, L_00000217a986a1d0;  1 drivers
L_00000217a98115f0 .functor BUFT 1, C4<000001010>, C4<0>, C4<0>, C4<0>;
v00000217a94608f0_0 .net/2u *"_ivl_28", 8 0, L_00000217a98115f0;  1 drivers
L_00000217a98114d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217a9460990_0 .net *"_ivl_3", 22 0, L_00000217a98114d0;  1 drivers
v00000217a94614d0_0 .net *"_ivl_31", 8 0, L_00000217a98699b0;  1 drivers
v00000217a9461430_0 .net *"_ivl_32", 8 0, L_00000217a9869c30;  1 drivers
L_00000217a9811638 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000217a9460a30_0 .net *"_ivl_35", 4 0, L_00000217a9811638;  1 drivers
v00000217a9460030_0 .net *"_ivl_36", 8 0, L_00000217a98692d0;  1 drivers
v00000217a9460c10_0 .net *"_ivl_4", 31 0, L_00000217a9869910;  1 drivers
v00000217a9461570_0 .net *"_ivl_40", 31 0, L_00000217a986ac70;  1 drivers
L_00000217a9811680 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217a9460e90_0 .net *"_ivl_43", 27 0, L_00000217a9811680;  1 drivers
L_00000217a98116c8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000217a9460cb0_0 .net/2u *"_ivl_44", 31 0, L_00000217a98116c8;  1 drivers
v00000217a9460d50_0 .net *"_ivl_47", 31 0, L_00000217a986b030;  1 drivers
L_00000217a9811518 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217a9461610_0 .net *"_ivl_7", 22 0, L_00000217a9811518;  1 drivers
L_00000217a9811560 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000217a94600d0_0 .net/2u *"_ivl_8", 31 0, L_00000217a9811560;  1 drivers
v00000217a9447c50_0 .var "byte_pos", 3 0;
v00000217a9447a70_0 .net "bytes_available", 7 0, L_00000217a986abd0;  1 drivers
v00000217a94480b0_0 .net "clk", 0 0, v00000217a980caf0_0;  alias, 1 drivers
v00000217a9448150_0 .var "current_word", 79 0;
v00000217a9447e30_0 .net "din", 79 0, L_00000217a986a590;  1 drivers
v00000217a9447ed0_0 .net "dout", 7 0, L_00000217a986a630;  alias, 1 drivers
v00000217a9448290_0 .net "empty", 0 0, L_00000217a9428650;  alias, 1 drivers
v00000217a9448330_0 .net "fifo_read", 0 0, L_00000217a9428a40;  1 drivers
v00000217a94485b0_0 .net "full", 0 0, L_00000217a98697d0;  1 drivers
v00000217a947d5b0 .array "mem", 254 0, 79 0;
v00000217a947d470_0 .net "rd_en", 0 0, v00000217a947e550_0;  alias, 1 drivers
v00000217a947d330_0 .var "rd_ptr", 8 0;
v00000217a947ce30_0 .net "reset", 0 0, v00000217a980b470_0;  alias, 1 drivers
v00000217a947d650_0 .var "word_valid", 0 0;
v00000217a947e370_0 .net "wr_en", 0 0, v00000217a947d3d0_0;  alias, 1 drivers
v00000217a947c7f0_0 .var "wr_ptr", 8 0;
L_00000217a9869a50 .concat [ 9 23 0 0], v00000217a947c7f0_0, L_00000217a98114d0;
L_00000217a9869910 .concat [ 9 23 0 0], v00000217a947d330_0, L_00000217a9811518;
L_00000217a9869e10 .arith/sum 32, L_00000217a9869910, L_00000217a9811560;
L_00000217a98697d0 .cmp/eq 32, L_00000217a9869a50, L_00000217a9869e10;
L_00000217a9869eb0 .cmp/eq 9, v00000217a947c7f0_0, v00000217a947d330_0;
L_00000217a986a130 .reduce/nor v00000217a947d650_0;
L_00000217a9869230 .cmp/eq 4, v00000217a9447c50_0, L_00000217a98115a8;
L_00000217a986a1d0 .arith/sub 9, v00000217a947c7f0_0, v00000217a947d330_0;
L_00000217a98699b0 .arith/mult 9, L_00000217a986a1d0, L_00000217a98115f0;
L_00000217a9869c30 .concat [ 4 5 0 0], v00000217a9447c50_0, L_00000217a9811638;
L_00000217a98692d0 .arith/sum 9, L_00000217a98699b0, L_00000217a9869c30;
L_00000217a986abd0 .part L_00000217a98692d0, 0, 8;
L_00000217a986ac70 .concat [ 4 28 0 0], v00000217a9447c50_0, L_00000217a9811680;
L_00000217a986b030 .arith/mult 32, L_00000217a986ac70, L_00000217a98116c8;
L_00000217a986a630 .part/v v00000217a9448150_0, L_00000217a986b030, 8;
S_00000217a93e4fd0 .scope module, "pd" "phase_detector" 3 85, 7 1 0, S_00000217a946ca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 12 "signal";
    .port_info 4 /INPUT 8 "ref_sig";
    .port_info 5 /INPUT 8 "ref_sig_q";
    .port_info 6 /OUTPUT 40 "q_component";
    .port_info 7 /OUTPUT 40 "i_component";
    .port_info 8 /OUTPUT 1 "data_valid";
P_00000217a9430cc0 .param/l "ACCUMULATE" 0 7 18, C4<01>;
P_00000217a9430cf8 .param/l "HOLD" 0 7 19, C4<10>;
P_00000217a9430d30 .param/l "IDLE" 0 7 17, C4<00>;
L_00000217a94588f0 .functor NOT 1, v00000217a947d510_0, C4<0>, C4<0>, C4<0>;
L_00000217a94285e0 .functor AND 1, v00000217a945fc70_0, L_00000217a94588f0, C4<1>, C4<1>;
v00000217a947e050_0 .net *"_ivl_0", 0 0, L_00000217a94588f0;  1 drivers
v00000217a947d010_0 .net "clk", 0 0, v00000217a980caf0_0;  alias, 1 drivers
v00000217a947d3d0_0 .var "data_valid", 0 0;
v00000217a947c930_0 .var/s "i_accum", 39 0;
v00000217a947e0f0_0 .var "i_component", 39 0;
v00000217a947e190_0 .var/s "i_product", 23 0;
v00000217a947e230_0 .var/s "q_accum", 39 0;
v00000217a947e410_0 .var "q_component", 39 0;
v00000217a947d0b0_0 .var/s "q_product", 23 0;
v00000217a947c9d0_0 .net "ref_sig", 7 0, v00000217a945fb30_0;  alias, 1 drivers
v00000217a947d290_0 .net "ref_sig_q", 7 0, v00000217a945fbd0_0;  alias, 1 drivers
v00000217a947dfb0_0 .net "reset", 0 0, v00000217a980b470_0;  alias, 1 drivers
v00000217a947ca70_0 .net "signal", 11 0, L_00000217a9869690;  1 drivers
v00000217a947d1f0_0 .var "state", 1 0;
v00000217a947cb10_0 .net "trigger", 0 0, v00000217a945fc70_0;  alias, 1 drivers
v00000217a947d510_0 .var "trigger_delay", 0 0;
v00000217a947cbb0_0 .net "trigger_rise", 0 0, L_00000217a94285e0;  1 drivers
S_00000217a940d2e0 .scope task, "send_byte" "send_byte" 3 193, 3 193 0, S_00000217a946ca50;
 .timescale -9 -12;
v00000217a947ced0_0 .var "byte_to_send", 7 0;
TD_UART_FIFO_SWEEPER_TB.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217a980b6f0_0, 0, 1;
    %delay 8680000, 0;
    %fork t_1, S_00000217a940d470;
    %jmp t_0;
    .scope S_00000217a940d470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217a947dc90_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000217a947dc90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000217a947ced0_0;
    %load/vec4 v00000217a947dc90_0;
    %part/s 1;
    %store/vec4 v00000217a980b6f0_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v00000217a947dc90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217a947dc90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000217a940d2e0;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217a980b6f0_0, 0, 1;
    %delay 8680000, 0;
    %end;
S_00000217a940d470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 204, 3 204 0, S_00000217a940d2e0;
 .timescale -9 -12;
v00000217a947dc90_0 .var/i "i", 31 0;
S_00000217a9420ac0 .scope module, "send_to_host" "UART_TX" 3 115, 8 13 0, S_00000217a946ca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "clk_50m";
    .port_info 3 /INPUT 1 "clken";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_busy";
    .port_info 6 /OUTPUT 1 "read_fifo_flag";
P_00000217a940d600 .param/l "STATE_DATA" 1 8 29, C4<010>;
P_00000217a940d638 .param/l "STATE_IDLE" 1 8 27, C4<000>;
P_00000217a940d670 .param/l "STATE_LOAD" 1 8 31, C4<100>;
P_00000217a940d6a8 .param/l "STATE_START" 1 8 28, C4<001>;
P_00000217a940d6e0 .param/l "STATE_STOP" 1 8 30, C4<011>;
P_00000217a940d718 .param/l "STATE_WAIT" 1 8 32, C4<101>;
L_00000217a9811710 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000217a947d6f0_0 .net/2u *"_ivl_0", 2 0, L_00000217a9811710;  1 drivers
v00000217a947d790_0 .var "bitpos", 2 0;
v00000217a947e2d0_0 .net "clk_50m", 0 0, v00000217a980caf0_0;  alias, 1 drivers
v00000217a947d830_0 .net "clken", 0 0, L_00000217a9869870;  alias, 1 drivers
v00000217a947e4b0_0 .var "data", 7 0;
v00000217a947cc50_0 .net "din", 7 0, L_00000217a986a630;  alias, 1 drivers
v00000217a947e550_0 .var "read_fifo_flag", 0 0;
v00000217a947ccf0_0 .var "state", 2 0;
v00000217a947d8d0_0 .var "tx", 0 0;
v00000217a947cd90_0 .net "tx_busy", 0 0, L_00000217a986ad10;  1 drivers
v00000217a947d150_0 .net "wr_en", 0 0, L_00000217a9428880;  1 drivers
L_00000217a986ad10 .cmp/ne 3, v00000217a947ccf0_0, L_00000217a9811710;
S_00000217a9420c50 .scope module, "sweeper" "frequency_sweeper" 3 62, 9 1 0, S_00000217a946ca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 88 "fifo_data";
    .port_info 3 /INPUT 1 "fifo_empty";
    .port_info 4 /OUTPUT 1 "fifo_rd_en";
    .port_info 5 /OUTPUT 32 "dds_freq";
    .port_info 6 /OUTPUT 1 "sweep_start";
    .port_info 7 /OUTPUT 1 "sweep_done";
    .port_info 8 /INPUT 16 "phase_error";
    .port_info 9 /OUTPUT 1 "pll_enable";
P_00000217a93d6ff0 .param/l "DECODE" 1 9 40, C4<111>;
P_00000217a93d7028 .param/l "IDLE" 1 9 38, C4<000>;
P_00000217a93d7060 .param/l "LOAD" 1 9 39, C4<001>;
P_00000217a93d7098 .param/l "PLL_KI" 0 9 26, C4<00000000000000000001000000000000>;
P_00000217a93d70d0 .param/l "PLL_KP" 0 9 27, C4<00000000000000000010000000000000>;
P_00000217a93d7108 .param/l "PLL_LOCK" 1 9 42, C4<011>;
P_00000217a93d7140 .param/l "PLL_TRACK" 1 9 43, C4<100>;
P_00000217a93d7178 .param/l "SWEEP" 1 9 41, C4<010>;
v00000217a947d970_0 .net "clk", 0 0, v00000217a980caf0_0;  alias, 1 drivers
v00000217a947cf70_0 .var "cycle_counter", 15 0;
v00000217a947c6b0_0 .var "cycles_per_step", 15 0;
v00000217a947da10_0 .var "dds_freq", 31 0;
v00000217a947c750_0 .var "decode_stage", 2 0;
v00000217a947dab0_0 .net "fifo_data", 87 0, L_00000217a986a450;  1 drivers
v00000217a947db50_0 .net "fifo_empty", 0 0, L_00000217a980c550;  alias, 1 drivers
v00000217a947dd30_0 .var "fifo_rd_en", 0 0;
v00000217a947dbf0_0 .var "freq_step", 31 0;
v00000217a947ddd0_0 .var "init_freq", 31 0;
v00000217a947de70_0 .var "instr_buffer", 87 0;
v00000217a947df10_0 .var "load_cycles", 2 0;
L_00000217a9811440 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217a98097b0_0 .net "phase_error", 15 0, L_00000217a9811440;  1 drivers
v00000217a9809b70_0 .var "pll_enable", 0 0;
v00000217a9809030_0 .var "pll_integral", 31 0;
v00000217a9809210_0 .var "pll_proportional", 31 0;
v00000217a9809d50_0 .net "reset", 0 0, v00000217a980b470_0;  alias, 1 drivers
v00000217a9809670_0 .var "state", 2 0;
v00000217a9809490_0 .var "step_counter", 7 0;
v00000217a9808590_0 .var "sweep_done", 0 0;
v00000217a9808130_0 .var "sweep_start", 0 0;
S_00000217a93d71c0 .scope module, "uart_fifo" "UART_RX_FIFO" 3 50, 10 1 0, S_00000217a946ca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 88 "fifo_data_out";
    .port_info 4 /INPUT 1 "fifo_rd_en";
    .port_info 5 /OUTPUT 1 "fifo_empty";
    .port_info 6 /OUTPUT 1 "fifo_full";
    .port_info 7 /OUTPUT 1 "fifo_almost_full";
P_00000217a9420de0 .param/l "FIFO_DEPTH" 0 10 4, +C4<00000000000000000000000000001011>;
P_00000217a9420e18 .param/l "FIFO_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
P_00000217a9420e50 .param/l "IDLE" 1 10 27, C4<00>;
P_00000217a9420e88 .param/l "UART_BAUD" 0 10 2, +C4<00000000000000011100001000000000>;
P_00000217a9420ec0 .param/l "WAIT_FOR_FIFO" 1 10 28, C4<01>;
P_00000217a9420ef8 .param/l "WRITE_TO_FIFO" 1 10 29, C4<10>;
v00000217a980cd70_0 .net "baud_clken", 0 0, L_00000217a980b8d0;  1 drivers
v00000217a980b150_0 .net "clk_50m", 0 0, v00000217a980caf0_0;  alias, 1 drivers
v00000217a980c690_0 .net "fifo_almost_full", 0 0, L_00000217a980cb90;  1 drivers
v00000217a980b1f0_0 .net "fifo_data_out", 87 0, v00000217a9809ad0_0;  alias, 1 drivers
v00000217a980bab0_0 .net "fifo_empty", 0 0, L_00000217a980c910;  alias, 1 drivers
v00000217a980b5b0_0 .net "fifo_full", 0 0, L_00000217a980c550;  alias, 1 drivers
v00000217a980c190_0 .net "fifo_rd_en", 0 0, v00000217a947dd30_0;  alias, 1 drivers
v00000217a980bb50_0 .var "fifo_wr_en", 0 0;
v00000217a980bbf0_0 .net "reset", 0 0, v00000217a980b470_0;  alias, 1 drivers
v00000217a980ce10_0 .net "rx", 0 0, v00000217a980b6f0_0;  1 drivers
v00000217a980bdd0_0 .var "state", 1 0;
v00000217a980b3d0_0 .net "uart_data", 7 0, v00000217a9809f30_0;  1 drivers
v00000217a980b650_0 .net "uart_rdy", 0 0, v00000217a9809fd0_0;  1 drivers
v00000217a980be70_0 .var "uart_rdy_clr", 0 0;
S_00000217a93f2fd0 .scope module, "baud_gen_inst" "Baud_Rate" 10 44, 4 13 0, S_00000217a93d71c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /OUTPUT 1 "rxclk_en";
    .port_info 2 /OUTPUT 1 "txclk_en";
P_00000217a94619e0 .param/l "BAUD" 0 4 14, +C4<00000000000000011100001000000000>;
P_00000217a9461a18 .param/l "RX_ACC_MAX" 0 4 22, +C4<0000000000000000000000000000000000000000000000000000000000011011>;
P_00000217a9461a50 .param/l "RX_ACC_WIDTH" 0 4 24, +C4<00000000000000000000000000000101>;
P_00000217a9461a88 .param/l "TX_ACC_MAX" 0 4 23, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000>;
P_00000217a9461ac0 .param/l "TX_ACC_WIDTH" 0 4 25, +C4<00000000000000000000000000001001>;
L_00000217a9811170 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000217a98090d0_0 .net/2u *"_ivl_0", 4 0, L_00000217a9811170;  1 drivers
L_00000217a98111b8 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v00000217a98086d0_0 .net/2u *"_ivl_4", 8 0, L_00000217a98111b8;  1 drivers
v00000217a9808630_0 .net "clk_50m", 0 0, v00000217a980caf0_0;  alias, 1 drivers
v00000217a9808a90_0 .var "rx_acc", 4 0;
v00000217a9809cb0_0 .net "rxclk_en", 0 0, L_00000217a980b8d0;  alias, 1 drivers
v00000217a9808450_0 .var "tx_acc", 8 0;
v00000217a9809530_0 .net "txclk_en", 0 0, L_00000217a980c370;  1 drivers
L_00000217a980b8d0 .cmp/eq 5, v00000217a9808a90_0, L_00000217a9811170;
L_00000217a980c370 .cmp/eq 9, v00000217a9808450_0, L_00000217a98111b8;
S_00000217a980ac30 .scope module, "fifo_inst" "fifo" 10 54, 11 1 0, S_00000217a93d71c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "din";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "almost_full";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 88 "dout";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "almost_empty";
    .port_info 10 /OUTPUT 5 "count";
P_00000217a9463720 .param/l "ALMOST_EMPTY_THRESH" 0 11 5, +C4<00000000000000000000000000000010>;
P_00000217a9463758 .param/l "ALMOST_FULL_THRESH" 0 11 4, +C4<000000000000000000000000000001001>;
P_00000217a9463790 .param/l "DEPTH" 0 11 3, +C4<00000000000000000000000000001011>;
P_00000217a94637c8 .param/l "READ_SCALAR" 0 11 6, +C4<00000000000000000000000000001011>;
P_00000217a9463800 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001000>;
L_00000217a9458730 .functor BUFZ 5, v00000217a9808810_0, C4<00000>, C4<00000>, C4<00000>;
v00000217a98089f0_0 .net *"_ivl_0", 31 0, L_00000217a980c410;  1 drivers
L_00000217a9811290 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217a98081d0_0 .net *"_ivl_11", 26 0, L_00000217a9811290;  1 drivers
L_00000217a98112d8 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v00000217a9809c10_0 .net/2u *"_ivl_12", 31 0, L_00000217a98112d8;  1 drivers
v00000217a9808db0_0 .net *"_ivl_16", 32 0, L_00000217a980c9b0;  1 drivers
L_00000217a9811320 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217a9809710_0 .net *"_ivl_19", 27 0, L_00000217a9811320;  1 drivers
L_00000217a9811368 .functor BUFT 1, C4<000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000217a9809a30_0 .net/2u *"_ivl_20", 32 0, L_00000217a9811368;  1 drivers
v00000217a9808ef0_0 .net *"_ivl_24", 31 0, L_00000217a980cc30;  1 drivers
L_00000217a98113b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217a9808e50_0 .net *"_ivl_27", 26 0, L_00000217a98113b0;  1 drivers
L_00000217a98113f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000217a9808f90_0 .net/2u *"_ivl_28", 31 0, L_00000217a98113f8;  1 drivers
L_00000217a9811200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000217a9808d10_0 .net *"_ivl_3", 26 0, L_00000217a9811200;  1 drivers
L_00000217a9811248 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v00000217a9808270_0 .net/2u *"_ivl_4", 31 0, L_00000217a9811248;  1 drivers
v00000217a9808770_0 .net *"_ivl_8", 31 0, L_00000217a980c5f0;  1 drivers
v00000217a98084f0_0 .net "almost_empty", 0 0, L_00000217a986a810;  1 drivers
v00000217a9808b30_0 .net "almost_full", 0 0, L_00000217a980cb90;  alias, 1 drivers
v00000217a9809850_0 .net "clk", 0 0, v00000217a980caf0_0;  alias, 1 drivers
v00000217a98098f0_0 .net "count", 4 0, L_00000217a9458730;  1 drivers
v00000217a9808950_0 .net "din", 7 0, v00000217a9809f30_0;  alias, 1 drivers
v00000217a9809ad0_0 .var "dout", 87 0;
v00000217a9809990_0 .net "empty", 0 0, L_00000217a980c910;  alias, 1 drivers
v00000217a98092b0_0 .net "full", 0 0, L_00000217a980c550;  alias, 1 drivers
v00000217a9809170 .array "mem", 10 0, 7 0;
v00000217a9808810_0 .var "ptr_diff", 4 0;
v00000217a9808310_0 .net "rd_en", 0 0, v00000217a947dd30_0;  alias, 1 drivers
v00000217a98088b0_0 .var "rd_ptr", 3 0;
v00000217a9808bd0_0 .net "reset", 0 0, v00000217a980b470_0;  alias, 1 drivers
v00000217a9809df0_0 .net "wr_en", 0 0, v00000217a980bb50_0;  1 drivers
v00000217a98083b0_0 .var "wr_ptr", 3 0;
v00000217a9809170_0 .array/port v00000217a9809170, 0;
v00000217a9809170_1 .array/port v00000217a9809170, 1;
v00000217a9809170_2 .array/port v00000217a9809170, 2;
E_00000217a944f690/0 .event anyedge, v00000217a98088b0_0, v00000217a9809170_0, v00000217a9809170_1, v00000217a9809170_2;
v00000217a9809170_3 .array/port v00000217a9809170, 3;
v00000217a9809170_4 .array/port v00000217a9809170, 4;
v00000217a9809170_5 .array/port v00000217a9809170, 5;
v00000217a9809170_6 .array/port v00000217a9809170, 6;
E_00000217a944f690/1 .event anyedge, v00000217a9809170_3, v00000217a9809170_4, v00000217a9809170_5, v00000217a9809170_6;
v00000217a9809170_7 .array/port v00000217a9809170, 7;
v00000217a9809170_8 .array/port v00000217a9809170, 8;
v00000217a9809170_9 .array/port v00000217a9809170, 9;
v00000217a9809170_10 .array/port v00000217a9809170, 10;
E_00000217a944f690/2 .event anyedge, v00000217a9809170_7, v00000217a9809170_8, v00000217a9809170_9, v00000217a9809170_10;
E_00000217a944f690 .event/or E_00000217a944f690/0, E_00000217a944f690/1, E_00000217a944f690/2;
L_00000217a980c410 .concat [ 5 27 0 0], v00000217a9808810_0, L_00000217a9811200;
L_00000217a980c550 .cmp/eq 32, L_00000217a980c410, L_00000217a9811248;
L_00000217a980c5f0 .concat [ 5 27 0 0], v00000217a9808810_0, L_00000217a9811290;
L_00000217a980c910 .cmp/gt 32, L_00000217a98112d8, L_00000217a980c5f0;
L_00000217a980c9b0 .concat [ 5 28 0 0], v00000217a9808810_0, L_00000217a9811320;
L_00000217a980cb90 .cmp/ge 33, L_00000217a980c9b0, L_00000217a9811368;
L_00000217a980cc30 .concat [ 5 27 0 0], v00000217a9808810_0, L_00000217a98113b0;
L_00000217a986a810 .cmp/ge 32, L_00000217a98113f8, L_00000217a980cc30;
S_00000217a980aaa0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 32, 11 32 0, S_00000217a980ac30;
 .timescale -9 -12;
v00000217a98095d0_0 .var/2s "i", 31 0;
S_00000217a980a5f0 .scope module, "uart_rx_inst" "UART_RX" 10 32, 12 13 0, S_00000217a93d71c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rx";
    .port_info 1 /OUTPUT 1 "rdy";
    .port_info 2 /INPUT 1 "rdy_clr";
    .port_info 3 /INPUT 1 "clk_50m";
    .port_info 4 /INPUT 1 "clken";
    .port_info 5 /OUTPUT 8 "data";
P_00000217a9431500 .param/l "RX_STATE_DATA" 0 12 28, C4<01>;
P_00000217a9431538 .param/l "RX_STATE_START" 0 12 27, C4<00>;
P_00000217a9431570 .param/l "RX_STATE_STOP" 0 12 29, C4<10>;
v00000217a9808c70_0 .var "bitpos", 3 0;
v00000217a9809e90_0 .net "clk_50m", 0 0, v00000217a980caf0_0;  alias, 1 drivers
v00000217a9809350_0 .net "clken", 0 0, L_00000217a980b8d0;  alias, 1 drivers
v00000217a9809f30_0 .var "data", 7 0;
v00000217a9809fd0_0 .var "rdy", 0 0;
v00000217a98093f0_0 .net "rdy_clr", 0 0, v00000217a980be70_0;  1 drivers
v00000217a980ccd0_0 .net "rx", 0 0, v00000217a980b6f0_0;  alias, 1 drivers
v00000217a980bc90_0 .var "sample", 3 0;
v00000217a980b510_0 .var "scratch", 7 0;
v00000217a980b330_0 .var "state", 1 0;
    .scope S_00000217a980a5f0;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000217a980b330_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000217a980bc90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000217a9808c70_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a980b510_0, 0, 8;
    %end;
    .thread T_1, $init;
    .scope S_00000217a980a5f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217a9809fd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a9809f30_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_00000217a980a5f0;
T_3 ;
    %wait E_00000217a9451c90;
    %load/vec4 v00000217a98093f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a9809fd0_0, 0;
T_3.0 ;
    %load/vec4 v00000217a9809350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000217a980b330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000217a980b330_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v00000217a980ccd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_3.11, 8;
    %load/vec4 v00000217a980bc90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 8, 4;
T_3.11;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v00000217a980bc90_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000217a980bc90_0, 0;
T_3.9 ;
    %load/vec4 v00000217a980bc90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000217a980b330_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217a9808c70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217a980bc90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000217a980b510_0, 0;
T_3.12 ;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v00000217a980bc90_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000217a980bc90_0, 0;
    %load/vec4 v00000217a980bc90_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v00000217a980ccd0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000217a9808c70_0;
    %parti/s 3, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v00000217a980b510_0, 4, 5;
    %load/vec4 v00000217a9808c70_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000217a9808c70_0, 0;
T_3.14 ;
    %load/vec4 v00000217a9808c70_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.18, 4;
    %load/vec4 v00000217a980bc90_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000217a980b330_0, 0;
T_3.16 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v00000217a980bc90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/1 T_3.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000217a980bc90_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.22, 5;
    %load/vec4 v00000217a980ccd0_0;
    %nor/r;
    %and;
T_3.22;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_3.21;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000217a980b330_0, 0;
    %load/vec4 v00000217a980b510_0;
    %assign/vec4 v00000217a9809f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a9809fd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217a980bc90_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v00000217a980bc90_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000217a980bc90_0, 0;
T_3.20 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000217a93f2fd0;
T_4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000217a9808a90_0, 0, 5;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v00000217a9808450_0, 0, 9;
    %end;
    .thread T_4, $init;
    .scope S_00000217a93f2fd0;
T_5 ;
    %wait E_00000217a9451c90;
    %load/vec4 v00000217a9808a90_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000217a9808a90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000217a9808a90_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000217a9808a90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000217a93f2fd0;
T_6 ;
    %wait E_00000217a9451c90;
    %load/vec4 v00000217a9808450_0;
    %cmpi/e 432, 0, 9;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000217a9808450_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000217a9808450_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000217a9808450_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000217a980ac30;
T_7 ;
Ewait_0 .event/or E_00000217a944f690, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_00000217a980aaa0;
    %jmp t_2;
    .scope S_00000217a980aaa0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217a98095d0_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000217a98095d0_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v00000217a98088b0_0;
    %pad/u 32;
    %load/vec4 v00000217a98095d0_0;
    %add;
    %pushi/vec4 11, 0, 32;
    %mod;
    %ix/vec4 4;
    %load/vec4a v00000217a9809170, 4;
    %load/vec4 v00000217a98095d0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v00000217a9809ad0_0, 4, 8;
    %load/vec4 v00000217a98095d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000217a98095d0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_00000217a980ac30;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000217a980ac30;
T_8 ;
    %wait E_00000217a9451390;
    %load/vec4 v00000217a9808bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217a98083b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217a98088b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000217a9808810_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000217a9809df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v00000217a98092b0_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000217a9808950_0;
    %load/vec4 v00000217a98083b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217a9809170, 0, 4;
    %load/vec4 v00000217a98083b0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_8.6, 8;
T_8.5 ; End of true expr.
    %load/vec4 v00000217a98083b0_0;
    %addi 1, 0, 4;
    %jmp/0 T_8.6, 8;
 ; End of false expr.
    %blend;
T_8.6;
    %assign/vec4 v00000217a98083b0_0, 0;
T_8.2 ;
    %load/vec4 v00000217a9808310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v00000217a9809990_0;
    %nor/r;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v00000217a98088b0_0;
    %pad/u 32;
    %addi 11, 0, 32;
    %pushi/vec4 11, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v00000217a98088b0_0, 0;
T_8.7 ;
    %load/vec4 v00000217a9809df0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.15, 8;
    %load/vec4 v00000217a98092b0_0;
    %nor/r;
    %and;
T_8.15;
    %load/vec4 v00000217a9808310_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.16, 8;
    %load/vec4 v00000217a9809990_0;
    %nor/r;
    %and;
T_8.16;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.14;
T_8.10 ;
    %load/vec4 v00000217a9808810_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.17, 8;
    %load/vec4 v00000217a9808810_0;
    %pad/u 32;
    %subi 11, 0, 32;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %pad/u 5;
    %assign/vec4 v00000217a9808810_0, 0;
    %jmp T_8.14;
T_8.11 ;
    %load/vec4 v00000217a9808810_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000217a9808810_0, 0;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v00000217a9808810_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.19, 8;
    %load/vec4 v00000217a9808810_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %pad/u 5;
    %assign/vec4 v00000217a9808810_0, 0;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000217a980ac30;
T_9 ;
    %end;
    .thread T_9;
    .scope S_00000217a93d71c0;
T_10 ;
    %wait E_00000217a9451390;
    %load/vec4 v00000217a980bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000217a980bdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a980bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a980be70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a980bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a980be70_0, 0;
    %load/vec4 v00000217a980bdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000217a980bdd0_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v00000217a980b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000217a980bdd0_0, 0;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v00000217a980b5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000217a980bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a980bb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a980be70_0, 0;
T_10.9 ;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a980bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a980be70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000217a980bdd0_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000217a9420c50;
T_11 ;
    %wait E_00000217a9451390;
    %load/vec4 v00000217a9809d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000217a9809670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a9808130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a9808590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a9809b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000217a947da10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000217a9809030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000217a9809210_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000217a9809670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a9808590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a9809b70_0, 0;
    %load/vec4 v00000217a947db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a947dd30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000217a9809670_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000217a947df10_0, 0;
T_11.9 ;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947dd30_0, 0;
    %load/vec4 v00000217a947dab0_0;
    %assign/vec4 v00000217a947de70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000217a947c750_0, 0;
    %load/vec4 v00000217a947df10_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_11.11, 5;
    %load/vec4 v00000217a947df10_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000217a947df10_0, 0;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000217a947df10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000217a9809670_0, 0;
T_11.12 ;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v00000217a947c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %jmp T_11.17;
T_11.13 ;
    %load/vec4 v00000217a947de70_0;
    %parti/s 32, 48, 7;
    %assign/vec4 v00000217a947ddd0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000217a947c750_0, 0;
    %jmp T_11.17;
T_11.14 ;
    %load/vec4 v00000217a947de70_0;
    %parti/s 16, 32, 7;
    %assign/vec4 v00000217a947c6b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000217a947c750_0, 0;
    %jmp T_11.17;
T_11.15 ;
    %load/vec4 v00000217a947de70_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000217a947dbf0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000217a947c750_0, 0;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v00000217a947ddd0_0;
    %assign/vec4 v00000217a947da10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000217a947cf70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000217a9809490_0, 0;
    %load/vec4 v00000217a947de70_0;
    %parti/s 1, 87, 8;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000217a9809030_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000217a9809670_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a9808130_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000217a9809670_0, 0;
T_11.19 ;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a9808130_0, 0;
    %load/vec4 v00000217a947cf70_0;
    %load/vec4 v00000217a947c6b0_0;
    %cmp/u;
    %jmp/0xz  T_11.20, 5;
    %load/vec4 v00000217a947cf70_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000217a947cf70_0, 0;
    %jmp T_11.21;
T_11.20 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000217a947cf70_0, 0;
    %load/vec4 v00000217a9809490_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %jmp/0xz  T_11.22, 5;
    %load/vec4 v00000217a9809490_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000217a9809490_0, 0;
    %load/vec4 v00000217a947da10_0;
    %load/vec4 v00000217a947dbf0_0;
    %add;
    %assign/vec4 v00000217a947da10_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a9808590_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000217a9809670_0, 0;
T_11.23 ;
T_11.21 ;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a9809b70_0, 0;
    %load/vec4 v00000217a947cf70_0;
    %pad/u 32;
    %cmpi/u 1023, 0, 32;
    %jmp/0xz  T_11.24, 5;
    %load/vec4 v00000217a947cf70_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000217a947cf70_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000217a9809670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000217a947cf70_0, 0;
T_11.25 ;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v00000217a947cf70_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_11.26, 5;
    %load/vec4 v00000217a947cf70_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000217a947cf70_0, 0;
    %jmp T_11.27;
T_11.26 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000217a947cf70_0, 0;
    %load/vec4 v00000217a98097b0_0;
    %pad/s 32;
    %muli 8192, 0, 32;
    %assign/vec4 v00000217a9809210_0, 0;
    %load/vec4 v00000217a9809030_0;
    %load/vec4 v00000217a98097b0_0;
    %pad/u 32;
    %muli 4096, 0, 32;
    %add;
    %assign/vec4 v00000217a9809030_0, 0;
    %load/vec4 v00000217a947ddd0_0;
    %load/vec4 v00000217a9809210_0;
    %add;
    %load/vec4 v00000217a9809030_0;
    %add;
    %assign/vec4 v00000217a947da10_0, 0;
T_11.27 ;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000217a9416ec0;
T_12 ;
    %fork t_5, S_00000217a9429030;
    %jmp t_4;
    .scope S_00000217a9429030;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000217a94616b0_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000217a94616b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 128, 0, 32;
    %cvt/rv/s;
    %pushi/real 2130706432, 4072; load=127.000
    %pushi/real 1686629713, 4068; load=6.28319
    %pushi/real 273688, 4046; load=6.28319
    %add/wr;
    %load/vec4 v00000217a94616b0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 5 25 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func/r 5 25 "$floor", W<0,r> {0 1 0};
    %add/wr;
    %cvt/vr 8;
    %ix/getv/s 4, v00000217a94616b0_0;
    %store/vec4a v00000217a94605d0, 4, 0;
    %load/vec4 v00000217a94616b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000217a94616b0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_00000217a9416ec0;
t_4 %join;
    %end;
    .thread T_12;
    .scope S_00000217a9416ec0;
T_13 ;
    %wait E_00000217a9451c90;
    %load/vec4 v00000217a9460f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000217a9460b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a945fc70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000217a94611b0_0;
    %assign/vec4 v00000217a9460b70_0, 0;
    %load/vec4 v00000217a9460b70_0;
    %load/vec4 v00000217a94611b0_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a945fc70_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a945fc70_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000217a9416ec0;
T_14 ;
    %wait E_00000217a9451390;
    %load/vec4 v00000217a9460f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000217a945fa90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000217a945fb30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000217a945fbd0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000217a945fa90_0;
    %load/vec4 v00000217a94611b0_0;
    %add;
    %assign/vec4 v00000217a945fa90_0, 0;
    %load/vec4 v00000217a945fa90_0;
    %parti/s 8, 24, 6;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000217a94605d0, 4;
    %assign/vec4 v00000217a945fb30_0, 0;
    %load/vec4 v00000217a945fa90_0;
    %parti/s 8, 24, 6;
    %subi 64, 0, 8;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000217a94605d0, 4;
    %assign/vec4 v00000217a945fbd0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000217a93e4fd0;
T_15 ;
    %wait E_00000217a9451390;
    %load/vec4 v00000217a947dfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000217a947d1f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000217a947c930_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000217a947e230_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000217a947e410_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000217a947e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947d3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947d510_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000217a947e190_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000217a947d0b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000217a947cb10_0;
    %assign/vec4 v00000217a947d510_0, 0;
    %load/vec4 v00000217a947d1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947d3d0_0, 0;
    %load/vec4 v00000217a947d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000217a947c930_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000217a947e230_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000217a947d1f0_0, 0;
T_15.6 ;
    %jmp T_15.5;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947d3d0_0, 0;
    %load/vec4 v00000217a947ca70_0;
    %pad/s 24;
    %load/vec4 v00000217a947c9d0_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v00000217a947e190_0, 0;
    %load/vec4 v00000217a947ca70_0;
    %pad/s 24;
    %load/vec4 v00000217a947d290_0;
    %pad/s 24;
    %mul;
    %assign/vec4 v00000217a947d0b0_0, 0;
    %load/vec4 v00000217a947c930_0;
    %load/vec4 v00000217a947e190_0;
    %pad/s 40;
    %add;
    %assign/vec4 v00000217a947c930_0, 0;
    %load/vec4 v00000217a947e230_0;
    %load/vec4 v00000217a947d0b0_0;
    %pad/s 40;
    %add;
    %assign/vec4 v00000217a947e230_0, 0;
    %load/vec4 v00000217a947d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000217a947d1f0_0, 0;
T_15.8 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v00000217a947e230_0;
    %assign/vec4 v00000217a947e410_0, 0;
    %load/vec4 v00000217a947c930_0;
    %assign/vec4 v00000217a947e0f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000217a947e230_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v00000217a947c930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a947d3d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000217a947d1f0_0, 0;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000217a94291c0;
T_16 ;
    %wait E_00000217a9451c90;
    %load/vec4 v00000217a947ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000217a947c7f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000217a947d330_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217a9447c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947d650_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000217a947e370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v00000217a94485b0_0;
    %nor/r;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000217a9447e30_0;
    %load/vec4 v00000217a947c7f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000217a947d5b0, 0, 4;
    %load/vec4 v00000217a947c7f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000217a947c7f0_0, 0;
T_16.2 ;
    %load/vec4 v00000217a947d470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.7, 9;
    %load/vec4 v00000217a9448290_0;
    %nor/r;
    %and;
T_16.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %load/vec4 v00000217a9447c50_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_16.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000217a9447c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947d650_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v00000217a9447c50_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000217a9447c50_0, 0;
T_16.9 ;
T_16.5 ;
    %load/vec4 v00000217a9448330_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.12, 8;
    %load/vec4 v00000217a947d650_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.12;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v00000217a947c7f0_0;
    %load/vec4 v00000217a947d330_0;
    %cmp/ne;
    %jmp/0xz  T_16.13, 4;
    %load/vec4 v00000217a947d330_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000217a947d5b0, 4;
    %assign/vec4 v00000217a9448150_0, 0;
    %load/vec4 v00000217a947d330_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000217a947d330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a947d650_0, 0;
T_16.13 ;
T_16.10 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000217a9420ac0;
T_17 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947e4b0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000217a947d790_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000217a947ccf0_0, 0, 3;
    %end;
    .thread T_17, $init;
    .scope S_00000217a9420ac0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217a947d8d0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_00000217a9420ac0;
T_19 ;
    %wait E_00000217a9451c90;
    %load/vec4 v00000217a947ccf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a947d8d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000217a947ccf0_0, 0;
    %jmp T_19.7;
T_19.0 ;
    %load/vec4 v00000217a947d150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000217a947d790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a947e550_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000217a947ccf0_0, 0;
T_19.8 ;
    %jmp T_19.7;
T_19.1 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000217a947ccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947e550_0, 0;
    %jmp T_19.7;
T_19.2 ;
    %load/vec4 v00000217a947cc50_0;
    %assign/vec4 v00000217a947e4b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000217a947ccf0_0, 0;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v00000217a947d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000217a947d8d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000217a947ccf0_0, 0;
T_19.10 ;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v00000217a947d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v00000217a947d790_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_19.14, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000217a947ccf0_0, 0;
    %jmp T_19.15;
T_19.14 ;
    %load/vec4 v00000217a947d790_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000217a947d790_0, 0;
T_19.15 ;
    %load/vec4 v00000217a947e4b0_0;
    %load/vec4 v00000217a947d790_0;
    %part/u 1;
    %assign/vec4 v00000217a947d8d0_0, 0;
T_19.12 ;
    %jmp T_19.7;
T_19.5 ;
    %load/vec4 v00000217a947d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000217a947d8d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000217a947ccf0_0, 0;
T_19.16 ;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_00000217a9416d30;
T_20 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000217a94603f0_0, 0, 5;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v00000217a9460490_0, 0, 9;
    %end;
    .thread T_20, $init;
    .scope S_00000217a9416d30;
T_21 ;
    %wait E_00000217a9451c90;
    %load/vec4 v00000217a94603f0_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000217a94603f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000217a94603f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000217a94603f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000217a9416d30;
T_22 ;
    %wait E_00000217a9451c90;
    %load/vec4 v00000217a9460490_0;
    %cmpi/e 432, 0, 9;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000217a9460490_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000217a9460490_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000217a9460490_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000217a946ca50;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217a980caf0_0, 0, 1;
T_23.0 ;
    %delay 10000, 0;
    %load/vec4 v00000217a980caf0_0;
    %inv;
    %store/vec4 v00000217a980caf0_0, 0, 1;
    %jmp T_23.0;
    %end;
    .thread T_23;
    .scope S_00000217a946ca50;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217a980b6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000217a980b470_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000217a980b470_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 155 "$display", "=== Sending Sweep Command ===" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
T_24.0 ;
    %load/vec4 v00000217a980c7d0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.1, 6;
    %wait E_00000217a9451490;
    %jmp T_24.0;
T_24.1 ;
    %vpi_call/w 3 171 "$display", "=== Sweep Complete ===" {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 3 175 "$display", "=== Sending PLL Command ===" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000217a947ced0_0, 0, 8;
    %fork TD_UART_FIFO_SWEEPER_TB.send_byte, S_00000217a940d2e0;
    %join;
    %delay 5000000, 0;
    %vpi_call/w 3 189 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_00000217a946ca50;
T_25 ;
    %wait E_00000217a9451c90;
    %load/vec4 v00000217a980bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %vpi_call/w 3 219 "$display", "Time: %t, UART Received: 0x%h", $time, v00000217a980b3d0_0 {0 0 0};
T_25.0 ;
    %load/vec4 v00000217a980c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %vpi_call/w 3 224 "$display", "Time: %t, Sweep Started", $time {0 0 0};
T_25.2 ;
    %load/vec4 v00000217a980b790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call/w 3 228 "$display", "Time: %t, Sweeper Read FIFO", $time {0 0 0};
T_25.4 ;
    %load/vec4 v00000217a9809670_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_25.8, 4;
    %load/vec4 v00000217a947cf70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %vpi_call/w 3 233 "$display", "Time: %t, Frequency Updated: 0x%h", $time, v00000217a980c870_0 {0 0 0};
T_25.6 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000217a946ca50;
T_26 ;
    %vpi_call/w 3 239 "$dumpfile", "uart_fifo_sweeper_tb.vcd" {0 0 0};
    %vpi_call/w 3 240 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000217a946ca50 {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "uart_fifo_sweeper_tb.sv";
    "Baud_Rate.sv";
    "dds_sine_generator.sv";
    "fifo_80_to_8.v";
    "phase_detector.v";
    "UART_TX.v";
    "frequency_sweeper.v";
    "uart_rx_fifo.sv";
    "fifo.sv";
    "UART_RX.v";
