<stg><name>getParallelogramsAndAcceptanceCorners</name>


<trans_list>

<trans id="270" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="12" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="21" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:0 %a_corner_min_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_corner_min_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:1 %b_corner_min_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_corner_min_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:2 %c_corner_max_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_corner_max_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:3 %d_corner_max_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="d_corner_max_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:4 %parallelogramsList_V_0_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:5 %parallelogramsList_V_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:6 %parallelogramsList_V_2_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:7 %parallelogramsList_V_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:8 %parallelogramsList_V_0_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:9 %parallelogramsList_V_0_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:10 %parallelogramsList_V_0_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:11 %parallelogramsList_V_0_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:12 %parallelogramsList_V_1_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:13 %parallelogramsList_V_1_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:14 %parallelogramsList_V_1_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:15 %parallelogramsList_V_1_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:16 %parallelogramsList_V_2_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:17 %parallelogramsList_V_2_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:18 %parallelogramsList_V_2_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:19 %parallelogramsList_V_2_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:20 %parallelogramsList_V_3_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:21 %parallelogramsList_V_3_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:22 %parallelogramsList_V_3_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:23 %parallelogramsList_V_3_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %wp_superpoints_addr_2 = getelementptr i32 %wp_superpoints, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
:38 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
:42 %wp_superpoints_load_1 = load i8 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
:38 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %icmp_ln878 = icmp_slt  i32 %wp_superpoints_load, i32 4272967196

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
:42 %wp_superpoints_load_1 = load i8 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43 %icmp_ln878_12 = icmp_slt  i32 %wp_superpoints_load_1, i32 22000100

]]></Node>
<StgValue><ssdm name="icmp_ln878_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %wp_parameters_addr_7 = getelementptr i32 %wp_parameters, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %wp_parameters_addr_8 = getelementptr i32 %wp_parameters, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_8"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %wp_parameters_addr_9 = getelementptr i32 %wp_parameters, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_9"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %wp_parameters_addr_10 = getelementptr i32 %wp_parameters, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_10"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %wp_parameters_addr_11 = getelementptr i32 %wp_parameters, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_11"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %wp_parameters_addr_12 = getelementptr i32 %wp_parameters, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_12"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %wp_parameters_addr_13 = getelementptr i32 %wp_parameters, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_13"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %wp_parameters_addr_14 = getelementptr i32 %wp_parameters, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_14"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %wp_parameters_addr_15 = getelementptr i32 %wp_parameters, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_15"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %wp_parameters_addr_16 = getelementptr i32 %wp_parameters, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_16"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %wp_parameters_addr_17 = getelementptr i32 %wp_parameters, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_17"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40 %z1_min_V = select i1 %icmp_ln878, i32 4272967196, i32 %wp_superpoints_load

]]></Node>
<StgValue><ssdm name="z1_min_V"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="26" op_0_bw="32">
<![CDATA[
:41 %trunc_ln43 = trunc i32 %z1_min_V

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44 %z1_max_V = select i1 %icmp_ln878_12, i32 %wp_superpoints_load_1, i32 22000100

]]></Node>
<StgValue><ssdm name="z1_max_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="26" op_0_bw="32">
<![CDATA[
:45 %trunc_ln44 = trunc i32 %z1_max_V

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %icmp_ln886 = icmp_sgt  i32 %z1_min_V, i32 %z1_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:47 %parallelogramsList_V_5_0 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln44

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_5_0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="26">
<![CDATA[
:48 %sext_ln78 = sext i26 %parallelogramsList_V_5_0

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:49 %parallelogramsList_V_4_0 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln43

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_4_0"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="26">
<![CDATA[
:50 %sext_ln77 = sext i26 %parallelogramsList_V_4_0

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:51 %br_ln61 = br void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %parallelogramsList_V_5_0_0145 = phi i32 0, void, i32 %select_ln78, void %.split3577899120

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_5_0_0145"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %parallelogramsList_V_4_0_0144 = phi i32 0, void, i32 %select_ln77, void %.split3577899120

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_4_0_0144"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2 %i = phi i3 1, void, i3 %add_ln66, void %.split3577899120

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
:3 %a_corner_min_V_3 = load i32 %a_corner_min_V

]]></Node>
<StgValue><ssdm name="a_corner_min_V_3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:4 %b_corner_min_V_4 = load i32 %b_corner_min_V

]]></Node>
<StgValue><ssdm name="b_corner_min_V_4"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
:5 %c_corner_max_V_3 = load i32 %c_corner_max_V

]]></Node>
<StgValue><ssdm name="c_corner_max_V_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
:6 %d_corner_max_V_4 = load i32 %d_corner_max_V

]]></Node>
<StgValue><ssdm name="d_corner_max_V_4"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:7 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %or_ln63 = or i8 %tmp_s, i8 1

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:9 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln63

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %wp_superpoints_addr_3 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %or_ln64 = or i8 %tmp_s, i8 31

]]></Node>
<StgValue><ssdm name="or_ln64"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:12 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %wp_superpoints_addr_4 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:14 %icmp_ln61 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:15 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln61 = br i1 %icmp_ln61, void %.split3, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="8">
<![CDATA[
.split3:2 %wp_superpoints_load_2 = load i8 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
.split3:3 %wp_superpoints_load_3 = load i8 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0 %store_ln80 = store i32 1, i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln81 = store i32 1, i5 %wp_parameters_addr_7

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split3:0 %add_ln66 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="8">
<![CDATA[
.split3:2 %wp_superpoints_load_2 = load i8 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
.split3:3 %wp_superpoints_load_3 = load i8 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="3">
<![CDATA[
.split3:8 %trunc_ln73 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:4 %parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_0"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:5 %parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_0"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:6 %parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_0"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:7 %parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:4 %parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_0"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:5 %parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_0"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:6 %parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_0"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:7 %parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:4 %parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_0"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:5 %parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_0"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:6 %parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_0"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:7 %parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:4 %parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_0"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:5 %parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_0"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:6 %parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_0"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:7 %parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:4 %parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_0"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:5 %parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_0"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:6 %parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_0"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:7 %parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:4 %parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_0"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:5 %parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_0"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:6 %parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_0"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:7 %parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:1 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:4 %parallelogramsList_V_0_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_0"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:5 %parallelogramsList_V_1_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_0"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:6 %parallelogramsList_V_2_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln77, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_0"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split3:7 %parallelogramsList_V_3_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln78, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln66, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_0"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split3:9 %switch_ln73 = switch i2 %trunc_ln73, void %branch3, i2 1, void %.split3..split357_crit_edge, i2 2, void %branch1, i2 3, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln73 = br void %.split357

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln73 = br void %.split357

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3..split357_crit_edge:0 %store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split3..split357_crit_edge:1 %store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %a_corner_min_V

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.split3..split357_crit_edge:2 %br_ln73 = br void %.split357

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0 %store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3_4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:1 %store_ln73 = store i32 %parallelogramsList_V_0_0, i32 %parallelogramsList_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch3:2 %br_ln73 = br void %.split357

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split357:0 %switch_ln74 = switch i2 %trunc_ln73, void %branch7, i2 1, void %.split357..split35778_crit_edge, i2 2, void %branch5, i2 3, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln74"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0 %store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3_3

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln74 = br void %.split35778

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0 %store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3_2

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln74 = br void %.split35778

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split357..split35778_crit_edge:0 %store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split357..split35778_crit_edge:1 %store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %b_corner_min_V

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.split357..split35778_crit_edge:2 %br_ln74 = br void %.split35778

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0 %store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3_4

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:1 %store_ln74 = store i32 %parallelogramsList_V_1_0, i32 %parallelogramsList_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch7:2 %br_ln74 = br void %.split35778

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split35778:0 %switch_ln75 = switch i2 %trunc_ln73, void %branch11, i2 1, void %.split35778..split3577899_crit_edge, i2 2, void %branch9, i2 3, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0 %store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3_3

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln75 = br void %.split3577899

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0 %store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3_2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln75 = br void %.split3577899

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split35778..split3577899_crit_edge:0 %store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split35778..split3577899_crit_edge:1 %store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %c_corner_max_V

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.split35778..split3577899_crit_edge:2 %br_ln75 = br void %.split3577899

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0 %store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3_4

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:1 %store_ln75 = store i32 %parallelogramsList_V_2_0, i32 %parallelogramsList_V_2_3

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch11:2 %br_ln75 = br void %.split3577899

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split3577899:0 %switch_ln76 = switch i2 %trunc_ln73, void %branch15, i2 1, void %.split3577899..split3577899120_crit_edge, i2 2, void %branch13, i2 3, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln76"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0 %store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3_3

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln76 = br void %.split3577899120

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0 %store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3_2

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln76 = br void %.split3577899120

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split3577899..split3577899120_crit_edge:0 %store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3_1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split3577899..split3577899120_crit_edge:1 %store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %d_corner_max_V

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.split3577899..split3577899120_crit_edge:2 %br_ln76 = br void %.split3577899120

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:0 %store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3_4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:1 %store_ln76 = store i32 %parallelogramsList_V_3_0, i32 %parallelogramsList_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch15:2 %br_ln76 = br void %.split3577899120

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split3577899120:0 %icmp_ln77 = icmp_eq  i2 %trunc_ln73, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split3577899120:1 %select_ln77 = select i1 %icmp_ln77, i32 %sext_ln77, i32 %parallelogramsList_V_4_0_0144

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split3577899120:2 %select_ln78 = select i1 %icmp_ln77, i32 %sext_ln78, i32 %parallelogramsList_V_5_0_0145

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
.split3577899120:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="181" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2 %store_ln82 = store i32 1, i5 %wp_parameters_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3 %store_ln83 = store i32 0, i5 %wp_parameters_addr_9

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln92 = br void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_10 = phi i3 0, void, i3 %add_ln92, void %.split

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %d_corner_max_V_1 = phi i32 %d_corner_max_V_4, void, i32 %d_corner_max_V_5, void %.split

]]></Node>
<StgValue><ssdm name="d_corner_max_V_1"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %c_corner_max_V_1 = phi i32 %c_corner_max_V_3, void, i32 %c_corner_max_V_4, void %.split

]]></Node>
<StgValue><ssdm name="c_corner_max_V_1"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %b_corner_min_V_1 = phi i32 %b_corner_min_V_4, void, i32 %b_corner_min_V_5, void %.split

]]></Node>
<StgValue><ssdm name="b_corner_min_V_1"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %a_corner_min_V_1 = phi i32 %a_corner_min_V_3, void, i32 %a_corner_min_V_4, void %.split

]]></Node>
<StgValue><ssdm name="a_corner_min_V_1"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %add_ln92 = add i3 %i_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %icmp_ln92 = icmp_eq  i3 %i_10, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln92 = br i1 %icmp_ln92, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
.split:0 %parallelogramsList_V_0_3_1_load = load i32 %parallelogramsList_V_0_3_1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3_1_load"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
.split:1 %parallelogramsList_V_0_3_2_load = load i32 %parallelogramsList_V_0_3_2

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3_2_load"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
.split:2 %parallelogramsList_V_0_3_3_load = load i32 %parallelogramsList_V_0_3_3

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3_3_load"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
.split:3 %parallelogramsList_V_0_3_4_load = load i32 %parallelogramsList_V_0_3_4

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3_4_load"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
.split:4 %parallelogramsList_V_1_3_1_load = load i32 %parallelogramsList_V_1_3_1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3_1_load"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
.split:5 %parallelogramsList_V_1_3_2_load = load i32 %parallelogramsList_V_1_3_2

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3_2_load"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
.split:6 %parallelogramsList_V_1_3_3_load = load i32 %parallelogramsList_V_1_3_3

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3_3_load"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
.split:7 %parallelogramsList_V_1_3_4_load = load i32 %parallelogramsList_V_1_3_4

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3_4_load"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
.split:8 %parallelogramsList_V_2_3_1_load = load i32 %parallelogramsList_V_2_3_1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3_1_load"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
.split:9 %parallelogramsList_V_2_3_2_load = load i32 %parallelogramsList_V_2_3_2

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3_2_load"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.split:10 %parallelogramsList_V_2_3_3_load = load i32 %parallelogramsList_V_2_3_3

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3_3_load"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
.split:11 %parallelogramsList_V_2_3_4_load = load i32 %parallelogramsList_V_2_3_4

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3_4_load"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
.split:12 %parallelogramsList_V_3_3_1_load = load i32 %parallelogramsList_V_3_3_1

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3_1_load"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
.split:13 %parallelogramsList_V_3_3_2_load = load i32 %parallelogramsList_V_3_3_2

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3_2_load"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
.split:14 %parallelogramsList_V_3_3_3_load = load i32 %parallelogramsList_V_3_3_3

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3_3_load"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
.split:15 %parallelogramsList_V_3_3_4_load = load i32 %parallelogramsList_V_3_3_4

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3_4_load"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:16 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="3">
<![CDATA[
.split:17 %trunc_ln878 = trunc i3 %i_10

]]></Node>
<StgValue><ssdm name="trunc_ln878"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:18 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %parallelogramsList_V_0_3_1_load, i32 %parallelogramsList_V_0_3_2_load, i32 %parallelogramsList_V_0_3_3_load, i32 %parallelogramsList_V_0_3_4_load, i2 %trunc_ln878

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:19 %icmp_ln878_13 = icmp_slt  i32 %tmp, i32 %a_corner_min_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln878_13"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:20 %a_corner_min_V_4 = select i1 %icmp_ln878_13, i32 %tmp, i32 %a_corner_min_V_1

]]></Node>
<StgValue><ssdm name="a_corner_min_V_4"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:21 %b_corner_min_V_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %parallelogramsList_V_1_3_1_load, i32 %parallelogramsList_V_1_3_2_load, i32 %parallelogramsList_V_1_3_3_load, i32 %parallelogramsList_V_1_3_4_load, i2 %trunc_ln878

]]></Node>
<StgValue><ssdm name="b_corner_min_V_2"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:22 %icmp_ln878_14 = icmp_slt  i32 %b_corner_min_V_2, i32 %b_corner_min_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln878_14"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:23 %b_corner_min_V_5 = select i1 %icmp_ln878_14, i32 %b_corner_min_V_2, i32 %b_corner_min_V_1

]]></Node>
<StgValue><ssdm name="b_corner_min_V_5"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:24 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %parallelogramsList_V_2_3_1_load, i32 %parallelogramsList_V_2_3_2_load, i32 %parallelogramsList_V_2_3_3_load, i32 %parallelogramsList_V_2_3_4_load, i2 %trunc_ln878

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:25 %icmp_ln886_9 = icmp_sgt  i32 %tmp_5, i32 %c_corner_max_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln886_9"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:26 %c_corner_max_V_4 = select i1 %icmp_ln886_9, i32 %tmp_5, i32 %c_corner_max_V_1

]]></Node>
<StgValue><ssdm name="c_corner_max_V_4"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:27 %d_corner_max_V_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %parallelogramsList_V_3_3_1_load, i32 %parallelogramsList_V_3_3_2_load, i32 %parallelogramsList_V_3_3_3_load, i32 %parallelogramsList_V_3_3_4_load, i2 %trunc_ln878

]]></Node>
<StgValue><ssdm name="d_corner_max_V_2"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:28 %icmp_ln886_10 = icmp_sgt  i32 %d_corner_max_V_2, i32 %d_corner_max_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln886_10"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:29 %d_corner_max_V_5 = select i1 %icmp_ln886_10, i32 %d_corner_max_V_2, i32 %d_corner_max_V_1

]]></Node>
<StgValue><ssdm name="d_corner_max_V_5"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.split:30 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln113 = store i32 %parallelogramsList_V_4_0_0144, i5 %wp_parameters_addr_10

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2 %store_ln114 = store i32 %a_corner_min_V_1, i5 %wp_parameters_addr_11

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="226" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3 %store_ln115 = store i32 %parallelogramsList_V_5_0_0145, i5 %wp_parameters_addr_12

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:4 %store_ln116 = store i32 %b_corner_min_V_1, i5 %wp_parameters_addr_13

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="228" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5 %store_ln117 = store i32 %parallelogramsList_V_4_0_0144, i5 %wp_parameters_addr_14

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6 %store_ln118 = store i32 %c_corner_max_V_1, i5 %wp_parameters_addr_15

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
:0 %parallelogramsList_V_0_3_load = load i32 %parallelogramsList_V_0_3

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_0_3_load"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7 %store_ln119 = store i32 %parallelogramsList_V_5_0_0145, i5 %wp_parameters_addr_16

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:8 %store_ln120 = store i32 %d_corner_max_V_1, i5 %wp_parameters_addr_17

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %icmp_ln874 = icmp_eq  i32 %a_corner_min_V_1, i32 %parallelogramsList_V_0_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln123 = br i1 %icmp_ln874, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="235" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0 %store_ln125 = store i32 0, i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln126 = store i32 0, i5 %wp_parameters_addr_7

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln127 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0 %parallelogramsList_V_1_3_load = load i32 %parallelogramsList_V_1_3

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_1_3_load"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1 %icmp_ln874_1 = icmp_eq  i32 %b_corner_min_V_1, i32 %parallelogramsList_V_1_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln874_1"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2 %br_ln128 = br i1 %icmp_ln874_1, void, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="241" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln130 = store i32 0, i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:1 %store_ln131 = store i32 0, i5 %wp_parameters_addr_7

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln132 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:0 %parallelogramsList_V_2_3_load = load i32 %parallelogramsList_V_2_3

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_2_3_load"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:1 %icmp_ln874_2 = icmp_eq  i32 %c_corner_max_V_1, i32 %parallelogramsList_V_2_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln874_2"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:2 %br_ln133 = br i1 %icmp_ln874_2, void, void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="247" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln135 = store i32 0, i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln136 = store i32 0, i5 %wp_parameters_addr_8

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln137 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge2:0 %parallelogramsList_V_3_3_load = load i32 %parallelogramsList_V_3_3

]]></Node>
<StgValue><ssdm name="parallelogramsList_V_3_3_load"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:1 %icmp_ln874_3 = icmp_eq  i32 %d_corner_max_V_1, i32 %parallelogramsList_V_3_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln874_3"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:2 %br_ln138 = br i1 %icmp_ln874_3, void, void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="253" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %store_ln140 = store i32 0, i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:1 %store_ln141 = store i32 0, i5 %wp_parameters_addr_8

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln142 = br void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:0 %icmp_ln886_11 = icmp_sgt  i32 %c_corner_max_V_1, i32 %a_corner_min_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln886_11"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:1 %br_ln145 = br i1 %icmp_ln886_11, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="258" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0 %store_ln147 = store i32 1, i5 %wp_parameters_addr_9

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:1 %store_ln148 = store i32 %b_corner_min_V_1, i5 %wp_parameters_addr_15

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="260" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:2 %store_ln149 = store i32 %b_corner_min_V_1, i5 %wp_parameters_addr_11

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln150 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge4:0 %arrayidx2356315_load_0 = phi i32 %b_corner_min_V_1, void, i32 %c_corner_max_V_1, void %._crit_edge3

]]></Node>
<StgValue><ssdm name="arrayidx2356315_load_0"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:1 %icmp_ln878_15 = icmp_slt  i32 %b_corner_min_V_1, i32 %d_corner_max_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln878_15"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:2 %br_ln152 = br i1 %icmp_ln878_15, void %._crit_edge5, void

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln154 = store i32 1, i5 %wp_parameters_addr_9

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="266" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:1 %store_ln155 = store i32 %arrayidx2356315_load_0, i5 %wp_parameters_addr_13

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:2 %store_ln156 = store i32 %arrayidx2356315_load_0, i5 %wp_parameters_addr_17

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln157 = br void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0">
<![CDATA[
._crit_edge5:0 %ret_ln158 = ret

]]></Node>
<StgValue><ssdm name="ret_ln158"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
