// Seed: 3263386768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  assign module_1.id_40 = 0;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_15 = 32'd60,
    parameter id_6  = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  output logic [7:0] id_46;
  output wire id_45;
  input wire id_44;
  input wire id_43;
  input wire id_42;
  input wire id_41;
  output tri1 id_40;
  input wire id_39;
  inout wire id_38;
  input wire id_37;
  input wire id_36;
  input wire id_35;
  output wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wor id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire _id_15;
  output logic [7:0] id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire _id_6;
  nor primCall (
      id_28,
      id_13,
      id_5,
      id_1,
      id_32,
      id_12,
      id_39,
      id_37,
      id_11,
      id_23,
      id_19,
      id_43,
      id_10,
      id_44,
      id_36,
      id_7,
      id_16,
      id_29,
      id_42,
      id_38,
      id_9,
      id_30,
      id_3,
      id_41,
      id_21,
      id_18,
      id_35,
      id_31,
      id_17
  );
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_20 = id_5[-1];
  assign id_40 = id_23 - {-1, id_6} ? 1 : 1;
  module_0 modCall_1 (
      id_45,
      id_29,
      id_38,
      id_38,
      id_19,
      id_11,
      id_16,
      id_21,
      id_28,
      id_36,
      id_27,
      id_3,
      id_12,
      id_38,
      id_21,
      id_27
  );
  assign id_14[id_15] = 1;
  assign id_20 = 1 & -1 & -1;
  assign id_46[id_6] = id_42;
  wire id_47;
  assign id_21 = id_17 ? id_18 : id_39;
  tri0 id_48 = 1;
endmodule
