// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rxTcpInvalidDropper (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer2_V_dout,
        rxEng_dataBuffer2_V_empty_n,
        rxEng_dataBuffer2_V_read,
        rxEng_tcpValidFifo_V_dout,
        rxEng_tcpValidFifo_V_empty_n,
        rxEng_tcpValidFifo_V_read,
        rxEng_dataBuffer3_V_din,
        rxEng_dataBuffer3_V_full_n,
        rxEng_dataBuffer3_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] rxEng_dataBuffer2_V_dout;
input   rxEng_dataBuffer2_V_empty_n;
output   rxEng_dataBuffer2_V_read;
input  [0:0] rxEng_tcpValidFifo_V_dout;
input   rxEng_tcpValidFifo_V_empty_n;
output   rxEng_tcpValidFifo_V_read;
output  [72:0] rxEng_dataBuffer3_V_din;
input   rxEng_dataBuffer3_V_full_n;
output   rxEng_dataBuffer3_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer2_V_read;
reg rxEng_tcpValidFifo_V_read;
reg rxEng_dataBuffer3_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] grp_nbreadreq_fu_68_p3;
wire   [0:0] tmp_82_nbreadreq_fu_82_p3;
reg    ap_sig_bdd_75;
reg   [0:0] rtid_drop_load_reg_288;
reg   [0:0] rtid_firstWord_load_reg_292;
reg   [0:0] tmp_83_reg_296;
reg   [0:0] tmp_82_reg_300;
reg   [0:0] tmp_84_reg_304;
reg   [0:0] tmp_428_reg_308;
reg    ap_sig_bdd_108;
reg   [0:0] rtid_drop = 1'b0;
reg   [0:0] rtid_firstWord = 1'b1;
reg   [72:0] reg_242;
wire   [0:0] tmp_428_read_fu_90_p2;
wire   [0:0] ap_reg_phiprechg_rtid_drop_flag_1_reg_103pp0_it0;
reg   [0:0] rtid_drop_flag_1_phi_fu_106_p8;
wire   [0:0] ap_reg_phiprechg_rtid_firstWord_flag_reg_120pp0_it0;
reg   [0:0] rtid_firstWord_flag_phi_fu_123_p8;
wire   [0:0] ap_reg_phiprechg_tmp_s_reg_137pp0_it0;
reg   [0:0] tmp_s_phi_fu_140_p8;
wire   [0:0] ap_reg_phiprechg_rtid_drop_flag_2_reg_150pp0_it0;
reg   [0:0] rtid_drop_flag_2_phi_fu_153_p10;
wire   [0:0] p_rtid_drop_flag_1_fu_255_p2;
wire   [0:0] not_tmp_s_fu_262_p2;
wire   [0:0] ap_reg_phiprechg_rtid_drop_new_2_reg_170pp0_it0;
reg   [0:0] rtid_drop_new_2_phi_fu_173_p10;
wire   [0:0] ap_reg_phiprechg_rtid_firstWord_flag_1_reg_189pp0_it0;
reg   [0:0] rtid_firstWord_flag_1_phi_fu_192_p10;
wire   [0:0] p_rtid_firstWord_flag_fu_269_p2;
wire   [0:0] ap_reg_phiprechg_rtid_firstWord_new_1_reg_209pp0_it0;
reg   [0:0] rtid_firstWord_new_1_phi_fu_212_p10;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        reg_242 <= rxEng_dataBuffer2_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == rtid_drop_flag_2_phi_fu_153_p10))) begin
        rtid_drop <= rtid_drop_new_2_phi_fu_173_p10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rtid_drop_load_reg_288 <= rtid_drop;
        rtid_firstWord_load_reg_292 <= rtid_firstWord;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == rtid_firstWord_flag_1_phi_fu_192_p10))) begin
        rtid_firstWord <= rtid_firstWord_new_1_phi_fu_212_p10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_428_reg_308 <= rxEng_tcpValidFifo_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == rtid_firstWord) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_82_reg_300 <= tmp_82_nbreadreq_fu_82_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_83_reg_296 <= grp_nbreadreq_fu_68_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_84_reg_304 <= grp_nbreadreq_fu_68_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ap_sig_bdd_108)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ap_sig_bdd_108)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// rtid_drop_flag_1_phi_fu_106_p8 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_68_p3 or tmp_82_nbreadreq_fu_82_p3 or rtid_drop or rtid_firstWord or tmp_428_read_fu_90_p2 or ap_reg_phiprechg_rtid_drop_flag_1_reg_103pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & (ap_const_lv1_0 == tmp_428_read_fu_90_p2))) begin
        rtid_drop_flag_1_phi_fu_106_p8 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & ~(ap_const_lv1_0 == tmp_428_read_fu_90_p2)))) begin
        rtid_drop_flag_1_phi_fu_106_p8 = ap_const_lv1_0;
    end else begin
        rtid_drop_flag_1_phi_fu_106_p8 = ap_reg_phiprechg_rtid_drop_flag_1_reg_103pp0_it0;
    end
end

/// rtid_drop_flag_2_phi_fu_153_p10 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_68_p3 or tmp_82_nbreadreq_fu_82_p3 or rtid_drop or rtid_firstWord or ap_reg_phiprechg_rtid_drop_flag_2_reg_150pp0_it0 or p_rtid_drop_flag_1_fu_255_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (((rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)) | ((rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0))))) begin
        rtid_drop_flag_2_phi_fu_153_p10 = p_rtid_drop_flag_1_fu_255_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == rtid_firstWord) & (ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & (ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)))) begin
        rtid_drop_flag_2_phi_fu_153_p10 = ap_const_lv1_0;
    end else begin
        rtid_drop_flag_2_phi_fu_153_p10 = ap_reg_phiprechg_rtid_drop_flag_2_reg_150pp0_it0;
    end
end

/// rtid_drop_new_2_phi_fu_173_p10 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_68_p3 or tmp_82_nbreadreq_fu_82_p3 or rtid_drop or rtid_firstWord or not_tmp_s_fu_262_p2 or ap_reg_phiprechg_rtid_drop_new_2_reg_170pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (((rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)) | ((rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0))))) begin
        rtid_drop_new_2_phi_fu_173_p10 = not_tmp_s_fu_262_p2;
    end else begin
        rtid_drop_new_2_phi_fu_173_p10 = ap_reg_phiprechg_rtid_drop_new_2_reg_170pp0_it0;
    end
end

/// rtid_firstWord_flag_1_phi_fu_192_p10 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_68_p3 or tmp_82_nbreadreq_fu_82_p3 or rtid_drop or rtid_firstWord or ap_reg_phiprechg_rtid_firstWord_flag_1_reg_189pp0_it0 or p_rtid_firstWord_flag_fu_269_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (((rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)) | ((rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0))))) begin
        rtid_firstWord_flag_1_phi_fu_192_p10 = p_rtid_firstWord_flag_fu_269_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == rtid_firstWord) & (ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & (ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)))) begin
        rtid_firstWord_flag_1_phi_fu_192_p10 = ap_const_lv1_0;
    end else begin
        rtid_firstWord_flag_1_phi_fu_192_p10 = ap_reg_phiprechg_rtid_firstWord_flag_1_reg_189pp0_it0;
    end
end

/// rtid_firstWord_flag_phi_fu_123_p8 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_68_p3 or tmp_82_nbreadreq_fu_82_p3 or rtid_drop or rtid_firstWord or tmp_428_read_fu_90_p2 or ap_reg_phiprechg_rtid_firstWord_flag_reg_120pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & ~(ap_const_lv1_0 == tmp_428_read_fu_90_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & (ap_const_lv1_0 == tmp_428_read_fu_90_p2)))) begin
        rtid_firstWord_flag_phi_fu_123_p8 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)))) begin
        rtid_firstWord_flag_phi_fu_123_p8 = ap_const_lv1_0;
    end else begin
        rtid_firstWord_flag_phi_fu_123_p8 = ap_reg_phiprechg_rtid_firstWord_flag_reg_120pp0_it0;
    end
end

/// rtid_firstWord_new_1_phi_fu_212_p10 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_68_p3 or tmp_82_nbreadreq_fu_82_p3 or rtid_drop or rtid_firstWord or tmp_s_phi_fu_140_p8 or ap_reg_phiprechg_rtid_firstWord_new_1_reg_209pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (((rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)) | ((rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0))))) begin
        rtid_firstWord_new_1_phi_fu_212_p10 = tmp_s_phi_fu_140_p8;
    end else begin
        rtid_firstWord_new_1_phi_fu_212_p10 = ap_reg_phiprechg_rtid_firstWord_new_1_reg_209pp0_it0;
    end
end

/// rxEng_dataBuffer2_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_68_p3 or tmp_82_nbreadreq_fu_82_p3 or ap_sig_bdd_75 or ap_sig_bdd_108 or rtid_drop or rtid_firstWord)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        rxEng_dataBuffer2_V_read = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer2_V_read = ap_const_logic_0;
    end
end

/// rxEng_dataBuffer3_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or rtid_drop_load_reg_288 or rtid_firstWord_load_reg_292 or tmp_83_reg_296 or tmp_82_reg_300 or tmp_84_reg_304 or tmp_428_reg_308 or ap_sig_bdd_108)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == rtid_drop_load_reg_288) & (ap_const_lv1_0 == rtid_firstWord_load_reg_292) & ~(ap_const_lv1_0 == tmp_83_reg_296) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == rtid_drop_load_reg_288) & ~(ap_const_lv1_0 == rtid_firstWord_load_reg_292) & ~(ap_const_lv1_0 == tmp_82_reg_300) & ~(ap_const_lv1_0 == tmp_84_reg_304) & ~(ap_const_lv1_0 == tmp_428_reg_308) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        rxEng_dataBuffer3_V_write = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer3_V_write = ap_const_logic_0;
    end
end

/// rxEng_tcpValidFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_68_p3 or tmp_82_nbreadreq_fu_82_p3 or ap_sig_bdd_75 or ap_sig_bdd_108 or rtid_drop or rtid_firstWord)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_75) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        rxEng_tcpValidFifo_V_read = ap_const_logic_1;
    end else begin
        rxEng_tcpValidFifo_V_read = ap_const_logic_0;
    end
end

/// tmp_s_phi_fu_140_p8 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or rxEng_dataBuffer2_V_dout or grp_nbreadreq_fu_68_p3 or tmp_82_nbreadreq_fu_82_p3 or rtid_drop or rtid_firstWord or tmp_428_read_fu_90_p2 or ap_reg_phiprechg_tmp_s_reg_137pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & ~(ap_const_lv1_0 == tmp_428_read_fu_90_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3) & (ap_const_lv1_0 == tmp_428_read_fu_90_p2)))) begin
        tmp_s_phi_fu_140_p8 = rxEng_dataBuffer2_V_dout[ap_const_lv32_48];
    end else begin
        tmp_s_phi_fu_140_p8 = ap_reg_phiprechg_tmp_s_reg_137pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_75 or ap_sig_bdd_108 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_rtid_drop_flag_1_reg_103pp0_it0 = 'bx;
assign ap_reg_phiprechg_rtid_drop_flag_2_reg_150pp0_it0 = 'bx;
assign ap_reg_phiprechg_rtid_drop_new_2_reg_170pp0_it0 = 'bx;
assign ap_reg_phiprechg_rtid_firstWord_flag_1_reg_189pp0_it0 = 'bx;
assign ap_reg_phiprechg_rtid_firstWord_flag_reg_120pp0_it0 = 'bx;
assign ap_reg_phiprechg_rtid_firstWord_new_1_reg_209pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_s_reg_137pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_108 assign process. ///
always @ (rxEng_dataBuffer3_V_full_n or rtid_drop_load_reg_288 or rtid_firstWord_load_reg_292 or tmp_83_reg_296 or tmp_82_reg_300 or tmp_84_reg_304 or tmp_428_reg_308)
begin
    ap_sig_bdd_108 = (((rxEng_dataBuffer3_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == rtid_drop_load_reg_288) & (ap_const_lv1_0 == rtid_firstWord_load_reg_292) & ~(ap_const_lv1_0 == tmp_83_reg_296)) | ((rxEng_dataBuffer3_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == rtid_drop_load_reg_288) & ~(ap_const_lv1_0 == rtid_firstWord_load_reg_292) & ~(ap_const_lv1_0 == tmp_82_reg_300) & ~(ap_const_lv1_0 == tmp_84_reg_304) & ~(ap_const_lv1_0 == tmp_428_reg_308)));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_75 assign process. ///
always @ (ap_start or ap_done_reg or rxEng_dataBuffer2_V_empty_n or grp_nbreadreq_fu_68_p3 or rxEng_tcpValidFifo_V_empty_n or tmp_82_nbreadreq_fu_82_p3 or rtid_drop or rtid_firstWord)
begin
    ap_sig_bdd_75 = (((rxEng_dataBuffer2_V_empty_n == ap_const_logic_0) & (rtid_drop == ap_const_lv1_0) & (ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3)) | ((rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & (rxEng_tcpValidFifo_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | ((rxEng_dataBuffer2_V_empty_n == ap_const_logic_0) & (rtid_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(ap_const_lv1_0 == rtid_firstWord) & ~(ap_const_lv1_0 == tmp_82_nbreadreq_fu_82_p3)) | ((rxEng_dataBuffer2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_68_p3) & ~(rtid_drop == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign grp_nbreadreq_fu_68_p3 = rxEng_dataBuffer2_V_empty_n;
assign not_tmp_s_fu_262_p2 = (tmp_s_phi_fu_140_p8 ^ ap_const_lv1_1);
assign p_rtid_drop_flag_1_fu_255_p2 = (tmp_s_phi_fu_140_p8 | rtid_drop_flag_1_phi_fu_106_p8);
assign p_rtid_firstWord_flag_fu_269_p2 = (tmp_s_phi_fu_140_p8 | rtid_firstWord_flag_phi_fu_123_p8);
assign rxEng_dataBuffer3_V_din = reg_242;
assign tmp_428_read_fu_90_p2 = rxEng_tcpValidFifo_V_dout;
assign tmp_82_nbreadreq_fu_82_p3 = rxEng_tcpValidFifo_V_empty_n;


endmodule //toe_rxTcpInvalidDropper

