Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 12 14:52:53 2019
| Host         : Donovan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: TSLA_weight/data_ready_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.646        0.000                      0                  359        0.127        0.000                      0                  359       41.160        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        66.646        0.000                      0                  359        0.127        0.000                      0                  359       41.160        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       66.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.646ns  (required time - arrival time)
  Source:                 AAPL_weight/stock_weight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.574ns  (logic 5.894ns (35.562%)  route 10.680ns (64.438%))
  Logic Levels:           18  (CARRY4=7 LUT3=4 LUT4=4 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.553     5.080    AAPL_weight/clk_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  AAPL_weight/stock_weight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  AAPL_weight/stock_weight_reg[2]/Q
                         net (fo=24, routed)          2.298     7.896    AAPL_weight/Q[2]
    SLICE_X26Y44         LUT3 (Prop_lut3_I1_O)        0.153     8.049 r  AAPL_weight/i___0_carry_i_1__0/O
                         net (fo=2, routed)           0.708     8.757    AAPL_weight/i___0_carry_i_1__0_n_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.331     9.088 r  AAPL_weight/i___0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     9.088    AAPL_weight/i___0_carry_i_4__1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.464 r  AAPL_weight/out3_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.464    AAPL_weight/out3_inferred__0/i___0_carry_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.683 r  AAPL_weight/out3_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           1.291    10.974    AAPL_weight/out3_inferred__0/i___0_carry__0_n_7
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.295    11.269 r  AAPL_weight/i___26_carry__0_i_3/O
                         net (fo=2, routed)           0.724    11.992    AAPL_weight/i___26_carry__0_i_3_n_0
    SLICE_X31Y45         LUT4 (Prop_lut4_I3_O)        0.124    12.116 r  AAPL_weight/i___26_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.116    AAPL_weight/i___26_carry__0_i_7_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.756 r  AAPL_weight/out3_inferred__0/i___26_carry__0/O[3]
                         net (fo=2, routed)           0.814    13.570    AAPL_weight/0[6]
    SLICE_X30Y46         LUT3 (Prop_lut3_I0_O)        0.335    13.905 r  AAPL_weight/i___0_carry__0_i_1__1/O
                         net (fo=2, routed)           0.708    14.613    AAPL_weight/i___0_carry__0_i_1__1_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I3_O)        0.331    14.944 r  AAPL_weight/i___0_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    14.944    AAPL_weight/i___0_carry__0_i_5__1_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.320 r  AAPL_weight/_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.320    AAPL_weight/_inferred__0/i___0_carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.437 r  AAPL_weight/_inferred__0/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.437    AAPL_weight/_inferred__0/i___0_carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.760 r  AAPL_weight/_inferred__0/i___0_carry__2/O[1]
                         net (fo=4, routed)           1.017    16.776    AAPL_weight/_inferred__0/i___0_carry__2_n_6
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.334    17.110 r  AAPL_weight/i___51_carry__2_i_16/O
                         net (fo=3, routed)           1.005    18.115    AAPL_weight/i___51_carry__2_i_16_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.326    18.441 r  AAPL_weight/i___51_carry__3_i_2/O
                         net (fo=2, routed)           0.811    19.252    AAPL_weight/i___51_carry__3_i_2_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.376 r  AAPL_weight/i___51_carry__3_i_5/O
                         net (fo=1, routed)           0.000    19.376    AAPL_weight/i___51_carry__3_i_5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    19.914 f  AAPL_weight/_inferred__0/i___51_carry__3/CO[2]
                         net (fo=1, routed)           0.761    20.675    mla/CO[0]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.310    20.985 r  mla/out[0]_i_2/O
                         net (fo=1, routed)           0.545    21.530    mla/out[0]_i_2_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I3_O)        0.124    21.654 r  mla/out[0]_i_1/O
                         net (fo=1, routed)           0.000    21.654    AAPL_weight/out_reg[0]_0
    SLICE_X29Y49         FDRE                                         r  AAPL_weight/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.449    88.127    AAPL_weight/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  AAPL_weight/out_reg[0]/C
                         clock pessimism              0.179    88.306    
                         clock uncertainty           -0.035    88.271    
    SLICE_X29Y49         FDRE (Setup_fdre_C_D)        0.029    88.300    AAPL_weight/out_reg[0]
  -------------------------------------------------------------------
                         required time                         88.300    
                         arrival time                         -21.654    
  -------------------------------------------------------------------
                         slack                                 66.646    

Slack (MET) :             76.281ns  (required time - arrival time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 0.828ns (12.240%)  route 5.937ns (87.760%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568     5.095    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          2.338     7.889    mla/out_reg[42]_0[40]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.013 f  mla/stock_weight[39]_i_7/O
                         net (fo=5, routed)           2.129    10.142    AAPL_weight/stock_weight_reg[0]_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  AAPL_weight/stock_weight[39]_i_4/O
                         net (fo=1, routed)           0.757    11.024    mla/stock_weight_reg[32]_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.148 r  mla/stock_weight[39]_i_1/O
                         net (fo=8, routed)           0.712    11.860    AAPL_weight/E[4]
    SLICE_X21Y44         FDRE                                         r  AAPL_weight/stock_weight_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.444    88.122    AAPL_weight/clk_IBUF_BUFG
    SLICE_X21Y44         FDRE                                         r  AAPL_weight/stock_weight_reg[34]/C
                         clock pessimism              0.259    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X21Y44         FDRE (Setup_fdre_C_CE)      -0.205    88.141    AAPL_weight/stock_weight_reg[34]
  -------------------------------------------------------------------
                         required time                         88.141    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 76.281    

Slack (MET) :             76.421ns  (required time - arrival time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.828ns (12.498%)  route 5.797ns (87.502%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568     5.095    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          2.338     7.889    mla/out_reg[42]_0[40]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.013 f  mla/stock_weight[39]_i_7/O
                         net (fo=5, routed)           2.129    10.142    AAPL_weight/stock_weight_reg[0]_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  AAPL_weight/stock_weight[39]_i_4/O
                         net (fo=1, routed)           0.757    11.024    mla/stock_weight_reg[32]_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.148 r  mla/stock_weight[39]_i_1/O
                         net (fo=8, routed)           0.572    11.720    AAPL_weight/E[4]
    SLICE_X20Y45         FDRE                                         r  AAPL_weight/stock_weight_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.444    88.122    AAPL_weight/clk_IBUF_BUFG
    SLICE_X20Y45         FDRE                                         r  AAPL_weight/stock_weight_reg[32]/C
                         clock pessimism              0.259    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X20Y45         FDRE (Setup_fdre_C_CE)      -0.205    88.141    AAPL_weight/stock_weight_reg[32]
  -------------------------------------------------------------------
                         required time                         88.141    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                 76.421    

Slack (MET) :             76.421ns  (required time - arrival time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.828ns (12.498%)  route 5.797ns (87.502%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568     5.095    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          2.338     7.889    mla/out_reg[42]_0[40]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.013 f  mla/stock_weight[39]_i_7/O
                         net (fo=5, routed)           2.129    10.142    AAPL_weight/stock_weight_reg[0]_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  AAPL_weight/stock_weight[39]_i_4/O
                         net (fo=1, routed)           0.757    11.024    mla/stock_weight_reg[32]_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.148 r  mla/stock_weight[39]_i_1/O
                         net (fo=8, routed)           0.572    11.720    AAPL_weight/E[4]
    SLICE_X20Y45         FDRE                                         r  AAPL_weight/stock_weight_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.444    88.122    AAPL_weight/clk_IBUF_BUFG
    SLICE_X20Y45         FDRE                                         r  AAPL_weight/stock_weight_reg[33]/C
                         clock pessimism              0.259    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X20Y45         FDRE (Setup_fdre_C_CE)      -0.205    88.141    AAPL_weight/stock_weight_reg[33]
  -------------------------------------------------------------------
                         required time                         88.141    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                 76.421    

Slack (MET) :             76.421ns  (required time - arrival time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.828ns (12.498%)  route 5.797ns (87.502%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568     5.095    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          2.338     7.889    mla/out_reg[42]_0[40]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.013 f  mla/stock_weight[39]_i_7/O
                         net (fo=5, routed)           2.129    10.142    AAPL_weight/stock_weight_reg[0]_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  AAPL_weight/stock_weight[39]_i_4/O
                         net (fo=1, routed)           0.757    11.024    mla/stock_weight_reg[32]_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.148 r  mla/stock_weight[39]_i_1/O
                         net (fo=8, routed)           0.572    11.720    AAPL_weight/E[4]
    SLICE_X20Y45         FDRE                                         r  AAPL_weight/stock_weight_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.444    88.122    AAPL_weight/clk_IBUF_BUFG
    SLICE_X20Y45         FDRE                                         r  AAPL_weight/stock_weight_reg[35]/C
                         clock pessimism              0.259    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X20Y45         FDRE (Setup_fdre_C_CE)      -0.205    88.141    AAPL_weight/stock_weight_reg[35]
  -------------------------------------------------------------------
                         required time                         88.141    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                 76.421    

Slack (MET) :             76.440ns  (required time - arrival time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.828ns (12.535%)  route 5.778ns (87.465%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568     5.095    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          2.338     7.889    mla/out_reg[42]_0[40]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.013 f  mla/stock_weight[39]_i_7/O
                         net (fo=5, routed)           2.129    10.142    AAPL_weight/stock_weight_reg[0]_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  AAPL_weight/stock_weight[39]_i_4/O
                         net (fo=1, routed)           0.757    11.024    mla/stock_weight_reg[32]_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.148 r  mla/stock_weight[39]_i_1/O
                         net (fo=8, routed)           0.553    11.701    AAPL_weight/E[4]
    SLICE_X20Y46         FDRE                                         r  AAPL_weight/stock_weight_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.444    88.122    AAPL_weight/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  AAPL_weight/stock_weight_reg[36]/C
                         clock pessimism              0.259    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X20Y46         FDRE (Setup_fdre_C_CE)      -0.205    88.141    AAPL_weight/stock_weight_reg[36]
  -------------------------------------------------------------------
                         required time                         88.141    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 76.440    

Slack (MET) :             76.440ns  (required time - arrival time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.828ns (12.535%)  route 5.778ns (87.465%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568     5.095    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          2.338     7.889    mla/out_reg[42]_0[40]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.013 f  mla/stock_weight[39]_i_7/O
                         net (fo=5, routed)           2.129    10.142    AAPL_weight/stock_weight_reg[0]_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  AAPL_weight/stock_weight[39]_i_4/O
                         net (fo=1, routed)           0.757    11.024    mla/stock_weight_reg[32]_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.148 r  mla/stock_weight[39]_i_1/O
                         net (fo=8, routed)           0.553    11.701    AAPL_weight/E[4]
    SLICE_X20Y46         FDRE                                         r  AAPL_weight/stock_weight_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.444    88.122    AAPL_weight/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  AAPL_weight/stock_weight_reg[37]/C
                         clock pessimism              0.259    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X20Y46         FDRE (Setup_fdre_C_CE)      -0.205    88.141    AAPL_weight/stock_weight_reg[37]
  -------------------------------------------------------------------
                         required time                         88.141    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 76.440    

Slack (MET) :             76.440ns  (required time - arrival time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.828ns (12.535%)  route 5.778ns (87.465%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568     5.095    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          2.338     7.889    mla/out_reg[42]_0[40]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.013 f  mla/stock_weight[39]_i_7/O
                         net (fo=5, routed)           2.129    10.142    AAPL_weight/stock_weight_reg[0]_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  AAPL_weight/stock_weight[39]_i_4/O
                         net (fo=1, routed)           0.757    11.024    mla/stock_weight_reg[32]_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.148 r  mla/stock_weight[39]_i_1/O
                         net (fo=8, routed)           0.553    11.701    AAPL_weight/E[4]
    SLICE_X20Y46         FDRE                                         r  AAPL_weight/stock_weight_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.444    88.122    AAPL_weight/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  AAPL_weight/stock_weight_reg[38]/C
                         clock pessimism              0.259    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X20Y46         FDRE (Setup_fdre_C_CE)      -0.205    88.141    AAPL_weight/stock_weight_reg[38]
  -------------------------------------------------------------------
                         required time                         88.141    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 76.440    

Slack (MET) :             76.440ns  (required time - arrival time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.828ns (12.535%)  route 5.778ns (87.465%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568     5.095    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          2.338     7.889    mla/out_reg[42]_0[40]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.013 f  mla/stock_weight[39]_i_7/O
                         net (fo=5, routed)           2.129    10.142    AAPL_weight/stock_weight_reg[0]_0
    SLICE_X23Y45         LUT6 (Prop_lut6_I5_O)        0.124    10.266 r  AAPL_weight/stock_weight[39]_i_4/O
                         net (fo=1, routed)           0.757    11.024    mla/stock_weight_reg[32]_0
    SLICE_X23Y46         LUT5 (Prop_lut5_I4_O)        0.124    11.148 r  mla/stock_weight[39]_i_1/O
                         net (fo=8, routed)           0.553    11.701    AAPL_weight/E[4]
    SLICE_X20Y46         FDRE                                         r  AAPL_weight/stock_weight_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.444    88.122    AAPL_weight/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  AAPL_weight/stock_weight_reg[39]/C
                         clock pessimism              0.259    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X20Y46         FDRE (Setup_fdre_C_CE)      -0.205    88.141    AAPL_weight/stock_weight_reg[39]
  -------------------------------------------------------------------
                         required time                         88.141    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                 76.440    

Slack (MET) :             76.448ns  (required time - arrival time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.828ns (12.654%)  route 5.716ns (87.346%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568     5.095    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          2.338     7.889    mla/out_reg[42]_0[40]
    SLICE_X34Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.013 f  mla/stock_weight[39]_i_7/O
                         net (fo=5, routed)           1.910     9.923    AAPL_weight/stock_weight_reg[0]_0
    SLICE_X25Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.047 f  AAPL_weight/stock_weight[7]_i_4/O
                         net (fo=1, routed)           0.474    10.521    mla/stock_weight_reg[0]_0
    SLICE_X25Y47         LUT5 (Prop_lut5_I4_O)        0.124    10.645 r  mla/stock_weight[7]_i_1/O
                         net (fo=8, routed)           0.994    11.639    AAPL_weight/E[0]
    SLICE_X26Y52         FDRE                                         r  AAPL_weight/stock_weight_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.435    88.112    AAPL_weight/clk_IBUF_BUFG
    SLICE_X26Y52         FDRE                                         r  AAPL_weight/stock_weight_reg[4]/C
                         clock pessimism              0.179    88.291    
                         clock uncertainty           -0.035    88.256    
    SLICE_X26Y52         FDRE (Setup_fdre_C_CE)      -0.169    88.087    AAPL_weight/stock_weight_reg[4]
  -------------------------------------------------------------------
                         required time                         88.087    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                 76.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 convert_from/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mla/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.695%)  route 0.289ns (69.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.561     1.451    convert_from/clk_IBUF_BUFG
    SLICE_X27Y54         FDRE                                         r  convert_from/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.128     1.579 r  convert_from/output_reg_reg[6]/Q
                         net (fo=6, routed)           0.289     1.868    mla/out_reg[43]_2[6]
    SLICE_X25Y45         FDRE                                         r  mla/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.834     1.968    mla/clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  mla/out_reg[30]/C
                         clock pessimism             -0.244     1.724    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.017     1.741    mla/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tx/clock_count_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx/clock_count_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.560     1.450    tx/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  tx/clock_count_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  tx/clock_count_register_reg[4]/Q
                         net (fo=4, routed)           0.077     1.668    tx/clock_count_register_reg[4]
    SLICE_X32Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.713 r  tx/clock_count_register[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.713    tx/clock_count_register__0[5]
    SLICE_X32Y57         FDRE                                         r  tx/clock_count_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.830     1.964    tx/clk_IBUF_BUFG
    SLICE_X32Y57         FDRE                                         r  tx/clock_count_register_reg[5]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.121     1.584    tx/clock_count_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 convert_from/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mla/stock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.464%)  route 0.310ns (62.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.561     1.451    convert_from/clk_IBUF_BUFG
    SLICE_X27Y54         FDRE                                         r  convert_from/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  convert_from/output_reg_reg[2]/Q
                         net (fo=7, routed)           0.310     1.902    convert_from/output_reg_reg[7]_0[2]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  convert_from/stock[0]_i_1/O
                         net (fo=1, routed)           0.000     1.947    mla/stock_reg[0]_0
    SLICE_X29Y49         FDRE                                         r  mla/stock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.835     1.969    mla/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  mla/stock_reg[0]/C
                         clock pessimism             -0.244     1.725    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.092     1.817    mla/stock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mla/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.798%)  route 0.316ns (60.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.565     1.455    mla/clk_IBUF_BUFG
    SLICE_X26Y48         FDRE                                         r  mla/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  mla/out_reg[1]/Q
                         net (fo=20, routed)          0.316     1.935    mla/out_reg[42]_0[1]
    SLICE_X26Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.980 r  mla/stock_weight[1]_i_1/O
                         net (fo=1, routed)           0.000     1.980    AAPL_weight/D[1]
    SLICE_X26Y51         FDRE                                         r  AAPL_weight/stock_weight_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.832     1.966    AAPL_weight/clk_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  AAPL_weight/stock_weight_reg[1]/C
                         clock pessimism             -0.244     1.722    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.121     1.843    AAPL_weight/stock_weight_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 convert_from/output_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mla/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.115%)  route 0.343ns (70.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.561     1.451    convert_from/clk_IBUF_BUFG
    SLICE_X27Y54         FDRE                                         r  convert_from/output_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  convert_from/output_reg_reg[3]/Q
                         net (fo=7, routed)           0.343     1.935    mla/out_reg[43]_2[3]
    SLICE_X30Y48         FDRE                                         r  mla/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.836     1.970    mla/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  mla/out_reg[11]/C
                         clock pessimism             -0.244     1.726    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.059     1.785    mla/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 convert_from/output_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mla/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.691%)  route 0.318ns (71.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.561     1.451    convert_from/clk_IBUF_BUFG
    SLICE_X27Y54         FDRE                                         r  convert_from/output_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.128     1.579 r  convert_from/output_reg_reg[7]/Q
                         net (fo=6, routed)           0.318     1.897    mla/out_reg[43]_2[7]
    SLICE_X25Y49         FDRE                                         r  mla/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.835     1.969    mla/clk_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  mla/out_reg[7]/C
                         clock pessimism             -0.244     1.725    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.019     1.744    mla/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.534%)  route 0.369ns (66.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.565     1.455    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          0.369     1.964    mla/out_reg[42]_0[40]
    SLICE_X26Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.009 r  mla/stock_weight[2]_i_1/O
                         net (fo=1, routed)           0.000     2.009    AAPL_weight/D[2]
    SLICE_X26Y51         FDRE                                         r  AAPL_weight/stock_weight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.832     1.966    AAPL_weight/clk_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  AAPL_weight/stock_weight_reg[2]/C
                         clock pessimism             -0.244     1.722    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.121     1.843    AAPL_weight/stock_weight_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 convert_from/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mla/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.586%)  route 0.370ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.561     1.451    convert_from/clk_IBUF_BUFG
    SLICE_X27Y54         FDRE                                         r  convert_from/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  convert_from/output_reg_reg[2]/Q
                         net (fo=7, routed)           0.370     1.962    mla/out_reg[43]_2[2]
    SLICE_X29Y48         FDRE                                         r  mla/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.835     1.969    mla/clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  mla/out_reg[10]/C
                         clock pessimism             -0.244     1.725    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.070     1.795    mla/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 convert_from/output_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            mla/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.915%)  route 0.331ns (72.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.561     1.451    convert_from/clk_IBUF_BUFG
    SLICE_X27Y54         FDRE                                         r  convert_from/output_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.128     1.579 r  convert_from/output_reg_reg[5]/Q
                         net (fo=6, routed)           0.331     1.909    mla/out_reg[43]_2[5]
    SLICE_X29Y48         FDRE                                         r  mla/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.835     1.969    mla/clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  mla/out_reg[13]/C
                         clock pessimism             -0.244     1.725    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.017     1.742    mla/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mla/out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            AAPL_weight/stock_weight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.230%)  route 0.374ns (66.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.565     1.455    mla/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  mla/out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  mla/out_reg[40]/Q
                         net (fo=48, routed)          0.374     1.970    mla/out_reg[42]_0[40]
    SLICE_X26Y52         LUT6 (Prop_lut6_I1_O)        0.045     2.015 r  mla/stock_weight[6]_i_1/O
                         net (fo=1, routed)           0.000     2.015    AAPL_weight/D[6]
    SLICE_X26Y52         FDRE                                         r  AAPL_weight/stock_weight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.832     1.966    AAPL_weight/clk_IBUF_BUFG
    SLICE_X26Y52         FDRE                                         r  AAPL_weight/stock_weight_reg[6]/C
                         clock pessimism             -0.244     1.722    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.121     1.843    AAPL_weight/stock_weight_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X29Y49   AAPL_weight/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X26Y51   AAPL_weight/stock_weight_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X31Y48   AAPL_weight/stock_weight_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X31Y48   AAPL_weight/stock_weight_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X33Y49   AAPL_weight/stock_weight_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X33Y49   AAPL_weight/stock_weight_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X32Y50   AAPL_weight/stock_weight_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X32Y50   AAPL_weight/stock_weight_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y40   AAPL_weight/stock_weight_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X29Y46   mla/out_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X29Y45   mla/out_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X29Y45   mla/out_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X29Y45   mla/out_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X29Y46   mla/out_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X27Y45   mla/out_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X27Y45   mla/out_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X25Y46   mla/out_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X26Y46   mla/out_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X26Y46   mla/out_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X29Y49   AAPL_weight/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X26Y51   AAPL_weight/stock_weight_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X31Y48   AAPL_weight/stock_weight_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X31Y48   AAPL_weight/stock_weight_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X33Y49   AAPL_weight/stock_weight_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X33Y49   AAPL_weight/stock_weight_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X32Y50   AAPL_weight/stock_weight_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X32Y50   AAPL_weight/stock_weight_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y40   AAPL_weight/stock_weight_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y40   AAPL_weight/stock_weight_reg[16]/C



