/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_TMR_REGS_H_
#define ASIC_REG_NIC0_TMR_REGS_H_

/*****************************************
 *   NIC0_TMR
 *   (Prototype: NIC_TMR)
 *****************************************
 */

#define NIC0_TMR_TMR_PUSH_MASK 0x5448000

#define NIC0_TMR_TMR_POP_MASK 0x5448004

#define NIC0_TMR_TMR_PUSH_RELEASE_INVALIDATE 0x5448008

#define NIC0_TMR_TMR_POP_RELEASE_INVALIDATE 0x544800C

#define NIC0_TMR_TMR_LIST_MEM_READ_MASK 0x5448010

#define NIC0_TMR_TMR_FIFO_MEM_READ_MASK 0x5448014

#define NIC0_TMR_TMR_LIST_MEM_WRITE_MASK 0x5448018

#define NIC0_TMR_TMR_FIFO_MEM_WRITE_MASK 0x544801C

#define NIC0_TMR_TMR_BASE_ADDRESS_63_32 0x5448020

#define NIC0_TMR_TMR_BASE_ADDRESS_31_7 0x5448024

#define NIC0_TMR_TMR_LIST_AXI_PROT 0x544802C

#define NIC0_TMR_TMR_STATE_AXI_PROT 0x5448034

#define NIC0_TMR_TMR_SCHEDQ_UPDATE_EN 0x544803C

#define NIC0_TMR_TMR_SCHEDQ_UPDATE_FIFO 0x5448040

#define NIC0_TMR_TMR_SCHEDQ_UPDATE_DESC_31_0 0x5448044

#define NIC0_TMR_TMR_SCHEDQ_UPDATE_DESC_63_32 0x5448048

#define NIC0_TMR_TMR_SCHEDQ_UPDATE_DESC_95_64 0x544804C

#define NIC0_TMR_TMR_SCHEDQ_UPDATE_DESC_127_96 0x5448050

#define NIC0_TMR_TMR_SCHEDQ_UPDATE_DESC_159_128 0x5448054

#define NIC0_TMR_TMR_SCHEDQ_UPDATE_DESC_191_160 0x5448058

#define NIC0_TMR_TMR_SCHEDQ_UPDATE_DESC_216_192 0x544805C

#define NIC0_TMR_TMR_FORCE_HIT_EN 0x5448060

#define NIC0_TMR_TMR_INVALIDATE_LIST 0x5448064

#define NIC0_TMR_TMR_INVALIDATE_LIST_STAT 0x5448068

#define NIC0_TMR_TMR_INVALIDATE_FREE 0x544806C

#define NIC0_TMR_TMR_INVALIDATE_FREE_STAT 0x5448070

#define NIC0_TMR_TMR_PUSH_PREFETCH_EN 0x5448074

#define NIC0_TMR_TMR_PUSH_RELEASE_EN 0x5448078

#define NIC0_TMR_TMR_PUSH_LOCK_EN 0x544807C

#define NIC0_TMR_TMR_PUSH_PREFETCH_NEXT_EN 0x5448080

#define NIC0_TMR_TMR_POP_PREFETCH_EN 0x5448084

#define NIC0_TMR_TMR_POP_RELEASE_EN 0x5448088

#define NIC0_TMR_TMR_POP_LOCK_EN 0x544808C

#define NIC0_TMR_TMR_POP_PREFETCH_NEXT_EN 0x5448090

#define NIC0_TMR_TMR_LIST_MASK 0x5448094

#define NIC0_TMR_TMR_RELEASE_INCALIDATE 0x5448098

#define NIC0_TMR_TMR_BASE_ADDRESS_FREE_LIST_63_32 0x544809C

#define NIC0_TMR_TMR_BASE_ADDRESS_FREE_LIST_31_0 0x54480A0

#define NIC0_TMR_TMR_FREE_LIST_EN 0x54480A4

#define NIC0_TMR_TMR_PUSH_FORCE_HIT_EN 0x54480A8

#define NIC0_TMR_TMR_PRODUCER_UPDATE_EN 0x54480AC

#define NIC0_TMR_TMR_PRODUCER_UPDATE 0x54480B0

#define NIC0_TMR_TMR_CAHE_INVALIDATE 0x54480B4

#define NIC0_TMR_TMR_CAHE_INVALIDATE_STAT 0x54480B8

#define NIC0_TMR_TMR_CACHE_CLEAR_LINK_LIST 0x54480BC

#define NIC0_TMR_TMR_CACHE_CFG 0x54480C0

#define NIC0_TMR_TMR_CACHE_BASE_ADDR_63_32 0x54480C4

#define NIC0_TMR_TMR_CACHE_BASE_ADDR_31_7 0x54480C8

#define NIC0_TMR_TMR_TIMER_EN 0x54480CC

#define NIC0_TMR_TMR_TICK_WRAP 0x54480D0

#define NIC0_TMR_TMR_SCAN_TIMER_COMP_47_32 0x54480D4

#define NIC0_TMR_TMR_SCAN_TIMER_COMP_31_0 0x54480D8

#define NIC0_TMR_TMR_SCHEDQS_0 0x54480DC

#define NIC0_TMR_TMR_SCHEDQS_1 0x54480E0

#define NIC0_TMR_TMR_SCHEDQS_2 0x54480E4

#define NIC0_TMR_TMR_SCHEDQS_3 0x54480E8

#define NIC0_TMR_TMR_CACHES_CFG 0x54480EC

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_0 0x54480F0

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_1 0x54480F4

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_2 0x54480F8

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_3 0x54480FC

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_4 0x5448100

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_5 0x5448104

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_6 0x5448108

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_7 0x544810C

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_8 0x5448110

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_9 0x5448114

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_10 0x5448118

#define NIC0_TMR_TMR_DBG_COUNT_SELECT_11 0x544811C

#define NIC0_TMR_TMR_POP_CACHE_CREDIT 0x5448138

#define NIC0_TMR_TMR_PIPE_CREDIT 0x544813C

#define NIC0_TMR_TMR_DBG_TRIG 0x5448140

#define NIC0_TMR_INTERRUPT_CAUSE 0x5448144

#define NIC0_TMR_INTERRUPT_MASK 0x5448148

#define NIC0_TMR_INTERRUPT_CLR 0x544814C

#define NIC0_TMR_TRM_SLICE_CREDIT 0x5448150

#define NIC0_TMR_TMR_AXI_CACHE 0x5448154

#define NIC0_TMR_FREE_LIST_PUSH_MASK_EN 0x5448158

#define NIC0_TMR_FREE_AEMPTY_THRESHOLD 0x544815C

#define NIC0_TMR_MEM_WRITE_INIT 0x5448170

#endif /* ASIC_REG_NIC0_TMR_REGS_H_ */
