Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 19 22:18:03 2022
| Host         : LAPTOP-73QU987G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_control_sets_placed.rpt
| Design       : Basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           48 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              61 |           16 |
| Yes          | No                    | No                     |             256 |          175 |
| Yes          | No                    | Yes                    |              13 |            5 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------+-------------------------+------------------+----------------+
|        Clock Signal        |           Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------------------+-------------------------+------------------+----------------+
|  CLK_IBUF_BUFG             |                                   |                         |                1 |              1 |
|  store_reg[3]_i_2_n_0      |                                   |                         |                1 |              4 |
|  CLK_IBUF_BUFG             | FSM_onehot_AN[4]_i_2_n_0          | scpu/pc/PC_reg_rep[1]_0 |                1 |              5 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[6][7]_0[0]  |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[7][0][0]    |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[26][7]_0[0] |                         |                8 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[11][0][0]   |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[8][7]_0[0]  |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[0][7]_0[0]  |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[10][7][0]   |                         |                7 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[9][7][0]    |                         |                4 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[12][7]_0[0] |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[13][7]_0[0] |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[14][7]_0[0] |                         |                4 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[15][0][0]   |                         |                7 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[16][7]_0[0] |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[17][7]_0[0] |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[18][7][0]   |                         |                4 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[19][0][0]   |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[1][7][0]    |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[20][7]_0[0] |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[21][7]_0[0] |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[22][7]_0[0] |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[23][0][0]   |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[27][0][0]   |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[28][7][0]   |                         |                4 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[29][7]_0[0] |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[2][7][0]    |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[30][7]_0[0] |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[3][0][0]    |                         |                4 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[25][7][0]   |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[24][7]_0[0] |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[31][0][0]   |                         |                6 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[4][7][0]    |                         |                5 |              8 |
|  debounce/key_out_reg_BUFG | scpu/con_unit/mem_reg[5][7]_0[0]  |                         |                5 |              8 |
|  scpu/ins_m/E[0]           |                                   |                         |                5 |             10 |
| ~debounce/key_out_reg_BUFG | InsMemRw                          | scpu/pc/PC_reg_rep[1]_0 |                5 |             13 |
|  CLK_IBUF_BUFG             |                                   | scpu/pc/PC_reg_rep[1]_0 |                4 |             17 |
|  CLK_IBUF_BUFG             |                                   | Button_IBUF             |                6 |             22 |
|  CLK_IBUF_BUFG             |                                   | debounce/clear          |                6 |             22 |
|  mRD                       |                                   |                         |               19 |             32 |
|  InsMemRw                  |                                   |                         |               22 |             32 |
|  debounce/key_out_reg_BUFG | scpu/ins_m/p_0_in                 |                         |               12 |             96 |
+----------------------------+-----------------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 8      |                    32 |
| 10     |                     1 |
| 13     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


