// Seed: 611400421
module module_0 (
    output tri0  id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  wor   id_5,
    input  uwire id_6,
    input  tri   id_7,
    input  wand  id_8,
    output tri   id_9,
    output wand  id_10
);
  wire id_12;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output wand id_2,
    output uwire id_3,
    input uwire id_4,
    input wire id_5,
    output logic id_6
);
  bit id_8 = -1 < id_4;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_0,
      id_0,
      id_4,
      id_5,
      id_5,
      id_0,
      id_3,
      id_3
  );
  always @(id_0 or posedge "") begin : LABEL_0
    if (1) assert (1);
    id_8 <= (-1);
    id_6 <= id_8;
  end
  always @(posedge -1) begin : LABEL_1
    $signed(23);
    ;
  end
endmodule
