<?xml version="1.0" encoding="UTF-8"?><avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:NumHelper="NumHelper" xmlns:xalan="http://xml.apache.org/xalan" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd" schema-version="0.3"><variants>
    <variant ordercode="standard" package="" pinout="" speedmax="50000000" tempmax="0" tempmin="0" vccmax="3.6" vccmin="1.62"/>
  </variants><devices>
    <device name="ATUC128L3U" architecture="AVR32_UC3" family="AVR UC3">
      <address-spaces>
        <address-space id="sysreg" name="sysreg" start="0" size="1024" endianness="big"/>
        <address-space id="dbgreg" name="dbgreg" start="0" size="1024"/>
        <address-space id="base" name="base" start="0" size="0x100000000" endianness="big">
          <memory-segment name="FLASH" start="0x80000000" size="0x00020000" type="flash"/>
          <memory-segment name="USER_PAGE" start="0x80800000" size="0x00000200" type="user_page"/>
          <memory-segment name="SAU_SLAVE" start="0x90000000" size="0x00010000" type="other"/>
          <memory-segment name="SRAM" start="0x00000000" size="0x00008000" type="ram"/>
          <memory-segment name="IO" start="0xfffe0000" size="0x20000" type="io"/>
        </address-space>
        <address-space id="fuses" name="fuses" start="0xFFFE0018" size="4" endianness="big"/>
      </address-spaces>
      <peripherals>
        <module name="CORE" name2="SC0" id="SC0" version="2.1.2">
          <instance name="CORE">
            <register-group name="CORE" name-in-module="CORE" address-space="sysreg" offset="0"/>
            <parameters>
              <param name="SCAN_CHAIN_MSB" value="9"/>
              <param name="SCAN_CLOCK_MSB" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="OCD" name2="S0" id="S0" version="2.1.2">
          <instance name="OCD">
            <register-group name="OCD" name-in-module="OCD" address-space="dbgreg" offset="0"/>
          </instance>
        </module>
        <module name="INTC" id="SC0" version="3.0.0">
          <instance name="INTC">
            <register-group name="INTC" name-in-module="INTC" address-space="base" offset="0xffff1000"/>
            <parameters>
              <param name="NUM_INT_GRPS" value="34"/>
              <param name="NUM_IRQS_PER_GRP0" value="1"/>
              <param name="NUM_IRQS_PER_GRP1" value="2"/>
              <param name="NUM_IRQS_PER_GRP2" value="1"/>
              <param name="NUM_IRQS_PER_GRP3" value="1"/>
              <param name="NUM_IRQS_PER_GRP4" value="4"/>
              <param name="NUM_IRQS_PER_GRP5" value="4"/>
              <param name="NUM_IRQS_PER_GRP6" value="4"/>
              <param name="NUM_IRQS_PER_GRP7" value="1"/>
              <param name="NUM_IRQS_PER_GRP8" value="1"/>
              <param name="NUM_IRQS_PER_GRP9" value="1"/>
              <param name="NUM_IRQS_PER_GRP10" value="4"/>
              <param name="NUM_IRQS_PER_GRP11" value="4"/>
              <param name="NUM_IRQS_PER_GRP12" value="1"/>
              <param name="NUM_IRQS_PER_GRP13" value="1"/>
              <param name="NUM_IRQS_PER_GRP14" value="8"/>
              <param name="NUM_IRQS_PER_GRP15" value="1"/>
              <param name="NUM_IRQS_PER_GRP16" value="1"/>
              <param name="NUM_IRQS_PER_GRP17" value="1"/>
              <param name="NUM_IRQS_PER_GRP18" value="1"/>
              <param name="NUM_IRQS_PER_GRP19" value="1"/>
              <param name="NUM_IRQS_PER_GRP20" value="1"/>
              <param name="NUM_IRQS_PER_GRP21" value="1"/>
              <param name="NUM_IRQS_PER_GRP22" value="1"/>
              <param name="NUM_IRQS_PER_GRP23" value="1"/>
              <param name="NUM_IRQS_PER_GRP24" value="1"/>
              <param name="NUM_IRQS_PER_GRP25" value="3"/>
              <param name="NUM_IRQS_PER_GRP26" value="3"/>
              <param name="NUM_IRQS_PER_GRP27" value="1"/>
              <param name="NUM_IRQS_PER_GRP28" value="1"/>
              <param name="NUM_IRQS_PER_GRP29" value="1"/>
              <param name="NUM_IRQS_PER_GRP30" value="1"/>
              <param name="NUM_IRQS_PER_GRP31" value="1"/>
              <param name="NUM_IRQS_PER_GRP32" value="1"/>
              <param name="NUM_IRQS_PER_GRP33" value="1"/>
            </parameters>
            <signals>
              <signal group="P" index="0" pad="PA00"/>
              <signal group="P" index="1" pad="PA01"/>
              <signal group="P" index="2" pad="PA02"/>
              <signal group="P" index="3" pad="PA03"/>
              <signal group="P" index="4" pad="PA04"/>
              <signal group="P" index="5" pad="PA05"/>
              <signal group="P" index="6" pad="PA06"/>
              <signal group="P" index="7" pad="PA07"/>
              <signal group="P" index="8" pad="PA08"/>
              <signal group="P" index="9" pad="PA09"/>
              <signal group="P" index="10" pad="PA10"/>
              <signal group="P" index="11" pad="PA11"/>
              <signal group="P" index="12" pad="PA12"/>
              <signal group="P" index="13" pad="PA13"/>
              <signal group="P" index="14" pad="PA14"/>
              <signal group="P" index="15" pad="PA15"/>
              <signal group="P" index="16" pad="PA16"/>
              <signal group="P" index="17" pad="PA17"/>
              <signal group="P" index="18" pad="PA18"/>
              <signal group="P" index="19" pad="PA19"/>
              <signal group="P" index="20" pad="PA20"/>
              <signal group="P" index="21" pad="PA21"/>
              <signal group="P" index="22" pad="PA22"/>
              <signal group="P" index="32" pad="PB00"/>
              <signal group="P" index="33" pad="PB01"/>
              <signal group="P" index="34" pad="PB02"/>
              <signal group="P" index="35" pad="PB03"/>
              <signal group="P" index="36" pad="PB04"/>
              <signal group="P" index="37" pad="PB05"/>
              <signal group="P" index="38" pad="PB06"/>
              <signal group="P" index="39" pad="PB07"/>
              <signal group="P" index="40" pad="PB08"/>
              <signal group="P" index="41" pad="PB09"/>
              <signal group="P" index="42" pad="PB10"/>
              <signal group="P" index="43" pad="PB11"/>
              <signal group="P" index="44" pad="PB12"/>
              <signal group="P" index="45" pad="PB13"/>
              <signal group="P" index="46" pad="PB14"/>
              <signal group="P" index="47" pad="PB15"/>
              <signal group="P" index="48" pad="PB16"/>
              <signal group="P" index="49" pad="PB17"/>
              <signal group="P" index="50" pad="PB18"/>
              <signal group="P" index="51" pad="PB19"/>
              <signal group="P" index="52" pad="PB20"/>
              <signal group="P" index="53" pad="PB21"/>
              <signal group="P" index="54" pad="PB22"/>
              <signal group="P" index="55" pad="PB23"/>
              <signal group="P" index="56" pad="PB24"/>
              <signal group="P" index="57" pad="PB25"/>
              <signal group="P" index="58" pad="PB26"/>
              <signal group="P" index="59" pad="PB27"/>
            </signals>
          </instance>
        </module>
        <module name="ABDACB" id="I7563" version="1.0.0">
          <instance name="ABDACB">
            <register-group name="ABDACB" name-in-module="ABDACB" address-space="base" offset="0xffff7400"/>
            <signals>
              <signal group="CLK" index="0" function="A" pad="PB15"/>
              <signal group="DAC" index="0" function="A" pad="PB16"/>
              <signal group="DAC" index="1" function="A" pad="PB17"/>
              <signal group="DACN" index="0" function="A" pad="PB18"/>
              <signal group="DACN" index="1" function="A" pad="PB19"/>
            </signals>
          </instance>
        </module>
        <module name="ACIFB" id="I7545" version="2.0.2">
          <instance name="ACIFB">
            <register-group name="ACIFB" name-in-module="ACIFB" address-space="base" offset="0xffff6400"/>
            <parameters>
              <param name="AC_A_MSB" value="3"/>
              <param name="AC_B_MSB" value="3"/>
              <param name="AC_MSB" value="7"/>
            </parameters>
            <signals>
              <signal group="ACAP" index="0" function="F" pad="PA01"/>
              <signal group="ACBP" index="0" function="F" pad="PA02"/>
              <signal group="ACBN" index="3" function="F" pad="PA03"/>
              <signal group="ACBP" index="1" function="F" pad="PA04"/>
              <signal group="ACBN" index="0" function="F" pad="PA05"/>
              <signal group="ACAN" index="0" function="F" pad="PA07"/>
              <signal group="ACAP" index="1" function="F" pad="PA10"/>
              <signal group="ACAN" index="1" function="F" pad="PA12"/>
              <signal group="ACREFN" index="0" function="F" pad="PA16"/>
              <signal group="ACBN" index="2" function="F" pad="PA22"/>
              <signal group="ACAP" index="2" function="F" pad="PB00"/>
              <signal group="ACAN" index="2" function="F" pad="PB02"/>
              <signal group="ACBP" index="2" function="F" pad="PB03"/>
              <signal group="ACAN" index="3" function="F" pad="PB06"/>
              <signal group="ACAP" index="3" function="F" pad="PB07"/>
              <signal group="ACBN" index="1" function="F" pad="PB09"/>
              <signal group="ACBP" index="3" function="F" pad="PB12"/>
            </signals>
          </instance>
        </module>
        <module name="ADCIFB" id="I7547" version="1.1.0">
          <instance name="ADCIFB">
            <register-group name="ADCIFB" name-in-module="ADCIFB" address-space="base" offset="0xffff6000"/>
            <parameters>
              <param name="ADCIFB_ADC_DATA_MSB" value="9"/>
              <param name="ADCIFB_NCH_LOG2_MSB" value="3"/>
              <param name="ADCIFB_NCH_MSB" value="9"/>
              <param name="PADDR_MSB" value="10"/>
              <param name="PDATA_MSB" value="32"/>
            </parameters>
            <signals>
              <signal group="PRND" index="0" function="A" pad="PA12"/>
              <signal group="AD" index="0" function="A" pad="PA14"/>
              <signal group="AD" index="1" function="A" pad="PA15"/>
              <signal group="AD" index="2" function="A" pad="PA16"/>
              <signal group="AD" index="3" function="A" pad="PA17"/>
              <signal group="AD" index="4" function="A" pad="PA18"/>
              <signal group="AD" index="5" function="A" pad="PA19"/>
              <signal group="TRIGGER" index="0" function="B" pad="PA02"/>
              <signal group="ADP" index="0" function="B" pad="PB00"/>
              <signal group="ADP" index="1" function="B" pad="PB01"/>
              <signal group="AD" index="6" function="C" pad="PB06"/>
              <signal group="AD" index="7" function="C" pad="PB07"/>
              <signal group="AD" index="8" function="C" pad="PB08"/>
              <signal group="ADP" index="0" function="D" pad="PA08"/>
              <signal group="ADP" index="1" function="D" pad="PA09"/>
              <signal group="TRIGGER" index="0" function="D" pad="PA21"/>
              <signal group="TRIGGER" index="0" function="D" pad="PB11"/>
              <signal group="ADP" index="1" function="F" pad="PB13"/>
              <signal group="TRIGGER" index="0" function="F" pad="PB22"/>
              <signal group="ADP" index="1" function="F" pad="PB24"/>
              <signal group="ADP" index="0" function="F" pad="PB26"/>
              <signal group="ADP" index="1" function="F" pad="PB27"/>
            </signals>
          </instance>
        </module>
        <module name="AST" id="I7532" version="3.1.0">
          <instance name="AST">
            <register-group name="AST" name-in-module="AST" address-space="base" offset="0xffff1c00"/>
            <parameters>
              <param name="CLK1K" value="4"/>
              <param name="CLK32" value="1"/>
              <param name="GCLK_NUM" value="2"/>
              <param name="GENCLK" value="3"/>
              <param name="PB" value="2"/>
              <param name="RCOSC" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="AW" id="I7133" version="2.3.0">
          <instance name="AW">
            <register-group name="AW" name-in-module="AW" address-space="base" offset="0xffff7000"/>
            <parameters>
              <param name="PDCA_ID_RX" value="10"/>
              <param name="PDCA_ID_TX" value="21"/>
            </parameters>
          </instance>
        </module>
        <module name="CAT" id="I7544" version="4.0.0">
          <instance name="CAT">
            <register-group name="CAT" name-in-module="CAT" address-space="base" offset="0xffff6800"/>
            <parameters>
              <param name="CAT_SENSORS_MSB" value="16"/>
              <param name="GCLK_NUM" value="4"/>
              <param name="PDCA_ID_RX_ACOUNT" value="11"/>
              <param name="PDCA_ID_RX_DMATSR" value="29"/>
              <param name="PDCA_ID_TX" value="22"/>
              <param name="REG_RX_ACOUNT" value="ACOUNT"/>
              <param name="REG_RX_DMATSR" value="DMATSR"/>
              <param name="REG_TX" value="DMATSW"/>
            </parameters>
            <signals>
              <signal group="SMP" index="0" function="D" pad="PA12"/>
              <signal group="SMP" index="0" function="D" pad="PA14"/>
              <signal group="SMP" index="0" function="D" pad="PA22"/>
              <signal group="SYNC" index="0" function="D" pad="PB12"/>
              <signal group="SMP" index="0" function="F" pad="PA13"/>
              <signal group="SYNC" index="0" function="F" pad="PA15"/>
              <signal group="SMP" index="0" function="F" pad="PA17"/>
              <signal group="SYNC" index="0" function="F" pad="PA18"/>
              <signal group="SYNC" index="0" function="F" pad="PB08"/>
              <signal group="VDIVEN" index="0" function="F" pad="PB11"/>
              <signal group="SMP" index="0" function="F" pad="PB23"/>
              <signal group="DIS" index="0" function="G" pad="PA17"/>
              <signal group="SYNC" index="0" function="G" pad="PA19"/>
              <signal group="CSA" index="2" function="H" pad="PA00"/>
              <signal group="CSA" index="1" function="H" pad="PA01"/>
              <signal group="CSA" index="3" function="H" pad="PA02"/>
              <signal group="CSB" index="3" function="H" pad="PA03"/>
              <signal group="CSA" index="7" function="H" pad="PA04"/>
              <signal group="CSB" index="7" function="H" pad="PA05"/>
              <signal group="CSB" index="1" function="H" pad="PA06"/>
              <signal group="CSB" index="2" function="H" pad="PA07"/>
              <signal group="CSA" index="4" function="H" pad="PA08"/>
              <signal group="CSB" index="4" function="H" pad="PA09"/>
              <signal group="CSA" index="5" function="H" pad="PA10"/>
              <signal group="CSB" index="5" function="H" pad="PA12"/>
              <signal group="CSA" index="0" function="H" pad="PA13"/>
              <signal group="CSA" index="6" function="H" pad="PA14"/>
              <signal group="CSB" index="6" function="H" pad="PA15"/>
              <signal group="CSA" index="8" function="H" pad="PA16"/>
              <signal group="CSB" index="8" function="H" pad="PA17"/>
              <signal group="CSB" index="0" function="H" pad="PA18"/>
              <signal group="CSA" index="10" function="H" pad="PA19"/>
              <signal group="CSA" index="12" function="H" pad="PA20"/>
              <signal group="SMP" index="0" function="H" pad="PA21"/>
              <signal group="CSB" index="10" function="H" pad="PA22"/>
              <signal group="CSA" index="9" function="H" pad="PB00"/>
              <signal group="CSB" index="9" function="H" pad="PB01"/>
              <signal group="CSB" index="11" function="H" pad="PB02"/>
              <signal group="CSA" index="11" function="H" pad="PB03"/>
              <signal group="CSA" index="14" function="H" pad="PB04"/>
              <signal group="CSB" index="14" function="H" pad="PB05"/>
              <signal group="CSB" index="13" function="H" pad="PB06"/>
              <signal group="CSA" index="13" function="H" pad="PB07"/>
              <signal group="CSB" index="12" function="H" pad="PB08"/>
              <signal group="CSB" index="15" function="H" pad="PB09"/>
              <signal group="CSB" index="16" function="H" pad="PB10"/>
              <signal group="CSA" index="16" function="H" pad="PB11"/>
              <signal group="CSA" index="15" function="H" pad="PB12"/>
              <signal group="CSB" index="2" function="H" pad="PB13"/>
              <signal group="CSB" index="9" function="H" pad="PB14"/>
              <signal group="CSB" index="4" function="H" pad="PB15"/>
              <signal group="CSA" index="5" function="H" pad="PB16"/>
              <signal group="CSB" index="5" function="H" pad="PB17"/>
              <signal group="CSA" index="0" function="H" pad="PB18"/>
              <signal group="CSA" index="12" function="H" pad="PB19"/>
              <signal group="CSA" index="14" function="H" pad="PB20"/>
              <signal group="CSB" index="14" function="H" pad="PB21"/>
              <signal group="CSA" index="8" function="H" pad="PB22"/>
              <signal group="CSA" index="4" function="H" pad="PB23"/>
              <signal group="CSA" index="2" function="H" pad="PB24"/>
              <signal group="CSA" index="3" function="H" pad="PB25"/>
              <signal group="CSB" index="3" function="H" pad="PB26"/>
              <signal group="CSA" index="9" function="H" pad="PB27"/>
            </signals>
          </instance>
        </module>
        <module name="EIC" id="I7529" version="3.0.2">
          <instance name="EIC">
            <register-group name="EIC" name-in-module="EIC" address-space="base" offset="0xffff2400"/>
            <parameters>
              <param name="INT_MSB" value="5"/>
              <param name="SCAN_MSB" value="0"/>
              <param name="STD_NUM" value="5"/>
            </parameters>
            <signals>
              <signal group="EXTINT" index="2" function="F" pad="PA06"/>
              <signal group="EXTINT" index="0" function="G" pad="PA07"/>
              <signal group="EXTINT" index="1" function="G" pad="PA09"/>
              <signal group="EXTINT" index="2" function="G" pad="PA13"/>
              <signal group="EXTINT" index="3" function="G" pad="PA15"/>
              <signal group="EXTINT" index="4" function="G" pad="PA16"/>
              <signal group="EXTINT" index="5" function="G" pad="PA18"/>
              <signal group="EXTINT" index="0" function="G" pad="PB06"/>
              <signal group="EXTINT" index="1" function="G" pad="PB07"/>
              <signal group="EXTINT" index="2" function="G" pad="PB08"/>
              <signal group="EXTINT" index="3" function="G" pad="PB09"/>
              <signal group="EXTINT" index="4" function="G" pad="PB10"/>
              <signal group="EXTINT" index="5" function="G" pad="PB11"/>
              <signal group="EXTINT" index="1" function="G" pad="PB19"/>
              <signal group="EXTINT" index="0" function="G" pad="PB27"/>
            </signals>
          </instance>
        </module>
        <module name="FLASHCDW" id="I7504" version="1.2.0">
          <instance name="FLASHCDW">
            <register-group name="FLASHCDW" name-in-module="FLASHCDW" address-space="base" offset="0xfffe0000"/>
            <parameters>
              <param name="CALFUSE_NB" value="64"/>
              <param name="FACTORY_WORD_IMPLEMENTED_MASK" value="0xC000000000001FFF"/>
              <param name="FLASH_SIZE" value="131072"/>
              <param name="LOCKFUSE_NB" value="48"/>
              <param name="PAGE_SIZE" value="512"/>
              <param name="PAGES_PR_REGION" value="16"/>
              <param name="USER_PAGE" value="((volatile unsigned char*) AVR32_FLASHCDW_USER_PAGE_ADDRESS)"/>
              <param name="USER_PAGE_ADDRESS" value="0x80800000"/>
              <param name="USER_PAGE_SIZE" value="512"/>
              <param name="USER_WORD_IMPLEMENTED_MASK" value="0xC0000001FFFFFFFF"/>
              <param name="FWS_0_MAX_FREQ" value="15000000"/>
              <param name="FWS_1_MAX_FREQ" value="30000000"/>
            </parameters>
          </instance>
        </module>
        <module name="FREQM" id="I7530" version="3.1.0">
          <instance name="FREQM">
            <register-group name="FREQM" name-in-module="FREQM" address-space="base" offset="0xffff2800"/>
            <parameters>
              <param name="CPU" value="0"/>
              <param name="CRIPEL" value="0"/>
              <param name="DFLL0" value="7"/>
              <param name="FLO" value="8"/>
              <param name="GENCLKDIV0" value="0"/>
              <param name="GENCLKDIV1" value="0"/>
              <param name="GENCLKDIV2" value="0"/>
              <param name="GENCLKDIV3" value="0"/>
              <param name="GENCLKDIV4" value="0"/>
              <param name="GENCLKDIV5" value="0"/>
              <param name="GENCLKDIV6" value="0"/>
              <param name="GENCLKDIV7" value="0"/>
              <param name="GENCLKDIV8" value="0"/>
              <param name="GENCLKDIV9" value="0"/>
              <param name="GENCLKDIV10" value="0"/>
              <param name="GENCLK0" value="9"/>
              <param name="GENCLK1" value="10"/>
              <param name="GENCLK2" value="11"/>
              <param name="GENCLK3" value="12"/>
              <param name="GENCLK4" value="13"/>
              <param name="GENCLK5" value="14"/>
              <param name="GENCLK6" value="15"/>
              <param name="GENCLK7" value="16"/>
              <param name="GENCLK8" value="17"/>
              <param name="GENCLK9" value="18"/>
              <param name="GENCLK10" value="0"/>
              <param name="HSB" value="1"/>
              <param name="NUM_CLK" value="24"/>
              <param name="NUM_REF_CLK" value="3"/>
              <param name="OSC0" value="4"/>
              <param name="OSC1" value="0"/>
              <param name="OSC2" value="0"/>
              <param name="OSC3" value="0"/>
              <param name="OSC4" value="0"/>
              <param name="OSC32" value="5"/>
              <param name="PBA" value="2"/>
              <param name="PBB" value="3"/>
              <param name="PBC" value="0"/>
              <param name="PLL0" value="22"/>
              <param name="PLL1" value="0"/>
              <param name="PLL2" value="0"/>
              <param name="PLL3" value="0"/>
              <param name="RCOSC" value="6"/>
              <param name="RCOSC8" value="0"/>
              <param name="RC32K" value="21"/>
              <param name="RC120M" value="20"/>
              <param name="RC120M_AW" value="19"/>
              <param name="REFSEL_BITS" value="2"/>
              <param name="REF_GENCLK0" value="0"/>
              <param name="REF_GENCLK1" value="0"/>
              <param name="REF_GENCLK2" value="0"/>
              <param name="REF_GENCLK3" value="0"/>
              <param name="REF_GENCLK4" value="0"/>
              <param name="REF_GENCLK5" value="0"/>
              <param name="REF_GENCLK6" value="0"/>
              <param name="REF_GENCLK9" value="2"/>
              <param name="REF_OSC0" value="0"/>
              <param name="REF_OSC1" value="0"/>
              <param name="REF_OSC2" value="0"/>
              <param name="REF_OSC32" value="1"/>
              <param name="REF_RCOSC" value="0"/>
              <param name="REF_RCOSC8" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="GLOC" id="I7551" version="1.0.0">
          <instance name="GLOC">
            <register-group name="GLOC" name-in-module="GLOC" address-space="base" offset="0xffff6c00"/>
            <parameters>
              <param name="GCLK_NUM" value="5"/>
              <param name="INPUT_PINS_MSB" value="7"/>
              <param name="LUTS" value="2"/>
              <param name="OUTPUT_PINS_MSB" value="1"/>
            </parameters>
            <signals>
              <signal group="OUT" index="0" function="A" pad="PA13"/>
              <signal group="IN" index="7" function="B" pad="PA13"/>
              <signal group="IN" index="6" function="D" pad="PA15"/>
              <signal group="IN" index="5" function="D" pad="PA16"/>
              <signal group="IN" index="4" function="D" pad="PA18"/>
              <signal group="IN" index="3" function="D" pad="PA20"/>
              <signal group="IN" index="2" function="D" pad="PB06"/>
              <signal group="IN" index="1" function="D" pad="PB07"/>
              <signal group="IN" index="0" function="D" pad="PB08"/>
              <signal group="OUT" index="1" function="D" pad="PB10"/>
            </signals>
          </instance>
        </module>
        <module name="GPIO" id="I7512" version="2.1.3">
          <instance name="GPIO">
            <register-group name="GPIO" name-in-module="GPIO" address-space="base" offset="0xffff2c00"/>
            <parameters>
              <param name="GPIO_IRQ_MSB" value="7"/>
              <param name="GPIO_MAX_IRQ_MSB" value="7"/>
              <param name="GPIO_PADDR_BITS" value="10"/>
              <param name="GPIO_PINS_MSB" value="59"/>
              <param name="IRQS_PER_GROUP" value="8"/>
              <param name="NUMBER_OF_PINS" value="60"/>
              <param name="PADDR_MSB" value="9"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PORT_LENGTH" value="64"/>
            </parameters>
          </instance>
        </module>
        <module name="HMATRIXB" id="I7638" version="1.3.0">
          <instance name="HMATRIXB">
            <register-group name="HMATRIXB" name-in-module="HMATRIXB" address-space="base" offset="0xfffe0400"/>
            <parameters>
              <!-- Chapter 11.6.1 Description Bus Matrix Connections -->
              <param name="MASTER_NUM" value="6"/>
              <param name="MASTER_CPU_DATA" value="0"/>
              <param name="MASTER_CPU_INSN" value="1"/>
              <param name="MASTER_CPU_SAB" value="2"/>
              <param name="MASTER_SAU" value="3"/>
              <param name="MASTER_PDCA" value="4"/>
              <param name="MASTER_USBC" value="5"/>
              <param name="SLAVE_NUM" value="5"/>
              <param name="SLAVE_FLASH" value="0"/>
              <param name="SLAVE_PBA" value="1"/>
              <param name="SLAVE_PBB" value="2"/>
              <param name="SLAVE_SRAM" value="3"/>
              <param name="SLAVE_SAU" value="4"/>
            </parameters>
          </instance>
        </module>
        <module name="IISC" id="I7560" version="1.0.0">
          <instance name="IISC">
            <register-group name="IISC" name-in-module="IISC" address-space="base" offset="0xffff7800"/>
            <parameters>
              <param name="GCLK_NUM" value="6"/>
              <param name="PDCA_ID_RX" value="25"/>
              <param name="PDCA_ID_RX_1" value="26"/>
              <param name="PDCA_ID_TX" value="27"/>
              <param name="PDCA_ID_TX_1" value="28"/>
              <param name="REG_RX_1" value="RHR"/>
              <param name="REG_TX_1" value="THR"/>
            </parameters>
            <signals>
              <signal group="IMCK" index="0" function="B" pad="PB15"/>
              <signal group="ISCK" index="0" function="B" pad="PB16"/>
              <signal group="IWS" index="0" function="B" pad="PB17"/>
              <signal group="ISDI" index="0" function="B" pad="PB18"/>
              <signal group="ISDO" index="0" function="B" pad="PB19"/>
            </signals>
          </instance>
        </module>
        <module name="JTAG" id="I7130" version="2.2.2">
          <instance name="JTAG"/>
        </module>
        <module name="PDCA" id="I7514" version="1.2.3">
          <instance name="PDCA">
            <register-group name="PDCA" name-in-module="PDCA" address-space="base" offset="0xffff0000"/>
            <parameters>
              <param name="CHANNEL_LENGTH" value="16"/>
              <param name="CLK_AHB_ID" value="-1"/>
              <param name="HADDR_MSB" value="31"/>
              <param name="HDATA_MSB" value="31"/>
              <param name="MON_CH0_IMPL" value="0"/>
              <param name="MON_CH1_IMPL" value="0"/>
              <param name="PADDR_MSB" value="31"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_CHANNELS_MSB" value="15"/>
              <param name="PID_ABDACBCH0_TX" value="23"/>
              <param name="PID_ABDACBCH1_TX" value="24"/>
              <param name="PID_AC97C_RXA" value="-1"/>
              <param name="PID_AC97C_RXB" value="-1"/>
              <param name="PID_AC97C_TXA" value="-1"/>
              <param name="PID_AC97C_TXB" value="-1"/>
              <param name="PID_ADC_RX" value="9"/>
              <param name="PID_AW_RX" value="10"/>
              <param name="PID_AW_TX" value="21"/>
              <param name="PID_CAT_ACOUNT" value="11"/>
              <param name="PID_CAT_MBLEN" value="22"/>
              <param name="PID_IISCCH0_RX" value="25"/>
              <param name="PID_IISCCH0_TX" value="27"/>
              <param name="PID_IISCCH1_RX" value="26"/>
              <param name="PID_IISCCH1_TX" value="28"/>
              <param name="PID_MCI_RX" value="-1"/>
              <param name="PID_SPI0_RX" value="4"/>
              <param name="PID_SPI0_TX" value="16"/>
              <param name="PID_SPI1_RX" value="-1"/>
              <param name="PID_SPI1_TX" value="-1"/>
              <param name="PID_SPI2_RX" value="-1"/>
              <param name="PID_SPI2_TX" value="-1"/>
              <param name="PID_SPI3_RX" value="-1"/>
              <param name="PID_SPI3_TX" value="-1"/>
              <param name="PID_SSC_RX" value="1"/>
              <param name="PID_SSC_TX" value="-1"/>
              <param name="PID_SSC0_RX" value="-1"/>
              <param name="PID_SSC0_TX" value="-1"/>
              <param name="PID_SSC1_RX" value="-1"/>
              <param name="PID_SSC1_TX" value="-1"/>
              <param name="PID_SSC2_RX" value="-1"/>
              <param name="PID_SSC2_TX" value="-1"/>
              <param name="PID_TSADCC_RX" value="-1"/>
              <param name="PID_TWIM0_RX" value="5"/>
              <param name="PID_TWIM0_TX" value="17"/>
              <param name="PID_TWIM1_RX" value="6"/>
              <param name="PID_TWIM1_TX" value="18"/>
              <param name="PID_TWIS0_RX" value="7"/>
              <param name="PID_TWIS0_TX" value="19"/>
              <param name="PID_TWIS1_RX" value="8"/>
              <param name="PID_TWIS1_TX" value="20"/>
              <param name="PID_TWI_RX" value="-1"/>
              <param name="PID_TWI_TX" value="-1"/>
              <param name="PID_TWI0_RX" value="-1"/>
              <param name="PID_TWI0_TX" value="-1"/>
              <param name="PID_TWI1_RX" value="-1"/>
              <param name="PID_TWI1_TX" value="-1"/>
              <param name="PID_USART0_RX" value="0"/>
              <param name="PID_USART0_TX" value="12"/>
              <param name="PID_USART1_RX" value="1"/>
              <param name="PID_USART1_TX" value="13"/>
              <param name="PID_USART2_RX" value="2"/>
              <param name="PID_USART2_TX" value="14"/>
              <param name="PID_USART3_RX" value="3"/>
              <param name="PID_USART3_TX" value="15"/>
              <param name="PID_USART4_RX" value="-1"/>
              <param name="PID_USART4_TX" value="-1"/>
              <param name="PID_USART5_RX" value="-1"/>
              <param name="PID_USART5_TX" value="-1"/>
            </parameters>
          </instance>
        </module>
        <module name="PM" id="I7146" version="4.2.0">
          <instance name="PM">
            <register-group name="PM" name-in-module="PM" address-space="base" offset="0xffff1400"/>
            <parameters>
              <param name="AWEN_TWIS0" value="3"/>
              <param name="AWEN_TWIS1" value="4"/>
              <param name="AWEN_USBC" value="7"/>
              <param name="PM_CLK_AHB_PEVC" value="0"/>
              <param name="PM_CLK_APB_NUM" value="2"/>
              <param name="WAKEUP_EN_KEYPAD" value="0"/>
              <param name="WAKEUP_EN_USB_DEVICE" value="0"/>
            </parameters>
            <clock-groups>
              <clock-group name="CPU" grouporder="0">
                <clock name="OCD" bit="0"/>
                <clock name="SYSTIMER" bit="16"/>
              </clock-group>
              <clock-group name="HSB" grouporder="1">
                <clock name="PDCA" bit="0"/>
                <clock name="FLASHCDW" bit="1"/>
                <clock name="SAU" bit="2"/>
                <clock name="PBB" bit="3"/>
                <clock name="PBA" bit="4"/>
                <clock name="PES" bit="5"/>
                <clock name="USBC" bit="6"/>
              </clock-group>
              <clock-group name="PBA" grouporder="2">
                <clock name="PDCA" bit="0"/>
                <clock name="INTC" bit="1"/>
                <clock name="PM" bit="2"/>
                <clock name="SCIF" bit="3"/>
                <clock name="AST" bit="4"/>
                <clock name="WDT" bit="5"/>
                <clock name="EIC" bit="6"/>
                <clock name="FREQM" bit="7"/>
                <clock name="GPIO" bit="8"/>
                <clock name="USART0" bit="9"/>
                <clock name="USART1" bit="10"/>
                <clock name="USART2" bit="11"/>
                <clock name="USART3" bit="12"/>
                <clock name="SPI" bit="13"/>
                <clock name="TWIM0" bit="14"/>
                <clock name="TWIM1" bit="15"/>
                <clock name="TWIS0" bit="16"/>
                <clock name="TWIS1" bit="17"/>
                <clock name="PWMA" bit="18"/>
                <clock name="TC0" bit="19"/>
                <clock name="TC1" bit="20"/>
                <clock name="ADCIFB" bit="21"/>
                <clock name="ACIFB" bit="22"/>
                <clock name="CAT" bit="23"/>
                <clock name="GLOC" bit="24"/>
                <clock name="AW" bit="25"/>
                <clock name="ABDACB" bit="26"/>
                <clock name="IISC" bit="27"/>
              </clock-group>
              <clock-group name="PBB" grouporder="3">
                <clock name="FLASHCDW" bit="0"/>
                <clock name="HMATRIX" bit="1"/>
                <clock name="SAU" bit="2"/>
                <clock name="USBC" bit="3"/>
              </clock-group>
            </clock-groups>
          </instance>
        </module>
        <module name="PULLUP" version="1.0.0">
          <instance name="PULLUP"/>
        </module>
        <module name="PWMA" id="I7539" version="2.0.1">
          <instance name="PWMA">
            <register-group name="PWMA" name-in-module="PWMA" address-space="base" offset="0xffff5400"/>
            <parameters>
              <param name="PWMA_CHANNELS_MSB" value="35"/>
              <param name="PWMA_CH_SYNC_EVT" value="0"/>
              <param name="PWMA_NUM_CHANNELS" value="36"/>
              <param name="PWMA_NUM_IRQS" value="0"/>
            </parameters>
            <signals>
              <signal group="PWMA" index="0" function="E" pad="PA00"/>
              <signal group="PWMA" index="1" function="E" pad="PA01"/>
              <signal group="PWMA" index="2" function="E" pad="PA02"/>
              <signal group="PWMA" index="3" function="E" pad="PA03"/>
              <signal group="PWMA" index="4" function="E" pad="PA04"/>
              <signal group="PWMA" index="5" function="E" pad="PA05"/>
              <signal group="PWMA" index="6" function="E" pad="PA06"/>
              <signal group="PWMA" index="7" function="E" pad="PA07"/>
              <signal group="PWMA" index="8" function="E" pad="PA08"/>
              <signal group="PWMA" index="9" function="E" pad="PA09"/>
              <signal group="PWMA" index="10" function="E" pad="PA10"/>
              <signal group="PWMA" index="11" function="E" pad="PA11"/>
              <signal group="PWMA" index="12" function="E" pad="PA12"/>
              <signal group="PWMA" index="13" function="E" pad="PA13"/>
              <signal group="PWMA" index="14" function="E" pad="PA14"/>
              <signal group="PWMA" index="15" function="E" pad="PA15"/>
              <signal group="PWMA" index="16" function="E" pad="PA16"/>
              <signal group="PWMA" index="17" function="E" pad="PA17"/>
              <signal group="PWMA" index="18" function="E" pad="PA18"/>
              <signal group="PWMA" index="19" function="E" pad="PA19"/>
              <signal group="PWMA" index="20" function="E" pad="PA20"/>
              <signal group="PWMA" index="21" function="E" pad="PA21"/>
              <signal group="PWMA" index="22" function="E" pad="PA22"/>
              <signal group="PWMA" index="23" function="E" pad="PB00"/>
              <signal group="PWMA" index="24" function="E" pad="PB01"/>
              <signal group="PWMA" index="25" function="E" pad="PB02"/>
              <signal group="PWMA" index="26" function="E" pad="PB03"/>
              <signal group="PWMA" index="27" function="E" pad="PB04"/>
              <signal group="PWMA" index="28" function="E" pad="PB05"/>
              <signal group="PWMA" index="29" function="E" pad="PB06"/>
              <signal group="PWMA" index="30" function="E" pad="PB07"/>
              <signal group="PWMA" index="31" function="E" pad="PB08"/>
              <signal group="PWMA" index="32" function="E" pad="PB09"/>
              <signal group="PWMA" index="33" function="E" pad="PB10"/>
              <signal group="PWMA" index="34" function="E" pad="PB11"/>
              <signal group="PWMA" index="35" function="E" pad="PB12"/>
              <signal group="PWMA" index="7" function="E" pad="PB13"/>
              <signal group="PWMA" index="24" function="E" pad="PB14"/>
              <signal group="PWMA" index="8" function="E" pad="PB15"/>
              <signal group="PWMA" index="9" function="E" pad="PB16"/>
              <signal group="PWMA" index="10" function="E" pad="PB17"/>
              <signal group="PWMA" index="12" function="E" pad="PB18"/>
              <signal group="PWMA" index="20" function="E" pad="PB19"/>
              <signal group="PWMA" index="21" function="E" pad="PB20"/>
              <signal group="PWMA" index="28" function="E" pad="PB21"/>
              <signal group="PWMA" index="27" function="E" pad="PB22"/>
              <signal group="PWMA" index="0" function="E" pad="PB23"/>
              <signal group="PWMA" index="1" function="E" pad="PB24"/>
              <signal group="PWMA" index="2" function="E" pad="PB25"/>
              <signal group="PWMA" index="3" function="E" pad="PB26"/>
              <signal group="PWMA" index="4" function="E" pad="PB27"/>
              <signal group="PWMAOD" index="21" function="F" pad="PA21"/>
              <signal group="PWMAOD" index="27" function="F" pad="PB04"/>
              <signal group="PWMAOD" index="28" function="F" pad="PB05"/>
            </signals>
          </instance>
        </module>
        <module name="SAU" id="I7543" version="1.1.1">
          <instance name="SAU">
            <register-group name="SAU" name-in-module="SAU" address-space="base" offset="0xfffe0800"/>
            <register-group name="SAU" name-in-module="SAU" address-space="hsb" offset="0x90000000"/>
            <parameters>
              <param name="CHANNELS" value="16"/>
              <param name="CLK_AHB_ID" value="-1"/>
            </parameters>
          </instance>
        </module>
        <module name="SCAN" id="I7061" version="1.0.1">
          <instance name="SCAN">
            <parameters>
              <param name="SCAN_BURN_IN_IMPLEMENTED" value="0"/>
              <param name="SCAN_CHAIN_MSB" value="14"/>
              <param name="SCAN_CLK_MSB" value="1"/>
              <param name="SCAN_COMPRESSION_IMPLEMENTED" value="1"/>
              <param name="SCAN_OCC_IMPLEMENTED" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="SCIF" id="I7149" version="1.1.0">
          <instance name="SCIF">
            <register-group name="SCIF" name-in-module="SCIF" address-space="base" offset="0xffff1800"/>
            <parameters>
              <param name="BR_NUM" value="4"/>
              <!-- Table 14-10 Generic Clock Allocation in data sheet -->
              <param name="GCLK_NUM" value="10"/>
              <param name="GCLK_DFLLIF_REF" value="0"/>
              <param name="GCLK_DFLLIF_DITHER" value="1"/>
              <param name="GCLK_AST" value="2"/>
              <param name="GCLK_PWMA" value="3"/>
              <param name="GCLK_ACIFB" value="4"/>
              <param name="GCLK_CAT" value="4"/>
              <param name="GCLK_GLOC" value="5"/>
              <param name="GCLK_ABDACB" value="6"/>
              <param name="GCLK_IISC" value="6"/>
              <param name="GCLK_USBC" value="7"/>
              <param name="GCLK_PLL0" value="8"/>
              <param name="GCLK_MASTER" value="9"/>
              <!-- Table 14-11 Generic Clock Sources in data sheet -->
              <param name="GCCTRL_OSCSEL_RCSYS" value="0"/>
              <param name="GCCTRL_OSCSEL_OSC32K" value="1"/>
              <param name="GCCTRL_OSCSEL_DFLL0" value="2"/>
              <param name="GCCTRL_OSCSEL_OSC0" value="3"/>
              <param name="GCCTRL_OSCSEL_RC120M" value="4"/>
              <param name="GCCTRL_OSCSEL_CLK_CPU" value="5"/>
              <param name="GCCTRL_OSCSEL_CLK_HSB" value="6"/>
              <param name="GCCTRL_OSCSEL_CLK_PBA" value="7"/>
              <param name="GCCTRL_OSCSEL_CLK_PBB" value="8"/>
              <param name="GCCTRL_OSCSEL_RC32K" value="9"/>
              <param name="GCCTRL_OSCSEL_CLK_1K" value="11"/>
              <param name="GCCTRL_OSCSEL_PLL0" value="12"/>
              <param name="GCCTRL_OSCSEL_GCLK_IN0" value="15"/>
              <param name="GCCTRL_OSCSEL_GCLK_IN1" value="16"/>
              <param name="GCCTRL_OSCSEL_GCLK_IN2" value="17"/>
              <param name="GCCTRL_OSCSEL_GCLK9" value="18"/>

              <param name="OSC_NUM" value="1"/>
              <param name="PLL_NUM" value="1"/>
              <param name="RCOSC_FREQUENCY" value="115200"/>
            </parameters>
            <signals>
              <signal group="GCLK" index="2" function="D" pad="PA13"/>
              <signal group="GCLK" index="2" function="F" pad="PA09"/>
              <signal group="GCLK_IN" index="0" function="F" pad="PA19"/>
              <signal group="RC32OUT" index="0" function="F" pad="PA20"/>
              <signal group="GCLK_IN" index="1" function="F" pad="PB10"/>
              <signal group="GCLK_IN" index="2" function="F" pad="PB25"/>
              <signal group="GCLK" index="0" function="G" pad="PA00"/>
              <signal group="GCLK" index="1" function="G" pad="PA06"/>
              <signal group="GCLK" index="2" function="G" pad="PA10"/>
              <signal group="GCLK" index="3" function="G" pad="PA12"/>
              <signal group="GCLK" index="4" function="G" pad="PA14"/>
              <signal group="GCLK" index="0" function="G" pad="PA21"/>
              <signal group="GCLK" index="1" function="G" pad="PB02"/>
              <signal group="GCLK" index="3" function="G" pad="PB05"/>
              <signal group="GCLK" index="4" function="G" pad="PB12"/>
              <signal group="GCLK" index="5" function="G" pad="PB13"/>
              <signal group="GCLK" index="5" function="G" pad="PB14"/>
              <signal group="GCLK" index="3" function="G" pad="PB15"/>
              <signal group="GCLK" index="2" function="G" pad="PB16"/>
              <signal group="LVTM_D_IN" index="0" function="G" pad="PB17"/>
              <signal group="LVTM_CLOCK_IN" index="0" function="G" pad="PB18"/>
              <signal group="GCLK" index="0" function="G" pad="PB22"/>
              <signal group="GCLK" index="6" function="G" pad="PB23"/>
              <signal group="GCLK" index="7" function="G" pad="PB24"/>
              <signal group="GCLK" index="8" function="G" pad="PB25"/>
              <signal group="GCLK" index="9" function="G" pad="PB26"/>
            </signals>
          </instance>
        </module>
        <module name="SPI" id="I7602" version="2.1.1">
          <instance name="SPI">
            <register-group name="SPI" name-in-module="SPI" address-space="base" offset="0xffff4000"/>
            <parameters>
              <param name="CS_MSB" value="3"/>
              <param name="PDCA_ID_RX" value="4"/>
              <param name="PDCA_ID_TX" value="16"/>
            </parameters>
            <signals>
              <signal group="MISO" index="0" function="A" pad="PA04"/>
              <signal group="MOSI" index="0" function="A" pad="PA05"/>
              <signal group="SCK" index="0" function="A" pad="PA06"/>
              <signal group="NPCS" index="0" function="A" pad="PA07"/>
              <signal group="MISO" index="0" function="A" pad="PB23"/>
              <signal group="MOSI" index="0" function="A" pad="PB24"/>
              <signal group="NPCS" index="0" function="A" pad="PB25"/>
              <signal group="SCK" index="0" function="A" pad="PB26"/>
              <signal group="NPCS" index="1" function="B" pad="PA03"/>
              <signal group="NPCS" index="2" function="B" pad="PA08"/>
              <signal group="NPCS" index="3" function="B" pad="PA09"/>
              <signal group="NPCS" index="2" function="C" pad="PA00"/>
              <signal group="NPCS" index="3" function="C" pad="PA01"/>
              <signal group="NPCS" index="0" function="C" pad="PB00"/>
              <signal group="SCK" index="0" function="C" pad="PB01"/>
              <signal group="MISO" index="0" function="C" pad="PB02"/>
              <signal group="MOSI" index="0" function="C" pad="PB03"/>
              <signal group="SCK" index="0" function="C" pad="PB15"/>
              <signal group="NPCS" index="1" function="C" pad="PB20"/>
              <signal group="NPCS" index="2" function="C" pad="PB21"/>
              <signal group="NPCS" index="3" function="C" pad="PB22"/>
            </signals>
          </instance>
        </module>
        <module name="TC" id="I7604" version="2.2.3.1">
          <instance name="TC0">
            <register-group name="TC0" name-in-module="TC" address-space="base" offset="0xffff5800"/>
            <parameters>
              <param name="CLK_DIV1" value="clk_32"/>
              <param name="CLK_DIV2" value="2"/>
              <param name="CLK_DIV3" value="8"/>
              <param name="CLK_DIV4" value="32"/>
              <param name="CLK_DIV5" value="128"/>
              <param name="PEVC" value="0"/>
            </parameters>
            <signals>
              <signal group="CLK2" index="0" function="B" pad="PA14"/>
              <signal group="CLK1" index="0" function="B" pad="PA15"/>
              <signal group="CLK0" index="0" function="B" pad="PA16"/>
              <signal group="A1" index="0" function="B" pad="PA17"/>
              <signal group="B1" index="0" function="B" pad="PA18"/>
              <signal group="A2" index="0" function="C" pad="PA08"/>
              <signal group="B2" index="0" function="C" pad="PA09"/>
              <signal group="A0" index="0" function="C" pad="PA10"/>
              <signal group="CLK1" index="0" function="C" pad="PA12"/>
              <signal group="A0" index="0" function="C" pad="PA13"/>
              <signal group="A2" index="0" function="C" pad="PA19"/>
              <signal group="A1" index="0" function="C" pad="PA20"/>
              <signal group="B1" index="0" function="C" pad="PA21"/>
              <signal group="B2" index="0" function="C" pad="PA22"/>
              <signal group="A0" index="0" function="D" pad="PA02"/>
              <signal group="B0" index="0" function="D" pad="PA03"/>
              <signal group="B1" index="0" function="D" pad="PA04"/>
              <signal group="A1" index="0" function="D" pad="PA05"/>
              <signal group="B0" index="0" function="D" pad="PA06"/>
              <signal group="A1" index="0" function="D" pad="PB00"/>
              <signal group="B1" index="0" function="D" pad="PB01"/>
              <signal group="A2" index="0" function="D" pad="PB02"/>
              <signal group="B2" index="0" function="D" pad="PB03"/>
              <signal group="CLK2" index="0" function="D" pad="PB15"/>
              <signal group="A0" index="0" function="D" pad="PB20"/>
              <signal group="B0" index="0" function="D" pad="PB21"/>
              <signal group="CLK0" index="0" function="D" pad="PB22"/>
              <signal group="A2" index="0" function="D" pad="PB23"/>
              <signal group="B2" index="0" function="D" pad="PB24"/>
              <signal group="A1" index="0" function="D" pad="PB25"/>
              <signal group="B1" index="0" function="D" pad="PB26"/>
              <signal group="CLK1" index="0" function="D" pad="PB27"/>
            </signals>
          </instance>
          <instance name="TC1">
            <register-group name="TC1" name-in-module="TC" address-space="base" offset="0xffff5c00"/>
            <parameters>
              <param name="CLK_DIV1" value="clk_32"/>
              <param name="CLK_DIV2" value="2"/>
              <param name="CLK_DIV3" value="8"/>
              <param name="CLK_DIV4" value="32"/>
              <param name="CLK_DIV5" value="128"/>
              <param name="PEVC" value="0"/>
            </parameters>
            <signals>
              <signal group="A0" index="0" function="A" pad="PB04"/>
              <signal group="B0" index="0" function="A" pad="PB05"/>
              <signal group="A1" index="0" function="A" pad="PB06"/>
              <signal group="B1" index="0" function="A" pad="PB07"/>
              <signal group="A2" index="0" function="A" pad="PB08"/>
              <signal group="B2" index="0" function="A" pad="PB09"/>
              <signal group="CLK0" index="0" function="A" pad="PB10"/>
              <signal group="CLK1" index="0" function="A" pad="PB11"/>
              <signal group="CLK2" index="0" function="A" pad="PB12"/>
              <signal group="A1" index="0" function="D" pad="PB13"/>
              <signal group="B1" index="0" function="D" pad="PB14"/>
              <signal group="A0" index="0" function="G" pad="PB00"/>
              <signal group="A1" index="0" function="G" pad="PB01"/>
              <signal group="A2" index="0" function="G" pad="PB03"/>
            </signals>
          </instance>
        </module>
        <module name="TWIM" id="I7535" version="1.1.0">
          <instance name="TWIM0">
            <register-group name="TWIM0" name-in-module="TWIM" address-space="base" offset="0xffff4400"/>
            <parameters>
              <param name="PDCA_ID_RX" value="5"/>
              <param name="PDCA_ID_TX" value="17"/>
            </parameters>
          </instance>
          <instance name="TWIM1">
            <register-group name="TWIM1" name-in-module="TWIM" address-space="base" offset="0xffff4800"/>
            <parameters>
              <param name="PDCA_ID_RX" value="6"/>
              <param name="PDCA_ID_TX" value="18"/>
            </parameters>
          </instance>
        </module>
        <module name="TWIMS">
          <instance name="TWIMS0">
            <signals>
              <signal group="TWD" index="0" function="A" pad="PA10"/>
              <signal group="TWCK" index="0" function="B" pad="PA04"/>
              <signal group="TWCK" index="0" function="B" pad="PA20"/>
              <signal group="TWD" index="0" function="B" pad="PA21"/>
              <signal group="TWCK" index="0" function="D" pad="PA07"/>
              <signal group="TWALM" index="0" function="D" pad="PB04"/>
              <signal group="TWCK" index="0" function="D" pad="PB05"/>
              <signal group="TWALM" index="0" function="G" pad="PA01"/>
              <signal group="TWD" index="0" function="G" pad="PA05"/>
            </signals>
          </instance>
          <instance name="TWIMS1">
            <signals>
              <signal group="TWD" index="0" function="A" pad="PB20"/>
              <signal group="TWCK" index="0" function="A" pad="PB21"/>
              <signal group="TWALM" index="0" function="A" pad="PB22"/>
              <signal group="TWCK" index="0" function="B" pad="PA05"/>
              <signal group="TWALM" index="0" function="C" pad="PA07"/>
              <signal group="TWALM" index="0" function="C" pad="PB12"/>
              <signal group="TWD" index="0" function="D" pad="PA17"/>
              <signal group="TWALM" index="0" function="D" pad="PA19"/>
              <signal group="TWCK" index="0" function="G" pad="PB04"/>
            </signals>
          </instance>
        </module>
        <module name="TWIS" id="I7537" version="1.2.0">
          <instance name="TWIS0">
            <register-group name="TWIS0" name-in-module="TWIS" address-space="base" offset="0xffff4c00"/>
            <parameters>
              <param name="PDCA_ID_RX" value="7"/>
              <param name="PDCA_ID_TX" value="19"/>
            </parameters>
          </instance>
          <instance name="TWIS1">
            <register-group name="TWIS1" name-in-module="TWIS" address-space="base" offset="0xffff5000"/>
            <parameters>
              <param name="PDCA_ID_RX" value="8"/>
              <param name="PDCA_ID_TX" value="20"/>
            </parameters>
          </instance>
        </module>
        <module name="USART" id="I7601" version="4.4.0">
          <instance name="USART0">
            <register-group name="USART0" name-in-module="USART" address-space="base" offset="0xffff3000"/>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_RX" value="0"/>
              <param name="PDCA_ID_TX" value="12"/>
            </parameters>
            <signals>
              <signal group="TXD" index="0" function="A" pad="PA00"/>
              <signal group="RXD" index="0" function="A" pad="PA01"/>
              <signal group="RTS" index="0" function="A" pad="PA02"/>
              <signal group="CTS" index="0" function="A" pad="PA03"/>
              <signal group="CTS" index="0" function="A" pad="PA22"/>
              <signal group="TXD" index="0" function="C" pad="PB16"/>
              <signal group="RXD" index="0" function="C" pad="PB17"/>
              <signal group="RTS" index="0" function="C" pad="PB18"/>
              <signal group="CTS" index="0" function="C" pad="PB19"/>
              <signal group="CLK" index="0" function="G" pad="PA02"/>
              <signal group="CLK" index="0" function="G" pad="PA03"/>
            </signals>
          </instance>
          <instance name="USART1">
            <register-group name="USART1" name-in-module="USART" address-space="base" offset="0xffff3400"/>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_RX" value="1"/>
              <param name="PDCA_ID_TX" value="13"/>
            </parameters>
            <signals>
              <signal group="TXD" index="0" function="A" pad="PA08"/>
              <signal group="RXD" index="0" function="A" pad="PA09"/>
              <signal group="RTS" index="0" function="B" pad="PA00"/>
              <signal group="CTS" index="0" function="B" pad="PA01"/>
              <signal group="RTS" index="0" function="B" pad="PB04"/>
              <signal group="CTS" index="0" function="B" pad="PB05"/>
              <signal group="TXD" index="0" function="B" pad="PB10"/>
              <signal group="RXD" index="0" function="B" pad="PB11"/>
              <signal group="RXD" index="0" function="B" pad="PB25"/>
              <signal group="TXD" index="0" function="B" pad="PB26"/>
              <signal group="RXD" index="0" function="B" pad="PB27"/>
              <signal group="RXD" index="0" function="C" pad="PA04"/>
              <signal group="TXD" index="0" function="C" pad="PA05"/>
              <signal group="CLK" index="0" function="C" pad="PA06"/>
              <signal group="CLK" index="0" function="C" pad="PB04"/>
              <signal group="CLK" index="0" function="C" pad="PB05"/>
              <signal group="CLK" index="0" function="D" pad="PA01"/>
              <signal group="RTS" index="0" function="F" pad="PB20"/>
              <signal group="CTS" index="0" function="F" pad="PB21"/>
              <signal group="CLK" index="0" function="G" pad="PB20"/>
              <signal group="CLK" index="0" function="G" pad="PB21"/>
            </signals>
          </instance>
          <instance name="USART2">
            <register-group name="USART2" name-in-module="USART" address-space="base" offset="0xffff3800"/>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_RX" value="2"/>
              <param name="PDCA_ID_TX" value="14"/>
            </parameters>
            <signals>
              <signal group="TXD" index="0" function="A" pad="PA20"/>
              <signal group="RXD" index="0" function="A" pad="PA21"/>
              <signal group="TXD" index="0" function="B" pad="PA06"/>
              <signal group="RXD" index="0" function="B" pad="PA07"/>
              <signal group="CLK" index="0" function="B" pad="PA12"/>
              <signal group="CLK" index="0" function="B" pad="PA22"/>
              <signal group="RXD" index="0" function="B" pad="PB20"/>
              <signal group="TXD" index="0" function="B" pad="PB21"/>
              <signal group="RTS" index="0" function="B" pad="PB23"/>
              <signal group="CTS" index="0" function="B" pad="PB24"/>
              <signal group="TXD" index="0" function="C" pad="PA02"/>
              <signal group="TXD" index="0" function="C" pad="PA03"/>
              <signal group="RTS" index="0" function="C" pad="PA14"/>
              <signal group="CTS" index="0" function="C" pad="PA17"/>
              <signal group="CLK" index="0" function="C" pad="PB23"/>
              <signal group="CLK" index="0" function="C" pad="PB24"/>
            </signals>
          </instance>
          <instance name="USART3">
            <register-group name="USART3" name-in-module="USART" address-space="base" offset="0xffff3c00"/>
            <parameters>
              <param name="CLK_DIV" value="8"/>
              <param name="PADDR_MSB" value="12"/>
              <param name="PDATA_MSB" value="31"/>
              <param name="PDCA_ID_RX" value="3"/>
              <param name="PDCA_ID_TX" value="15"/>
            </parameters>
            <signals>
              <signal group="TXD" index="0" function="A" pad="PB00"/>
              <signal group="RXD" index="0" function="A" pad="PB01"/>
              <signal group="RTS" index="0" function="A" pad="PB02"/>
              <signal group="CTS" index="0" function="A" pad="PB03"/>
              <signal group="CLK" index="0" function="B" pad="PB02"/>
              <signal group="CLK" index="0" function="B" pad="PB03"/>
              <signal group="TXD" index="0" function="B" pad="PB06"/>
              <signal group="RXD" index="0" function="B" pad="PB07"/>
              <signal group="RTS" index="0" function="B" pad="PB08"/>
              <signal group="CTS" index="0" function="B" pad="PB09"/>
              <signal group="TXD" index="0" function="B" pad="PB13"/>
              <signal group="RXD" index="0" function="B" pad="PB14"/>
              <signal group="CLK" index="0" function="C" pad="PB09"/>
              <signal group="CLK" index="0" function="C" pad="PB10"/>
            </signals>
          </instance>
        </module>
        <module name="USBC" id="I7553" version="2.0.0">
          <instance name="USBC">
            <register-group name="USBC" name-in-module="USBC" address-space="base" offset="0xfffe1000"/>
            <parameters>
              <param name="EPT_NBR" value="7"/>
              <param name="GCLK_NUM" value="7"/>
            </parameters>
            <signals>
              <signal group="DM" index="0" function="A" pad="PB13"/>
              <signal group="DP" index="0" function="A" pad="PB14"/>
            </signals>
          </instance>
        </module>
        <module name="WDT" id="I7528" version="4.1.0">
          <instance name="WDT">
            <register-group name="WDT" name-in-module="WDT" address-space="base" offset="0xffff2000"/>
          </instance>
        </module>
        <module name="GPIO_LOCAL" version="1.0.0">
          <instance name="GPIO_LOCAL">
            <register-group name="GPIO_LOCAL" name-in-module="GPIO_LOCAL" address-space="base" offset="0x40000000"/>
          </instance>
        </module>
        
      <module name="FUSES" id="AT32UC3L">
			    <instance name="FUSES">
			      <register-group address-space="fuses" offset="0xFFFE0000" name-in-module="FLASH_FUSES" name="FUSES"/>
			      <register-group address-space="base" offset="0x80800000" name-in-module="USERPAGE_FUSES" name="USERPAGE_FUSES"/>
			    </instance>
			  </module>
			</peripherals>
      
      
      <interrupts>
        <interrupt name="EIC_IRQ_0" index="NMI" module-instance="EIC"/>
        <interrupt name="FLASHCDW_IRQ" index="64" module-instance="FLASHCDW"/>
        <interrupt name="SAU_IRQ" index="96" module-instance="SAU"/>
        <interrupt name="PDCA_IRQ_0" index="128" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_1" index="129" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_2" index="130" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_3" index="131" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_4" index="160" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_5" index="161" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_6" index="162" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_7" index="163" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_8" index="192" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_9" index="193" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_10" index="194" module-instance="PDCA"/>
        <interrupt name="PDCA_IRQ_11" index="195" module-instance="PDCA"/>
        <interrupt name="PM_IRQ" index="224" module-instance="PM"/>
        <interrupt name="SCIF_IRQ" index="256" module-instance="SCIF"/>
        <interrupt name="AST_ALARM_IRQ" index="288" module-instance="AST"/>
        <interrupt name="AST_PER_IRQ" index="320" module-instance="AST"/>
        <interrupt name="AST_OVF_IRQ" index="321" module-instance="AST"/>
        <interrupt name="AST_READY_IRQ" index="322" module-instance="AST"/>
        <interrupt name="AST_CLKREADY_IRQ" index="323" module-instance="AST"/>
        <interrupt name="EIC_IRQ_1" index="352" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_2" index="353" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_3" index="354" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_4" index="355" module-instance="EIC"/>
        <interrupt name="EIC_IRQ_5" index="384" module-instance="EIC"/>
        <interrupt name="FREQM_IRQ" index="416" module-instance="FREQM"/>
        <interrupt name="GPIO_IRQ_0" index="448" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_1" index="449" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_2" index="450" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_3" index="451" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_4" index="452" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_5" index="453" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_6" index="454" module-instance="GPIO"/>
        <interrupt name="GPIO_IRQ_7" index="455" module-instance="GPIO"/>
        <interrupt name="USART0_IRQ" index="480" module-instance="USART0"/>
        <interrupt name="USART1_IRQ" index="512" module-instance="USART1"/>
        <interrupt name="USART2_IRQ" index="544" module-instance="USART2"/>
        <interrupt name="USART3_IRQ" index="576" module-instance="USART3"/>
        <interrupt name="SPI_IRQ" index="608" module-instance="SPI"/>
        <interrupt name="TWIM0_IRQ" index="640" module-instance="TWIM0"/>
        <interrupt name="TWIM1_IRQ" index="672" module-instance="TWIM1"/>
        <interrupt name="TWIS0_IRQ" index="704" module-instance="TWIS0"/>
        <interrupt name="TWIS1_IRQ" index="736" module-instance="TWIS1"/>
        <interrupt name="PWMA_IRQ" index="768" module-instance="PWMA"/>
        <interrupt name="TC0_IRQ0" index="800" module-instance="TC0"/>
        <interrupt name="TC0_IRQ1" index="801" module-instance="TC0"/>
        <interrupt name="TC0_IRQ2" index="802" module-instance="TC0"/>
        <interrupt name="TC1_IRQ0" index="832" module-instance="TC1"/>
        <interrupt name="TC1_IRQ1" index="833" module-instance="TC1"/>
        <interrupt name="TC1_IRQ2" index="834" module-instance="TC1"/>
        <interrupt name="ADCIFB_IRQ" index="864" module-instance="ADCIFB"/>
        <interrupt name="ACIFB_IRQ" index="896" module-instance="ACIFB"/>
        <interrupt name="CAT_IRQ" index="928" module-instance="CAT"/>
        <interrupt name="AW_IRQ" index="960" module-instance="AW"/>
        <interrupt name="ABDACB_IRQ" index="992" module-instance="ABDACB"/>
        <interrupt name="USBC_IRQ" index="1024" module-instance="USBC"/>
        <interrupt name="IISC_IRQ" index="1056" module-instance="IISC"/>
      </interrupts>
    <interfaces>
        <interface type="avr32jtag" name="JTAG"/> 
        <interface type="aw" name="aWire"/> 
      </interfaces>
      <property-groups>
        <property-group name="AVR32_RESET">
          <property name="NumberOfResetDomains" value="1"/>
          <property name="ResetGroup" value="4"/>
        </property-group>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x21C403F"/>
        </property-group>
      </property-groups>
      <parameters/>
    </device>
  </devices><modules><module name2="SC0" id="SC0" version="2.1.2" name="CORE" caption="AVR32UC3 CPU">
      <register-group name="CORE" caption="AVR32UC3 CPU">
        <register offset="0x0000" size="4" name="SR" initval="0x610000" rw="RW" caption="Status Register">
          <bitfield mask="0x00000001" name="C" caption="Carry"/>
          <bitfield mask="0x00000002" name="Z" caption="Zero"/>
          <bitfield mask="0x00000004" name="N" caption="Sign"/>
          <bitfield mask="0x00000008" name="V" caption="Overflow"/>
          <bitfield mask="0x00000010" name="Q" caption="Saturation"/>
          <bitfield mask="0x00000020" name="L" caption="Lock"/>
          <bitfield mask="0x00004000" name="T" caption="Scratch"/>
          <bitfield mask="0x00010000" name="GM" caption="Global Interrupt Mask"/>
          <bitfield mask="0x00020000" name="I0M" caption="Interrupt Level 0 Mask"/>
          <bitfield mask="0x00040000" name="I1M" caption="Interrupt Level 1 Mask"/>
          <bitfield mask="0x00080000" name="I2M" caption="Interrupt Level 2 Mask"/>
          <bitfield mask="0x00100000" name="I3M" caption="Interrupt Level 3 Mask"/>
          <bitfield mask="0x00200000" name="EM" caption="Exception Mask"/>
          <bitfield mask="0x00400000" name="M0" caption="Mode bit 0"/>
          <bitfield mask="0x00800000" name="M1" caption="Mode bit 1"/>
          <bitfield mask="0x01000000" name="M2" caption="Mode bit 2"/>
          <bitfield mask="0x04000000" name="D" caption="Debug state"/>
          <bitfield mask="0x08000000" name="DM" caption="Debug State Mask"/>
          <bitfield mask="0x80000000" name="SS" caption="Secure State"/>
        </register>
        <register offset="0x0004" size="4" name="EVBA" initval="0x0" rw="RW" caption="Exception Vector Base Address"/>
        <register offset="0x0008" size="4" name="ACBA" initval="0x0" rw="RW" caption="Application Call Base Address"/>
        <register offset="0x000c" size="4" name="CPUCR" initval="0x3E" rw="RW" caption="CPU Control Register">
          <bitfield mask="0x00000001" name="SIE" caption="Slave Interface"/>
          <bitfield mask="0x0000003e" name="COP" caption="CPU Ownership Period"/>
          <bitfield mask="0x000007c0" name="CPL" caption="CPU Pending Limit"/>
          <bitfield mask="0x0000f800" name="SPL" caption="Slave Pending Limit"/>
          <bitfield mask="0x00010000" name="LOCEN" caption="Local Bus Enable"/>
          <bitfield mask="0x00020000" name="NOCOMPRES" caption="No COUNT reset on COMPARE match"/>
        </register>
        <register offset="0x0010" size="4" name="ECR" initval="0x0" rw="R" caption="Exception Cause Register">
          <bitfield mask="0xffffffff" name="ECR" values="ECR" caption="Exception cause"/>
        </register>
        <register offset="0x0030" size="4" name="RSR_DBG" initval="0x0" rw="RW" caption="Return Status Register for Debug mode"/>
        <register offset="0x0050" size="4" name="RAR_DBG" initval="0x0" rw="RW" caption="Return Address Register for Debug mode"/>
        <register offset="0x0100" size="4" name="CONFIG0" rw="R" caption="Configuration Register 0"><!-- TODO: 'initval' removed. Must be parameterized -->
          <bitfield mask="0x00000001" name="R" caption="Memory Read-Modify-Write instructions implemented"/>
          <bitfield mask="0x00000002" name="D" caption="DSP instructions implemented"/>
          <bitfield mask="0x00000004" name="S" caption="SIMD instructions implemented"/>
          <bitfield mask="0x00000008" name="O" caption="On-chip debug implemented"/>
          <bitfield mask="0x00000010" name="P" caption="Performance counters implemented"/>
          <bitfield mask="0x00000020" name="J" caption="Java extension implemented"/>
          <bitfield mask="0x00000040" name="F" caption="Floating-point unit implemented"/>
          <bitfield mask="0x00000380" name="MMUT" caption="MMU Type"/>
          <bitfield mask="0x00001c00" name="AR" caption="Architecture Revision"/>
          <bitfield mask="0x0000e000" name="AT" caption="Architecture Type"/>
          <bitfield mask="0x00ff0000" name="ProcessorRevision" caption="Processor Revison"/>
          <bitfield mask="0xff000000" name="ProcessorID" caption="Processor ID"/>
        </register>
        <register offset="0x0104" size="4" name="CONFIG1" rw="R" caption="Configuration Register 1"><!-- TODO: 'initval' removed. Must be parameterized -->
          <bitfield mask="0x00000007" name="DASS" caption="Associativity of DCACHE"/>
          <bitfield mask="0x00000038" name="DLSZ" caption="Line size in DCACHE"/>
          <bitfield mask="0x000003c0" name="DSET" caption="Number of sets in the DCACHE"/>
          <bitfield mask="0x00001c00" name="IASS" caption="Associativity of ICACHE"/>
          <bitfield mask="0x0000e000" name="ILSZ" caption="Line size in ICACHE"/>
          <bitfield mask="0x000f0000" name="ISET" caption="Number of sets in the ICACHE"/>
          <bitfield mask="0x03f00000" name="DMMUSZ" caption="DMMU Size"/>
          <bitfield mask="0xfc000000" name="IMMUSZ" caption="IMMU Size"/>
        </register>
        <register offset="0x0108" size="4" name="COUNT" initval="0x0" rw="RW" caption="Cycle Counter Register"/>
        <register offset="0x010c" size="4" name="COMPARE" initval="0x0" rw="RW" caption="Compare Register"/>
        <register offset="0x013c" size="4" name="BEAR" initval="0x0" rw="RW" caption="Bus Error Address Register"/>
        <register offset="0x0140" size="4" name="MPUAR0" initval="0x0" rw="RW" caption="MPU Address Register 0">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0144" size="4" name="MPUAR1" initval="0x0" rw="RW" caption="MPU Address Register 1">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0148" size="4" name="MPUAR2" initval="0x0" rw="RW" caption="MPU Address Register 2">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x014c" size="4" name="MPUAR3" initval="0x0" rw="RW" caption="MPU Address Register 3">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0150" size="4" name="MPUAR4" initval="0x0" rw="RW" caption="MPU Address Register 4">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0154" size="4" name="MPUAR5" initval="0x0" rw="RW" caption="MPU Address Register 5">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0158" size="4" name="MPUAR6" initval="0x0" rw="RW" caption="MPU Address Register 6">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x015c" size="4" name="MPUAR7" initval="0x0" rw="RW" caption="MPU Address Register 7">
          <bitfield mask="0x00000001" name="V" caption="Valid"/>
          <bitfield mask="0x0000003e" name="SIZE" caption="Size of the region"/>
          <bitfield mask="0xfffff000" name="BASE" caption="Base address of the region"/>
        </register>
        <register offset="0x0160" size="4" name="MPUPSR0" initval="0x0" rw="RW" caption="MPU Permission Select Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0164" size="4" name="MPUPSR1" initval="0x0" rw="RW" caption="MPU Permission Select Register 1">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0168" size="4" name="MPUPSR2" initval="0x0" rw="RW" caption="MPU Permission Select Register 2">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x016c" size="4" name="MPUPSR3" initval="0x0" rw="RW" caption="MPU Permission Select Register 3">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0170" size="4" name="MPUPSR4" initval="0x0" rw="RW" caption="MPU Permission Select Register 4">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0174" size="4" name="MPUPSR5" initval="0x0" rw="RW" caption="MPU Permission Select Register 5">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0178" size="4" name="MPUPSR6" initval="0x0" rw="RW" caption="MPU Permission Select Register 6">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x017c" size="4" name="MPUPSR7" initval="0x0" rw="RW" caption="MPU Permission Select Register 7">
          <bitfield mask="0x00000001" name="P0" caption="Privilege Select Subregion 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Privilege Select Subregion 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Privilege Select Subregion 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Privilege Select Subregion 3"/>
          <bitfield mask="0x00000010" name="P4" caption="Privilege Select Subregion 4"/>
          <bitfield mask="0x00000020" name="P5" caption="Privilege Select Subregion 5"/>
          <bitfield mask="0x00000040" name="P6" caption="Privilege Select Subregion 6"/>
          <bitfield mask="0x00000080" name="P7" caption="Privilege Select Subregion 7"/>
          <bitfield mask="0x00000100" name="P8" caption="Privilege Select Subregion 8"/>
          <bitfield mask="0x00000200" name="P9" caption="Privilege Select Subregion 9"/>
          <bitfield mask="0x00000400" name="P10" caption="Privilege Select Subregion 10"/>
          <bitfield mask="0x00000800" name="P11" caption="Privilege Select Subregion 11"/>
          <bitfield mask="0x00001000" name="P12" caption="Privilege Select Subregion 12"/>
          <bitfield mask="0x00002000" name="P13" caption="Privilege Select Subregion 13"/>
          <bitfield mask="0x00004000" name="P14" caption="Privilege Select Subregion 14"/>
          <bitfield mask="0x00008000" name="P15" caption="Privilege Select Subregion 15"/>
        </register>
        <register offset="0x0180" size="4" name="MPUCRA" initval="0x0" rw="RW" caption="MPU Cacheable Register A">
          <bitfield mask="0x00000001" name="C0" caption="Cacheable region 0"/>
          <bitfield mask="0x00000002" name="C1" caption="Cacheable region 1"/>
          <bitfield mask="0x00000004" name="C2" caption="Cacheable region 2"/>
          <bitfield mask="0x00000008" name="C3" caption="Cacheable region 3"/>
          <bitfield mask="0x00000010" name="C4" caption="Cacheable region 4"/>
          <bitfield mask="0x00000020" name="C5" caption="Cacheable region 5"/>
          <bitfield mask="0x00000040" name="C6" caption="Cacheable region 6"/>
          <bitfield mask="0x00000080" name="C7" caption="Cacheable region 7"/>
        </register>
        <register offset="0x0184" size="4" name="MPUCRB" initval="0x0" rw="RW" caption="MPU Cacheable Register B">
          <bitfield mask="0x00000001" name="C0" caption="Cacheable region 0"/>
          <bitfield mask="0x00000002" name="C1" caption="Cacheable region 1"/>
          <bitfield mask="0x00000004" name="C2" caption="Cacheable region 2"/>
          <bitfield mask="0x00000008" name="C3" caption="Cacheable region 3"/>
          <bitfield mask="0x00000010" name="C4" caption="Cacheable region 4"/>
          <bitfield mask="0x00000020" name="C5" caption="Cacheable region 5"/>
          <bitfield mask="0x00000040" name="C6" caption="Cacheable region 6"/>
          <bitfield mask="0x00000080" name="C7" caption="Cacheable region 7"/>
        </register>
        <register offset="0x0188" size="4" name="MPUBRA" initval="0x0" rw="RW" caption="MPU Bufferable Register A">
          <bitfield mask="0x00000001" name="B0" caption="Bufferable region 0"/>
          <bitfield mask="0x00000002" name="B1" caption="Bufferable region 1"/>
          <bitfield mask="0x00000004" name="B2" caption="Bufferable region 2"/>
          <bitfield mask="0x00000008" name="B3" caption="Bufferable region 3"/>
          <bitfield mask="0x00000010" name="B4" caption="Bufferable region 4"/>
          <bitfield mask="0x00000020" name="B5" caption="Bufferable region 5"/>
          <bitfield mask="0x00000040" name="B6" caption="Bufferable region 6"/>
          <bitfield mask="0x00000080" name="B7" caption="Bufferable region 7"/>
        </register>
        <register offset="0x018c" size="4" name="MPUBRB" initval="0x0" rw="RW" caption="MPU Bufferable Register B">
          <bitfield mask="0x00000001" name="B0" caption="Bufferable region 0"/>
          <bitfield mask="0x00000002" name="B1" caption="Bufferable region 1"/>
          <bitfield mask="0x00000004" name="B2" caption="Bufferable region 2"/>
          <bitfield mask="0x00000008" name="B3" caption="Bufferable region 3"/>
          <bitfield mask="0x00000010" name="B4" caption="Bufferable region 4"/>
          <bitfield mask="0x00000020" name="B5" caption="Bufferable region 5"/>
          <bitfield mask="0x00000040" name="B6" caption="Bufferable region 6"/>
          <bitfield mask="0x00000080" name="B7" caption="Bufferable region 7"/>
        </register>
        <register offset="0x0190" size="4" name="MPUAPRA" initval="0x0" rw="RW" caption="MPU Access Permission Register A">
          <bitfield mask="0x0000000f" name="AP0" values="AP0" caption="Access Permissions for MPU region 0"/>
          <bitfield mask="0x000000f0" name="AP1" values="AP1" caption="Access Permissions for MPU region 1"/>
          <bitfield mask="0x00000f00" name="AP2" values="AP2" caption="Access Permissions for MPU region 2"/>
          <bitfield mask="0x0000f000" name="AP3" values="AP3" caption="Access Permissions for MPU region 3"/>
          <bitfield mask="0x000f0000" name="AP4" values="AP4" caption="Access Permissions for MPU region 4"/>
          <bitfield mask="0x00f00000" name="AP5" values="AP5" caption="Access Permissions for MPU region 5"/>
          <bitfield mask="0x0f000000" name="AP6" values="AP6" caption="Access Permissions for MPU region 6"/>
          <bitfield mask="0xf0000000" name="AP7" values="AP7" caption="Access Permissions for MPU region 7"/>
        </register>
        <register offset="0x0194" size="4" name="MPUAPRB" initval="0x0" rw="RW" caption="MPU Access Permission Register B">
          <bitfield mask="0x0000000f" name="AP0" values="AP0" caption="Access Permissions for MPU region 0"/>
          <bitfield mask="0x000000f0" name="AP1" values="AP1" caption="Access Permissions for MPU region 1"/>
          <bitfield mask="0x00000f00" name="AP2" values="AP2" caption="Access Permissions for MPU region 2"/>
          <bitfield mask="0x0000f000" name="AP3" values="AP3" caption="Access Permissions for MPU region 3"/>
          <bitfield mask="0x000f0000" name="AP4" values="AP4" caption="Access Permissions for MPU region 4"/>
          <bitfield mask="0x00f00000" name="AP5" values="AP5" caption="Access Permissions for MPU region 5"/>
          <bitfield mask="0x0f000000" name="AP6" values="AP6" caption="Access Permissions for MPU region 6"/>
          <bitfield mask="0xf0000000" name="AP7" values="AP7" caption="Access Permissions for MPU region 7"/>
        </register>
        <register offset="0x0198" size="4" name="MPUCR" initval="0x0" rw="RW" caption="MPU Control Register">
          <bitfield mask="0x00000001" name="E" caption="MPU Enable"/>
        </register>
        <register offset="0x019c" size="4" name="SS_STATUS" initval="0x0" rw="R" caption="Secure State Status Register"/>
        <register offset="0x01a0" size="4" name="SS_ADRF" initval="0x0" rw="RW" caption="Secure State Size Flash Register"/>
        <register offset="0x01a4" size="4" name="SS_ADRR" initval="0x0" rw="RW" caption="Secure State Size RAM Register"/>
        <register offset="0x01a8" size="4" name="SS_ADR0" initval="0x0" rw="RW" caption="Secure State Size Mem0 Register"/>
        <register offset="0x01ac" size="4" name="SS_ADR1" initval="0x0" rw="RW" caption="Secure State Size Mem1 Register"/>
        <register offset="0x01b0" size="4" name="SS_SP_SYS" initval="0x0" rw="RW" caption="Secure State SP_SYS Register"/>
        <register offset="0x01b4" size="4" name="SS_SP_APP" initval="0x0" rw="RW" caption="Secure State SP_APP Register"/>
        <register offset="0x01b8" size="4" name="SS_RAR" initval="0x0" rw="RW" caption="Secure State Return Address Register"/>
        <register offset="0x01bc" size="4" name="SS_RSR" initval="0x0" rw="RW" caption="Secure State Return Status Register"/>
        <register offset="0x01e0" size="4" name="MS_ADDRHI" initval="0x0" rw="RW" caption="Memory Service Unit Address High Register">
          <bitfield mask="0x0000000f" name="ADDRHI" caption="Address High Part"/>
        </register>
        <register offset="0x01e4" size="4" name="MS_ADDRLO" initval="0x0" rw="RW" caption="Memory Service Unit Address Low Register">
          <bitfield mask="0xfffffffc" name="ADDRLO" caption="Address Low Part"/>
        </register>
        <register offset="0x01e8" size="4" name="MS_LENGTH" initval="0x0" rw="RW" caption="Memory Service Unit Length Register">
          <bitfield mask="0xfffffffc" name="LENGTH" caption="Length value"/>
        </register>
        <register offset="0x01ec" size="4" name="MS_CTRL" initval="0x0" rw="RW" caption="Memory Service Unit Control Register">
          <bitfield mask="0x0000000f" name="OP" values="OP" caption="Requested Operation"/>
          <bitfield mask="0x00000030" name="NTBC" values="NTBC" caption="NanoTrace Buffer Control"/>
        </register>
        <register offset="0x01f0" size="4" name="MS_STATUS" initval="0x0" rw="R" caption="Memory Service Unit Status Register">
          <bitfield mask="0x00000007" name="RESULT" values="RESULT" caption="Result of current or last operation"/>
          <bitfield mask="0x00000008" name="WRAP" caption="Wrap"/>
        </register>
        <register offset="0x01f4" size="4" name="MS_DATA" initval="0x0" rw="RW" caption="Memory Service Unit Data Register">
          <bitfield mask="0xffffffff" name="DATA" caption="Generic Data Register"/>
        </register>
        <register offset="0x01f8" size="4" name="MS_TAIL" initval="0x0" rw="RW" caption="Memory Service Unit Tail Register">
          <bitfield mask="0xfffffffc" name="TAIL" caption="Tail Address Register for NanoTrace buffer"/>
        </register>
      </register-group>
      <value-group name="ECR">
        <value name="UNRECOVERABLE" value="0"/>
        <value name="TLB_MULTIPLE" value="1"/>
        <value name="BUS_ERROR_WRITE" value="2"/>
        <value name="BUS_ERROR_READ" value="3"/>
        <value name="NMI" value="4"/>
        <value name="ADDR_ALIGN_X" value="5"/>
        <value name="PROTECTION_X" value="6"/>
        <value name="DEBUG" value="7"/>
        <value name="ILLEGAL_OPCODE" value="8"/>
        <value name="UNIMPL_INSTRUCTION" value="9"/>
        <value name="PRIVILEGE_VIOLATION" value="10"/>
        <value name="FPE" value="11"/>
        <value name="COPROC_ABSENT" value="12"/>
        <value name="ADDR_ALIGN_R" value="13"/>
        <value name="ADDR_ALIGN_W" value="14"/>
        <value name="PROTECTION_R" value="15"/>
        <value name="PROTECTION_W" value="16"/>
        <value name="DTLB_MODIFIED" value="17"/>
        <value name="TLB_MISS_X" value="20"/>
        <value name="TLB_MISS_R" value="24"/>
        <value name="TLB_MISS_W" value="28"/>
      </value-group>
      <value-group name="AP0">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP1">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP2">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP3">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP4">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP5">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP6">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="AP7">
        <value name="EXECUTE" value="1"/>
        <value name="WRITE" value="2"/>
        <value name="USER" value="4"/>
        <value name="SUP_WRITE" value="8"/>
      </value-group>
      <value-group name="NTBC">
        <value name="OVER" value="0"/>
        <value name="DISABLE" value="1"/>
        <value name="BREAK_STOP" value="2"/>
        <value name="BREAK_FLUSH" value="3"/>
      </value-group>
      <value-group name="OP">
        <value name="NONE" value="0"/>
        <value name="CRC" value="1"/>
        <value name="NTRACE" value="2"/>
        <value name="MBIST" value="3"/>
      </value-group>
      <value-group name="RESULT">
        <value name="DONE" value="0"/>
        <value name="BUSY" value="1"/>
        <value name="NOT_IMPL" value="2"/>
        <value name="BUS_ERR" value="3"/>
        <value name="FAILED" value="4"/>
        <value name="LOCKED" value="5"/>
        <value name="CANCELED" value="6"/>
      </value-group>
      <parameters>
        <param name="EVBA_OFFSET_BREAKPOINT" value="28"/>
        <param name="EVBA_OFFSET_BUS_ERROR_DATA" value="8"/>
        <param name="EVBA_OFFSET_BUS_ERROR_INSTR" value="12"/>
        <param name="EVBA_OFFSET_COP_ABSENT" value="48"/>
        <param name="EVBA_OFFSET_DATA_ADDR_R" value="52"/>
        <param name="EVBA_OFFSET_DATA_ADDR_W" value="56"/>
        <param name="EVBA_OFFSET_DTLB_MISS_R" value="96"/>
        <param name="EVBA_OFFSET_DTLB_MISS_W" value="112"/>
        <param name="EVBA_OFFSET_DTLB_MODIFIED" value="68"/>
        <param name="EVBA_OFFSET_DTLB_PROT_R" value="60"/>
        <param name="EVBA_OFFSET_DTLB_PROT_W" value="64"/>
        <param name="EVBA_OFFSET_FLOATING_POINT" value="44"/>
        <param name="EVBA_OFFSET_ILLEGAL_OPCODE" value="32"/>
        <param name="EVBA_OFFSET_INSTR_ADDR" value="20"/>
        <param name="EVBA_OFFSET_ITLB_MISS" value="80"/>
        <param name="EVBA_OFFSET_ITLB_PROT" value="24"/>
        <param name="EVBA_OFFSET_NMI" value="16"/>
        <param name="EVBA_OFFSET_PRIVILEGE_VIOL" value="40"/>
        <param name="EVBA_OFFSET_SCALL" value="256"/>
        <param name="EVBA_OFFSET_TLB_MULTIPLE" value="4"/>
        <param name="EVBA_OFFSET_UNIMPLEMENTED" value="36"/>
        <param name="EVBA_OFFSET_UNRECOVERABLE" value="0"/>
        <param name="RESET_VECTOR" value="0x80000000 /* Comment to make sure this value is not mistaken for a signed int */"/>
      </parameters>
    </module><module name2="S0" id="S0" version="2.1.2" name="OCD" caption="On Chip Debug System">
      <register-group name="OCD" caption="On Chip Debug System">
        <register offset="0x0000" size="4" name="DID" initval="0x1EDC03F" rw="R" caption="Device ID">
          <bitfield mask="0x00000001" name="ONE" caption="Always reads as 1"/>
          <bitfield mask="0x00000ffe" name="MID" caption="Manufacturer ID"/>
          <bitfield mask="0x0ffff000" name="PN" caption="Product Number"/>
          <bitfield mask="0xf0000000" name="RN" caption="Revision Number"/>
        </register>
        <register offset="0x0008" size="4" name="DC" initval="0x0" rw="RW" caption="Development Control">
          <bitfield mask="0x00000007" name="TM" caption="Trace Mode"/>
          <bitfield mask="0x00000018" name="EIC" values="EIC" caption="EVTI Control"/>
          <bitfield mask="0x000000e0" name="OVC" values="OVC" caption="Overrun Control"/>
          <bitfield mask="0x00000100" name="SS" caption="Single Step"/>
          <bitfield mask="0x00001000" name="DBR" caption="Debug Request"/>
          <bitfield mask="0x00002000" name="DBE" caption="Debug Enable"/>
          <bitfield mask="0x00300000" name="EOS" values="EOS" caption="Event Out Select"/>
          <bitfield mask="0x00400000" name="SQA" caption="Software Quality Assurance"/>
          <bitfield mask="0x00800000" name="IRP" caption="Instruction Replace"/>
          <bitfield mask="0x01000000" name="IFM" caption="Ignore First Match"/>
          <bitfield mask="0x02000000" name="TOZ" caption="Trap Opcode Zero"/>
          <bitfield mask="0x08000000" name="RID" caption="Run In Debug"/>
          <bitfield mask="0x10000000" name="ORP" caption="OCD Register Protect"/>
          <bitfield mask="0x20000000" name="MM" caption="Monitor Mode"/>
          <bitfield mask="0x40000000" name="RES" caption="Application Reset"/>
          <bitfield mask="0x80000000" name="ABORT" caption="Abort"/>
        </register>
        <register offset="0x0010" size="4" name="DS" initval="0x0" rw="R" caption="Development Status">
          <bitfield mask="0x00000001" name="SSS" caption="Single Step Status"/>
          <bitfield mask="0x00000002" name="SWB" caption="Software Breakpoint Status"/>
          <bitfield mask="0x00000004" name="HWB" caption="Hardware Breakpoint Status"/>
          <bitfield mask="0x00000010" name="STP" caption="Stop Status"/>
          <bitfield mask="0x00000020" name="DBS" caption="Debug Status"/>
          <bitfield mask="0x0000ff00" name="BP" caption="Breakpoint Status"/>
          <bitfield mask="0x01000000" name="INC" caption="Instruction Complete"/>
          <bitfield mask="0x02000000" name="BOZ" caption="Break on Opcode Zero"/>
          <bitfield mask="0x04000000" name="DBA" caption="Debug Acknowledge"/>
          <bitfield mask="0x08000000" name="EXB" caption="External Breakpoint"/>
          <bitfield mask="0x10000000" name="NTBF" caption="NanoTrace Buffer Full"/>
        </register>
        <register offset="0x002c" size="4" name="WT" initval="0x0" rw="RW">
          <bitfield mask="0x00700000" name="DTE" caption="Data Trace End"/>
          <bitfield mask="0x03800000" name="DTS" caption="Data Trace Start"/>
          <bitfield mask="0x1c000000" name="PTE" caption="Program Trace End"/>
          <bitfield mask="0xe0000000" name="PTS" values="PTS" caption="Program Trace Start"/>
        </register>
        <register offset="0x0034" size="4" name="DTC" initval="0x0" rw="RW" caption="Data Trace Control">
          <bitfield mask="0x00000001" name="T0WP" caption="Trace Channel 0 Watchpoint"/>
          <bitfield mask="0x00000002" name="T1WP" caption="Trace Channel 1 Watchpoint"/>
          <bitfield mask="0x30000000" name="RWT1" values="RWT1" caption="Read/Write Trace Channel 1"/>
          <bitfield mask="0xc0000000" name="RWT0" values="RWT0" caption="Read/Write Trace Channel 0"/>
        </register>
        <register offset="0x0038" size="4" name="DTSA0" initval="0x0" rw="RW" caption="Data Trace Start Address Channel 0">
          <bitfield mask="0xffffffff" name="DTSA" caption="Start adress for trace visibility"/>
        </register>
        <register offset="0x003c" size="4" name="DTSA1" initval="0x0" rw="RW" caption="Data Trace Start Address Channel 1">
          <bitfield mask="0xffffffff" name="DTSA" caption="Start adress for trace visibility"/>
        </register>
        <register offset="0x0048" size="4" name="DTEA0" initval="0x0" rw="RW" caption="Data Trace End Address Channel 0">
          <bitfield mask="0xffffffff" name="DTEA" caption="End adress for trace visibility"/>
        </register>
        <register offset="0x004c" size="4" name="DTEA1" initval="0x0" rw="RW" caption="Data Trace End Address Channel 1">
          <bitfield mask="0xffffffff" name="DTEA" caption="End adress for trace visibility"/>
        </register>
        <register offset="0x0058" size="4" name="BWC0A" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Control 0A">
          <bitfield mask="0x00004000" name="EOC" caption="EVTO Control"/>
          <bitfield mask="0x02000000" name="AME" caption="Address Mask Enable"/>
          <bitfield mask="0xc0000000" name="BWE" values="BWE" caption="Breakpoint/Watchpoint Enable"/>
        </register>
        <register offset="0x005c" size="4" name="BWC0B" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Control 0B">
          <bitfield mask="0x00004000" name="EOC" caption="EVTO Control"/>
          <bitfield mask="0xc0000000" name="BWE" values="BWE" caption="Breakpoint/Watchpoint Enable"/>
        </register>
        <register offset="0x0060" size="4" name="BWC1A" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Control 1A">
          <bitfield mask="0x00004000" name="EOC" caption="EVTO Control"/>
          <bitfield mask="0x02000000" name="AME" caption="Address Mask Enable"/>
          <bitfield mask="0xc0000000" name="BWE" values="BWE" caption="Breakpoint/Watchpoint Enable"/>
        </register>
        <register offset="0x0064" size="4" name="BWC1B" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Control 1B">
          <bitfield mask="0x00004000" name="EOC" caption="EVTO Control"/>
          <bitfield mask="0xc0000000" name="BWE" values="BWE" caption="Breakpoint/Watchpoint Enable"/>
        </register>
        <register offset="0x0068" size="4" name="BWC2A" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Control 2A">
          <bitfield mask="0x00004000" name="EOC" caption="EVTO Control"/>
          <bitfield mask="0x02000000" name="AME" caption="Address Mask Enable"/>
          <bitfield mask="0xc0000000" name="BWE" values="BWE" caption="Breakpoint/Watchpoint Enable"/>
        </register>
        <register offset="0x006c" size="4" name="BWC2B" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Control 2B">
          <bitfield mask="0x00004000" name="EOC" caption="EVTO Control"/>
          <bitfield mask="0xc0000000" name="BWE" values="BWE" caption="Breakpoint/Watchpoint Enable"/>
        </register>
        <register offset="0x0070" size="4" name="BWC3A" initval="0x0" rw="RW" caption="Data Breakpoint/Watchpoint Control 3A">
          <bitfield mask="0x00000e00" name="SIZE" caption="Size bits to match"/>
          <bitfield mask="0x00004000" name="EOC" caption="EVTO Control"/>
          <bitfield mask="0x00030000" name="BWO" caption="Breakpoint/Watchpoint Operand"/>
          <bitfield mask="0x00f00000" name="BME" caption="Breakpoint/Watchpoint Data Mask"/>
          <bitfield mask="0x30000000" name="BRW" values="BRW" caption="Breakpoint/Watchpoint Read/Write Select"/>
          <bitfield mask="0xc0000000" name="BWE" values="BWE" caption="Breakpoint/Watchpoint Enable"/>
        </register>
        <register offset="0x0074" size="4" name="BWC3B" initval="0x0" rw="RW" caption="Data Breakpoint/Watchpoint Control 3B">
          <bitfield mask="0x00000e00" name="SIZE" caption="Size bits to match"/>
          <bitfield mask="0x00004000" name="EOC" caption="EVTO Control"/>
          <bitfield mask="0x00030000" name="BWO" caption="Breakpoint/Watchpoint Operand"/>
          <bitfield mask="0x00f00000" name="BME" caption="Breakpoint/Watchpoint Data Mask"/>
          <bitfield mask="0x30000000" name="BRW" values="BRW" caption="Breakpoint/Watchpoint Read/Write Select"/>
          <bitfield mask="0xc0000000" name="BWE" values="BWE" caption="Breakpoint/Watchpoint Enable"/>
        </register>
        <register offset="0x0078" size="4" name="BWA0A" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Address 0A">
          <bitfield mask="0xffffffff" name="BWA" caption="Breakpoint/Watchpoint Address"/>
        </register>
        <register offset="0x007c" size="4" name="BWA0B" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Address 0B">
          <bitfield mask="0xffffffff" name="BWA" caption="Breakpoint/Watchpoint Address"/>
        </register>
        <register offset="0x0080" size="4" name="BWA1A" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Address 1A">
          <bitfield mask="0xffffffff" name="BWA" caption="Breakpoint/Watchpoint Address"/>
        </register>
        <register offset="0x0084" size="4" name="BWA1B" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Address 1B">
          <bitfield mask="0xffffffff" name="BWA" caption="Breakpoint/Watchpoint Address"/>
        </register>
        <register offset="0x0088" size="4" name="BWA2A" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Address 2A">
          <bitfield mask="0xffffffff" name="BWA" caption="Breakpoint/Watchpoint Address"/>
        </register>
        <register offset="0x008c" size="4" name="BWA2B" initval="0x0" rw="RW" caption="PC Breakpoint/Watchpoint Address 2B">
          <bitfield mask="0xffffffff" name="BWA" caption="Breakpoint/Watchpoint Address"/>
        </register>
        <register offset="0x0090" size="4" name="BWA3A" initval="0x0" rw="RW" caption="Data Breakpoint/Watchpoint Address 3A">
          <bitfield mask="0xffffffff" name="BWA" caption="Address of data for breakpoint or watchpoint generation."/>
        </register>
        <register offset="0x0094" size="4" name="BWA3B" initval="0x0" rw="RW" caption="Data Breakpoint/Watchpoint Address 3B">
          <bitfield mask="0xffffffff" name="BWA" caption="Address of data for breakpoint or watchpoint generation."/>
        </register>
        <register offset="0x0098" size="4" name="BWD3A" initval="0x0" rw="RW" caption="Breakpoint/Watchpoint Data 3A">
          <bitfield mask="0xffffffff" name="BWD" caption="Breakpoint/Watchpoint Data"/>
        </register>
        <register offset="0x009c" size="4" name="BWD3B" initval="0x0" rw="RW" caption="Breakpoint/Watchpoint Data 3B">
          <bitfield mask="0xffffffff" name="BWD" caption="Breakpoint/Watchpoint Data"/>
        </register>
        <register offset="0x0100" size="4" name="NXCFG" initval="0x5ED2611" rw="R" caption="Nexus Configuration">
          <bitfield mask="0x0000000f" name="NXARCH" caption="Architecture"/>
          <bitfield mask="0x000000f0" name="NXOCD" caption="OCD Version"/>
          <bitfield mask="0x00000f00" name="NXPCB" caption="Number of PC breakpoints"/>
          <bitfield mask="0x0000f000" name="NXDB" caption="Number of Data breakpoints"/>
          <bitfield mask="0x00010000" name="MXMSEO" caption="AUX MSEO Pins"/>
          <bitfield mask="0x001e0000" name="NXMDO" caption="AUX MDO Pins"/>
          <bitfield mask="0x00200000" name="NXPT" caption="Program Trace Support"/>
          <bitfield mask="0x00400000" name="NXOT" caption="Ownership Trace Support"/>
          <bitfield mask="0x00800000" name="NXDWT" caption="Data Write Trace Support"/>
          <bitfield mask="0x01000000" name="NXDRT" caption="Data Read Trace Support"/>
          <bitfield mask="0x0e000000" name="NXDTC" caption="Data Trace Channels"/>
          <bitfield mask="0x10000000" name="NXDMA" caption="Direct Memory Access Support"/>
        </register>
        <register offset="0x0104" size="4" name="DINST" initval="0x0" rw="RW" caption="Debug Instruction">
          <bitfield mask="0xffffffff" name="DINST" caption="Debug Instruction"/>
        </register>
        <register offset="0x0108" size="4" name="DPC" initval="0x0" rw="RW" caption="Debug Program Counter"/>
        <register offset="0x0110" size="4" name="DCCPU" initval="0x0" rw="RW" caption="Debug Communication CPU">
          <bitfield mask="0xffffffff" name="DATA" caption="Data value"/>
        </register>
        <register offset="0x0114" size="4" name="DCEMU" initval="0x0" rw="RW" caption="Debug Communication Emulator">
          <bitfield mask="0xffffffff" name="DATA" caption="Data value"/>
        </register>
        <register offset="0x0118" size="4" name="DCSR" initval="0x0" rw="RW" caption="Debug Communication Status">
          <bitfield mask="0x00000001" name="CPUD" caption="CPU Data Dirty"/>
          <bitfield mask="0x00000002" name="EMUD" caption="Emulator Data Dirty"/>
          <bitfield mask="0x00000004" name="CPURI" caption="CPU Data read Interrupt flag"/>
          <bitfield mask="0x00000008" name="EMUDI" caption="Emulator Data Dirty interrupt flag"/>
        </register>
        <register offset="0x011c" size="4" name="PID" initval="0x0" rw="RW" caption="Ownership Trace Process ID">
          <bitfield mask="0xffffffff" name="PROCESS" caption="Process ID"/>
        </register>
        <register offset="0x0120" size="4" name="DCCR" initval="0x0" rw="RW" caption="Debug Communication Control Register.">
          <bitfield mask="0x00000001" name="DCEMUIMASK" caption="DCEMU Interrupt Mask"/>
          <bitfield mask="0x00000002" name="DCCPUIMASK" caption="DCCPU Interrupt Mask"/>
        </register>
        <register offset="0x0130" size="4" name="AXC" initval="0x0" rw="RW" caption="AUX Port Control">
          <bitfield mask="0x0000000f" name="DIV" caption="Division factor"/>
          <bitfield mask="0x00000100" name="AXE" caption="Auxiliary Port Enable"/>
          <bitfield mask="0x00000200" name="AXO" caption="Auxiliary Port Override"/>
          <bitfield mask="0x00000400" name="DDR" caption="Double Data Rate"/>
          <bitfield mask="0x00000800" name="LS" caption="Low Speed"/>
          <bitfield mask="0x0000c000" name="AXS" caption="Auxiliary Port Select"/>
        </register>
        <register offset="0x01e0" size="4" name="MS_ADDRHI" rw="RW">
          <bitfield mask="0x0000000f" name="addrhi"/>
        </register>
        <register offset="0x01e4" size="4" name="MS_ADDRLO" rw="RW">
          <bitfield mask="0xfffffffc" name="waddr"/>
        </register>
        <register offset="0x01e8" size="4" name="MS_LENGTH" rw="RW">
          <bitfield mask="0xfffffffc" name="wlen"/>
        </register>
        <register offset="0x01ec" size="4" name="MS_CTRL" initval="0x0" rw="RW">
          <bitfield mask="0x0000000f" name="op" values="op"/>
          <bitfield mask="0x00000030" name="ntbc" values="ntbc"/>
        </register>
        <register offset="0x01f0" size="4" name="MS_STATUS" initval="0x0" rw="RW">
          <bitfield mask="0x00000007" name="state" values="state"/>
          <bitfield mask="0x00000008" name="wrap"/>
        </register>
        <register offset="0x01f4" size="4" name="MS_DATA" rw="RW"/>
        <register offset="0x01f8" size="4" name="MS_TAIL" rw="RW">
          <bitfield mask="0xfffffffc" name="waddr"/>
        </register>
      </register-group>
      <value-group name="BWE">
        <value name="DISABLED" value="0"/>
        <value name="BREAKPOINT_ENABLED" value="1"/>
        <value name="WATCHPOINT_ENABLED" value="3"/>
      </value-group>
      <value-group name="BRW">
        <value name="READ_BREAK" value="0"/>
        <value name="WRITE_BREAK" value="1"/>
        <value name="ANY_ACCES_BREAK" value="2"/>
      </value-group>
      <value-group name="SIZE">
        <value name="BYTE_ACCESS" value="4"/>
        <value name="HALFWORD_ACCESS" value="5"/>
        <value name="WORD_ACCESS" value="6"/>
        <value name="DOUBLE_WORD_ACCESS" value="7"/>
      </value-group>
      <value-group name="EIC">
        <value name="PROGRAM_AND_DATA_TRACE" value="0"/>
        <value name="BREAKPOINT" value="1"/>
        <value name="NOP" value="2"/>
      </value-group>
      <value-group name="EOS">
        <value name="NOP" value="0"/>
        <value name="DEBUG_MODE" value="1"/>
        <value name="BREAKPOINT_WATCHPOINT" value="2"/>
        <value name="THQ" value="3"/>
      </value-group>
      <value-group name="OVC">
        <value name="OVERRUN" value="0"/>
        <value name="DELAY_CPU_BTM" value="1"/>
        <value name="DELAY_CPU_DTM" value="2"/>
        <value name="DELAY_CPU_BTM_DTM" value="3"/>
      </value-group>
      <value-group name="RWT0">
        <value name="NO_TRACE" value="0"/>
        <value name="DATA_READ" value="1"/>
        <value name="DATA_WRITE" value="2"/>
        <value name="DATA_READ_WRITE" value="3"/>
      </value-group>
      <value-group name="RWT1">
        <value name="NO_TRACE" value="0"/>
        <value name="DATA_READ" value="1"/>
        <value name="DATA_WRITE" value="2"/>
        <value name="DATA_READ_WRITE" value="3"/>
      </value-group>
      <value-group name="ntbc">
        <value name="OVER" value="0"/>
        <value name="DISABLE" value="1"/>
        <value name="BREAK_STOP" value="2"/>
        <value name="BREAK_FLUSH" value="3"/>
      </value-group>
      <value-group name="op">
        <value name="NONE" value="0"/>
        <value name="CRC" value="1"/>
        <value name="NTRACE" value="2"/>
        <value name="MBIST" value="3"/>
      </value-group>
      <value-group name="state">
        <value name="DONE" value="0"/>
        <value name="BUSY" value="1"/>
        <value name="NOT_IMPL" value="2"/>
        <value name="BUS_ERR" value="3"/>
        <value name="FAILED" value="4"/>
        <value name="LOCKED" value="5"/>
        <value name="CANCELED" value="6"/>
      </value-group>
      <value-group name="PTS">
        <value name="DISABLED" value="0"/>
        <value name="PROGRAM_0B" value="1"/>
        <value name="PROGRAM_1A" value="2"/>
        <value name="PROGRAM_1B" value="3"/>
        <value name="PROGRAM_2A" value="4"/>
        <value name="PROGRAM_2B" value="5"/>
        <value name="DATA_3A" value="6"/>
        <value name="DATA_3B" value="7"/>
      </value-group>
    </module><module name2="SC0" id="SC0" version="3.0.0" name="INTC" caption="Interrupt Controller">
      <register-group name="INTC" caption="Interrupt Controller">
        <register offset="0x0000" size="4" name="IPR" count="64" count-param="NUM_INT_GRPS" initval="0x0" rw="RW" caption="Interrupt Priority Register">
          <bitfield mask="0x00003fff" name="AUTOVECTOR" caption="Handler offset"/>
          <bitfield mask="0xc0000000" name="INTLEVEL" values="INTLEVEL" caption="Interrupt Level"/>
        </register>
        <register offset="0x0100" size="4" name="IRR" count="64" count-param="NUM_INT_GRPS" initval="0x0" rw="R" caption="Interrupt Request Register"/>
        <register offset="0x0200" size="4" name="ICR" count="4" initval="0x0" rw="R" caption="Interrupt Cause Register">
          <bitfield mask="0x0000003f" name="CAUSE" caption="Cause Group Number"/>
        </register>
      </register-group>
      <value-group name="INTLEVEL">
        <value name="INT0" value="0"/>
        <value name="INT1" value="1"/>
        <value name="INT2" value="2"/>
        <value name="INT3" value="3"/>
      </value-group>
    </module><module id="I7563" version="1.0.0" name="ABDACB" caption="Audio Bitstream DAC">
      <register-group name="ABDACB" caption="Audio Bitstream DAC">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="EN" caption="Enable Audio DAC."/>
          <bitfield mask="0x00000002" name="SWAP" caption="Swap Channels"/>
          <bitfield mask="0x00000004" name="PREUPEN" caption="Pre-upsampler enable"/>
          <bitfield mask="0x00000008" name="ALTUPR" caption="Alternative up-sampling ratio"/>
          <bitfield mask="0x00000010" name="CMOC" caption="Common mode offset control"/>
          <bitfield mask="0x00000020" name="MONO" caption="Mono mode"/>
          <bitfield mask="0x00000080" name="SWRST" caption="Software reset"/>
          <bitfield mask="0x00070000" name="DATAFORMAT" caption="Data word format"/>
          <bitfield mask="0x0f000000" name="FS" caption="Sampling frequency"/>
        </register>
        <register offset="0x0004" size="4" name="SDR0" initval="0x0" rw="RW" caption="Sample Data Register 0">
          <bitfield mask="0xffffffff" name="DATA" caption="DATA"/>
        </register>
        <register offset="0x0008" size="4" name="SDR1" initval="0x0" rw="RW" caption="Sample Data Register 1">
          <bitfield mask="0xffffffff" name="DATA" caption="DATA"/>
        </register>
        <register offset="0x000c" size="4" name="VCR0" initval="0x0" rw="RW" caption="Volume Control Register 0">
          <bitfield mask="0x00007fff" name="VOLUME" caption="Volume setting"/>
          <bitfield mask="0x80000000" name="MUTE" caption="Mute"/>
        </register>
        <register offset="0x0010" size="4" name="VCR1" initval="0x0" rw="RW" caption="Volume Control Register 1">
          <bitfield mask="0x00007fff" name="VOLUME" caption="Volume setting"/>
          <bitfield mask="0x80000000" name="MUTE" caption="Mute"/>
        </register>
        <register offset="0x0014" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Ready Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXUR" caption="Underrun Interrupt Enable"/>
        </register>
        <register offset="0x0018" size="4" name="IDR" rw="W" caption="Interupt Disable Register">
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Ready Interrupt Disable"/>
          <bitfield mask="0x00000004" name="TXUR" caption="Underrun Interrupt Disable"/>
        </register>
        <register offset="0x001c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Ready Interrupt Mask"/>
          <bitfield mask="0x00000004" name="TXUR" caption="Underrun Interrupt Mask"/>
        </register>
        <register offset="0x0020" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="BUSY" caption="Busy"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TX ready"/>
          <bitfield mask="0x00000004" name="TXUR" caption="TX underrun"/>
        </register>
        <register offset="0x0024" size="4" name="SCR" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Ready Interrupt Clear"/>
          <bitfield mask="0x00000004" name="TXUR" caption="Underrun Interrupt Clear"/>
        </register>
        <register offset="0x0028" size="4" name="PARAMETER" initval="0x0" rw="R" caption="Parameter Register"/>
        <register offset="0x002c" size="4" name="VERSION" initval="0x100" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant"/>
        </register>
      </register-group>
    </module><module id="I7545" version="2.0.2" name="ACIFB" caption="Analog Comparator Interface">
      <register-group name="ACIFB" caption="Analog Comparator Interface">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="EN"/>
          <bitfield mask="0x00000002" name="EVENTEN"/>
          <bitfield mask="0x00000010" name="USTART"/>
          <bitfield mask="0x00000020" name="ESTART"/>
          <bitfield mask="0x00000080" name="ACTEST"/>
          <bitfield mask="0x0003ff00" name="SUT"/>
        </register>
        <register offset="0x0004" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="ACCS0"/>
          <bitfield mask="0x00000002" name="ACRDY0"/>
          <bitfield mask="0x00000004" name="ACCS1"/>
          <bitfield mask="0x00000008" name="ACRDY1"/>
          <bitfield mask="0x00000010" name="ACCS2"/>
          <bitfield mask="0x00000020" name="ACRDY2"/>
          <bitfield mask="0x00000040" name="ACCS3"/>
          <bitfield mask="0x00000080" name="ACRDY3"/>
          <bitfield mask="0x00000100" name="ACCS4"/>
          <bitfield mask="0x00000200" name="ACRDY4"/>
          <bitfield mask="0x00000400" name="ACCS5"/>
          <bitfield mask="0x00000800" name="ACRDY5"/>
          <bitfield mask="0x00001000" name="ACCS6"/>
          <bitfield mask="0x00002000" name="ACRDY6"/>
          <bitfield mask="0x00004000" name="ACCS7"/>
          <bitfield mask="0x00008000" name="ACRDY7"/>
          <bitfield mask="0x01000000" name="WFCS0"/>
          <bitfield mask="0x02000000" name="WFCS1"/>
          <bitfield mask="0x04000000" name="WFCS2"/>
          <bitfield mask="0x08000000" name="WFCS3"/>
        </register>
        <register offset="0x0010" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="ACINT0"/>
          <bitfield mask="0x00000002" name="SUTINT0"/>
          <bitfield mask="0x00000004" name="ACINT1"/>
          <bitfield mask="0x00000008" name="SUTINT1"/>
          <bitfield mask="0x00000010" name="ACINT2"/>
          <bitfield mask="0x00000020" name="SUTINT2"/>
          <bitfield mask="0x00000040" name="ACINT3"/>
          <bitfield mask="0x00000080" name="SUTINT3"/>
          <bitfield mask="0x00000100" name="ACINT4"/>
          <bitfield mask="0x00000200" name="SUTINT4"/>
          <bitfield mask="0x00000400" name="ACINT5"/>
          <bitfield mask="0x00000800" name="SUTINT5"/>
          <bitfield mask="0x00001000" name="ACINT6"/>
          <bitfield mask="0x00002000" name="SUTINT6"/>
          <bitfield mask="0x00004000" name="ACINT7"/>
          <bitfield mask="0x00008000" name="SUTINT7"/>
          <bitfield mask="0x01000000" name="WFINT0"/>
          <bitfield mask="0x02000000" name="WFINT1"/>
          <bitfield mask="0x04000000" name="WFINT2"/>
          <bitfield mask="0x08000000" name="WFINT3"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="ACINT0"/>
          <bitfield mask="0x00000002" name="SUTINT0"/>
          <bitfield mask="0x00000004" name="ACINT1"/>
          <bitfield mask="0x00000008" name="SUTINT1"/>
          <bitfield mask="0x00000010" name="ACINT2"/>
          <bitfield mask="0x00000020" name="SUTINT2"/>
          <bitfield mask="0x00000040" name="ACINT3"/>
          <bitfield mask="0x00000080" name="SUTINT3"/>
          <bitfield mask="0x00000100" name="ACINT4"/>
          <bitfield mask="0x00000200" name="SUTINT4"/>
          <bitfield mask="0x00000400" name="ACINT5"/>
          <bitfield mask="0x00000800" name="SUTINT5"/>
          <bitfield mask="0x00001000" name="ACINT6"/>
          <bitfield mask="0x00002000" name="SUTINT6"/>
          <bitfield mask="0x00004000" name="ACINT7"/>
          <bitfield mask="0x00008000" name="SUTINT7"/>
          <bitfield mask="0x01000000" name="WFINT0"/>
          <bitfield mask="0x02000000" name="WFINT1"/>
          <bitfield mask="0x04000000" name="WFINT2"/>
          <bitfield mask="0x08000000" name="WFINT3"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="ACINT0"/>
          <bitfield mask="0x00000002" name="SUTINT0"/>
          <bitfield mask="0x00000004" name="ACINT1"/>
          <bitfield mask="0x00000008" name="SUTINT1"/>
          <bitfield mask="0x00000010" name="ACINT2"/>
          <bitfield mask="0x00000020" name="SUTINT2"/>
          <bitfield mask="0x00000040" name="ACINT3"/>
          <bitfield mask="0x00000080" name="SUTINT3"/>
          <bitfield mask="0x00000100" name="ACINT4"/>
          <bitfield mask="0x00000200" name="SUTINT4"/>
          <bitfield mask="0x00000400" name="ACINT5"/>
          <bitfield mask="0x00000800" name="SUTINT5"/>
          <bitfield mask="0x00001000" name="ACINT6"/>
          <bitfield mask="0x00002000" name="SUTINT6"/>
          <bitfield mask="0x00004000" name="ACINT7"/>
          <bitfield mask="0x00008000" name="SUTINT7"/>
          <bitfield mask="0x01000000" name="WFINT0"/>
          <bitfield mask="0x02000000" name="WFINT1"/>
          <bitfield mask="0x04000000" name="WFINT2"/>
          <bitfield mask="0x08000000" name="WFINT3"/>
        </register>
        <register offset="0x001c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="ACINT0"/>
          <bitfield mask="0x00000002" name="SUTINT0"/>
          <bitfield mask="0x00000004" name="ACINT1"/>
          <bitfield mask="0x00000008" name="SUTINT1"/>
          <bitfield mask="0x00000010" name="ACINT2"/>
          <bitfield mask="0x00000020" name="SUTINT2"/>
          <bitfield mask="0x00000040" name="ACINT3"/>
          <bitfield mask="0x00000080" name="SUTINT3"/>
          <bitfield mask="0x00000100" name="ACINT4"/>
          <bitfield mask="0x00000200" name="SUTINT4"/>
          <bitfield mask="0x00000400" name="ACINT5"/>
          <bitfield mask="0x00000800" name="SUTINT5"/>
          <bitfield mask="0x00001000" name="ACINT6"/>
          <bitfield mask="0x00002000" name="SUTINT6"/>
          <bitfield mask="0x00004000" name="ACINT7"/>
          <bitfield mask="0x00008000" name="SUTINT7"/>
          <bitfield mask="0x01000000" name="WFINT0"/>
          <bitfield mask="0x02000000" name="WFINT1"/>
          <bitfield mask="0x04000000" name="WFINT2"/>
          <bitfield mask="0x08000000" name="WFINT3"/>
        </register>
        <register offset="0x0020" size="4" name="ICR" initval="0x0" rw="W" caption="Interrupt Status Clear Register">
          <bitfield mask="0x00000001" name="ACINT0"/>
          <bitfield mask="0x00000002" name="SUTINT0"/>
          <bitfield mask="0x00000004" name="ACINT1"/>
          <bitfield mask="0x00000008" name="SUTINT1"/>
          <bitfield mask="0x00000010" name="ACINT2"/>
          <bitfield mask="0x00000020" name="SUTINT2"/>
          <bitfield mask="0x00000040" name="ACINT3"/>
          <bitfield mask="0x00000080" name="SUTINT3"/>
          <bitfield mask="0x00000100" name="ACINT4"/>
          <bitfield mask="0x00000200" name="SUTINT4"/>
          <bitfield mask="0x00000400" name="ACINT5"/>
          <bitfield mask="0x00000800" name="SUTINT5"/>
          <bitfield mask="0x00001000" name="ACINT6"/>
          <bitfield mask="0x00002000" name="SUTINT6"/>
          <bitfield mask="0x00004000" name="ACINT7"/>
          <bitfield mask="0x00008000" name="SUTINT7"/>
          <bitfield mask="0x01000000" name="WFINT0"/>
          <bitfield mask="0x02000000" name="WFINT1"/>
          <bitfield mask="0x04000000" name="WFINT2"/>
          <bitfield mask="0x08000000" name="WFINT3"/>
        </register>
        <register offset="0x0024" size="4" name="TR" initval="0x0" rw="RW" caption="Test Register">
          <bitfield mask="0x00000001" name="ACTEST0"/>
          <bitfield mask="0x00000002" name="ACTEST1"/>
          <bitfield mask="0x00000004" name="ACTEST2"/>
          <bitfield mask="0x00000008" name="ACTEST3"/>
          <bitfield mask="0x00000010" name="ACTEST4"/>
          <bitfield mask="0x00000020" name="ACTEST5"/>
          <bitfield mask="0x00000040" name="ACTEST6"/>
          <bitfield mask="0x00000080" name="ACTEST7"/>
        </register>
        <register offset="0x0030" size="4" name="PARAMETER" initval="0x0" rw="R" caption="Parameter Register">
          <bitfield mask="0x00000001" name="ACIMPL0"/>
          <bitfield mask="0x00000002" name="ACIMPL1"/>
          <bitfield mask="0x00000004" name="ACIMPL2"/>
          <bitfield mask="0x00000008" name="ACIMPL3"/>
          <bitfield mask="0x00000010" name="ACIMPL4"/>
          <bitfield mask="0x00000020" name="ACIMLP5"/>
          <bitfield mask="0x00000040" name="ACIMLP6"/>
          <bitfield mask="0x00000080" name="ACIMPL7"/>
          <bitfield mask="0x00010000" name="WIMPL0"/>
          <bitfield mask="0x00020000" name="WIMPL1"/>
          <bitfield mask="0x00040000" name="WIMPL2"/>
          <bitfield mask="0x00080000" name="WIMPL3"/>
        </register>
        <register offset="0x0034" size="4" name="VERSION" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION"/>
          <bitfield mask="0x000f0000" name="VARIANT"/>
        </register>
        <register offset="0x0080" size="4" name="CONFW0" initval="0x0" rw="RW" caption="Window configuration Register">
          <bitfield mask="0x00000003" name="WIS"/>
          <bitfield mask="0x00000700" name="WEVSRC"/>
          <bitfield mask="0x00000800" name="WEVEN"/>
          <bitfield mask="0x00010000" name="WFEN"/>
        </register>
        <register offset="0x0084" size="4" name="CONFW1" initval="0x0" rw="RW" caption="Window Configuration Register">
          <bitfield mask="0x00000003" name="WIS"/>
          <bitfield mask="0x00000700" name="WEVSRC"/>
          <bitfield mask="0x00000800" name="WEVEN"/>
          <bitfield mask="0x00010000" name="WFEN"/>
        </register>
        <register offset="0x0088" size="4" name="CONFW2" initval="0x0" rw="RW" caption="Window Configuration Register">
          <bitfield mask="0x00000003" name="WIS"/>
          <bitfield mask="0x00000700" name="WEVSRC"/>
          <bitfield mask="0x00000800" name="WEVEN"/>
          <bitfield mask="0x00010000" name="WFEN"/>
        </register>
        <register offset="0x008c" size="4" name="CONFW3" initval="0x0" rw="RW" caption="Window Configuration Register">
          <bitfield mask="0x00000003" name="WIS"/>
          <bitfield mask="0x00000700" name="WEVSRC"/>
          <bitfield mask="0x00000800" name="WEVEN"/>
          <bitfield mask="0x00010000" name="WFEN"/>
        </register>
        <register offset="0x00d0" size="4" name="CONF0" initval="0x0" rw="RW" caption="AC Configuration Register">
          <bitfield mask="0x00000003" name="IS"/>
          <bitfield mask="0x00000030" name="MODE"/>
          <bitfield mask="0x00000300" name="INSELN"/>
          <bitfield mask="0x00000c00" name="INSELP"/>
          <bitfield mask="0x00010000" name="EVENN"/>
          <bitfield mask="0x00020000" name="EVENP"/>
          <bitfield mask="0x0f000000" name="HYS"/>
          <bitfield mask="0x70000000" name="FLEN"/>
        </register>
        <register offset="0x00d4" size="4" name="CONF1" initval="0x0" rw="RW" caption="AC Configuration Register">
          <bitfield mask="0x00000003" name="IS"/>
          <bitfield mask="0x00000030" name="MODE"/>
          <bitfield mask="0x00000300" name="INSELN"/>
          <bitfield mask="0x00000c00" name="INSELP"/>
          <bitfield mask="0x00010000" name="EVENN"/>
          <bitfield mask="0x00020000" name="EVENP"/>
          <bitfield mask="0x0f000000" name="HYS"/>
          <bitfield mask="0x70000000" name="FLEN"/>
        </register>
        <register offset="0x00d8" size="4" name="CONF2" initval="0x0" rw="RW" caption="AC Configuration Register">
          <bitfield mask="0x00000003" name="IS"/>
          <bitfield mask="0x00000030" name="MODE"/>
          <bitfield mask="0x00000300" name="INSELN"/>
          <bitfield mask="0x00000c00" name="INSELP"/>
          <bitfield mask="0x00010000" name="EVENN"/>
          <bitfield mask="0x00020000" name="EVENP"/>
          <bitfield mask="0x0f000000" name="HYS"/>
          <bitfield mask="0x70000000" name="FLEN"/>
        </register>
        <register offset="0x00dc" size="4" name="CONF3" initval="0x0" rw="RW" caption="AC Configuration Register">
          <bitfield mask="0x00000003" name="IS"/>
          <bitfield mask="0x00000030" name="MODE"/>
          <bitfield mask="0x00000300" name="INSELN"/>
          <bitfield mask="0x00000c00" name="INSELP"/>
          <bitfield mask="0x00010000" name="EVENN"/>
          <bitfield mask="0x00020000" name="EVENP"/>
          <bitfield mask="0x0f000000" name="HYS"/>
          <bitfield mask="0x70000000" name="FLEN"/>
        </register>
        <register offset="0x00e0" size="4" name="CONF4" initval="0x0" rw="RW" caption="AC Configuration Register">
          <bitfield mask="0x00000003" name="IS"/>
          <bitfield mask="0x00000030" name="MODE"/>
          <bitfield mask="0x00000300" name="INSELN"/>
          <bitfield mask="0x00000c00" name="INSELP"/>
          <bitfield mask="0x00010000" name="EVENN"/>
          <bitfield mask="0x00020000" name="EVENP"/>
          <bitfield mask="0x0f000000" name="HYS"/>
          <bitfield mask="0x70000000" name="FLEN"/>
        </register>
        <register offset="0x00e4" size="4" name="CONF5" initval="0x0" rw="RW" caption="AC Configuration Register">
          <bitfield mask="0x00000003" name="IS"/>
          <bitfield mask="0x00000030" name="MODE"/>
          <bitfield mask="0x00000300" name="INSELN"/>
          <bitfield mask="0x00000c00" name="INSELP"/>
          <bitfield mask="0x00010000" name="EVENN"/>
          <bitfield mask="0x00020000" name="EVENP"/>
          <bitfield mask="0x0f000000" name="HYS"/>
          <bitfield mask="0x70000000" name="FLEN"/>
        </register>
        <register offset="0x00e8" size="4" name="CONF6" initval="0x0" rw="RW" caption="AC Configuration Register">
          <bitfield mask="0x00000003" name="IS"/>
          <bitfield mask="0x00000030" name="MODE"/>
          <bitfield mask="0x00000300" name="INSELN"/>
          <bitfield mask="0x00000c00" name="INSELP"/>
          <bitfield mask="0x00010000" name="EVENN"/>
          <bitfield mask="0x00020000" name="EVENP"/>
          <bitfield mask="0x0f000000" name="HYS"/>
          <bitfield mask="0x70000000" name="FLEN"/>
        </register>
        <register offset="0x00ec" size="4" name="CONF7" initval="0x0" rw="RW" caption="AC Configuration Register">
          <bitfield mask="0x00000003" name="IS"/>
          <bitfield mask="0x00000030" name="MODE"/>
          <bitfield mask="0x00000300" name="INSELN"/>
          <bitfield mask="0x00000c00" name="INSELP"/>
          <bitfield mask="0x00010000" name="EVENN"/>
          <bitfield mask="0x00020000" name="EVENP"/>
          <bitfield mask="0x0f000000" name="HYS"/>
          <bitfield mask="0x70000000" name="FLEN"/>
        </register>
      </register-group>
    </module><module id="I7547" version="1.1.0" name="ADCIFB" caption="ADC Interface">
      <register-group name="ADCIFB" caption="ADC Interface">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="SWRST" caption="Software Reset"/>
          <bitfield mask="0x00000002" name="START" caption="Start Conversion"/>
          <bitfield mask="0x00000100" name="EN" caption="ADCIFB Enable"/>
          <bitfield mask="0x00000200" name="DIS" caption="ADCIFB Disable"/>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Regstier">
          <bitfield mask="0x00000001" name="TSAMOD" caption="Touch Screen ADC Mode"/>
          <bitfield mask="0x00000010" name="PENDET" caption="Pen Detect Selection"/>
          <bitfield mask="0x00000020" name="ACE" caption="Analog Compare Enable"/>
          <bitfield mask="0x00000040" name="APOE" caption="Analog Pin Output Enable"/>
          <bitfield mask="0x00ff0000" name="TSPO" caption="Touch Screen Pin Offset"/>
          <bitfield mask="0xf0000000" name="PENDBC" caption="Pen Detect debouncing period"/>
        </register>
        <register offset="0x0008" size="4" name="ACR" initval="0x0" rw="RW" caption="ADC Configuration Register">
          <bitfield mask="0x00000001" name="SLEEP" caption="Sleep Mode"/>
          <bitfield mask="0x00000030" name="RES" caption="Resolution Selection"/>
          <bitfield mask="0x00003f00" name="PRESCAL" caption="Prescaler Rate Selection"/>
          <bitfield mask="0x007f0000" name="STARTUP" caption="Start Up Time"/>
          <bitfield mask="0x0f000000" name="SHTIM" caption="Sample and Hold Time for ADC channels"/>
        </register>
        <register offset="0x000c" size="4" name="TRGR" initval="0x0" rw="RW" caption="Trigger Register">
          <bitfield mask="0x00000007" name="TRGMOD" caption="Trigger Mode"/>
          <bitfield mask="0xffff0000" name="TRGPER" caption="Trigger Period"/>
        </register>
        <register offset="0x0010" size="4" name="CVR" initval="0x0" rw="RW" caption="Compare Value Register">
          <bitfield mask="0x00000fff" name="LV" caption="Low Value"/>
          <bitfield mask="0x0fff0000" name="HV" caption="High Value"/>
        </register>
        <register offset="0x0014" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="DRDY" caption="Data Ready"/>
          <bitfield mask="0x00000002" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000010" name="PENCNT" caption="Pen Contact"/>
          <bitfield mask="0x00000020" name="NOCNT" caption="No Contact"/>
          <bitfield mask="0x00000100" name="READY" caption="Ready status"/>
          <bitfield mask="0x00000200" name="BUSY" caption="Busy status"/>
          <bitfield mask="0x00001000" name="CLT" caption="Compare Lesser Than"/>
          <bitfield mask="0x00002000" name="CGT" caption="Compare Greater Than"/>
          <bitfield mask="0x00004000" name="CELSE" caption="Compare Else"/>
          <bitfield mask="0x01000000" name="EN" caption="Enable status"/>
        </register>
        <register offset="0x0018" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="DRDY" caption="Data Ready"/>
          <bitfield mask="0x00000002" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000010" name="PENCNT" caption="Pen Contact"/>
          <bitfield mask="0x00000020" name="NOCNT" caption="No Conact"/>
          <bitfield mask="0x00000100" name="READY" caption="Ready"/>
          <bitfield mask="0x00000200" name="BUSY" caption="Busy"/>
          <bitfield mask="0x00001000" name="CLT" caption="Compare Lesser Than"/>
          <bitfield mask="0x00002000" name="CGT" caption="Compare Greater Than"/>
          <bitfield mask="0x00004000" name="CELSE" caption="Compare Else"/>
        </register>
        <register offset="0x001c" size="4" name="ICR" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000001" name="DRDY" caption="Data Ready"/>
          <bitfield mask="0x00000002" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000010" name="PENCNT" caption="Pen Contact"/>
          <bitfield mask="0x00000020" name="NOCNT" caption="No Conact"/>
          <bitfield mask="0x00000100" name="READY" caption="Ready"/>
          <bitfield mask="0x00000200" name="BUSY" caption="Busy"/>
          <bitfield mask="0x00001000" name="CLT" caption="Compare Lesser Than"/>
          <bitfield mask="0x00002000" name="CGT" caption="Compare Greater Than"/>
          <bitfield mask="0x00004000" name="CELSE" caption="Compare Else"/>
        </register>
        <register offset="0x0020" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="DRDY" caption="Data Ready"/>
          <bitfield mask="0x00000002" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000010" name="PENCNT" caption="Pen Contact"/>
          <bitfield mask="0x00000020" name="NOCNT" caption="No Conact"/>
          <bitfield mask="0x00000100" name="READY" caption="Ready"/>
          <bitfield mask="0x00000200" name="BUSY" caption="Busy"/>
          <bitfield mask="0x00001000" name="CLT" caption="Compare Lesser Than"/>
          <bitfield mask="0x00002000" name="CGT" caption="Compare Greater Than"/>
          <bitfield mask="0x00004000" name="CELSE" caption="Compare Else"/>
        </register>
        <register offset="0x0024" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="DRDY" caption="Data Ready"/>
          <bitfield mask="0x00000002" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000010" name="PENCNT" caption="Pen Contact"/>
          <bitfield mask="0x00000020" name="NOCNT" caption="No Conact"/>
          <bitfield mask="0x00000100" name="READY" caption="Ready"/>
          <bitfield mask="0x00000200" name="BUSY" caption="Busy"/>
          <bitfield mask="0x00001000" name="CLT" caption="Compare Lesser Than"/>
          <bitfield mask="0x00002000" name="CGT" caption="Compare Greater Than"/>
          <bitfield mask="0x00004000" name="CELSE" caption="Compare Else"/>
        </register>
        <register offset="0x0028" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="DRDY" caption="Data Ready"/>
          <bitfield mask="0x00000002" name="OVRE" caption="Overrun Error"/>
          <bitfield mask="0x00000010" name="PENCNT" caption="Pen Contact"/>
          <bitfield mask="0x00000020" name="NOCNT" caption="No Conact"/>
          <bitfield mask="0x00000100" name="READY" caption="Ready"/>
          <bitfield mask="0x00000200" name="BUSY" caption="Busy"/>
          <bitfield mask="0x00001000" name="CLT" caption="Compare Lesser Than"/>
          <bitfield mask="0x00002000" name="CGT" caption="Compare Greater Than"/>
          <bitfield mask="0x00004000" name="CELSE" caption="Compare Else"/>
        </register>
        <register offset="0x002c" size="4" name="LCDR" initval="0x0" rw="R" caption="Last Converted Data Register">
          <bitfield mask="0x00000fff" name="LDATA" caption="Last Converted Data Register"/>
          <bitfield mask="0x00ff0000" name="LCCH" caption="Last Converted Channel"/>
        </register>
        <register offset="0x0030" size="4" name="PARAMETER" rw="R" caption="Parameter Register">
          <bitfield mask="0x00000001" name="CH0" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000002" name="CH1" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000004" name="CH2" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000008" name="CH3" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000010" name="CH4" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000020" name="CH5" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000040" name="CH6" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000080" name="CH7" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000100" name="CH8" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000200" name="CH9" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000400" name="CH10" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00000800" name="CH11" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00001000" name="CH12" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00002000" name="CH13" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00004000" name="CH14" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00008000" name="CH15" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00010000" name="CH16" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00020000" name="CH17" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00040000" name="CH18" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00080000" name="CH19" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00100000" name="CH20" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00200000" name="CH21" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00400000" name="CH22" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x00800000" name="CH23" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x01000000" name="CH24" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x02000000" name="CH25" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x04000000" name="CH26" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x08000000" name="CH27" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x10000000" name="CH28" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x20000000" name="CH29" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x40000000" name="CH30" caption="Indicates if the channel is implemented or not"/>
          <bitfield mask="0x80000000" name="CH31" caption="Indicates if the channel is implemented or not"/>
        </register>
        <register offset="0x0034" size="4" name="VERSION" initval="0x110" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x0038" size="4" name="CIR" initval="0x7000000" rw="RW" caption="Current Injection Register">
          <bitfield mask="0x00000003" name="CIM" caption="Current Injection Mode"/>
          <bitfield mask="0x007f0000" name="CIV" caption="Current Injection Value"/>
          <bitfield mask="0x00800000" name="CIVS" caption="Currecnt Injection Value Sign"/>
          <bitfield mask="0x07000000" name="CIVR" caption="Currecnt Injection Value Range"/>
        </register>
        <register offset="0x0040" size="4" name="CHER" rw="W" caption="Channel Enable Register">
          <bitfield mask="0x00000001" name="CH0"/>
          <bitfield mask="0x00000002" name="CH1"/>
          <bitfield mask="0x00000004" name="CH2"/>
          <bitfield mask="0x00000008" name="CH3"/>
          <bitfield mask="0x00000010" name="CH4"/>
          <bitfield mask="0x00000020" name="CH5"/>
          <bitfield mask="0x00000040" name="CH6"/>
          <bitfield mask="0x00000080" name="CH7"/>
          <bitfield mask="0x00000100" name="CH8"/>
          <bitfield mask="0x00000200" name="CH9"/>
          <bitfield mask="0x00000400" name="CH10"/>
          <bitfield mask="0x00000800" name="CH11"/>
          <bitfield mask="0x00001000" name="CH12"/>
          <bitfield mask="0x00002000" name="CH13"/>
          <bitfield mask="0x00004000" name="CH14"/>
          <bitfield mask="0x00008000" name="CH15"/>
          <bitfield mask="0x00010000" name="CH16"/>
          <bitfield mask="0x00020000" name="CH17"/>
          <bitfield mask="0x00040000" name="CH18"/>
          <bitfield mask="0x00080000" name="CH19"/>
          <bitfield mask="0x00100000" name="CH20"/>
          <bitfield mask="0x00200000" name="CH21"/>
          <bitfield mask="0x00400000" name="CH22"/>
          <bitfield mask="0x00800000" name="CH23"/>
          <bitfield mask="0x01000000" name="CH24"/>
          <bitfield mask="0x02000000" name="CH25"/>
          <bitfield mask="0x04000000" name="CH26"/>
          <bitfield mask="0x08000000" name="CH27"/>
          <bitfield mask="0x10000000" name="CH28"/>
          <bitfield mask="0x20000000" name="CH29"/>
          <bitfield mask="0x40000000" name="CH30"/>
          <bitfield mask="0x80000000" name="CH31"/>
        </register>
        <register offset="0x0044" size="4" name="CHDR" rw="W" caption="Channel Disable Register">
          <bitfield mask="0x00000001" name="CH0"/>
          <bitfield mask="0x00000002" name="CH1"/>
          <bitfield mask="0x00000004" name="CH2"/>
          <bitfield mask="0x00000008" name="CH3"/>
          <bitfield mask="0x00000010" name="CH4"/>
          <bitfield mask="0x00000020" name="CH5"/>
          <bitfield mask="0x00000040" name="CH6"/>
          <bitfield mask="0x00000080" name="CH7"/>
          <bitfield mask="0x00000100" name="CH8"/>
          <bitfield mask="0x00000200" name="CH9"/>
          <bitfield mask="0x00000400" name="CH10"/>
          <bitfield mask="0x00000800" name="CH11"/>
          <bitfield mask="0x00001000" name="CH12"/>
          <bitfield mask="0x00002000" name="CH13"/>
          <bitfield mask="0x00004000" name="CH14"/>
          <bitfield mask="0x00008000" name="CH15"/>
          <bitfield mask="0x00010000" name="CH16"/>
          <bitfield mask="0x00020000" name="CH17"/>
          <bitfield mask="0x00040000" name="CH18"/>
          <bitfield mask="0x00080000" name="CH19"/>
          <bitfield mask="0x00100000" name="CH20"/>
          <bitfield mask="0x00200000" name="CH21"/>
          <bitfield mask="0x00400000" name="CH22"/>
          <bitfield mask="0x00800000" name="CH23"/>
          <bitfield mask="0x01000000" name="CH24"/>
          <bitfield mask="0x02000000" name="CH25"/>
          <bitfield mask="0x04000000" name="CH26"/>
          <bitfield mask="0x08000000" name="CH27"/>
          <bitfield mask="0x10000000" name="CH28"/>
          <bitfield mask="0x20000000" name="CH29"/>
          <bitfield mask="0x40000000" name="CH30"/>
          <bitfield mask="0x80000000" name="CH31"/>
        </register>
        <register offset="0x0048" size="4" name="CHSR" initval="0x0" rw="R" caption="Channel Status Register">
          <bitfield mask="0x00000001" name="CH0"/>
          <bitfield mask="0x00000002" name="CH1"/>
          <bitfield mask="0x00000004" name="CH2"/>
          <bitfield mask="0x00000008" name="CH3"/>
          <bitfield mask="0x00000010" name="CH4"/>
          <bitfield mask="0x00000020" name="CH5"/>
          <bitfield mask="0x00000040" name="CH6"/>
          <bitfield mask="0x00000080" name="CH7"/>
          <bitfield mask="0x00000100" name="CH8"/>
          <bitfield mask="0x00000200" name="CH9"/>
          <bitfield mask="0x00000400" name="CH10"/>
          <bitfield mask="0x00000800" name="CH11"/>
          <bitfield mask="0x00001000" name="CH12"/>
          <bitfield mask="0x00002000" name="CH13"/>
          <bitfield mask="0x00004000" name="CH14"/>
          <bitfield mask="0x00008000" name="CH15"/>
          <bitfield mask="0x00010000" name="CH16"/>
          <bitfield mask="0x00020000" name="CH17"/>
          <bitfield mask="0x00040000" name="CH18"/>
          <bitfield mask="0x00080000" name="CH19"/>
          <bitfield mask="0x00100000" name="CH20"/>
          <bitfield mask="0x00200000" name="CH21"/>
          <bitfield mask="0x00400000" name="CH22"/>
          <bitfield mask="0x00800000" name="CH23"/>
          <bitfield mask="0x01000000" name="CH24"/>
          <bitfield mask="0x02000000" name="CH25"/>
          <bitfield mask="0x04000000" name="CH26"/>
          <bitfield mask="0x08000000" name="CH27"/>
          <bitfield mask="0x10000000" name="CH28"/>
          <bitfield mask="0x20000000" name="CH29"/>
          <bitfield mask="0x40000000" name="CH30"/>
          <bitfield mask="0x80000000" name="CH31"/>
        </register>
      </register-group>
    </module><module id="I7532" version="3.1.0" name="AST" caption="Asynchronous Timer">
      <register-group name="AST" caption="Asynchronous Timer">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="EN" caption="Enable"/>
          <bitfield mask="0x00000002" name="PCLR" caption="Prescaler Clear"/>
          <bitfield mask="0x00000004" name="CAL" caption="Calendar mode"/>
          <bitfield mask="0x00000100" name="CA0" caption="Clear on Alarm"/>
          <bitfield mask="0x00000200" name="CA1" caption="Clear on Alarm"/>
          <bitfield mask="0x001f0000" name="PSEL" caption="Prescaler Select"/>
        </register>
        <register offset="0x0004" size="4" name="CV" initval="0x0" rw="RW" caption="Counter Value">
          <bitfield mask="0xffffffff" name="VALUE" caption="AST Value"/>
        </register>
        <register offset="0x0008" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic 1"/>
          <bitfield mask="0x01000000" name="BUSY" caption="AST Busy"/>
          <bitfield mask="0x02000000" name="READY" caption="AST Ready"/>
          <bitfield mask="0x10000000" name="CLKBUSY" caption="Clock Busy"/>
          <bitfield mask="0x20000000" name="CLKRDY" caption="Clock Ready"/>
        </register>
        <register offset="0x000c" size="4" name="SCR" initval="0x0" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic 1"/>
          <bitfield mask="0x02000000" name="READY" caption="AST Ready"/>
          <bitfield mask="0x20000000" name="CLKRDY" caption="Clock Ready"/>
        </register>
        <register offset="0x0010" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic 1"/>
          <bitfield mask="0x02000000" name="READY" caption="AST Ready"/>
          <bitfield mask="0x20000000" name="CLKRDY" caption="Clock Ready"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic 1"/>
          <bitfield mask="0x02000000" name="READY" caption="AST Ready"/>
          <bitfield mask="0x20000000" name="CLKRDY" caption="Clock Ready"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic 1"/>
          <bitfield mask="0x02000000" name="READY" caption="AST Ready"/>
          <bitfield mask="0x20000000" name="CLKRDY" caption="Clock Ready"/>
        </register>
        <register offset="0x001c" size="4" name="WER" initval="0x0" rw="RW" caption="Wake Enable Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Periodic 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic 1"/>
        </register>
        <register offset="0x0020" size="4" name="AR0" initval="0x0" rw="RW" caption="Alarm Register 0">
          <bitfield mask="0xffffffff" name="VALUE" caption="Alarm Value"/>
        </register>
        <register offset="0x0024" size="4" name="AR1" initval="0x0" rw="RW" caption="Alarm Register 1">
          <bitfield mask="0xffffffff" name="VALUE" caption="Alarm Value"/>
        </register>
        <register offset="0x0030" size="4" name="PIR0" initval="0x0" rw="RW" caption="Periodic Interval Register 0">
          <bitfield mask="0x0000001f" name="INSEL" caption="Interval Select"/>
        </register>
        <register offset="0x0034" size="4" name="PIR1" initval="0x0" rw="RW" caption="Periodic Interval Register 1">
          <bitfield mask="0x0000001f" name="INSEL" caption="Interval Select"/>
        </register>
        <register offset="0x0040" size="4" name="CLOCK" initval="0x0" rw="RW" caption="Clock Control Register">
          <bitfield mask="0x00000001" name="CEN" caption="Clock Enable"/>
          <bitfield mask="0x00000700" name="CSSEL" values="CSSEL" caption="Clock Source Selection"/>
        </register>
        <register offset="0x0044" size="4" name="DTR" initval="0x0" rw="RW" caption="Digital Tuner Register">
          <bitfield mask="0x0000001f" name="EXP" caption="EXP"/>
          <bitfield mask="0x00000020" name="ADD" caption="ADD"/>
          <bitfield mask="0x0000ff00" name="VALUE" caption="VALUE"/>
        </register>
        <register offset="0x0048" size="4" name="EVE" initval="0x0" rw="W" caption="Event Enable Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Perioidc 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic 1"/>
        </register>
        <register offset="0x004c" size="4" name="EVD" initval="0x0" rw="W" caption="Event Disable Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Perioidc 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic 1"/>
        </register>
        <register offset="0x0050" size="4" name="EVM" initval="0x0" rw="R" caption="Event Mask Register">
          <bitfield mask="0x00000001" name="OVF" caption="Overflow"/>
          <bitfield mask="0x00000100" name="ALARM0" caption="Alarm 0"/>
          <bitfield mask="0x00000200" name="ALARM1" caption="Alarm 1"/>
          <bitfield mask="0x00010000" name="PER0" caption="Perioidc 0"/>
          <bitfield mask="0x00020000" name="PER1" caption="Periodic 1"/>
        </register>
        <register offset="0x0054" size="4" name="CALV" initval="0x0" rw="RW" caption="Calendar Value">
          <bitfield mask="0x0000003f" name="SEC" caption="Second"/>
          <bitfield mask="0x00000fc0" name="MIN" caption="Minute"/>
          <bitfield mask="0x0001f000" name="HOUR" caption="Hour"/>
          <bitfield mask="0x003e0000" name="DAY" caption="Day"/>
          <bitfield mask="0x03c00000" name="MONTH" caption="Month"/>
          <bitfield mask="0xfc000000" name="YEAR" caption="Year"/>
        </register>
        <register offset="0x00f0" size="4" name="PARAMETER" rw="R" caption="Parameter Register">
          <bitfield mask="0x00000001" name="DT" values="DT" caption="Digital Tuner"/>
          <bitfield mask="0x00000002" name="DTEXPWA" caption="Digital Tuner Exponent Writeable"/>
          <bitfield mask="0x0000007c" name="DTEXPVALUE" caption="Digital Tuner Exponent Value"/>
          <bitfield mask="0x00000300" name="NUMAR" values="NUMAR" caption="Number of alarm comparators"/>
          <bitfield mask="0x00001000" name="NUMPIR" values="NUMPIR" caption="Number of periodic comparators"/>
          <bitfield mask="0x00004000" name="PIR0WA" caption="Periodic Interval 0 Writeable"/>
          <bitfield mask="0x00008000" name="PIR1WA" caption="Periodic Interval 1 Writeable"/>
          <bitfield mask="0x001f0000" name="PER0VALUE" caption="Periodic Interval 0 Value"/>
          <bitfield mask="0x1f000000" name="PER1VALUE" caption="Periodic Interval 1 Value"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x310" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant Number"/>
        </register>
      </register-group>
      <value-group name="CSSEL">
        <value name="SLOWCLOCK" value="0"/>
        <value name="32KHZCLK" value="1"/>
        <value name="PBCLOCK" value="2"/>
        <value name="GCLK" value="3"/>
        <value name="1KHZCLK" value="4"/>
      </value-group>
      <value-group name="DT">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="NUMAR">
        <value name="ZERO" value="0"/>
        <value name="ONE" value="1"/>
        <value name="TWO" value="2"/>
      </value-group>
      <value-group name="NUMPIR">
        <value name="ONE" value="0"/>
        <value name="TWO" value="1"/>
      </value-group>
    </module><module id="I7133" version="2.3.0" name="AW" caption="aWire">
      <register-group name="AW" caption="aWire">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000003" name="MODE" values="MODE" caption="Mode"/>
        </register>
        <register offset="0x0004" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="BUSY" caption="Synchronizer Busy"/>
          <bitfield mask="0x00000004" name="CENABLED" caption="Clock Enabled"/>
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x0008" size="4" name="SCR" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x000c" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x0010" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x0014" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000100" name="READYINT" caption="Ready Interrupt"/>
          <bitfield mask="0x00000200" name="DREADYINT" caption="Data Ready Interrupt"/>
          <bitfield mask="0x00000400" name="OVERRUN" caption="Data Overrun"/>
          <bitfield mask="0x00002000" name="TRMIS" caption="Transmit Mismatch"/>
        </register>
        <register offset="0x0018" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding Register">
          <bitfield mask="0x000000ff" name="RXDATA" caption="Received Data"/>
        </register>
        <register offset="0x001c" size="4" name="THR" initval="0x0" rw="RW" caption="Transmit Holding Register">
          <bitfield mask="0x000000ff" name="TXDATA" caption="Transmit Data"/>
        </register>
        <register offset="0x0020" size="4" name="BRR" initval="0x0" rw="RW" caption="Baud Rate Register">
          <bitfield mask="0x0000ffff" name="BR" caption="Baud Rate"/>
        </register>
        <register offset="0x0024" size="4" name="VERSION" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
        </register>
        <register offset="0x0028" size="4" name="CLKR" initval="0x0" rw="RW" caption="Clock Request Register">
          <bitfield mask="0x00000001" name="CLKEN" values="CLKEN" caption="Clock Enable"/>
        </register>
      </register-group>
      <value-group name="CLKEN">
        <value name="DISABLE" value="0"/>
        <value name="ENABLE" value="1"/>
      </value-group>
      <value-group name="MODE">
        <value name="DISABLED" value="0"/>
        <value name="RECEIVE" value="1"/>
        <value name="TRANSMIT" value="2"/>
        <value name="RECEIVESYNC" value="3"/>
      </value-group>
    </module><module id="I7544" version="4.0.0" name="CAT" caption="Capacitive Touch Module">
      <register-group name="CAT" caption="Capacitive Touch Module">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="EN" caption="Module enable"/>
          <bitfield mask="0x00000080" name="SWRST" caption="Software reset"/>
        </register>
        <register offset="0x0004" size="4" name="ATPINS" initval="0x0" rw="RW" caption="Autonomous Touch Pin Selection Register">
          <bitfield mask="0x0000001f" name="ATSP" caption="Autonomous Touch Sense Pair"/>
          <bitfield mask="0x00000100" name="ATEN" caption="Autonomous Touch Enable"/>
        </register>
        <register offset="0x0008" size="4" name="PINMODE0" initval="0x0" rw="RW" caption="Pin Mode Register 0">
          <bitfield mask="0x0001ffff" name="SP" caption="Sense Pair Mode Selection"/>
        </register>
        <register offset="0x000c" size="4" name="PINMODE1" initval="0x0" rw="RW" caption="Pin Mode Register 1">
          <bitfield mask="0x0001ffff" name="SP" caption="Sense Pair Mode Selection"/>
        </register>
        <register offset="0x0010" size="4" name="ATCFG0" initval="0x0" rw="RW" caption="Autonomous Touch Configuration Register 0">
          <bitfield mask="0x000000ff" name="SELEN" caption="Settle Length"/>
          <bitfield mask="0x0000ff00" name="CHLEN" caption="Charge Length"/>
          <bitfield mask="0xffff0000" name="DIV" caption="Clock Divider"/>
        </register>
        <register offset="0x0014" size="4" name="ATCFG1" initval="0x0" rw="RW" caption="Autonomous Touch Configuration Register 1">
          <bitfield mask="0x0000ffff" name="MAX" caption="Maximum Count"/>
          <bitfield mask="0x00ff0000" name="DILEN" caption="Touch Discharge Length"/>
          <bitfield mask="0x01000000" name="SPREAD" caption="Spread Spectrum Sensor Drive"/>
          <bitfield mask="0x02000000" name="SYNC" caption="Sync pin"/>
          <bitfield mask="0x30000000" name="DISHIFT" caption="Discharge Length Shift"/>
        </register>
        <register offset="0x0018" size="4" name="ATCFG2" initval="0x0" rw="RW" caption="Autonomous Touch Configuration Register 2">
          <bitfield mask="0x000000ff" name="SENSE" caption="Sensitivity"/>
          <bitfield mask="0x0000ff00" name="OUTSENS" caption="Out-of-Touch Sensitivity"/>
          <bitfield mask="0x000f0000" name="FILTER" caption="Autonomous Touch Filter Setting"/>
        </register>
        <register offset="0x001c" size="4" name="ATCFG3" initval="0x0" rw="RW" caption="Autonomous Touch Configuration Register 3">
          <bitfield mask="0x000000ff" name="NDRIFT" caption="Negative Drift Compensation"/>
          <bitfield mask="0x0000ff00" name="PDRIFT" caption="Positive Drift Compensation"/>
          <bitfield mask="0x00ff0000" name="PTHR" caption="Positive Recalibration Threshold"/>
        </register>
        <register offset="0x0020" size="4" name="TGACFG0" initval="0x0" rw="RW" caption="Touch Group A Configuration Register 0">
          <bitfield mask="0x000000ff" name="SELEN" caption="Settle Length"/>
          <bitfield mask="0x0000ff00" name="CHLEN" caption="Charge Length"/>
          <bitfield mask="0xffff0000" name="DIV" caption="Clock Divider"/>
        </register>
        <register offset="0x0024" size="4" name="TGACFG1" initval="0x0" rw="RW" caption="Touch Group A Configuration Register 1">
          <bitfield mask="0x0000ffff" name="MAX" caption="Touch Maximum Count"/>
          <bitfield mask="0x00ff0000" name="DILEN" caption="Touch Discharge Length"/>
          <bitfield mask="0x01000000" name="SPREAD" caption="Spread Spectrum Sensor Drive"/>
          <bitfield mask="0x02000000" name="SYNC" caption="Sync pin"/>
          <bitfield mask="0x30000000" name="DISHIFT" caption="Discharge Length Shift"/>
        </register>
        <register offset="0x0028" size="4" name="TGBCFG0" initval="0x0" rw="RW" caption="Touch Group B Configuration Register 0">
          <bitfield mask="0x000000ff" name="SELEN" caption="Settle Length"/>
          <bitfield mask="0x0000ff00" name="CHLEN" caption="Charge Length"/>
          <bitfield mask="0xffff0000" name="DIV" caption="Clock Divider"/>
        </register>
        <register offset="0x002c" size="4" name="TGBCFG1" initval="0x0" rw="RW" caption="Touch Group B Configuration Register 1">
          <bitfield mask="0x0000ffff" name="MAX" caption="Touch Maximum Count"/>
          <bitfield mask="0x00ff0000" name="DILEN" caption="Touch Discharge Length"/>
          <bitfield mask="0x01000000" name="SPREAD" caption="Spread Spectrum Sensor Drive"/>
          <bitfield mask="0x02000000" name="SYNC" caption="Sync pin"/>
          <bitfield mask="0x30000000" name="DISHIFT" caption="Discharge Length Shift"/>
        </register>
        <register offset="0x0030" size="4" name="MGCFG0" initval="0x0" rw="RW" caption="Matrix Group Configuration Register 0">
          <bitfield mask="0x000000ff" name="SELEN" caption="Settle Length"/>
          <bitfield mask="0x0000ff00" name="CHLEN" caption="Charge Length"/>
          <bitfield mask="0xffff0000" name="DIV" caption="Clock Divider"/>
        </register>
        <register offset="0x0034" size="4" name="MGCFG1" initval="0x0" rw="RW" caption="Matrix Group Configuration Register 1">
          <bitfield mask="0x0000ffff" name="MAX" caption="Maximum Count"/>
          <bitfield mask="0x00ff0000" name="DILEN" caption="Discharge Length"/>
          <bitfield mask="0x01000000" name="SPREAD" caption="Spread Spectrum Sensor Drive"/>
          <bitfield mask="0x02000000" name="SYNC" caption="Sync pin"/>
          <bitfield mask="0x30000000" name="DISHIFT" caption="Discharge Length Shift"/>
        </register>
        <register offset="0x0038" size="4" name="MGCFG2" initval="0x0" rw="RW" caption="Matrix Group Configuration Register 2">
          <bitfield mask="0x00000fff" name="SYNCTIM" caption="Sync Time Interval"/>
          <bitfield mask="0x00ff0000" name="CXDILEN" caption="Cx Capacitor Discharge Length"/>
          <bitfield mask="0x70000000" name="CONSEN" caption="Consensus Filter Threshold"/>
          <bitfield mask="0x80000000" name="ACCTRL" caption="Analog Comparator Control"/>
        </register>
        <register offset="0x003c" size="4" name="SR" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="ENABLED" caption="Module Enabled"/>
          <bitfield mask="0x00000002" name="ATCAL" caption="Autonomous Touch Calibration Ongoing"/>
          <bitfield mask="0x00000004" name="ATSC" caption="Autonomous Touch Sensor Status Interrupt"/>
          <bitfield mask="0x00000008" name="ATSTATE" caption="Autonomous Touch Sensor State"/>
          <bitfield mask="0x00000010" name="MBLREQ" caption="Matrix Burst Length Required"/>
          <bitfield mask="0x00000100" name="ACREADY" caption="Acquired Count Data is Ready"/>
          <bitfield mask="0x00000200" name="ACQDONE" caption="Acquisition Done"/>
          <bitfield mask="0x00010000" name="DMATSW" caption="DMATouch State Write Register Request"/>
          <bitfield mask="0x00020000" name="DMATSR" caption="DMATouch State Read Register Ready"/>
          <bitfield mask="0x00800000" name="DMATSC" caption="DMATouch State Change"/>
        </register>
        <register offset="0x0040" size="4" name="SCR" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000002" name="ATCAL" caption="Clear ATCAL"/>
          <bitfield mask="0x00000004" name="ATSC" caption="Clear ATSC"/>
          <bitfield mask="0x00000100" name="ACREADY" caption="Clear ACREADY"/>
          <bitfield mask="0x00000200" name="ACQDONE" caption="Clear ACQDONE"/>
          <bitfield mask="0x00800000" name="DMATSC" caption="Clear DMATSC"/>
        </register>
        <register offset="0x0044" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000002" name="ATCAL" caption="Enable ATCAL"/>
          <bitfield mask="0x00000004" name="ATSC" caption="Enable ATSC"/>
          <bitfield mask="0x00000100" name="ACREADY" caption="Enable ACREADY"/>
          <bitfield mask="0x00000200" name="ACQDONE" caption="Enable ACQDONE"/>
          <bitfield mask="0x00800000" name="DMATSC" caption="Enable DMATSC"/>
        </register>
        <register offset="0x0048" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000002" name="ATCAL" caption="Disable ATCAL"/>
          <bitfield mask="0x00000004" name="ATSC" caption="Disable ATSC"/>
          <bitfield mask="0x00000100" name="ACREADY" caption="Disable ACREADY"/>
          <bitfield mask="0x00000200" name="ACQDONE" caption="Disable ACQDONE"/>
          <bitfield mask="0x00800000" name="DMATSC" caption="Disable DMATSC"/>
        </register>
        <register offset="0x004c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000002" name="ATCAL" caption="Mask ATCAL"/>
          <bitfield mask="0x00000004" name="ATSC" caption="Mask ATSC"/>
          <bitfield mask="0x00000100" name="ACREADY" caption="Mask ACREADY"/>
          <bitfield mask="0x00000200" name="ACQDONE" caption="Mask ACQDONE"/>
          <bitfield mask="0x00800000" name="DMATSC" caption="Mask DMATSC"/>
        </register>
        <register offset="0x0050" size="4" name="AISR" initval="0x0" rw="RW" caption="Acquisition Initiation and Selection Register">
          <bitfield mask="0x00000003" name="ACQSEL" caption="Acquisition Type Selection"/>
        </register>
        <register offset="0x0054" size="4" name="ACOUNT" rw="R" caption="Acquired Count Register">
          <bitfield mask="0x0000ffff" name="COUNT" caption="Count value"/>
          <bitfield mask="0x00ff0000" name="SPORX" caption="Sensor or X Index"/>
          <bitfield mask="0xff000000" name="Y" caption="Y Index"/>
        </register>
        <register offset="0x0058" size="4" name="MBLEN" rw="W" caption="Matrix Burst Length Register">
          <bitfield mask="0x000000ff" name="BURST3" caption="Burst Length 3"/>
          <bitfield mask="0x0000ff00" name="BURST2" caption="Burst Length 2"/>
          <bitfield mask="0x00ff0000" name="BURST1" caption="Burst Length 1"/>
          <bitfield mask="0xff000000" name="BURST0" caption="Burst Length 0"/>
        </register>
        <register offset="0x005c" size="4" name="DICS" initval="0x0" rw="RW" caption="Discharge Current Source Register">
          <bitfield mask="0x000000ff" name="SOURCES" caption="Enable Discharge Current Sources"/>
          <bitfield mask="0x00001f00" name="TRIM" caption="Reference Current Trimming"/>
          <bitfield mask="0x00010000" name="INTREFSEL" caption="Internal Reference Select"/>
          <bitfield mask="0x00020000" name="INTVREFSEL" caption="Internal Voltage Reference Select"/>
          <bitfield mask="0x00800000" name="GLEN" caption="Global Enable Current Source Module"/>
          <bitfield mask="0xff000000" name="FSOURCES" caption="Force Discharge Current Sources"/>
        </register>
        <register offset="0x0060" size="4" name="SSCFG" initval="0x0" rw="RW" caption="Spread Spectrum Control Register">
          <bitfield mask="0x000000ff" name="MAXDEV" caption="Maximum Deviation"/>
        </register>
        <register offset="0x0064" size="4" name="CSARES" initval="0x0" rw="RW" caption="CSA Resistor Control Register">
          <bitfield mask="0x0001ffff" name="RES" caption="Resistive Drive Enable"/>
        </register>
        <register offset="0x0068" size="4" name="CSBRES" initval="0x0" rw="RW" caption="CSB Resistor Control Register">
          <bitfield mask="0x0001ffff" name="RES" caption="Resistive Drive Enable"/>
        </register>
        <register offset="0x006c" size="4" name="ATBASE" initval="0x0" rw="R" caption="Autonomous Touch Base Count Register">
          <bitfield mask="0x0000ffff" name="COUNT" caption="Count Value"/>
        </register>
        <register offset="0x0070" size="4" name="ATCURR" initval="0x0" rw="R" caption="Autonomous Touch Current Count Register">
          <bitfield mask="0x0000ffff" name="COUNT" caption="Count Value"/>
        </register>
        <register offset="0x0074" size="4" name="PINMODE2" initval="0x0" rw="RW" caption="Pin Mode Register 2">
          <bitfield mask="0x0001ffff" name="SP" caption="Sense Pair Mode Selection"/>
        </register>
        <register offset="0x0078" size="4" name="DMATSW" initval="0x0" rw="W" caption="DMATouch State Write Register">
          <bitfield mask="0x0000ffff" name="BASECNT" caption="Base Count"/>
          <bitfield mask="0x00ff0000" name="DETCNT" caption="Detection Count"/>
          <bitfield mask="0x01000000" name="NOTINCAL" caption="Not in Calibration"/>
        </register>
        <register offset="0x007c" size="4" name="DMATSR" initval="0x0" rw="R" caption="DMATouch State Read Register">
          <bitfield mask="0x0000ffff" name="BASECNT" caption="Base Count"/>
          <bitfield mask="0x00ff0000" name="DETCNT" caption="Detection Count"/>
          <bitfield mask="0x01000000" name="NOTINCAL" caption="Not in Calibration"/>
        </register>
        <register offset="0x0080" size="4" name="ACSHI0" initval="0x0" rw="RW" caption="Analog Comparator Shift 0">
          <bitfield mask="0x00000fff" name="SHIVAL" caption="Shift value"/>
        </register>
        <register offset="0x0084" size="4" name="ACSHI1" initval="0x0" rw="RW" caption="Analog Comparator Shift 1">
          <bitfield mask="0x00000fff" name="SHIVAL" caption="Shift value"/>
        </register>
        <register offset="0x0088" size="4" name="ACSHI2" initval="0x0" rw="RW" caption="Analog Comparator Shift 2">
          <bitfield mask="0x00000fff" name="SHIVAL" caption="Shift value"/>
        </register>
        <register offset="0x008c" size="4" name="ACSHI3" initval="0x0" rw="RW" caption="Analog Comparator Shift 3">
          <bitfield mask="0x00000fff" name="SHIVAL" caption="Shift value"/>
        </register>
        <register offset="0x0090" size="4" name="ACSHI4" initval="0x0" rw="RW" caption="Analog Comparator Shift 4">
          <bitfield mask="0x00000fff" name="SHIVAL" caption="Shift value"/>
        </register>
        <register offset="0x0094" size="4" name="ACSHI5" initval="0x0" rw="RW" caption="Analog Comparator Shift 5">
          <bitfield mask="0x00000fff" name="SHIVAL" caption="Shift value"/>
        </register>
        <register offset="0x0098" size="4" name="ACSHI6" initval="0x0" rw="RW" caption="Analog Comparator Shift 6">
          <bitfield mask="0x00000fff" name="SHIVAL" caption="Shift value"/>
        </register>
        <register offset="0x009c" size="4" name="ACSHI7" initval="0x0" rw="RW" caption="Analog Comparator Shift 7">
          <bitfield mask="0x00000fff" name="SHIVAL" caption="Shift value"/>
        </register>
        <register offset="0x00a0" size="4" name="DMATSS" initval="0x0" rw="R" caption="DMATouch Sensor Status Register">
          <bitfield mask="0xffffffff" name="SS" caption="Sensor Status"/>
        </register>
        <register offset="0x00f8" size="4" name="PARAMETER" rw="R" caption="Parameter Register">
          <bitfield mask="0x00ffffff" name="SP" caption="Sensor Pair Implemented"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x400" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number of the module. No functionality associated."/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Reserved. No functionality associated."/>
        </register>
      </register-group>
    </module><module id="I7529" version="3.0.2" name="EIC" caption="External Interrupt Controller">
      <register-group name="EIC" caption="External Interrupt Controller">
        <register offset="0x0000" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0004" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0008" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x000c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0010" size="4" name="ICR" initval="0x0" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0014" size="4" name="MODE" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0018" size="4" name="EDGE" initval="0x0" rw="RW" caption="Edge Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x001c" size="4" name="LEVEL" initval="0x0" rw="RW" caption="Level Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0020" size="4" name="FILTER" initval="0x0" rw="RW" caption="Filter Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0024" size="4" name="TEST" initval="0x0" rw="RW" caption="Test Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
          <bitfield mask="0x80000000" name="TESTEN" caption="Test Enable"/>
        </register>
        <register offset="0x0028" size="4" name="ASYNC" initval="0x0" rw="RW" caption="Asynchronous Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0030" size="4" name="EN" initval="0x0" rw="W" caption="Enable Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0034" size="4" name="DIS" initval="0x0" rw="W" caption="Disable Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x0038" size="4" name="CTRL" initval="0x0" rw="R" caption="Control Register">
          <bitfield mask="0x00000001" name="NMI" caption="External Non Maskable CPU interrupt"/>
          <bitfield mask="0x00000002" name="INT1" caption="External Interrupt 1"/>
          <bitfield mask="0x00000004" name="INT2" caption="External Interrupt 2"/>
          <bitfield mask="0x00000008" name="INT3" caption="External Interrupt 3"/>
          <bitfield mask="0x00000010" name="INT4" caption="External Interrupt 4"/>
          <bitfield mask="0x00000020" name="INT5" caption="External Interrupt 5"/>
          <bitfield mask="0x00000040" name="INT6" caption="External Interrupt 6"/>
          <bitfield mask="0x00000080" name="INT7" caption="External Interrupt 7"/>
          <bitfield mask="0x00000100" name="INT8" caption="External Interrupt 8"/>
          <bitfield mask="0x00000200" name="INT9" caption="External Interrupt 9"/>
          <bitfield mask="0x00000400" name="INT10" caption="External Interrupt 10"/>
          <bitfield mask="0x00000800" name="INT11" caption="External Interrupt 11"/>
          <bitfield mask="0x00001000" name="INT12" caption="External Interrupt 12"/>
          <bitfield mask="0x00002000" name="INT13" caption="External Interrupt 13"/>
          <bitfield mask="0x00004000" name="INT14" caption="External Interrupt 14"/>
          <bitfield mask="0x00008000" name="INT15" caption="External Interrupt 15"/>
        </register>
        <register offset="0x03fc" size="4" name="VERSION" initval="0x302" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version bits"/>
        </register>
      </register-group>
      <parameters>
        <param name="EIC_EDGE_IRQ" value="0"/>
        <param name="EIC_FALLING_EDGE" value="0"/>
        <param name="EIC_FILTER_OFF" value="0"/>
        <param name="EIC_FILTER_ON" value="1"/>
        <param name="EIC_HIGH_LEVEL" value="1"/>
        <param name="EIC_LEVEL_IRQ" value="1"/>
        <param name="EIC_LOW_LEVEL" value="0"/>
        <param name="EIC_RISING_EDGE" value="1"/>
        <param name="EIC_SYNC" value="0"/>
        <param name="EIC_USE_ASYNC" value="1"/>
      </parameters>
    </module><module id="I7504" version="1.2.0" name="FLASHCDW" caption="Flash Controller">
      <register-group name="FLASHCDW" caption="Flash Controller">
        <register offset="0x0000" size="4" name="FCR" initval="0x0" rw="RW" caption="Flash Controller Control Register">
          <bitfield mask="0x00000001" name="FRDY" caption="Flash Ready Interrupt Enable"/>
          <bitfield mask="0x00000004" name="LOCKE" caption="Lock Error Interrupt Enable"/>
          <bitfield mask="0x00000008" name="PROGE" caption="Programming Error Interrupt Enable"/>
          <bitfield mask="0x00000040" name="FWS" caption="Flash Wait State"/>
          <bitfield mask="0x00000200" name="SEQBUF" caption="Sequential Instruction Fetch Buffer Enable"/>
          <bitfield mask="0x00000400" name="BRBUF" caption="Branch Target Instruction Buffer Enable"/>
        </register>
        <register offset="0x0004" size="4" name="FCMD" initval="0x0" rw="RW" caption="Flash Controller Command Register">
          <bitfield mask="0x0000003f" name="CMD" values="CMD" caption="Command"/>
          <bitfield mask="0x00ffff00" name="PAGEN" caption="Page number"/>
          <bitfield mask="0xff000000" name="KEY" values="KEY" caption="Write protection key"/>
        </register>
        <register offset="0x0008" size="4" name="FSR" rw="RW" caption="Flash Controller Status Register">
          <bitfield mask="0x00000001" name="FRDY" caption="Flash Ready Status"/>
          <bitfield mask="0x00000004" name="LOCKE" caption="Lock Error Status"/>
          <bitfield mask="0x00000008" name="PROGE" caption="Programming Error Status"/>
          <bitfield mask="0x00000010" name="SECURITY" caption="Security Bit Status"/>
          <bitfield mask="0x00000020" name="QPRR" caption="Quick Page Read Result"/>
          <bitfield mask="0x00000040" name="HSMODE" caption="High Speed Mode"/>
          <bitfield mask="0x00010000" name="LOCK0" caption="Lock Region 0 Lock Status"/>
          <bitfield mask="0x00020000" name="LOCK1" caption="Lock Region 1 Lock Status"/>
          <bitfield mask="0x00040000" name="LOCK2" caption="Lock Region 2 Lock Status"/>
          <bitfield mask="0x00080000" name="LOCK3" caption="Lock Region 3 Lock Status"/>
          <bitfield mask="0x00100000" name="LOCK4" caption="Lock Region 4 Lock Status"/>
          <bitfield mask="0x00200000" name="LOCK5" caption="Lock Region 5 Lock Status"/>
          <bitfield mask="0x00400000" name="LOCK6" caption="Lock Region 6 Lock Status"/>
          <bitfield mask="0x00800000" name="LOCK7" caption="Lock Region 7 Lock Status"/>
          <bitfield mask="0x01000000" name="LOCK8" caption="Lock Region 8 Lock Status"/>
          <bitfield mask="0x02000000" name="LOCK9" caption="Lock Region 9 Lock Status"/>
          <bitfield mask="0x04000000" name="LOCK10" caption="Lock Region 10 Lock Status"/>
          <bitfield mask="0x08000000" name="LOCK11" caption="Lock Region 11 Lock Status"/>
          <bitfield mask="0x10000000" name="LOCK12" caption="Lock Region 12 Lock Status"/>
          <bitfield mask="0x20000000" name="LOCK13" caption="Lock Region 13 Lock Status"/>
          <bitfield mask="0x40000000" name="LOCK14" caption="Lock Region 14 Lock Status"/>
          <bitfield mask="0x80000000" name="LOCK15" caption="Lock Region 15 Lock Status"/>
        </register>
        <register offset="0x000c" size="4" name="FPR" rw="R" caption="Flash Controller Parameter Register">
          <bitfield mask="0x0000000f" name="FSZ" caption="Flash Size"/>
          <bitfield mask="0x00000700" name="PSZ" caption="Page Size"/>
        </register>
        <register offset="0x0010" size="4" name="FVR" rw="R" caption="Flash Controller Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant Number"/>
        </register>
        <register offset="0x0014" size="4" name="FGPFRHI" rw="R" caption="Flash Controller General Purpose Fuse Register High">
          <bitfield mask="0x00000001" name="GPF32" caption="General Purpose Fuse 32"/>
          <bitfield mask="0x00000002" name="GPF33" caption="General Purpose Fuse 33"/>
          <bitfield mask="0x00000004" name="GPF34" caption="General Purpose Fuse 34"/>
          <bitfield mask="0x00000008" name="GPF35" caption="General Purpose Fuse 35"/>
          <bitfield mask="0x00000010" name="GPF36" caption="General Purpose Fuse 36"/>
          <bitfield mask="0x00000020" name="GPF37" caption="General Purpose Fuse 37"/>
          <bitfield mask="0x00000040" name="GPF38" caption="General Purpose Fuse 38"/>
          <bitfield mask="0x00000080" name="GPF39" caption="General Purpose Fuse 39"/>
          <bitfield mask="0x00000100" name="GPF40" caption="General Purpose Fuse 40"/>
          <bitfield mask="0x00000200" name="GPF41" caption="General Purpose Fuse 41"/>
          <bitfield mask="0x00000400" name="GPF42" caption="General Purpose Fuse 42"/>
          <bitfield mask="0x00000800" name="GPF43" caption="General Purpose Fuse 43"/>
          <bitfield mask="0x00001000" name="GPF44" caption="General Purpose Fuse 44"/>
          <bitfield mask="0x00002000" name="GPF45" caption="General Purpose Fuse 45"/>
          <bitfield mask="0x00004000" name="GPF46" caption="General Purpose Fuse 46"/>
          <bitfield mask="0x00008000" name="GPF47" caption="General Purpose Fuse 47"/>
          <bitfield mask="0x00010000" name="GPF48" caption="General Purpose Fuse 48"/>
          <bitfield mask="0x00020000" name="GPF49" caption="General Purpose Fuse 49"/>
          <bitfield mask="0x00040000" name="GPF50" caption="General Purpose Fuse 50"/>
          <bitfield mask="0x00080000" name="GPF51" caption="General Purpose Fuse 51"/>
          <bitfield mask="0x00100000" name="GPF52" caption="General Purpose Fuse 52"/>
          <bitfield mask="0x00200000" name="GPF53" caption="General Purpose Fuse 53"/>
          <bitfield mask="0x00400000" name="GPF54" caption="General Purpose Fuse 54"/>
          <bitfield mask="0x00800000" name="GPF55" caption="General Purpose Fuse 55"/>
          <bitfield mask="0x01000000" name="GPF56" caption="General Purpose Fuse 56"/>
          <bitfield mask="0x02000000" name="GPF57" caption="General Purpose Fuse 57"/>
          <bitfield mask="0x04000000" name="GPF58" caption="General Purpose Fuse 58"/>
          <bitfield mask="0x08000000" name="GPF59" caption="General Purpose Fuse 59"/>
          <bitfield mask="0x10000000" name="GPF60" caption="General Purpose Fuse 60"/>
          <bitfield mask="0x20000000" name="GPF61" caption="General Purpose Fuse 61"/>
          <bitfield mask="0x40000000" name="GPF62" caption="General Purpose Fuse 62"/>
          <bitfield mask="0x80000000" name="GPF63" caption="General Purpose Fuse 63"/>
        </register>
        <register offset="0x0018" size="4" name="FGPFRLO" rw="R" caption="Flash Controller General Purpose Fuse Register Low">
          <bitfield mask="0x00000001" name="LOCK0" caption="Lock Bit 0"/>
          <bitfield mask="0x00000002" name="LOCK1" caption="Lock Bit 1"/>
          <bitfield mask="0x00000004" name="LOCK2" caption="Lock Bit 2"/>
          <bitfield mask="0x00000008" name="LOCK3" caption="Lock Bit 3"/>
          <bitfield mask="0x00000010" name="LOCK4" caption="Lock Bit 4"/>
          <bitfield mask="0x00000020" name="LOCK5" caption="Lock Bit 5"/>
          <bitfield mask="0x00000040" name="LOCK6" caption="Lock Bit 6"/>
          <bitfield mask="0x00000080" name="LOCK7" caption="Lock Bit 7"/>
          <bitfield mask="0x00000100" name="LOCK8" caption="Lock Bit 8"/>
          <bitfield mask="0x00000200" name="LOCK9" caption="Lock Bit 9"/>
          <bitfield mask="0x00000400" name="LOCK10" caption="Lock Bit 10"/>
          <bitfield mask="0x00000800" name="LOCK11" caption="Lock Bit 11"/>
          <bitfield mask="0x00001000" name="LOCK12" caption="Lock Bit 12"/>
          <bitfield mask="0x00002000" name="LOCK13" caption="Lock Bit 13"/>
          <bitfield mask="0x00004000" name="LOCK14" caption="Lock Bit 14"/>
          <bitfield mask="0x00008000" name="LOCK15" caption="Lock Bit 15"/>
          <bitfield mask="0x00010000" name="EPFL" caption="External Privileged mode fetch lock"/>
          <bitfield mask="0x000e0000" name="BOOTPROT" caption="Boot Section Protection size"/>
          <bitfield mask="0x00100000" name="SSDE" caption="Secure state debug enable"/>
          <bitfield mask="0x00200000" name="SSE" caption="Secure state enable"/>
          <bitfield mask="0x00400000" name="UPROT" caption="Jtag user protection"/>
          <bitfield mask="0x00800000" name="GPF23" caption="General Purpose Fuse 23"/>
          <bitfield mask="0x01000000" name="GPF24" caption="General Purpose Fuse 24"/>
          <bitfield mask="0x02000000" name="GPF25" caption="General Purpose Fuse 25"/>
          <bitfield mask="0x04000000" name="GPF26" caption="General Purpose Fuse 26"/>
          <bitfield mask="0x08000000" name="GPF27" caption="General Purpose Fuse 27"/>
          <bitfield mask="0x10000000" name="GPF28" caption="General Purpose Fuse 28"/>
          <bitfield mask="0x20000000" name="GPF29" caption="General Purpose Fuse 29"/>
          <bitfield mask="0x40000000" name="GPF30" caption="General Purpose Fuse 30"/>
          <bitfield mask="0x80000000" name="GPF31" caption="General Purpose Fuse 31"/>
        </register>
      </register-group>
      <value-group name="CMD">
        <value name="NOP" value="0"/>
        <value name="WP" value="1"/>
        <value name="EP" value="2"/>
        <value name="CPB" value="3"/>
        <value name="LP" value="4"/>
        <value name="UP" value="5"/>
        <value name="EA" value="6"/>
        <value name="WGPB" value="7"/>
        <value name="EGPB" value="8"/>
        <value name="SSB" value="9"/>
        <value name="PGPFB" value="10"/>
        <value name="EAGPF" value="11"/>
        <value name="QPR" value="12"/>
        <value name="WUP" value="13"/>
        <value name="EUP" value="14"/>
        <value name="QPRUP" value="15"/>
        <value name="HSEN" value="16"/>
        <value name="HSDIS" value="17"/>
      </value-group>
      <value-group name="KEY">
        <value name="KEY" value="0xA5"/>
      </value-group>
      <parameters>
        <param name="GPF_NUM" value="32"/>
      </parameters>
    </module><module id="I7530" version="3.1.0" name="FREQM" caption="Frequency Meter">
      <register-group name="FREQM" caption="Frequency Meter">
        <register offset="0x0000" size="4" name="CTRL" initval="0x0" rw="W" caption="Control register">
          <bitfield mask="0x00000001" name="START" caption="Start frequency measurement"/>
        </register>
        <register offset="0x0004" size="4" name="MODE" initval="0x0" rw="RW" caption="Mode register">
          <bitfield mask="0x00000007" name="REFSEL" caption="Reference Clock Selection"/>
          <bitfield mask="0x0000ff00" name="REFNUM" caption="Number of Reference CLock Cycles"/>
          <bitfield mask="0x001f0000" name="CLKSEL" caption="Clock Source Selection"/>
          <bitfield mask="0x80000000" name="REFCEN" caption="Reference Clock Enable"/>
        </register>
        <register offset="0x0008" size="4" name="STATUS" initval="0x0" rw="R" caption="Status register">
          <bitfield mask="0x00000001" name="BUSY" caption="Frequency measurement on-going"/>
          <bitfield mask="0x00000002" name="RCLKBUSY" caption="Reference Clock Busy"/>
        </register>
        <register offset="0x000c" size="4" name="VALUE" initval="0x0" rw="R" caption="Value register">
          <bitfield mask="0x00ffffff" name="VALUE" caption="Measured frequency"/>
        </register>
        <register offset="0x0010" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Diable Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x001c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x0020" size="4" name="ICR" initval="0x0" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="DONE" caption="Frequency measurment done"/>
          <bitfield mask="0x00000002" name="RCLKRDY" caption="Reference Clock ready"/>
        </register>
        <register offset="0x03fc" size="4" name="VERSION" initval="0x310" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
    </module><module id="I7551" version="1.0.0" name="GLOC" caption="Glue Logic Controller">
      <register-group name="LUT" size="0x8">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x0000000f" name="AEN" caption="Input mask"/>
          <bitfield mask="0x80000000" name="FILTEN" caption="Filter enable"/>
        </register>
        <register offset="0x0004" size="4" name="TRUTH" initval="0x0" rw="RW" caption="Truth Register">
          <bitfield mask="0x0000ffff" name="TRUTH" caption="Truth"/>
        </register>
      </register-group>
      <register-group name="GLOC" caption="Glue Logic Controller">
        <register offset="0x0038" size="4" name="PARAMETER" rw="R" caption="Parameter Register">
          <bitfield mask="0x000000ff" name="LUTS" caption="LUTs"/>
        </register>
        <register offset="0x003c" size="4" name="VERSION" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant"/>
        </register>
        <register-group offset="0x00" count="0x7" count-param="LUTS" name-in-module="LUT" name="LUT"/>
      </register-group>
    </module><module id="I7512" version="2.1.3" name="GPIO" caption="General-Purpose Input/Output Controller">
      <register-group name="port" size="0x200">
        <register offset="0x0000" size="4" name="GPER" rw="RW" caption="GPIO Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="GPIO Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="GPIO Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="GPIO Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="GPIO Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="GPIO Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="GPIO Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="GPIO Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="GPIO Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="GPIO Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="GPIO Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="GPIO Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="GPIO Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="GPIO Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="GPIO Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="GPIO Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="GPIO Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="GPIO Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="GPIO Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="GPIO Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="GPIO Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="GPIO Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="GPIO Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="GPIO Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="GPIO Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="GPIO Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="GPIO Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="GPIO Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="GPIO Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="GPIO Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="GPIO Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="GPIO Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="GPIO Enable"/>
        </register>
        <register offset="0x0004" size="4" name="GPERS" rw="W" caption="GPIO Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="GPIO Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="GPIO Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="GPIO Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="GPIO Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="GPIO Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="GPIO Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="GPIO Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="GPIO Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="GPIO Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="GPIO Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="GPIO Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="GPIO Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="GPIO Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="GPIO Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="GPIO Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="GPIO Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="GPIO Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="GPIO Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="GPIO Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="GPIO Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="GPIO Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="GPIO Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="GPIO Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="GPIO Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="GPIO Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="GPIO Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="GPIO Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="GPIO Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="GPIO Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="GPIO Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="GPIO Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="GPIO Enable"/>
        </register>
        <register offset="0x0008" size="4" name="GPERC" rw="W" caption="GPIO Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="GPIO Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="GPIO Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="GPIO Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="GPIO Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="GPIO Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="GPIO Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="GPIO Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="GPIO Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="GPIO Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="GPIO Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="GPIO Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="GPIO Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="GPIO Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="GPIO Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="GPIO Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="GPIO Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="GPIO Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="GPIO Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="GPIO Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="GPIO Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="GPIO Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="GPIO Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="GPIO Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="GPIO Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="GPIO Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="GPIO Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="GPIO Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="GPIO Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="GPIO Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="GPIO Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="GPIO Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="GPIO Enable"/>
        </register>
        <register offset="0x000c" size="4" name="GPERT" rw="W" caption="GPIO Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="GPIO Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="GPIO Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="GPIO Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="GPIO Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="GPIO Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="GPIO Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="GPIO Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="GPIO Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="GPIO Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="GPIO Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="GPIO Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="GPIO Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="GPIO Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="GPIO Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="GPIO Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="GPIO Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="GPIO Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="GPIO Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="GPIO Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="GPIO Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="GPIO Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="GPIO Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="GPIO Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="GPIO Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="GPIO Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="GPIO Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="GPIO Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="GPIO Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="GPIO Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="GPIO Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="GPIO Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="GPIO Enable"/>
        </register>
        <register offset="0x0010" size="4" name="PMR0" rw="RW" caption="Peripheral Mux Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 0"/>
        </register>
        <register offset="0x0014" size="4" name="PMR0S" rw="W" caption="Peripheral Mux Register 0 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 0"/>
        </register>
        <register offset="0x0018" size="4" name="PMR0C" rw="W" caption="Peripheral Mux Register 0 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 0"/>
        </register>
        <register offset="0x001c" size="4" name="PMR0T" rw="W" caption="Peripheral Mux Register 0 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 0"/>
        </register>
        <register offset="0x0020" size="4" name="PMR1" rw="RW" caption="Peripheral Mux Register 1">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 1"/>
        </register>
        <register offset="0x0024" size="4" name="PMR1S" rw="W" caption="Peripheral Mux Register 1 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 1"/>
        </register>
        <register offset="0x0028" size="4" name="PMR1C" rw="W" caption="Peripheral Mux Register 1 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 1"/>
        </register>
        <register offset="0x002c" size="4" name="PMR1T" rw="W" caption="Peripheral Mux Register 1 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 1"/>
        </register>
        <register offset="0x0030" size="4" name="PMR2" rw="RW" caption="Peripheral Mux Register 2">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 2"/>
        </register>
        <register offset="0x0034" size="4" name="PMR2S" rw="W" caption="Peripheral Mux Register 2 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 2"/>
        </register>
        <register offset="0x0038" size="4" name="PMR2C" rw="W" caption="Peripheral Mux Register 2 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 2"/>
        </register>
        <register offset="0x003c" size="4" name="PMR2T" rw="W" caption="Peripheral Mux Register 2 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000002" name="P1" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000004" name="P2" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000008" name="P3" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000010" name="P4" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000020" name="P5" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000040" name="P6" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000080" name="P7" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000100" name="P8" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000200" name="P9" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000400" name="P10" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00000800" name="P11" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00001000" name="P12" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00002000" name="P13" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00004000" name="P14" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00008000" name="P15" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00010000" name="P16" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00020000" name="P17" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00040000" name="P18" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00080000" name="P19" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00100000" name="P20" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00200000" name="P21" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00400000" name="P22" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x00800000" name="P23" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x01000000" name="P24" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x02000000" name="P25" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x04000000" name="P26" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x08000000" name="P27" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x10000000" name="P28" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x20000000" name="P29" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x40000000" name="P30" caption="Peripheral Multiplexer Select bit 2"/>
          <bitfield mask="0x80000000" name="P31" caption="Peripheral Multiplexer Select bit 2"/>
        </register>
        <register offset="0x0040" size="4" name="ODER" rw="RW" caption="Output Driver Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Output Driver Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driver Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driver Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driver Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driver Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driver Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driver Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driver Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driver Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driver Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driver Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driver Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driver Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driver Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driver Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driver Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driver Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driver Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driver Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driver Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driver Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driver Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driver Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driver Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driver Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driver Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driver Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driver Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driver Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driver Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driver Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driver Enable"/>
        </register>
        <register offset="0x0044" size="4" name="ODERS" rw="W" caption="Output Driver Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Driver Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driver Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driver Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driver Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driver Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driver Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driver Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driver Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driver Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driver Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driver Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driver Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driver Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driver Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driver Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driver Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driver Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driver Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driver Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driver Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driver Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driver Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driver Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driver Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driver Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driver Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driver Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driver Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driver Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driver Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driver Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driver Enable"/>
        </register>
        <register offset="0x0048" size="4" name="ODERC" rw="W" caption="Output Driver Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Driver Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driver Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driver Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driver Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driver Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driver Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driver Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driver Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driver Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driver Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driver Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driver Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driver Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driver Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driver Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driver Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driver Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driver Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driver Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driver Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driver Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driver Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driver Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driver Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driver Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driver Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driver Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driver Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driver Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driver Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driver Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driver Enable"/>
        </register>
        <register offset="0x004c" size="4" name="ODERT" rw="W" caption="Output Driver Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Driver Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driver Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driver Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driver Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driver Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driver Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driver Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driver Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driver Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driver Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driver Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driver Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driver Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driver Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driver Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driver Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driver Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driver Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driver Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driver Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driver Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driver Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driver Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driver Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driver Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driver Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driver Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driver Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driver Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driver Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driver Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driver Enable"/>
        </register>
        <register offset="0x0050" size="4" name="OVR" rw="RW" caption="Output Value Register">
          <bitfield mask="0x00000001" name="P0" caption="Output Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Value"/>
        </register>
        <register offset="0x0054" size="4" name="OVRS" rw="W" caption="Output Value Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Value"/>
        </register>
        <register offset="0x0058" size="4" name="OVRC" rw="W" caption="Output Value Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Value"/>
        </register>
        <register offset="0x005c" size="4" name="OVRT" rw="W" caption="Output Value Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Value"/>
        </register>
        <register offset="0x0060" size="4" name="PVR" rw="R" caption="Pin Value Register">
          <bitfield mask="0x00000001" name="P0" caption="Pin Value"/>
          <bitfield mask="0x00000002" name="P1" caption="Pin Value"/>
          <bitfield mask="0x00000004" name="P2" caption="Pin Value"/>
          <bitfield mask="0x00000008" name="P3" caption="Pin Value"/>
          <bitfield mask="0x00000010" name="P4" caption="Pin Value"/>
          <bitfield mask="0x00000020" name="P5" caption="Pin Value"/>
          <bitfield mask="0x00000040" name="P6" caption="Pin Value"/>
          <bitfield mask="0x00000080" name="P7" caption="Pin Value"/>
          <bitfield mask="0x00000100" name="P8" caption="Pin Value"/>
          <bitfield mask="0x00000200" name="P9" caption="Pin Value"/>
          <bitfield mask="0x00000400" name="P10" caption="Pin Value"/>
          <bitfield mask="0x00000800" name="P11" caption="Pin Value"/>
          <bitfield mask="0x00001000" name="P12" caption="Pin Value"/>
          <bitfield mask="0x00002000" name="P13" caption="Pin Value"/>
          <bitfield mask="0x00004000" name="P14" caption="Pin Value"/>
          <bitfield mask="0x00008000" name="P15" caption="Pin Value"/>
          <bitfield mask="0x00010000" name="P16" caption="Pin Value"/>
          <bitfield mask="0x00020000" name="P17" caption="Pin Value"/>
          <bitfield mask="0x00040000" name="P18" caption="Pin Value"/>
          <bitfield mask="0x00080000" name="P19" caption="Pin Value"/>
          <bitfield mask="0x00100000" name="P20" caption="Pin Value"/>
          <bitfield mask="0x00200000" name="P21" caption="Pin Value"/>
          <bitfield mask="0x00400000" name="P22" caption="Pin Value"/>
          <bitfield mask="0x00800000" name="P23" caption="Pin Value"/>
          <bitfield mask="0x01000000" name="P24" caption="Pin Value"/>
          <bitfield mask="0x02000000" name="P25" caption="Pin Value"/>
          <bitfield mask="0x04000000" name="P26" caption="Pin Value"/>
          <bitfield mask="0x08000000" name="P27" caption="Pin Value"/>
          <bitfield mask="0x10000000" name="P28" caption="Pin Value"/>
          <bitfield mask="0x20000000" name="P29" caption="Pin Value"/>
          <bitfield mask="0x40000000" name="P30" caption="Pin Value"/>
          <bitfield mask="0x80000000" name="P31" caption="Pin Value"/>
        </register>
        <register offset="0x0070" size="4" name="PUER" rw="RW" caption="Pull-up Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Pull-up Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-up Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-up Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-up Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-up Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-up Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-up Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-up Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-up Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-up Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-up Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-up Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-up Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-up Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-up Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-up Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-up Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-up Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-up Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-up Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-up Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-up Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-up Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-up Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-up Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-up Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-up Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-up Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-up Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-up Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-up Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-up Enable"/>
        </register>
        <register offset="0x0074" size="4" name="PUERS" rw="W" caption="Pull-up Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Pull-up Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-up Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-up Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-up Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-up Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-up Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-up Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-up Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-up Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-up Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-up Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-up Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-up Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-up Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-up Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-up Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-up Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-up Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-up Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-up Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-up Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-up Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-up Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-up Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-up Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-up Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-up Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-up Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-up Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-up Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-up Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-up Enable"/>
        </register>
        <register offset="0x0078" size="4" name="PUERC" rw="W" caption="Pull-up Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Pull-up Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-up Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-up Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-up Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-up Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-up Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-up Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-up Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-up Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-up Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-up Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-up Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-up Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-up Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-up Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-up Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-up Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-up Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-up Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-up Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-up Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-up Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-up Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-up Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-up Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-up Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-up Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-up Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-up Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-up Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-up Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-up Enable"/>
        </register>
        <register offset="0x007c" size="4" name="PUERT" rw="W" caption="Pull-up Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Pull-up Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-up Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-up Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-up Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-up Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-up Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-up Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-up Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-up Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-up Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-up Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-up Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-up Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-up Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-up Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-up Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-up Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-up Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-up Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-up Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-up Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-up Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-up Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-up Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-up Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-up Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-up Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-up Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-up Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-up Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-up Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-up Enable"/>
        </register>
        <register offset="0x0080" size="4" name="PDER" rw="RW" caption="Pull-down Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Pull-down Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-down Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-down Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-down Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-down Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-down Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-down Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-down Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-down Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-down Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-down Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-down Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-down Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-down Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-down Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-down Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-down Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-down Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-down Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-down Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-down Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-down Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-down Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-down Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-down Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-down Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-down Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-down Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-down Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-down Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-down Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-down Enable"/>
        </register>
        <register offset="0x0084" size="4" name="PDERS" rw="W" caption="Pull-down Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Pull-down Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-down Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-down Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-down Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-down Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-down Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-down Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-down Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-down Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-down Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-down Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-down Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-down Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-down Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-down Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-down Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-down Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-down Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-down Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-down Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-down Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-down Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-down Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-down Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-down Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-down Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-down Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-down Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-down Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-down Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-down Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-down Enable"/>
        </register>
        <register offset="0x0088" size="4" name="PDERC" rw="W" caption="Pull-down Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Pull-down Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-down Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-down Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-down Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-down Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-down Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-down Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-down Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-down Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-down Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-down Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-down Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-down Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-down Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-down Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-down Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-down Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-down Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-down Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-down Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-down Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-down Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-down Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-down Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-down Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-down Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-down Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-down Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-down Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-down Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-down Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-down Enable"/>
        </register>
        <register offset="0x008c" size="4" name="PDERT" rw="W" caption="Pull-down Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Pull-down Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Pull-down Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Pull-down Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Pull-down Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Pull-down Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Pull-down Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Pull-down Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Pull-down Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Pull-down Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Pull-down Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Pull-down Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Pull-down Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Pull-down Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Pull-down Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Pull-down Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Pull-down Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Pull-down Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Pull-down Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Pull-down Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Pull-down Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Pull-down Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Pull-down Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Pull-down Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Pull-down Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Pull-down Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Pull-down Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Pull-down Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Pull-down Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Pull-down Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Pull-down Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Pull-down Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Pull-down Enable"/>
        </register>
        <register offset="0x0090" size="4" name="IER" rw="RW" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Enable"/>
        </register>
        <register offset="0x0094" size="4" name="IERS" rw="W" caption="Interrupt Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Enable"/>
        </register>
        <register offset="0x0098" size="4" name="IERC" rw="W" caption="Interrupt Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Enable"/>
        </register>
        <register offset="0x009c" size="4" name="IERT" rw="W" caption="Interrupt Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Enable"/>
        </register>
        <register offset="0x00a0" size="4" name="IMR0" rw="RW" caption="Interrupt Mode Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 0"/>
        </register>
        <register offset="0x00a4" size="4" name="IMR0S" rw="W" caption="Interrupt Mode Register 0 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 0"/>
        </register>
        <register offset="0x00a8" size="4" name="IMR0C" rw="W" caption="Interrupt Mode Register 0 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 0"/>
        </register>
        <register offset="0x00ac" size="4" name="IMR0T" rw="W" caption="Interrupt Mode Register 0 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 0"/>
        </register>
        <register offset="0x00b0" size="4" name="IMR1" rw="RW" caption="Interrupt Mode Register 1">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 1"/>
        </register>
        <register offset="0x00b4" size="4" name="IMR1S" rw="W" caption="Interrupt Mode Register 1 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 1"/>
        </register>
        <register offset="0x00b8" size="4" name="IMR1C" rw="W" caption="Interrupt Mode Register 1 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 1"/>
        </register>
        <register offset="0x00bc" size="4" name="IMR1T" rw="W" caption="Interrupt Mode Register 1 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Mode Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Mode Bit 1"/>
        </register>
        <register offset="0x00c0" size="4" name="GFER" rw="RW" caption="Glitch Filter Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Glitch Filter Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Glitch Filter Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Glitch Filter Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Glitch Filter Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Glitch Filter Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Glitch Filter Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Glitch Filter Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Glitch Filter Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Glitch Filter Enable"/>
        </register>
        <register offset="0x00c4" size="4" name="GFERS" rw="W" caption="Glitch Filter Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Glitch Filter Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Glitch Filter Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Glitch Filter Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Glitch Filter Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Glitch Filter Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Glitch Filter Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Glitch Filter Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Glitch Filter Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Glitch Filter Enable"/>
        </register>
        <register offset="0x00c8" size="4" name="GFERC" rw="W" caption="Glitch Filter Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Glitch Filter Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Glitch Filter Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Glitch Filter Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Glitch Filter Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Glitch Filter Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Glitch Filter Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Glitch Filter Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Glitch Filter Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Glitch Filter Enable"/>
        </register>
        <register offset="0x00cc" size="4" name="GFERT" rw="W" caption="Glitch Filter Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Glitch Filter Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Glitch Filter Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Glitch Filter Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Glitch Filter Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Glitch Filter Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Glitch Filter Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Glitch Filter Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Glitch Filter Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Glitch Filter Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Glitch Filter Enable"/>
        </register>
        <register offset="0x00d0" size="4" name="IFR" rw="R" caption="Interrupt Flag Register">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Flag"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Flag"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Flag"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Flag"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Flag"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Flag"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Flag"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Flag"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Flag"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Flag"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Flag"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Flag"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Flag"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Flag"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Flag"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Flag"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Flag"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Flag"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Flag"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Flag"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Flag"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Flag"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Flag"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Flag"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Flag"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Flag"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Flag"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Flag"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Flag"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Flag"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Flag"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Flag"/>
        </register>
        <register offset="0x00d8" size="4" name="IFRC" rw="W" caption="Interrupt Flag Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Interrupt Flag"/>
          <bitfield mask="0x00000002" name="P1" caption="Interrupt Flag"/>
          <bitfield mask="0x00000004" name="P2" caption="Interrupt Flag"/>
          <bitfield mask="0x00000008" name="P3" caption="Interrupt Flag"/>
          <bitfield mask="0x00000010" name="P4" caption="Interrupt Flag"/>
          <bitfield mask="0x00000020" name="P5" caption="Interrupt Flag"/>
          <bitfield mask="0x00000040" name="P6" caption="Interrupt Flag"/>
          <bitfield mask="0x00000080" name="P7" caption="Interrupt Flag"/>
          <bitfield mask="0x00000100" name="P8" caption="Interrupt Flag"/>
          <bitfield mask="0x00000200" name="P9" caption="Interrupt Flag"/>
          <bitfield mask="0x00000400" name="P10" caption="Interrupt Flag"/>
          <bitfield mask="0x00000800" name="P11" caption="Interrupt Flag"/>
          <bitfield mask="0x00001000" name="P12" caption="Interrupt Flag"/>
          <bitfield mask="0x00002000" name="P13" caption="Interrupt Flag"/>
          <bitfield mask="0x00004000" name="P14" caption="Interrupt Flag"/>
          <bitfield mask="0x00008000" name="P15" caption="Interrupt Flag"/>
          <bitfield mask="0x00010000" name="P16" caption="Interrupt Flag"/>
          <bitfield mask="0x00020000" name="P17" caption="Interrupt Flag"/>
          <bitfield mask="0x00040000" name="P18" caption="Interrupt Flag"/>
          <bitfield mask="0x00080000" name="P19" caption="Interrupt Flag"/>
          <bitfield mask="0x00100000" name="P20" caption="Interrupt Flag"/>
          <bitfield mask="0x00200000" name="P21" caption="Interrupt Flag"/>
          <bitfield mask="0x00400000" name="P22" caption="Interrupt Flag"/>
          <bitfield mask="0x00800000" name="P23" caption="Interrupt Flag"/>
          <bitfield mask="0x01000000" name="P24" caption="Interrupt Flag"/>
          <bitfield mask="0x02000000" name="P25" caption="Interrupt Flag"/>
          <bitfield mask="0x04000000" name="P26" caption="Interrupt Flag"/>
          <bitfield mask="0x08000000" name="P27" caption="Interrupt Flag"/>
          <bitfield mask="0x10000000" name="P28" caption="Interrupt Flag"/>
          <bitfield mask="0x20000000" name="P29" caption="Interrupt Flag"/>
          <bitfield mask="0x40000000" name="P30" caption="Interrupt Flag"/>
          <bitfield mask="0x80000000" name="P31" caption="Interrupt Flag"/>
        </register>
        <register offset="0x00e0" size="4" name="ODMER" rw="RW" caption="Open Drain Mode Register">
          <bitfield mask="0x00000001" name="P0" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Open Drain Mode Enable"/>
        </register>
        <register offset="0x00e4" size="4" name="ODMERS" rw="W" caption="Open Drain Mode Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Open Drain Mode Enable"/>
        </register>
        <register offset="0x00e8" size="4" name="ODMERC" rw="W" caption="Open Drain Mode Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Open Drain Mode Enable"/>
        </register>
        <register offset="0x00ec" size="4" name="ODMERT" rw="W" caption="Open Drain Mode Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Open Drain Mode Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Open Drain Mode Enable"/>
        </register>
        <register offset="0x0100" size="4" name="ODCR0" rw="RW" caption="Output Driving Capability Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 0"/>
        </register>
        <register offset="0x0104" size="4" name="ODCR0S" rw="RW" caption="Output Driving Capability Register 0 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 0"/>
        </register>
        <register offset="0x0108" size="4" name="ODCR0C" rw="RW" caption="Output Driving Capability Register 0 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 0"/>
        </register>
        <register offset="0x010c" size="4" name="ODCR0T" rw="RW" caption="Output Driving Capability Register 0 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 0"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 0"/>
        </register>
        <register offset="0x0110" size="4" name="ODCR1" rw="RW" caption="Output Driving Capability Register 1">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 1"/>
        </register>
        <register offset="0x0114" size="4" name="ODCR1S" rw="RW" caption="Output Driving Capability Register 1 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 1"/>
        </register>
        <register offset="0x0118" size="4" name="ODCR1C" rw="RW" caption="Output Driving Capability Register 1 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 1"/>
        </register>
        <register offset="0x011c" size="4" name="ODCR1T" rw="RW" caption="Output Driving Capability Register 1 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Driving Capability Register Bit 1"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Driving Capability Register Bit 1"/>
        </register>
        <register offset="0x0130" size="4" name="OSRR0" rw="RW" caption="Output Slew Rate Register 0">
          <bitfield mask="0x00000001" name="P0" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Slew Rate Control Enable"/>
        </register>
        <register offset="0x0134" size="4" name="OSRR0S" rw="RW" caption="Output Slew Rate Register 0 - Set">
          <bitfield mask="0x00000001" name="P0" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Slew Rate Control Enable"/>
        </register>
        <register offset="0x0138" size="4" name="OSRR0C" rw="RW" caption="Output Slew Rate Register 0 - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Slew Rate Control Enable"/>
        </register>
        <register offset="0x013c" size="4" name="OSRR0T" rw="RW" caption="Output Slew Rate Register 0 - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Output Slew Rate Control Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Output Slew Rate Control Enable"/>
        </register>
        <register offset="0x0160" size="4" name="STER" rw="RW" caption="Schmitt Trigger Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Schmitt Trigger Enable"/>
        </register>
        <register offset="0x0164" size="4" name="STERS" rw="RW" caption="Schmitt Trigger Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Schmitt Trigger Enable"/>
        </register>
        <register offset="0x0168" size="4" name="STERC" rw="RW" caption="Schmitt Trigger Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Schmitt Trigger Enable"/>
        </register>
        <register offset="0x016c" size="4" name="STERT" rw="RW" caption="Schmitt Trigger Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Schmitt Trigger Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Schmitt Trigger Enable"/>
        </register>
        <register offset="0x0180" size="4" name="EVER" rw="RW" caption="Event Enable Register">
          <bitfield mask="0x00000001" name="P0" caption="Event Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Event Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Event Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Event Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Event Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Event Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Event Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Event Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Event Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Event Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Event Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Event Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Event Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Event Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Event Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Event Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Event Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Event Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Event Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Event Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Event Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Event Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Event Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Event Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Event Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Event Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Event Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Event Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Event Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Event Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Event Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Event Enable"/>
        </register>
        <register offset="0x0184" size="4" name="EVERS" rw="W" caption="Event Enable Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Event Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Event Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Event Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Event Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Event Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Event Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Event Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Event Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Event Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Event Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Event Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Event Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Event Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Event Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Event Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Event Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Event Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Event Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Event Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Event Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Event Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Event Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Event Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Event Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Event Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Event Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Event Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Event Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Event Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Event Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Event Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Event Enable"/>
        </register>
        <register offset="0x0188" size="4" name="EVERC" rw="W" caption="Event Enable Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Event Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Event Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Event Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Event Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Event Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Event Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Event Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Event Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Event Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Event Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Event Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Event Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Event Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Event Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Event Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Event Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Event Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Event Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Event Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Event Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Event Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Event Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Event Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Event Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Event Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Event Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Event Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Event Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Event Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Event Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Event Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Event Enable"/>
        </register>
        <register offset="0x018c" size="4" name="EVERT" rw="W" caption="Event Enable Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Event Enable"/>
          <bitfield mask="0x00000002" name="P1" caption="Event Enable"/>
          <bitfield mask="0x00000004" name="P2" caption="Event Enable"/>
          <bitfield mask="0x00000008" name="P3" caption="Event Enable"/>
          <bitfield mask="0x00000010" name="P4" caption="Event Enable"/>
          <bitfield mask="0x00000020" name="P5" caption="Event Enable"/>
          <bitfield mask="0x00000040" name="P6" caption="Event Enable"/>
          <bitfield mask="0x00000080" name="P7" caption="Event Enable"/>
          <bitfield mask="0x00000100" name="P8" caption="Event Enable"/>
          <bitfield mask="0x00000200" name="P9" caption="Event Enable"/>
          <bitfield mask="0x00000400" name="P10" caption="Event Enable"/>
          <bitfield mask="0x00000800" name="P11" caption="Event Enable"/>
          <bitfield mask="0x00001000" name="P12" caption="Event Enable"/>
          <bitfield mask="0x00002000" name="P13" caption="Event Enable"/>
          <bitfield mask="0x00004000" name="P14" caption="Event Enable"/>
          <bitfield mask="0x00008000" name="P15" caption="Event Enable"/>
          <bitfield mask="0x00010000" name="P16" caption="Event Enable"/>
          <bitfield mask="0x00020000" name="P17" caption="Event Enable"/>
          <bitfield mask="0x00040000" name="P18" caption="Event Enable"/>
          <bitfield mask="0x00080000" name="P19" caption="Event Enable"/>
          <bitfield mask="0x00100000" name="P20" caption="Event Enable"/>
          <bitfield mask="0x00200000" name="P21" caption="Event Enable"/>
          <bitfield mask="0x00400000" name="P22" caption="Event Enable"/>
          <bitfield mask="0x00800000" name="P23" caption="Event Enable"/>
          <bitfield mask="0x01000000" name="P24" caption="Event Enable"/>
          <bitfield mask="0x02000000" name="P25" caption="Event Enable"/>
          <bitfield mask="0x04000000" name="P26" caption="Event Enable"/>
          <bitfield mask="0x08000000" name="P27" caption="Event Enable"/>
          <bitfield mask="0x10000000" name="P28" caption="Event Enable"/>
          <bitfield mask="0x20000000" name="P29" caption="Event Enable"/>
          <bitfield mask="0x40000000" name="P30" caption="Event Enable"/>
          <bitfield mask="0x80000000" name="P31" caption="Event Enable"/>
        </register>
        <register offset="0x01a0" size="4" name="LOCK" rw="RW" caption="Lock Register">
          <bitfield mask="0x00000001" name="P0" caption="Lock State"/>
          <bitfield mask="0x00000002" name="P1" caption="Lock State"/>
          <bitfield mask="0x00000004" name="P2" caption="Lock State"/>
          <bitfield mask="0x00000008" name="P3" caption="Lock State"/>
          <bitfield mask="0x00000010" name="P4" caption="Lock State"/>
          <bitfield mask="0x00000020" name="P5" caption="Lock State"/>
          <bitfield mask="0x00000040" name="P6" caption="Lock State"/>
          <bitfield mask="0x00000080" name="P7" caption="Lock State"/>
          <bitfield mask="0x00000100" name="P8" caption="Lock State"/>
          <bitfield mask="0x00000200" name="P9" caption="Lock State"/>
          <bitfield mask="0x00000400" name="P10" caption="Lock State"/>
          <bitfield mask="0x00000800" name="P11" caption="Lock State"/>
          <bitfield mask="0x00001000" name="P12" caption="Lock State"/>
          <bitfield mask="0x00002000" name="P13" caption="Lock State"/>
          <bitfield mask="0x00004000" name="P14" caption="Lock State"/>
          <bitfield mask="0x00008000" name="P15" caption="Lock State"/>
          <bitfield mask="0x00010000" name="P16" caption="Lock State"/>
          <bitfield mask="0x00020000" name="P17" caption="Lock State"/>
          <bitfield mask="0x00040000" name="P18" caption="Lock State"/>
          <bitfield mask="0x00080000" name="P19" caption="Lock State"/>
          <bitfield mask="0x00100000" name="P20" caption="Lock State"/>
          <bitfield mask="0x00200000" name="P21" caption="Lock State"/>
          <bitfield mask="0x00400000" name="P22" caption="Lock State"/>
          <bitfield mask="0x00800000" name="P23" caption="Lock State"/>
          <bitfield mask="0x01000000" name="P24" caption="Lock State"/>
          <bitfield mask="0x02000000" name="P25" caption="Lock State"/>
          <bitfield mask="0x04000000" name="P26" caption="Lock State"/>
          <bitfield mask="0x08000000" name="P27" caption="Lock State"/>
          <bitfield mask="0x10000000" name="P28" caption="Lock State"/>
          <bitfield mask="0x20000000" name="P29" caption="Lock State"/>
          <bitfield mask="0x40000000" name="P30" caption="Lock State"/>
          <bitfield mask="0x80000000" name="P31" caption="Lock State"/>
        </register>
        <register offset="0x01a4" size="4" name="LOCKS" rw="W" caption="Lock Register - Set">
          <bitfield mask="0x00000001" name="P0" caption="Lock State"/>
          <bitfield mask="0x00000002" name="P1" caption="Lock State"/>
          <bitfield mask="0x00000004" name="P2" caption="Lock State"/>
          <bitfield mask="0x00000008" name="P3" caption="Lock State"/>
          <bitfield mask="0x00000010" name="P4" caption="Lock State"/>
          <bitfield mask="0x00000020" name="P5" caption="Lock State"/>
          <bitfield mask="0x00000040" name="P6" caption="Lock State"/>
          <bitfield mask="0x00000080" name="P7" caption="Lock State"/>
          <bitfield mask="0x00000100" name="P8" caption="Lock State"/>
          <bitfield mask="0x00000200" name="P9" caption="Lock State"/>
          <bitfield mask="0x00000400" name="P10" caption="Lock State"/>
          <bitfield mask="0x00000800" name="P11" caption="Lock State"/>
          <bitfield mask="0x00001000" name="P12" caption="Lock State"/>
          <bitfield mask="0x00002000" name="P13" caption="Lock State"/>
          <bitfield mask="0x00004000" name="P14" caption="Lock State"/>
          <bitfield mask="0x00008000" name="P15" caption="Lock State"/>
          <bitfield mask="0x00010000" name="P16" caption="Lock State"/>
          <bitfield mask="0x00020000" name="P17" caption="Lock State"/>
          <bitfield mask="0x00040000" name="P18" caption="Lock State"/>
          <bitfield mask="0x00080000" name="P19" caption="Lock State"/>
          <bitfield mask="0x00100000" name="P20" caption="Lock State"/>
          <bitfield mask="0x00200000" name="P21" caption="Lock State"/>
          <bitfield mask="0x00400000" name="P22" caption="Lock State"/>
          <bitfield mask="0x00800000" name="P23" caption="Lock State"/>
          <bitfield mask="0x01000000" name="P24" caption="Lock State"/>
          <bitfield mask="0x02000000" name="P25" caption="Lock State"/>
          <bitfield mask="0x04000000" name="P26" caption="Lock State"/>
          <bitfield mask="0x08000000" name="P27" caption="Lock State"/>
          <bitfield mask="0x10000000" name="P28" caption="Lock State"/>
          <bitfield mask="0x20000000" name="P29" caption="Lock State"/>
          <bitfield mask="0x40000000" name="P30" caption="Lock State"/>
          <bitfield mask="0x80000000" name="P31" caption="Lock State"/>
        </register>
        <register offset="0x01a8" size="4" name="LOCKC" rw="W" caption="Lock Register - Clear">
          <bitfield mask="0x00000001" name="P0" caption="Lock State"/>
          <bitfield mask="0x00000002" name="P1" caption="Lock State"/>
          <bitfield mask="0x00000004" name="P2" caption="Lock State"/>
          <bitfield mask="0x00000008" name="P3" caption="Lock State"/>
          <bitfield mask="0x00000010" name="P4" caption="Lock State"/>
          <bitfield mask="0x00000020" name="P5" caption="Lock State"/>
          <bitfield mask="0x00000040" name="P6" caption="Lock State"/>
          <bitfield mask="0x00000080" name="P7" caption="Lock State"/>
          <bitfield mask="0x00000100" name="P8" caption="Lock State"/>
          <bitfield mask="0x00000200" name="P9" caption="Lock State"/>
          <bitfield mask="0x00000400" name="P10" caption="Lock State"/>
          <bitfield mask="0x00000800" name="P11" caption="Lock State"/>
          <bitfield mask="0x00001000" name="P12" caption="Lock State"/>
          <bitfield mask="0x00002000" name="P13" caption="Lock State"/>
          <bitfield mask="0x00004000" name="P14" caption="Lock State"/>
          <bitfield mask="0x00008000" name="P15" caption="Lock State"/>
          <bitfield mask="0x00010000" name="P16" caption="Lock State"/>
          <bitfield mask="0x00020000" name="P17" caption="Lock State"/>
          <bitfield mask="0x00040000" name="P18" caption="Lock State"/>
          <bitfield mask="0x00080000" name="P19" caption="Lock State"/>
          <bitfield mask="0x00100000" name="P20" caption="Lock State"/>
          <bitfield mask="0x00200000" name="P21" caption="Lock State"/>
          <bitfield mask="0x00400000" name="P22" caption="Lock State"/>
          <bitfield mask="0x00800000" name="P23" caption="Lock State"/>
          <bitfield mask="0x01000000" name="P24" caption="Lock State"/>
          <bitfield mask="0x02000000" name="P25" caption="Lock State"/>
          <bitfield mask="0x04000000" name="P26" caption="Lock State"/>
          <bitfield mask="0x08000000" name="P27" caption="Lock State"/>
          <bitfield mask="0x10000000" name="P28" caption="Lock State"/>
          <bitfield mask="0x20000000" name="P29" caption="Lock State"/>
          <bitfield mask="0x40000000" name="P30" caption="Lock State"/>
          <bitfield mask="0x80000000" name="P31" caption="Lock State"/>
        </register>
        <register offset="0x01ac" size="4" name="LOCKT" rw="W" caption="Lock Register - Toggle">
          <bitfield mask="0x00000001" name="P0" caption="Lock State"/>
          <bitfield mask="0x00000002" name="P1" caption="Lock State"/>
          <bitfield mask="0x00000004" name="P2" caption="Lock State"/>
          <bitfield mask="0x00000008" name="P3" caption="Lock State"/>
          <bitfield mask="0x00000010" name="P4" caption="Lock State"/>
          <bitfield mask="0x00000020" name="P5" caption="Lock State"/>
          <bitfield mask="0x00000040" name="P6" caption="Lock State"/>
          <bitfield mask="0x00000080" name="P7" caption="Lock State"/>
          <bitfield mask="0x00000100" name="P8" caption="Lock State"/>
          <bitfield mask="0x00000200" name="P9" caption="Lock State"/>
          <bitfield mask="0x00000400" name="P10" caption="Lock State"/>
          <bitfield mask="0x00000800" name="P11" caption="Lock State"/>
          <bitfield mask="0x00001000" name="P12" caption="Lock State"/>
          <bitfield mask="0x00002000" name="P13" caption="Lock State"/>
          <bitfield mask="0x00004000" name="P14" caption="Lock State"/>
          <bitfield mask="0x00008000" name="P15" caption="Lock State"/>
          <bitfield mask="0x00010000" name="P16" caption="Lock State"/>
          <bitfield mask="0x00020000" name="P17" caption="Lock State"/>
          <bitfield mask="0x00040000" name="P18" caption="Lock State"/>
          <bitfield mask="0x00080000" name="P19" caption="Lock State"/>
          <bitfield mask="0x00100000" name="P20" caption="Lock State"/>
          <bitfield mask="0x00200000" name="P21" caption="Lock State"/>
          <bitfield mask="0x00400000" name="P22" caption="Lock State"/>
          <bitfield mask="0x00800000" name="P23" caption="Lock State"/>
          <bitfield mask="0x01000000" name="P24" caption="Lock State"/>
          <bitfield mask="0x02000000" name="P25" caption="Lock State"/>
          <bitfield mask="0x04000000" name="P26" caption="Lock State"/>
          <bitfield mask="0x08000000" name="P27" caption="Lock State"/>
          <bitfield mask="0x10000000" name="P28" caption="Lock State"/>
          <bitfield mask="0x20000000" name="P29" caption="Lock State"/>
          <bitfield mask="0x40000000" name="P30" caption="Lock State"/>
          <bitfield mask="0x80000000" name="P31" caption="Lock State"/>
        </register>
        <register offset="0x01e0" size="4" name="UNLOCK" rw="W" caption="Unlock Register">
          <bitfield mask="0x000003ff" name="OFFSET" caption="Offset Register"/>
          <bitfield mask="0xff000000" name="KEY" caption="Unlocking Key"/>
        </register>
        <register offset="0x01e4" size="4" name="ASR" rw="RW" caption="Access Status Register">
          <bitfield mask="0x00000001" name="AR" caption="Access Error"/>
        </register>
        <register offset="0x01f8" size="4" name="PARAMETER" rw="R" caption="Parameter Register">
          <bitfield mask="0xffffffff" name="PARAMETER" caption="Parameter"/>
        </register>
        <register offset="0x01fc" size="4" name="VERSION" initval="0x213" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant Number"/>
        </register>
      </register-group>
      <register-group name="GPIO" caption="General-Purpose Input/Output Controller">
        <register-group offset="0x000" count="0x40" count-param="PORT_LENGTH" name-in-module="port" name="port"/>
      </register-group>
    </module><module id="I7638" version="1.3.0" name="HMATRIXB" caption="HSB Matrix">
      <register-group name="prs" size="0x8">
        <register offset="0x0000" size="4" name="PRAS" initval="0x0" rw="RW" caption="Priority Register A for Slave 0">
          <bitfield mask="0x0000000f" name="M0PR" caption="Master 0 Priority"/>
          <bitfield mask="0x000000f0" name="M1PR" caption="Master 1 Priority"/>
          <bitfield mask="0x00000f00" name="M2PR" caption="Master 2 Priority"/>
          <bitfield mask="0x0000f000" name="M3PR" caption="Master 3 Priority"/>
          <bitfield mask="0x000f0000" name="M4PR" caption="Master 4 Priority"/>
          <bitfield mask="0x00f00000" name="M5PR" caption="Master 5 Priority"/>
          <bitfield mask="0x0f000000" name="M6PR" caption="Master 6 Priority"/>
          <bitfield mask="0xf0000000" name="M7PR" caption="Master 7 Priority"/>
        </register>
        <register offset="0x0004" size="4" name="PRBS" initval="0x0" rw="RW" caption="Priority Register B for Slave 0">
          <bitfield mask="0x0000000f" name="M8PR" caption="Master 8 Priority"/>
          <bitfield mask="0x000000f0" name="M9PR" caption="Master 9 Priority"/>
          <bitfield mask="0x00000f00" name="M10PR" caption="Master 10 Priority"/>
          <bitfield mask="0x0000f000" name="M11PR" caption="Master 11 Priority"/>
          <bitfield mask="0x000f0000" name="M12PR" caption="Master 12 Priority"/>
          <bitfield mask="0x00f00000" name="M13PR" caption="Master 13 Priority"/>
          <bitfield mask="0x0f000000" name="M14PR" caption="Master 14 Priority"/>
          <bitfield mask="0xf0000000" name="M15PR" caption="Master 15 Priority"/>
        </register>
      </register-group>
      <register-group name="HMATRIXB" caption="HSB Matrix">
        <register offset="0x0100" size="4" name="MRCR" initval="0x0" rw="RW" caption="Master Remap Control Register">
          <bitfield mask="0x00000001" name="RCB0" caption="Remap Command bit for Master 0"/>
          <bitfield mask="0x00000002" name="RCB1" caption="Remap Command bit for Master 1"/>
          <bitfield mask="0x00000004" name="RCB2" caption="Remap Command bit for Master 2"/>
          <bitfield mask="0x00000008" name="RCB3" caption="Remap Command bit for Master 3"/>
          <bitfield mask="0x00000010" name="RCB4" caption="Remap Command bit for Master 4"/>
          <bitfield mask="0x00000020" name="RCB5" caption="Remap Command bit for Master 5"/>
          <bitfield mask="0x00000040" name="RCB6" caption="Remap Command bit for Master 6"/>
          <bitfield mask="0x00000080" name="RCB7" caption="Remap Command bit for Master 7"/>
          <bitfield mask="0x00000100" name="RCB8" caption="Remap Command bit for Master 8"/>
          <bitfield mask="0x00000200" name="RCB9" caption="Remap Command bit for Master 9"/>
          <bitfield mask="0x00000400" name="RCB10" caption="Remap Command bit for Master 10"/>
          <bitfield mask="0x00000800" name="RCB11" caption="Remap Command bit for Master 11"/>
          <bitfield mask="0x00001000" name="RCB12" caption="Remap Command bit for Master 12"/>
          <bitfield mask="0x00002000" name="RCB13" caption="Remap Command bit for Master 13"/>
          <bitfield mask="0x00004000" name="RCB14" caption="Remap Command bit for Master 14"/>
          <bitfield mask="0x00008000" name="RCB15" caption="Remap Command bit for Master 15"/>
        </register>
        <register offset="0x000" size="4" count="0x10" name="mcfg" initval="0x2">
          <bitfield mask="0x00000007" name="ULBT" values="ULBT" caption="Undefined Length Burst Type"/>
        </register>
        <register-group offset="0x080" count="0x10" name-in-module="prs" name="prs"/>
        <register offset="0x040" size="4" count="0x10" name="scfg" initval="0x10">
          <bitfield mask="0x000000ff" name="SLOT_CYCLE" caption="Maximum Number of Allowed Cycles for a Burst"/>
          <bitfield mask="0x00030000" name="DEFMSTR_TYPE" values="DEFMSTR_TYPE" caption="Default Master Type"/>
          <bitfield mask="0x003c0000" name="FIXED_DEFMSTR" caption="Fixed Index of Default Master"/>
          <bitfield mask="0x01000000" name="ARBT" values="ARBT" caption="Arbitration Type"/>
        </register>
        <register offset="0x110" size="4" count="0x10" name="sfr" initval="0x0">
          <bitfield mask="0xffffffff" name="SFR" caption="Special Function Register"/>
        </register>
      </register-group>
      <value-group name="ULBT">
        <value name="INFINITE" value="0"/>
        <value name="SINGLE" value="1"/>
        <value name="FOUR_BEAT" value="2"/>
        <value name="EIGHT_BEAT" value="3"/>
        <value name="SIXTEEN_BEAT" value="4"/>
      </value-group>
      <value-group name="ARBT">
        <value name="ROUND_ROBIN" value="0"/>
        <value name="FIXED_PRIORITY" value="1"/>
      </value-group>
      <value-group name="DEFMSTR_TYPE">
        <value name="NO_DEFAULT" value="0"/>
        <value name="LAST_DEFAULT" value="1"/>
        <value name="FIXED_DEFAULT" value="2"/>
      </value-group>
    </module><module id="I7560" version="1.0.0" name="IISC" caption="Inter-IC Sound (I2S) Controller">
      <register-group name="IISC" caption="Inter-IC Sound (I2S) Controller">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="RXEN" values="RXEN" caption="Receive Enable"/>
          <bitfield mask="0x00000002" name="RXDIS" values="RXDIS" caption="Receive Disable"/>
          <bitfield mask="0x00000004" name="CKEN" values="CKEN" caption="Clocks Enable"/>
          <bitfield mask="0x00000008" name="CKDIS" values="CKDIS" caption="Clocks Disable"/>
          <bitfield mask="0x00000010" name="TXEN" values="TXEN" caption="Transmit Enable"/>
          <bitfield mask="0x00000020" name="TXDIS" values="TXDIS" caption="Transmit Disable"/>
          <bitfield mask="0x00000080" name="SWRST" values="SWRST" caption="Software Reset"/>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000001" name="MODE" values="MODE" caption="Master/Slave/Controller Mode"/>
          <bitfield mask="0x0000001c" name="DATALENGTH" values="DATALENGTH" caption="Data Word Length"/>
          <bitfield mask="0x00000100" name="RXMONO" values="RXMONO" caption="Receiver Mono"/>
          <bitfield mask="0x00000200" name="RXDMA" values="RXDMA" caption="Single or Multiple DMA Channels for Receiver"/>
          <bitfield mask="0x00000400" name="RXLOOP" values="RXLOOP" caption="Loop-back Test Mode"/>
          <bitfield mask="0x00001000" name="TXMONO" values="TXMONO" caption="Transmitter Mono"/>
          <bitfield mask="0x00002000" name="TXDMA" values="TXDMA" caption="Single or Multiple DMA Channels for Transmitter"/>
          <bitfield mask="0x00004000" name="TXSAME" values="TXSAME" caption="Transmit Data when Underrun"/>
          <bitfield mask="0x3f000000" name="IMCKFS" values="IMCKFS" caption="Master Clock to fs Ratio"/>
          <bitfield mask="0x40000000" name="IMCKMODE" values="IMCKMODE" caption="Master Clock Mode"/>
          <bitfield mask="0x80000000" name="IWS24" values="IWS24" caption="IWS Data Slot Width"/>
        </register>
        <register offset="0x0008" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="RXEN" values="RXEN" caption="Receive Enable"/>
          <bitfield mask="0x00000002" name="RXRDY" values="RXRDY" caption="Receive Ready"/>
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun"/>
          <bitfield mask="0x00000010" name="TXEN" values="TXEN" caption="Transmit Enable"/>
          <bitfield mask="0x00000020" name="TXRDY" values="TXRDY" caption="Transmit Ready"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun"/>
          <bitfield mask="0x00000300" name="RXORCH" values="RXORCH" caption="Receive Overrun Channels"/>
          <bitfield mask="0x00300000" name="TXURCH" values="TXURCH" caption="Transmit Underrun Channels"/>
        </register>
        <register offset="0x000c" size="4" name="SCR" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun"/>
          <bitfield mask="0x00000300" name="RXORCH" caption="Receive Overrun Channels"/>
          <bitfield mask="0x00300000" name="TXURCH" caption="Transmit Underrun Channels"/>
        </register>
        <register offset="0x0010" size="4" name="SSR" rw="W" caption="Status Set Register">
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun"/>
          <bitfield mask="0x00000300" name="RXORCH" caption="Receive Overrun Channels"/>
          <bitfield mask="0x00300000" name="TXURCH" caption="Transmit Underrun Channels"/>
        </register>
        <register offset="0x0014" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000002" name="RXRDY" values="RXRDY" caption="Receiver Ready Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun Interrupt Enable"/>
          <bitfield mask="0x00000020" name="TXRDY" values="TXRDY" caption="Transmit Ready Interrupt Enable"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun Interrupt Enable"/>
        </register>
        <register offset="0x0018" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000002" name="RXRDY" values="RXRDY" caption="Receive Ready Interrupt Disable"/>
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun Interrupt Disable"/>
          <bitfield mask="0x00000020" name="TXRDY" values="TXRDY" caption="Transmit Ready Interrupt Disable"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun Interrupt Disable"/>
        </register>
        <register offset="0x001c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000002" name="RXRDY" values="RXRDY" caption="Receive Ready Interrupt Mask"/>
          <bitfield mask="0x00000004" name="RXOR" values="RXOR" caption="Receive Overrun Interrupt Mask"/>
          <bitfield mask="0x00000020" name="TXRDY" values="TXRDY" caption="Transmit Ready Interrupt Mask"/>
          <bitfield mask="0x00000040" name="TXUR" values="TXUR" caption="Transmit Underrun Interrupt Mask"/>
        </register>
        <register offset="0x0020" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding Register">
          <bitfield mask="0xffffffff" name="RDAT" caption="Receive Data"/>
        </register>
        <register offset="0x0024" size="4" name="THR" rw="W" caption="Transmit Holding Register">
          <bitfield mask="0xffffffff" name="TDAT" caption="Transmit Data"/>
        </register>
        <register offset="0x0028" size="4" name="VERSION" initval="0x100" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Reserved. Value subject to change. No functionality associated. This is the Atmel internal version of the macrocell."/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Reserved. Value subject to change. No functionality associated."/>
        </register>
        <register offset="0x002c" size="4" name="PARAMETER" rw="R" caption="Parameter Register">
          <bitfield mask="0x00000080" name="FORMAT" values="FORMAT" caption="Data protocol format"/>
          <bitfield mask="0x001f0000" name="NBCHAN" caption="Maximum number of channels - 1"/>
        </register>
      </register-group>
      <value-group name="CKDIS">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="CKEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXDIS">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="SWRST">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXDIS">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXRDY">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXRDY">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXRDY">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXRDY">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="DISABLED" value="0"/>
        <value name="ENABLED" value="1"/>
      </value-group>
      <value-group name="RXRDY">
        <value name="DISABLED" value="0"/>
        <value name="ENABLED" value="1"/>
      </value-group>
      <value-group name="TXRDY">
        <value name="DISABLED" value="0"/>
        <value name="ENABLED" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="DISABLED" value="0"/>
        <value name="ENABLED" value="1"/>
      </value-group>
      <value-group name="DATALENGTH">
        <value name="32" value="0"/>
        <value name="24" value="1"/>
        <value name="20" value="2"/>
        <value name="18" value="3"/>
        <value name="16" value="4"/>
        <value name="16C" value="5"/>
        <value name="8" value="6"/>
        <value name="8C" value="7"/>
      </value-group>
      <value-group name="IMCKFS">
        <value name="16" value="0"/>
        <value name="32" value="1"/>
        <value name="64" value="3"/>
        <value name="128" value="7"/>
        <value name="256" value="15"/>
        <value name="384" value="23"/>
        <value name="512" value="31"/>
        <value name="768" value="47"/>
        <value name="1024" value="63"/>
      </value-group>
      <value-group name="IMCKMODE">
        <value name="NO_IMCK" value="0"/>
        <value name="IMCK" value="1"/>
      </value-group>
      <value-group name="IWS24">
        <value name="32" value="0"/>
        <value name="24" value="1"/>
      </value-group>
      <value-group name="MODE">
        <value name="SLAVE" value="0"/>
        <value name="MASTER" value="1"/>
      </value-group>
      <value-group name="RXDMA">
        <value name="SINGLE" value="0"/>
        <value name="MULTIPLE" value="1"/>
      </value-group>
      <value-group name="RXLOOP">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXMONO">
        <value name="STEREO" value="0"/>
        <value name="MONO" value="1"/>
      </value-group>
      <value-group name="TXDMA">
        <value name="SINGLE" value="0"/>
        <value name="MULTIPLE" value="1"/>
      </value-group>
      <value-group name="TXMONO">
        <value name="STEREO" value="0"/>
        <value name="MONO" value="1"/>
      </value-group>
      <value-group name="TXSAME">
        <value name="ZERO" value="0"/>
        <value name="SAME" value="1"/>
      </value-group>
      <value-group name="FORMAT">
        <value name="I2S" value="0"/>
      </value-group>
      <value-group name="RXOR">
        <value name="NO" value="0"/>
        <value name="CLEAR" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="NO" value="0"/>
        <value name="CLEAR" value="1"/>
      </value-group>
      <value-group name="RXEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="RXORCH">
        <value name="LEFT" value="0"/>
        <value name="RIGHT" value="1"/>
      </value-group>
      <value-group name="RXRDY">
        <value name="EMPTY" value="0"/>
        <value name="FULL" value="1"/>
      </value-group>
      <value-group name="TXEN">
        <value name="OFF" value="0"/>
        <value name="ON" value="1"/>
      </value-group>
      <value-group name="TXRDY">
        <value name="FULL" value="0"/>
        <value name="EMPTY" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="NO" value="0"/>
        <value name="YES" value="1"/>
      </value-group>
      <value-group name="TXURCH">
        <value name="LEFT" value="0"/>
        <value name="RIGHT" value="1"/>
      </value-group>
      <value-group name="RXOR">
        <value name="NO" value="0"/>
        <value name="SET" value="1"/>
      </value-group>
      <value-group name="TXUR">
        <value name="NO" value="0"/>
        <value name="SET" value="1"/>
      </value-group>
    </module><module id="I7130" version="2.2.2" name="JTAG" caption="JTAG module"/><module id="I7514" version="1.2.3" name="PDCA" caption="Peripheral DMA Controller">
      <register-group name="channel" size="0x40">
        <register offset="0x0000" size="4" name="MAR" initval="0x0" rw="RW" caption="Memory Address Register">
          <bitfield mask="0xffffffff" name="MADDR" caption="Memory Address"/>
        </register>
        <register offset="0x0004" size="4" name="PSR" rw="RW" caption="Peripheral Select Register">
          <bitfield mask="0x000000ff" name="PID" caption="Peripheral Identifier"/>
        </register>
        <register offset="0x0008" size="4" name="TCR" initval="0x0" rw="RW" caption="Transfer Counter Register">
          <bitfield mask="0x0000ffff" name="TCV" caption="Transfer Counter Value"/>
        </register>
        <register offset="0x000c" size="4" name="MARR" initval="0x0" rw="RW" caption="Memory Address Reload Register">
          <bitfield mask="0xffffffff" name="MARV" caption="Memory Address Reload Value"/>
        </register>
        <register offset="0x0010" size="4" name="TCRR" initval="0x0" rw="RW" caption="Transfer Counter Reload Register">
          <bitfield mask="0x0000ffff" name="TCRV" caption="Transfer Counter Reload Value"/>
        </register>
        <register offset="0x0014" size="4" name="CR" initval="0x0" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="TEN" caption="Transfer Enable"/>
          <bitfield mask="0x00000002" name="TDIS" caption="Transfer Disable"/>
          <bitfield mask="0x00000100" name="ECLR" caption="Error Clear"/>
        </register>
        <register offset="0x0018" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000003" name="SIZE" values="SIZE" caption="Transfer size"/>
          <bitfield mask="0x00000004" name="ETRIG" caption="Event trigger"/>
          <bitfield mask="0x00000008" name="RING" caption="Ring Buffer"/>
        </register>
        <register offset="0x001c" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="TEN" caption="Transfer Enabled"/>
        </register>
        <register offset="0x0020" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
        <register offset="0x0024" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
        <register offset="0x0028" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
        <register offset="0x002c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="RCZ" caption="Reload Counter Zero"/>
          <bitfield mask="0x00000002" name="TRC" caption="Transfer Complete"/>
          <bitfield mask="0x00000004" name="TERR" caption="Transfer Error"/>
        </register>
      </register-group>
      <register-group name="PDCA" caption="Peripheral DMA Controller">
        <register offset="0x0800" size="4" name="PCONTROL" initval="0x0" rw="RW" caption="Performance Control Register">
          <bitfield mask="0x00000001" name="CH0EN" caption="Channel 0 Enabled"/>
          <bitfield mask="0x00000002" name="CH1EN" caption="Channel 1 Enabled."/>
          <bitfield mask="0x00000010" name="CH0OF" caption="Channel 0 Overflow Freeze"/>
          <bitfield mask="0x00000020" name="CH1OF" caption="Channel 1 overflow freeze"/>
          <bitfield mask="0x00000100" name="CH0RES" caption="Channel 0 counter reset"/>
          <bitfield mask="0x00000200" name="CH1RES" caption="Channel 1 counter reset"/>
          <bitfield mask="0x003f0000" name="MON0CH" caption="PDCA Channel to monitor with counter 0"/>
          <bitfield mask="0x3f000000" name="MON1CH" caption="PDCA Channel to monitor with counter 1"/>
        </register>
        <register offset="0x0804" size="4" name="PRDATA0" initval="0x0" rw="R" caption="Channel 0 Read Data Cycles">
          <bitfield mask="0xffffffff" name="DATA" caption="Data Cycles Counted Since Last reset"/>
        </register>
        <register offset="0x0808" size="4" name="PRSTALL0" initval="0x0" rw="R" caption="Channel 0 Read Stall Cycles">
          <bitfield mask="0xffffffff" name="STALL" caption="Stall Cycles counted since last reset"/>
        </register>
        <register offset="0x080c" size="4" name="PRLAT0" initval="0x0" rw="R" caption="Channel 0 Read Max Latency">
          <bitfield mask="0x0000ffff" name="LAT" caption="Maximum Transfer Initiation cycles counted since last reset"/>
        </register>
        <register offset="0x0810" size="4" name="PWDATA0" initval="0x0" rw="R" caption="Channel 0 Write Data Cycles">
          <bitfield mask="0xffffffff" name="DATA" caption="Data Cycles Counted since last Reset"/>
        </register>
        <register offset="0x0814" size="4" name="PWSTALL0" initval="0x0" rw="R" caption="Channel 0 Write Stall Cycles">
          <bitfield mask="0xffffffff" name="STALL" caption="Stall cycles counted since last reset"/>
        </register>
        <register offset="0x0818" size="4" name="PWLAT0" initval="0x0" rw="R" caption="Channel0 Write Max Latency">
          <bitfield mask="0x0000ffff" name="LAT" caption="Maximum transfer initiation cycles counted since last reset"/>
        </register>
        <register offset="0x081c" size="4" name="PRDATA1" initval="0x0" rw="R" caption="Channel 1 Read Data Cycles">
          <bitfield mask="0xffffffff" name="DATA" caption="Data Cycles Counted Since Last reset"/>
        </register>
        <register offset="0x0820" size="4" name="PRSTALL1" initval="0x0" rw="R" caption="Channel Read Stall Cycles">
          <bitfield mask="0xffffffff" name="STALL" caption="Stall Cycles Counted since last reset"/>
        </register>
        <register offset="0x0824" size="4" name="PRLAT1" initval="0x0" rw="R" caption="Channel 1 Read Max Latency">
          <bitfield mask="0x0000ffff" name="LAT" caption="Maximum Transfer initiation cycles counted since last reset"/>
        </register>
        <register offset="0x0828" size="4" name="PWDATA1" initval="0x0" rw="R" caption="Channel 1 Write Data Cycles">
          <bitfield mask="0xffffffff" name="DATA" caption="Data cycles Counted Since last reset"/>
        </register>
        <register offset="0x082c" size="4" name="PWSTALL1" initval="0x0" rw="R" caption="Channel 1 Write stall Cycles">
          <bitfield mask="0xffffffff" name="STALL" caption="Stall cycles counted since last reset"/>
        </register>
        <register offset="0x0830" size="4" name="PWLAT1" initval="0x0" rw="R" caption="Channel 1 Read Max Latency">
          <bitfield mask="0x0000ffff" name="LAT" caption="Maximum transfer initiation cycles counted since last reset"/>
        </register>
        <register offset="0x0834" size="4" name="VERSION" initval="0x123" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant Number"/>
        </register>
        <register-group offset="0x000" count="0x20" count-param="CHANNEL_LENGTH" name-in-module="channel" name="channel"/>
      </register-group>
      <value-group name="SIZE">
        <value name="Byte" value="0"/>
        <value name="Half_Word" value="1"/>
        <value name="Word" value="2"/>
      </value-group>
    </module><module id="I7146" version="4.2.0" name="PM" caption="Power Manager">
      <register-group name="PM" caption="Power Manager">
        <register offset="0x0000" size="4" name="MCCTRL" initval="0x0" rw="RW" caption="Main Clock Control">
          <bitfield mask="0x00000007" name="MCSEL" values="MCSEL" caption="Main Clock Select"/>
        </register>
        <register offset="0x0004" size="4" name="CPUSEL" initval="0x0" rw="RW" caption="CPU Clock Select">
          <bitfield mask="0x00000007" name="CPUSEL" caption="CPU Clock Select"/>
          <bitfield mask="0x00000080" name="CPUDIV" caption="CPU Division Select"/>
        </register>
        <register offset="0x0008" size="4" name="HSBSEL" initval="0x0" rw="RW" caption="HSB Clock Select">
          <bitfield mask="0x00000007" name="HSBSEL" caption="HSB Clock Select"/>
          <bitfield mask="0x00000080" name="HSBDIV" caption="HSB Division Select"/>
        </register>
        <register offset="0x000c" size="4" name="PBASEL" initval="0x0" rw="RW" caption="PBA Clock Select">
          <bitfield mask="0x00000007" name="PBSEL" caption="PB Clock Select"/>
          <bitfield mask="0x00000080" name="PBDIV" caption="PB Division Select"/>
        </register>
        <register offset="0x0010" size="4" name="PBBSEL" initval="0x0" rw="RW" caption="PBB Clock Select">
          <bitfield mask="0x00000007" name="PBSEL" caption="PB Clock Select"/>
          <bitfield mask="0x00000080" name="PBDIV" caption="PB Division Select"/>
        </register>
        <register offset="0x0020" size="4" name="CPUMASK" rw="RW" caption="CPU Mask"/>
        <register offset="0x0024" size="4" name="HSBMASK" rw="RW" caption="HSB Mask"/>
        <register offset="0x0028" size="4" name="PBAMASK" rw="RW" caption="PBA Mask"/>
        <register offset="0x002c" size="4" name="PBBMASK" rw="RW" caption="PBB Mask"/>
        <register offset="0x0040" size="4" name="PBADIVMASK" rw="RW" caption="PBA Dvided Mask"/>
        <register offset="0x0054" size="4" name="CFDCTRL" initval="0x0" rw="RW" caption="Clock Failure Detector Control">
          <bitfield mask="0x00000001" name="CFDEN" caption="Clock Failure Detection Enable"/>
          <bitfield mask="0x00000002" name="OCPEN" caption="Over Clock Protection Enable"/>
          <bitfield mask="0x80000000" name="SFV" caption="Stor final value"/>
        </register>
        <register offset="0x0058" size="4" name="UNLOCK" initval="0x0" rw="W" caption="Unlock Register">
          <bitfield mask="0x000003ff" name="ADDR" caption="Unlock Address"/>
          <bitfield mask="0xff000000" name="KEY" values="KEY" caption="Unlock Key"/>
        </register>
        <register offset="0x00c0" size="4" name="IER" initval="0x0" rw="W" caption="PM Interrupt Enable Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000002" name="OCP" caption="Over Clock Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000100" name="WAKE" caption="Wake pin asserted"/>
          <bitfield mask="0x10000000" name="PERRDY" caption="Peripheral Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00c4" size="4" name="IDR" initval="0x0" rw="W" caption="PM Interrupt Disable Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000002" name="OCP" caption="Over Clock Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000100" name="WAKE" caption="Wake pin asserted"/>
          <bitfield mask="0x10000000" name="PERRDY" caption="Peripheral Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00c8" size="4" name="IMR" initval="0x0" rw="R" caption="PM Interrupt Mask Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000002" name="OCP" caption="Over Clock Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000100" name="WAKE" caption="Wake pin asserted"/>
          <bitfield mask="0x10000000" name="PERRDY" caption="Peripheral Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00cc" size="4" name="ISR" initval="0x0" rw="R" caption="PM Interrupt Status Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000002" name="OCP" caption="Over Clock Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000100" name="WAKE" caption="Wake pin asserted"/>
          <bitfield mask="0x10000000" name="PERRDY" caption="Peripheral Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00d0" size="4" name="ICR" initval="0x0" rw="W" caption="PM Interrupt Clear Register">
          <bitfield mask="0x00000001" name="CFD" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000002" name="OCP" caption="Over Clock Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000100" name="WAKE" caption="Wake pin asserted"/>
          <bitfield mask="0x10000000" name="PERRDY" caption="Peripheral Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x00d4" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="CFO" caption="Clock Failure Detected"/>
          <bitfield mask="0x00000002" name="OCP" caption="Over Clock Detected"/>
          <bitfield mask="0x00000020" name="CKRDY" caption="Clock Ready"/>
          <bitfield mask="0x00000100" name="WAKE" caption="Wake pin asserted"/>
          <bitfield mask="0x10000000" name="PERRDY" caption="Peripheral Ready"/>
          <bitfield mask="0x80000000" name="AE" caption="Access Error"/>
        </register>
        <register offset="0x0160" size="4" name="PPCR" initval="0x0" rw="RW" caption="Peripheral Power Control Register">
          <bitfield mask="0x00000001" name="RSTPUN" caption="Reset Pullup, active low"/>
          <bitfield mask="0x00000002" name="FRC32" caption="Force RC32 out"/>
          <bitfield mask="0x00000004" name="RSTTM" caption="Reset test mode"/>
          <bitfield mask="0x00000008" name="CATRCMASK" caption="CAT Request Clock Mask"/>
          <bitfield mask="0x00000010" name="ACIFBCRCMASK" caption="ACIFB Request Clock Mask"/>
          <bitfield mask="0x00000020" name="ADCIFBRCMASK" caption="ADCIFB Request Clock Mask"/>
          <bitfield mask="0x00000040" name="ASTRCMASK" caption="AST Request Clock Mask"/>
          <bitfield mask="0x00000080" name="TWIS0RCMASK" caption="TWIS0 Request Clock Mask"/>
          <bitfield mask="0x00000100" name="TWIS1RCMASK" caption="TWIS1 Request Clock Mask"/>
        </register>
        <register offset="0x0180" size="4" name="RCAUSE" initval="0x0" rw="R" caption="Reset Cause Register">
          <bitfield mask="0x00000001" name="POR" caption="Power-on Reset"/>
          <bitfield mask="0x00000002" name="BOD" caption="Brown-out Reset"/>
          <bitfield mask="0x00000004" name="EXT" caption="External Reset Pin"/>
          <bitfield mask="0x00000008" name="WDT" caption="Watchdog Reset"/>
          <bitfield mask="0x00000040" name="SLEEP" caption="Sleep"/>
          <bitfield mask="0x00000080" name="CPUERR" caption="CPU Error"/>
          <bitfield mask="0x00000100" name="OCDRST" caption="OCD Reset"/>
          <bitfield mask="0x00000200" name="JTAG" caption="JTAG reset"/>
          <bitfield mask="0x00000400" name="SHDN" caption="Shutdown Controller"/>
          <bitfield mask="0x00001000" name="AWIRE" caption="Awire"/>
          <bitfield mask="0x00002000" name="BOD33" caption="Brown-out 3.3V Reset"/>
          <bitfield mask="0x00004000" name="SPIKEDET" caption="Spikedetektor Reset"/>
        </register>
        <register offset="0x0184" size="4" name="WCAUSE" initval="0x0" rw="R" caption="Wake Cause Register">
          <bitfield mask="0x0000ffff" name="WCAUSE" caption="Wake Cause"/>
          <bitfield mask="0x00010000" name="EIC" caption="External Interrupt Controller"/>
          <bitfield mask="0x00020000" name="AST" caption="Asynchronous Timer"/>
        </register>
        <register offset="0x0188" size="4" name="AWEN" initval="0x0" rw="RW" caption="Asynchronous Wake Enable">
          <bitfield mask="0xffffffff" name="AWEN" caption="Aynchronous Wake Enabled"/>
        </register>
        <register offset="0x018c" size="4" name="PROTCTRL" initval="0x0" rw="RW" caption="Protection Control">
          <bitfield mask="0x00000001" name="LOCK" caption="LOCK"/>
        </register>
        <register offset="0x03f8" size="4" name="CONFIG" rw="R" caption="Configureation Register">
          <bitfield mask="0x00000001" name="PBA" caption="PBA Implemented"/>
          <bitfield mask="0x00000002" name="PBB" caption="PBB Implemented"/>
          <bitfield mask="0x00000004" name="PBC" caption="PBC Implemented"/>
          <bitfield mask="0x00000008" name="PBD" caption="PBD Implemented"/>
          <bitfield mask="0x00000040" name="OCP" caption="Over Clock Protection Implemented"/>
          <bitfield mask="0x00000080" name="HSBPEVC" caption="HSB PEVC Clock Implemented"/>
        </register>
        <register offset="0x03fc" size="4" name="VERSION" initval="0x420" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
      <value-group name="MCSEL">
        <value name="RCSYS" value="0"/>
        <value name="OSC0" value="1"/>
        <value name="DFLL" value="2"/>
        <value name="RC120M" value="3"/>
      </value-group>
      <value-group name="KEY">
        <value name="VALUE" value="0x000000AA"/>
      </value-group>
      <parameters>
          <!-- Sleep Modes index values defined in the PM module -->
        <param name="SMODE_IDLE" value="0"/>
        <param name="SMODE_FROZEN" value="1"/>
        <param name="SMODE_STANDBY" value="2"/>
        <param name="SMODE_STOP" value="3"/>
        <param name="SMODE_DEEPSTOP" value="4"/>
        <param name="SMODE_STATIC" value="5"/>
        <param name="SMODE_SHUTDOWN" value="6"/>
      </parameters>
    </module><module version="1.0.0" name="PULLUP" caption="Create to force pull-up on unbonded pads in LPC package"/><module id="I7539" version="2.0.1" name="PWMA" caption="Pulse Width Modulation Controller">
      <register-group name="CHGROUP" size="0x10">
        <register offset="0x0000" size="4" name="ISCHSET" initval="0x0" rw="W" caption="Interlinked Single Value Channel Set">
          <bitfield mask="0xffffffff" name="SET" caption="Single Value Channel Set"/>
        </register>
        <register offset="0x0004" size="4" name="CHERR" initval="0x0" rw="RW" caption="Channel Event Response Register">
          <bitfield mask="0xffffffff" name="CHER" caption="Channel Event Response"/>
        </register>
        <register offset="0x0008" size="4" name="CHEER" initval="0x0" rw="RW" caption="Channel Event Enable Register">
          <bitfield mask="0xffffffff" name="CHEE" caption="Channel Event Enable"/>
        </register>
        <register offset="0x000c" size="4" name="CWG" initval="0x0" rw="RW" caption="Composite Waveform Generator">
          <bitfield mask="0xffffffff" name="XOR" caption="Pair Waveform XORed"/>
        </register>
      </register-group>
      <register-group name="PWMA" caption="Pulse Width Modulation Controller">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="EN" caption="Module enable"/>
          <bitfield mask="0x00000002" name="TCLR" caption="Timebase Clear"/>
          <bitfield mask="0x0000ff00" name="TOP" caption="Timebase Counter Top Value"/>
          <bitfield mask="0x01ff0000" name="SPREAD" caption="Spread Spectrum Counter Value"/>
        </register>
        <register offset="0x0004" size="4" name="ISDUTY" initval="0x0" rw="W" caption="Interlinked Single Value Duty Register">
          <bitfield mask="0x00000fff" name="DUTY" caption="Duty Cycle Value"/>
        </register>
        <register offset="0x0008" size="4" name="IMDUTY" initval="0x0" rw="W" caption="Interlinked Multiple Value Duty Register">
          <bitfield mask="0x000000ff" name="DUTY0" caption="Duty cycle"/>
          <bitfield mask="0x0000ff00" name="DUTY1" caption="Duty cycle"/>
          <bitfield mask="0x00ff0000" name="DUTY2" caption="Duty cycle"/>
          <bitfield mask="0xff000000" name="DUTY3" caption="Duty cycle"/>
        </register>
        <register offset="0x000c" size="4" name="IMCHSEL" initval="0x0" rw="W" caption="Interlinked Multiple Value Channel Select">
          <bitfield mask="0x000000ff" name="SEL0" caption="Channel Select 0"/>
          <bitfield mask="0x0000ff00" name="SEL1" caption="Channel Select 1"/>
          <bitfield mask="0x00ff0000" name="SEL2" caption="Channel Select 2"/>
          <bitfield mask="0xff000000" name="SEL3" caption="Channel Select 3"/>
        </register>
        <register offset="0x0010" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="TOFL" caption="Timebase Overflow"/>
          <bitfield mask="0x00000004" name="READY" caption="Interface Ready"/>
        </register>
        <register offset="0x0014" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="TOFL" caption="Timebase Overflow"/>
          <bitfield mask="0x00000004" name="READY" caption="Interface Ready"/>
        </register>
        <register offset="0x0018" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="TOFL" caption="Timebase Overflow"/>
          <bitfield mask="0x00000004" name="READY" caption="Interface Ready"/>
        </register>
        <register offset="0x001c" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="TOFL" caption="Timebase Overflow"/>
          <bitfield mask="0x00000004" name="READY" caption="Interface Ready"/>
          <bitfield mask="0x00000008" name="BUSY" caption="Interface Busy"/>
        </register>
        <register offset="0x0020" size="4" name="SCR" initval="0x0" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000001" name="TOFL" caption="Timebase Overflow"/>
          <bitfield mask="0x00000004" name="READY" caption="Interface Ready"/>
        </register>
        <register offset="0x0024" size="4" name="PARAMETER" initval="0x24" rw="R" caption="Parameter Register">
          <bitfield mask="0x000000ff" name="CHANNELS" caption="Channels implemented"/>
        </register>
        <register offset="0x0028" size="4" name="VERSION" initval="0x201" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x002c" size="4" name="TVR" initval="0x0" rw="RW" caption="Top Value Register">
          <bitfield mask="0x00000fff" name="TOP" caption="Timebase Counter Top Value"/>
        </register>
        <register offset="0x0080" size="4" name="DUTY0" initval="0x0" rw="W" caption="Duty Value Register 0">
          <bitfield mask="0x00000fff" name="DUTY" caption="Duty Cycle Value"/>
        </register>
        <register offset="0x0084" size="4" name="DUTY1" initval="0x0" rw="W" caption="Duty Value Register 1">
          <bitfield mask="0x00000fff" name="DUTY" caption="Duty Cycle Value"/>
        </register>
        <register offset="0x0088" size="4" name="DUTY2" initval="0x0" rw="W" caption="Duty Value Register 2">
          <bitfield mask="0x00000fff" name="DUTY" caption="Duty Cycle Value"/>
        </register>
        <register offset="0x008c" size="4" name="DUTY3" initval="0x0" rw="W" caption="Duty Value Register 3">
          <bitfield mask="0x00000fff" name="DUTY" caption="Duty Cycle Value"/>
        </register>
        <register-group offset="0x30" count="0x5" name-in-module="CHGROUP" name="CHGROUP"/>
      </register-group>
    </module><module id="I7543" version="1.1.1" name="SAU" caption="Secure Access Unit">
      <register-group name="SAU" caption="Secure Access Unit">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="EN" caption="SAU Enable"/>
          <bitfield mask="0x00000002" name="DIS" caption="SAU Disable"/>
          <bitfield mask="0x00000004" name="SEN" caption="Setup Mode Enable"/>
          <bitfield mask="0x00000008" name="SDIS" caption="Setup Mode Disable"/>
          <bitfield mask="0x00000010" name="BERREN" caption="Bus Error Response Enable"/>
          <bitfield mask="0x00000020" name="BERRDIS" caption="Bus Error Response Disable"/>
        </register>
        <register offset="0x0004" size="4" name="CONFIG" initval="0x0" rw="W" caption="Configuration Register">
          <bitfield mask="0x000000ff" name="UKEY" caption="Unlock Key"/>
          <bitfield mask="0x0000ff00" name="UCYC" caption="Unlock number of clock cycles"/>
          <bitfield mask="0x00010000" name="OPEN" caption="Open Mode Enable"/>
        </register>
        <register offset="0x0008" size="4" name="CERH" initval="0x0" rw="RW" caption="Channel Enable Register High">
          <bitfield mask="0x7fffffff" name="CERH" caption="Channel Enable Register High"/>
        </register>
        <register offset="0x000c" size="4" name="CERL" initval="0x0" rw="RW" caption="Channel Enable Register Low">
          <bitfield mask="0xffffffff" name="CERL" caption="Channel Enable Register Low"/>
        </register>
        <register offset="0x0010" size="4" name="SR" initval="0x0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="EXP" caption="Channel Unlock Expired"/>
          <bitfield mask="0x00000002" name="CAS" caption="Channel Access Successful"/>
          <bitfield mask="0x00000004" name="CAU" caption="Channel Access Unsuccessful"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Unlock Register Read"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Unlock Register Key Error"/>
          <bitfield mask="0x00000020" name="URES" caption="Unlock Register Error"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Master Interface Bus Error"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="RTR Address Error"/>
          <bitfield mask="0x00000100" name="EN" caption="SAU Enabled"/>
          <bitfield mask="0x00000200" name="SEN" caption="SAU Setup Mode Enabled"/>
          <bitfield mask="0x00000400" name="IDLE" caption="SAU Master Interface Idle"/>
        </register>
        <register offset="0x0014" size="4" name="IER" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="EXP" caption="Enable Channel Unlock Expired Interrupt"/>
          <bitfield mask="0x00000002" name="CAS" caption="Enable Channel Access Successful Interrupt"/>
          <bitfield mask="0x00000004" name="CAU" caption="Enable Channel Access Unsuccessful Interrupt"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Enable Unlock Register Read Interrupt"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Enable Unlock Register Key Error Interrupt"/>
          <bitfield mask="0x00000020" name="URES" caption="Enable Unlock Register Error Interrupt"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Enable Master Interface Bus Error Interrupt"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="Enable Illegal RTR Address Setup Interrupt"/>
        </register>
        <register offset="0x0018" size="4" name="IDR" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="EXP" caption="Disable Channel Unlock Expired Interrupt"/>
          <bitfield mask="0x00000002" name="CAS" caption="Disable Channel Access Successful Interrupt"/>
          <bitfield mask="0x00000004" name="CAU" caption="Disable Channel Access Unsuccessful Interrupt"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Disable Unlock Register Read Interrupt"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Disable Unlock Register Key Error Interrupt"/>
          <bitfield mask="0x00000020" name="URES" caption="Disable Inlock Register Error Interrupt"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Disable Master Interface Bus Error Interrupt"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="Disable Illegal RTR Address Setup Interrupt"/>
        </register>
        <register offset="0x001c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="EXP" caption="Channel Unlock Expired Interrupt Mask Bit"/>
          <bitfield mask="0x00000002" name="CAS" caption="Channel Access Successful Interrupt Mask Bit"/>
          <bitfield mask="0x00000004" name="CAU" caption="Channel Access Unsuccessful Interrupt Mask Bit"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Unlock Register Read Interrupt Mask Bit"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Unlock Register Key Error Interrupt Mask Bit"/>
          <bitfield mask="0x00000020" name="URES" caption="Unlock Register Error Interrupt Mask Bit"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Master Interface Bus Error Interrupt Mask Bit"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="Illegal RTR Address Setup Interrupt Mask Bit"/>
        </register>
        <register offset="0x0020" size="4" name="ICR" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="EXP" caption="Clear Channel Unlock Expired bit"/>
          <bitfield mask="0x00000002" name="CAS" caption="Clear Channel Access Successful bit"/>
          <bitfield mask="0x00000004" name="CAU" caption="Clear Channel Access Unsuccessful bit"/>
          <bitfield mask="0x00000008" name="URREAD" caption="Clear Unlock Register Read bit"/>
          <bitfield mask="0x00000010" name="URKEY" caption="Clear Unlock Register Key Error bit"/>
          <bitfield mask="0x00000020" name="URES" caption="Clear Unlock Register Error bit"/>
          <bitfield mask="0x00000040" name="MBERROR" caption="Clear Master Interface Bus Error bit"/>
          <bitfield mask="0x00000080" name="RTRADR" caption="Clear Illegal RTR Address Setup bit"/>
        </register>
        <register offset="0x0024" size="4" name="PARAMETER" initval="0x10" rw="R" caption="Parameter Register">
          <bitfield mask="0x0000003f" name="CHANNELS" caption="SAU Parameters"/>
        </register>
        <register offset="0x0028" size="4" name="VERSION" initval="0x111" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
      <register-group name="SAU_HSB" caption="Secure Access Unit">
        <register offset="0x00fc" size="4" name="UR" rw="W" caption="Unlock Register">
          <bitfield mask="0x0000003f" name="CHANNEL" caption="Channel number"/>
          <bitfield mask="0x0000ff00" name="KEY" caption="Unlock Key"/>
        </register>
        <register offset="0x00" size="4" count="0x3F" count-param="CHANNELS" name="RTR">
          <bitfield mask="0xffffffff" name="RTR" caption="Remap Target Address for channel n"/>
        </register>
      </register-group>
    </module><module id="I7061" version="1.0.1" name="SCAN" caption="Custom module for scan signals"/><module id="I7149" version="1.1.0" name="SCIF" caption="System Control Interface">
      <register-group name="SCIF" caption="System Control Interface">
        <register offset="0x0000" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="OSC32RDY"/>
          <bitfield mask="0x00000002" name="OSC0RDY"/>
          <bitfield mask="0x00000020" name="VREGOK"/>
          <bitfield mask="0x00000040" name="SM33DET"/>
          <bitfield mask="0x00000080" name="BODDET"/>
          <bitfield mask="0x00000100" name="DFLL0LOCKC"/>
          <bitfield mask="0x00000200" name="DFLL0LOCKF"/>
          <bitfield mask="0x00000400" name="DFLL0LOCKA"/>
          <bitfield mask="0x00000800" name="DFLL0LOCKLOSTC"/>
          <bitfield mask="0x00001000" name="DFLL0LOCKLOSTF"/>
          <bitfield mask="0x00002000" name="DFLL0LOCKLOSTA"/>
          <bitfield mask="0x00004000" name="DFLL0RDY"/>
          <bitfield mask="0x00008000" name="DFLL0RCS"/>
          <bitfield mask="0x00010000" name="BRIFARDY"/>
          <bitfield mask="0x00020000" name="PLLLOCK0"/>
          <bitfield mask="0x00040000" name="PLLLOCKLOST0"/>
          <bitfield mask="0x00080000" name="FLOBUSY"/>
          <bitfield mask="0x00100000" name="FLOOSCREADY"/>
          <bitfield mask="0x00200000" name="FLOLOCK"/>
          <bitfield mask="0x00400000" name="FLONOLOCK"/>
          <bitfield mask="0x00800000" name="FLOJITTER"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x0004" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="OSC32RDY"/>
          <bitfield mask="0x00000002" name="OSC0RDY"/>
          <bitfield mask="0x00000020" name="VREGOK"/>
          <bitfield mask="0x00000040" name="SM33DET"/>
          <bitfield mask="0x00000080" name="BODDET"/>
          <bitfield mask="0x00000100" name="DFLL0LOCKC"/>
          <bitfield mask="0x00000200" name="DFLL0LOCKF"/>
          <bitfield mask="0x00000400" name="DFLL0LOCKA"/>
          <bitfield mask="0x00000800" name="DFLL0LOCKLOSTC"/>
          <bitfield mask="0x00001000" name="DFLL0LOCKLOSTF"/>
          <bitfield mask="0x00002000" name="DFLL0LOCKLOSTA"/>
          <bitfield mask="0x00004000" name="DFLL0RDY"/>
          <bitfield mask="0x00008000" name="DFLL0RCS"/>
          <bitfield mask="0x00010000" name="BRIFARDY"/>
          <bitfield mask="0x00020000" name="PLLLOCK0"/>
          <bitfield mask="0x00040000" name="PLLLOCKLOST0"/>
          <bitfield mask="0x00080000" name="FLOBUSY"/>
          <bitfield mask="0x00100000" name="FLOOSCREADY"/>
          <bitfield mask="0x00200000" name="FLOLOCK"/>
          <bitfield mask="0x00400000" name="FLONOLOCK"/>
          <bitfield mask="0x00800000" name="FLOJITTER"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x0008" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="OSC32RDY"/>
          <bitfield mask="0x00000002" name="OSC0RDY"/>
          <bitfield mask="0x00000020" name="VREGOK"/>
          <bitfield mask="0x00000040" name="SM33DET"/>
          <bitfield mask="0x00000080" name="BODDET"/>
          <bitfield mask="0x00000100" name="DFLL0LOCKC"/>
          <bitfield mask="0x00000200" name="DFLL0LOCKF"/>
          <bitfield mask="0x00000400" name="DFLL0LOCKA"/>
          <bitfield mask="0x00000800" name="DFLL0LOCKLOSTC"/>
          <bitfield mask="0x00001000" name="DFLL0LOCKLOSTF"/>
          <bitfield mask="0x00002000" name="DFLL0LOCKLOSTA"/>
          <bitfield mask="0x00004000" name="DFLL0RDY"/>
          <bitfield mask="0x00008000" name="DFLL0RCS"/>
          <bitfield mask="0x00010000" name="BRIFARDY"/>
          <bitfield mask="0x00020000" name="PLLLOCK0"/>
          <bitfield mask="0x00040000" name="PLLLOCKLOST0"/>
          <bitfield mask="0x00080000" name="FLOBUSY"/>
          <bitfield mask="0x00100000" name="FLOOSCREADY"/>
          <bitfield mask="0x00200000" name="FLOLOCK"/>
          <bitfield mask="0x00400000" name="FLONOLOCK"/>
          <bitfield mask="0x00800000" name="FLOJITTER"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x000c" size="4" name="ISR" initval="0x0" rw="R" caption="Interrupt Status Register">
          <bitfield mask="0x00000001" name="OSC32RDY"/>
          <bitfield mask="0x00000002" name="OSC0RDY"/>
          <bitfield mask="0x00000020" name="VREGOK"/>
          <bitfield mask="0x00000040" name="SM33DET"/>
          <bitfield mask="0x00000080" name="BODDET"/>
          <bitfield mask="0x00000100" name="DFLL0LOCKC"/>
          <bitfield mask="0x00000200" name="DFLL0LOCKF"/>
          <bitfield mask="0x00000400" name="DFLL0LOCKA"/>
          <bitfield mask="0x00000800" name="DFLL0LOCKLOSTC"/>
          <bitfield mask="0x00001000" name="DFLL0LOCKLOSTF"/>
          <bitfield mask="0x00002000" name="DFLL0LOCKLOSTA"/>
          <bitfield mask="0x00004000" name="DFLL0RDY"/>
          <bitfield mask="0x00008000" name="DFLL0RCS"/>
          <bitfield mask="0x00010000" name="BRIFARDY"/>
          <bitfield mask="0x00020000" name="PLLLOCK0"/>
          <bitfield mask="0x00040000" name="PLLLOCKLOST0"/>
          <bitfield mask="0x00080000" name="FLOBUSY"/>
          <bitfield mask="0x00100000" name="FLOOSCREADY"/>
          <bitfield mask="0x00200000" name="FLOLOCK"/>
          <bitfield mask="0x00400000" name="FLONOLOCK"/>
          <bitfield mask="0x00800000" name="FLOJITTER"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x0010" size="4" name="ICR" initval="0x0" rw="W" caption="Interrupt Clear Register">
          <bitfield mask="0x00000001" name="OSC32RDY"/>
          <bitfield mask="0x00000002" name="OSC0RDY"/>
          <bitfield mask="0x00000020" name="VREGOK"/>
          <bitfield mask="0x00000040" name="SM33DET"/>
          <bitfield mask="0x00000080" name="BODDET"/>
          <bitfield mask="0x00000100" name="DFLL0LOCKC"/>
          <bitfield mask="0x00000200" name="DFLL0LOCKF"/>
          <bitfield mask="0x00000400" name="DFLL0LOCKA"/>
          <bitfield mask="0x00000800" name="DFLL0LOCKLOSTC"/>
          <bitfield mask="0x00001000" name="DFLL0LOCKLOSTF"/>
          <bitfield mask="0x00002000" name="DFLL0LOCKLOSTA"/>
          <bitfield mask="0x00004000" name="DFLL0RDY"/>
          <bitfield mask="0x00008000" name="DFLL0RCS"/>
          <bitfield mask="0x00010000" name="BRIFARDY"/>
          <bitfield mask="0x00020000" name="PLLLOCK0"/>
          <bitfield mask="0x00040000" name="PLLLOCKLOST0"/>
          <bitfield mask="0x00080000" name="FLOBUSY"/>
          <bitfield mask="0x00100000" name="FLOOSCREADY"/>
          <bitfield mask="0x00200000" name="FLOLOCK"/>
          <bitfield mask="0x00400000" name="FLONOLOCK"/>
          <bitfield mask="0x00800000" name="FLOJITTER"/>
          <bitfield mask="0x80000000" name="AE"/>
        </register>
        <register offset="0x0014" size="4" name="PCLKSR" initval="0x0" rw="R" caption="Power and Clocks Status Register">
          <bitfield mask="0x00000001" name="OSC32RDY"/>
          <bitfield mask="0x00000002" name="OSC0RDY"/>
          <bitfield mask="0x00000020" name="VREGOK"/>
          <bitfield mask="0x00000040" name="SM33DET"/>
          <bitfield mask="0x00000080" name="BODDET"/>
          <bitfield mask="0x00000100" name="DFLL0LOCKC"/>
          <bitfield mask="0x00000200" name="DFLL0LOCKF"/>
          <bitfield mask="0x00000400" name="DFLL0LOCKA"/>
          <bitfield mask="0x00000800" name="DFLL0LOCKLOSTC"/>
          <bitfield mask="0x00001000" name="DFLL0LOCKLOSTF"/>
          <bitfield mask="0x00002000" name="DFLL0LOCKLOSTA"/>
          <bitfield mask="0x00004000" name="DFLL0RDY"/>
          <bitfield mask="0x00008000" name="DFLL0RCS"/>
          <bitfield mask="0x00010000" name="BRIFARDY"/>
          <bitfield mask="0x00020000" name="PLLLOCK0"/>
          <bitfield mask="0x00040000" name="PLLLOCKLOST0"/>
          <bitfield mask="0x00080000" name="FLOBUSY"/>
          <bitfield mask="0x00100000" name="FLOOSCREADY"/>
          <bitfield mask="0x00200000" name="FLOLOCK"/>
          <bitfield mask="0x00400000" name="FLONOLOCK"/>
          <bitfield mask="0x00800000" name="FLOJITERR"/>
          <bitfield mask="0x40000000" name="BRIFAVALID"/>
        </register>
        <register offset="0x0018" size="4" name="UNLOCK" initval="0x0" rw="W" caption="Unlock Register">
          <bitfield mask="0x000003ff" name="ADDR" caption="Unlock Address"/>
          <bitfield mask="0xff000000" name="KEY" values="KEY" caption="Unlock Key"/>
        </register>
        <register offset="0x001c" size="4" name="OSCCTRL0" initval="0x0" rw="RW" caption="Oscillator Control Register">
          <bitfield mask="0x00000001" name="MODE" values="MODE1" caption="Oscillator Mode"/>
          <bitfield mask="0x00000006" name="GAIN" values="GAIN" caption="Gain"/>
          <bitfield mask="0x00000008" name="AGC" caption="Automatic Gain Control"/>
          <bitfield mask="0x00000f00" name="STARTUP" values="STARTUP1" caption="Oscillator Start-up Time"/>
          <bitfield mask="0x00010000" name="OSCEN" caption="Oscillator Enable"/>
        </register>
        <register offset="0x0020" size="4" name="OSCCTRL32" initval="0x4" rw="RW" caption="Oscillator 32 Control Register">
          <bitfield mask="0x00000001" name="OSC32EN" caption="32KHz Oscillator Enable"/>
          <bitfield mask="0x00000002" name="PINSEL" caption="Pins Select"/>
          <bitfield mask="0x00000004" name="EN32K" caption="32KHz Output Enable"/>
          <bitfield mask="0x00000008" name="EN1K" caption="1KHz Output Enable"/>
          <bitfield mask="0x00000700" name="MODE" values="MODE2" caption="Oscillator Mode"/>
          <bitfield mask="0x00070000" name="STARTUP" values="STARTUP2" caption="Oscillator Start-up Time"/>
          <bitfield mask="0x80000000" name="TESTMODE" caption="Enable 32KHz oscillator test mode"/>
        </register>
        <register offset="0x0024" size="4" name="DFLL0CONF" initval="0x0" rw="RW" caption="DFLL0 Config Register">
          <bitfield mask="0x00000001" name="EN" caption="Enable"/>
          <bitfield mask="0x00000002" name="MODE" caption="Mode Selection"/>
          <bitfield mask="0x00000004" name="DITHER" caption="Enable Dithering"/>
          <bitfield mask="0x00000008" name="LLAW" caption="Lose Lock After Wake"/>
          <bitfield mask="0x00000010" name="USBCRM" caption="USB Clock Recovery Mode"/>
          <bitfield mask="0x00000020" name="CCEN" caption="Carence Cycle Enable"/>
          <bitfield mask="0x00000040" name="QLEN" caption="Quick Lock Enable"/>
          <bitfield mask="0x0001ff00" name="FINE" caption="Fine Calibration Value"/>
          <bitfield mask="0xff000000" name="COARSE" caption="Coarse Calibration Value"/>
        </register>
        <register offset="0x0028" size="4" name="DFLL0MUL" initval="0x0" rw="RW" caption="DFLL0 Multiplier Register">
          <bitfield mask="0x0000ffff" name="FMUL" caption="DFLL Fractional Multiply Factor"/>
          <bitfield mask="0xffff0000" name="IMUL" caption="DFLL Integer Multiply Factor"/>
        </register>
        <register offset="0x002c" size="4" name="DFLL0STEP" initval="0x0" rw="RW" caption="DFLL0 Step Register">
          <bitfield mask="0x000000ff" name="CSTEP" caption="Coarse Maximum Step"/>
          <bitfield mask="0x01ff0000" name="FSTEP" caption="Fine Maximum Step"/>
        </register>
        <register offset="0x0030" size="4" name="DFLL0SSG" initval="0x0" rw="RW" caption="DFLL0 Spread Spectrum Generator Control Register">
          <bitfield mask="0x00000001" name="EN" caption="Enable"/>
          <bitfield mask="0x00000002" name="PRBS" caption="Pseudo Random Bit Sequence"/>
          <bitfield mask="0x00001f00" name="AMPLITUDE" caption="SSG Amplitude"/>
          <bitfield mask="0x001f0000" name="STEPSIZE" caption="SSG Step Size"/>
        </register>
        <register offset="0x0034" size="4" name="DFLL0RATIO" initval="0x0" rw="R" caption="DFLL0 Ratio Registe">
          <bitfield mask="0x0000001f" name="NUMREF" caption="Numerical Reference"/>
          <bitfield mask="0xffff0000" name="RATIODIFF" caption="Multiplication Ratio Difference"/>
        </register>
        <register offset="0x0038" size="4" name="DFLL0SYNC" initval="0x0" rw="W" caption="DFLL0 Synchronization Register">
          <bitfield mask="0x00000001" name="SYNC" caption="Synchronization"/>
        </register>
        <register offset="0x003c" size="4" name="BOD" rw="RW" caption="BOD Control Register">
          <bitfield mask="0x0000003f" name="LEVEL" caption="BOD Level"/>
          <bitfield mask="0x00000040" name="HYST" caption="BOD Hysteresis"/>
          <bitfield mask="0x00000300" name="CTRL" values="CTRL" caption="BOD Control"/>
          <bitfield mask="0x00010000" name="FCD" caption="Fuse Calibration Done"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store Final Value"/>
        </register>
        <register offset="0x0040" size="4" name="BGCR" rw="RW" caption="Bandgap Calibration Register">
          <bitfield mask="0x00000007" name="CALIB" caption="Calibration Value"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash Calibration Done"/>
          <bitfield mask="0x80000000" name="SFV" caption="Stor Final Value"/>
        </register>
        <register offset="0x0044" size="4" name="VREGCR" rw="RW" caption="Voltage Regulator Calibration Register">
          <bitfield mask="0x00000007" name="SELVDD" caption="Select VDD"/>
          <bitfield mask="0x00000020" name="EN" caption="Enable"/>
          <bitfield mask="0x00000040" name="VREGOK" caption="Voltage Regulator OK Status"/>
          <bitfield mask="0x00000080" name="ON" caption="Voltage Regulator On Status"/>
          <bitfield mask="0x00000f00" name="CALIB" caption="Calibration Value"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash Calibration Done"/>
          <bitfield mask="0x00020000" name="DEEPDIS" caption="Disable Regulator Deep Mode"/>
          <bitfield mask="0x00040000" name="POR33EN" caption="Power-On Reset 3.3V Enable"/>
          <bitfield mask="0x00080000" name="POR33STATUS" caption="Power-On Reset 3.3V Status"/>
          <bitfield mask="0x00100000" name="POR33MASK" caption="Power-On Reset 3.3V Output Mask"/>
          <bitfield mask="0x00200000" name="POR18EN" caption="Power-On Reset 1.8V Enable"/>
          <bitfield mask="0x00400000" name="POR18STATUS" caption="Power-On Reset 1.8V Status"/>
          <bitfield mask="0x00800000" name="POR18MASK" caption="Power-On Reset 1.8V Output Mask"/>
          <bitfield mask="0x01000000" name="POR33VALUE" caption="Power-On Reset 3.3V Value"/>
          <bitfield mask="0x02000000" name="POR18VALUE" caption="Power-On Reset 1.8V Value"/>
          <bitfield mask="0x04000000" name="DBG" caption="Debug session"/>
          <bitfield mask="0x40000000" name="INTPD" caption="Internal Pulldown"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store Final Value"/>
        </register>
        <register offset="0x0048" size="4" name="RCCR" rw="RW" caption="System RC Oscillator Calibration Register">
          <bitfield mask="0x000003ff" name="CALIB" caption="Calibration Value"/>
          <bitfield mask="0x00010000" name="FCD" caption="Flash Calibration Done"/>
        </register>
        <register offset="0x004c" size="4" name="SM33" rw="RW" caption="Supply Monitor 33 Calibration Register">
          <bitfield mask="0x0000000f" name="CTRL" values="CTRL_SM33" caption="Supply Monitor Control"/>
          <bitfield mask="0x00000080" name="FS" caption="Force Sampling Mode"/>
          <bitfield mask="0x00000f00" name="CALIB" caption="Calibration Value"/>
          <bitfield mask="0x00010000" name="FCD" caption="Fuse Calibration Done"/>
          <bitfield mask="0x00020000" name="SFV" caption="Store Final Value"/>
          <bitfield mask="0x00040000" name="ONSM" caption="Supply Monitor On Indicator"/>
          <bitfield mask="0x0f000000" name="SAMPFREQ" caption="Sampling Frequency"/>
        </register>
        <register offset="0x0050" size="4" name="TSENS" initval="0x0" rw="RW" caption="Temperature Sensor Configuration Register">
          <bitfield mask="0x00000001" name="EN" caption="Temperature Sensor Enable"/>
        </register>
        <register offset="0x0054" size="4" name="FLOCR" initval="0x8000" rw="RW" caption="Frequency Locked Oscillator Configuration Register">
          <bitfield mask="0x00000001" name="EN" caption="Enable"/>
          <bitfield mask="0x00000004" name="TUNEEN" caption="Tuner Enable"/>
          <bitfield mask="0x00000008" name="LOCK" caption="Lock"/>
          <bitfield mask="0x00000010" name="NOLOCK" caption="No Lock"/>
          <bitfield mask="0x0000ff00" name="SEL" caption="Select"/>
          <bitfield mask="0x00010000" name="FCD" caption="FLO Fuse Calibration Done"/>
          <bitfield mask="0x3ff00000" name="RATIO" caption="Ratio"/>
          <bitfield mask="0x80000000" name="SFV" caption="Store Final Value"/>
        </register>
        <register offset="0x0058" size="4" name="RC120MCR" initval="0x0" rw="RW" caption="120 MHz RC Oscillator Control Register">
          <bitfield mask="0x00000001" name="EN" caption="RC120M Enable"/>
        </register>
        <register offset="0x005c" size="4" name="BR0" initval="0x0" rw="RW" caption="Backup Register 0"/>
        <register offset="0x0060" size="4" name="BR1" initval="0x0" rw="RW" caption="Backup Register 1"/>
        <register offset="0x0064" size="4" name="BR2" initval="0x0" rw="RW" caption="Backup Register 2"/>
        <register offset="0x0068" size="4" name="BR3" initval="0x0" rw="RW" caption="Backup Register 3"/>
        <register offset="0x006c" size="4" name="RC32KCR" initval="0x0" rw="RW" caption="32 kHz RC Oscillator Control Register">
          <bitfield mask="0x00000001" name="EN" caption="RC32K Enable"/>
        </register>
        <register offset="0x0070" size="4" name="GCCTRL" count="10" initval="0x0" rw="RW" caption="Generic Clock Control">
          <bitfield mask="0x00000001" name="CEN" caption="Clock Enable"/>
          <bitfield mask="0x00000002" name="DIVEN" values="DIVEN" caption="Divide Enable"/>
          <bitfield mask="0x00001f00" name="OSCSEL" caption="Clock Select"/>
          <bitfield mask="0xffff0000" name="DIV" caption="Division Factor"/>
        </register>
        <register offset="0x0098" size="4" name="PLL0" initval="0x0" rw="RW" caption="PLL0 Control Register">
          <bitfield mask="0x00000001" name="PLLEN" caption="PLL Enable"/>
          <bitfield mask="0x00000006" name="PLLOSC" values="PLLOSC" caption="PLL Oscillator Select"/>
          <bitfield mask="0x00000038" name="PLLOPT" caption="PLL Option"/>
          <bitfield mask="0x00000f00" name="PLLDIV" caption="PLL Division Factor"/>
          <bitfield mask="0x000f0000" name="PLLMUL" caption="PLL Multiply Factor"/>
          <bitfield mask="0x3f000000" name="PLLCOUNT" caption="PLL Count"/>
        </register>
        <register offset="0x009c" size="4" name="HRPCR" rw="RW" caption="High Resolution Prescaler Control Register">
          <bitfield mask="0x00000001" name="HRPEN" caption="High Resolution Prescaler Enable"/>
          <bitfield mask="0x0000000e" name="CKSEL" caption="Clock Input Selection"/>
          <bitfield mask="0xffffff00" name="HRCOUNT" caption="High Resolution Counter"/>
        </register>
        <register offset="0x00a0" size="4" name="FPCR" rw="RW" caption="Fractional Prescaler Control Register">
          <bitfield mask="0x00000001" name="FPEN" caption="High Resolution Prescaler Enable"/>
          <bitfield mask="0x0000000e" name="CKSEL" caption="Clock Input Selection"/>
        </register>
        <register offset="0x00a4" size="4" name="FPMUL" rw="RW" caption="Fractional Prescaler Multiplier Register">
          <bitfield mask="0x0000ffff" name="FPMUL" caption="Fractional Prescaler Multiplication Factor"/>
        </register>
        <register offset="0x00a8" size="4" name="FPDIV" rw="RW" caption="Fractional Prescaler DIVIDER Register">
          <bitfield mask="0x0000ffff" name="FPDIV" caption="Fractional Prescaler Division Factor"/>
        </register>
        <register offset="0x03bc" size="4" name="CMVERSION" rw="R" caption="Commonly used Modules Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03c0" size="4" name="GCLKPRESCVERSION" rw="R" caption="Generic Clock Prescaler Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03c4" size="4" name="PLLVERSION" rw="R" caption="PLL Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant nubmer"/>
        </register>
        <register offset="0x03c8" size="4" name="OSC0VERSION" rw="R" caption="Oscillator 0 Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant nubmer"/>
        </register>
        <register offset="0x03cc" size="4" name="OSC32VERSION" rw="R" caption="32 KHz Oscillator Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant nubmer"/>
        </register>
        <register offset="0x03d0" size="4" name="DFLLIFVERSION" rw="R" caption="DFLL Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03d4" size="4" name="BODIFAVERSION" rw="R" caption="BOD Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03d8" size="4" name="VREGIFBVERSION" rw="R" caption="Voltage Regulator Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03dc" size="4" name="RCOSCIFAVERSION" rw="R" caption="System RC Oscillator Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03e0" size="4" name="SM33IFAVERSION" rw="R" caption="3.3V Supply Monitor Version Register">
          <bitfield mask="0x0000000f" name="VERSION" caption="Version number"/>
          <bitfield mask="0x0fff0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03e4" size="4" name="TSENSIFAVERSION" rw="R" caption="Temperature Sensor Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03e8" size="4" name="FLOVERSION" rw="R" caption="Frequency Locked Oscillator Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03ec" size="4" name="RC120MIFAVERSION" rw="R" caption="120 MHz RC Oscillator Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03f0" size="4" name="BRIFAVERSION" rw="R" caption="Backup Register Interface Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03f4" size="4" name="RC32KIFAVERSION" rw="R" caption="32 kHz RC Oscillator Version Register">
          <bitfield mask="0x00000fff" name="VVERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03f8" size="4" name="GCLKVERSION" rw="R" caption="Generic Clock Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
        <register offset="0x03fc" size="4" name="VERSION" rw="R" caption="SCIF Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
      <value-group name="DIVEN">
        <value name="NO_DIV_CLOCK" value="0"/>
        <value name="DIV_CLOCK" value="1"/>
      </value-group>
      <value-group name="CTRL">
        <value name="DISABLED" value="0"/>
        <value name="ENABLED" value="1"/>
        <value name="ENABLED_NORESET" value="2"/>
      </value-group>
      <value-group name="CTRL_SM33">
        <value name="DISABLED1" value="0"/>
        <value name="ENABLED" value="1"/>
        <value name="ENABLED_NORESET" value="2"/>
        <value name="DISABLED2" value="3"/>
      </value-group>
      <value-group name="MODE1">
        <value name="EXT_CLOCK" value="0"/>
        <value name="CRYSTAL" value="1"/>
      </value-group>
      <value-group name="MODE2">
        <value name="EXT_CLOCK" value="0"/>
        <value name="CRYSTAL" value="1"/>
        <value name="CRYSTAL_HIC" value="4"/>
      </value-group>
      <value-group name="PLLOSC">
        <value name="OSC0" value="0"/>
        <value name="GCLK8" value="1"/>
      </value-group>
      <value-group name="GAIN">
          <value name="G0" value="0"/>
          <value name="G1" value="1"/>
          <value name="G2" value="2"/>
          <value name="G3" value="3"/>
      </value-group>
      <value-group name="STARTUP1">
          <value name="0_RCOSC" value="0"/>
          <value name="64_RCOSC" value="1"/>
          <value name="128_RCOSC" value="2"/>
          <value name="2048_RCOSC" value="3"/>
          <value name="4096_RCOSC" value="4"/>
          <value name="8192_RCOSC" value="5"/>
          <value name="16384_RCOSC" value="6"/>
          <value name="32768_RCOSC" value="7"/>
          <value name="4_RCOSC" value="8"/>
          <value name="8_RCOSC" value="9"/>
          <value name="16_RCOSC" value="10"/>
          <value name="32_RCOSC" value="11"/>
          <value name="256_RCOSC" value="12"/>
          <value name="512_RCOSC" value="13"/>
          <value name="1024_RCOSC" value="14"/>
      </value-group>
      <value-group name="STARTUP2">
          <value name="0_RCOSC" value="0"/>
          <value name="128_RCOSC" value="1"/>
          <value name="8192_RCOSC" value="2"/>
          <value name="16384_RCOSC" value="3"/>
          <value name="65536_RCOSC" value="4"/>
          <value name="131072_RCOSC" value="5"/>
          <value name="262144_RCOSC" value="6"/>
          <value name="524288_RCOSC" value="7"/>
      </value-group>
      <value-group name="KEY">
          <value name="VALUE" value="0xAA"/>
      </value-group>
    </module><module id="I7602" version="2.1.1" name="SPI" caption="Serial Peripheral Interface">
      <register-group name="SPI" caption="Serial Peripheral Interface">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="W" caption="Control Register">
          <bitfield mask="0x00000001" name="SPIEN" caption="SPI Enable"/>
          <bitfield mask="0x00000002" name="SPIDIS" caption="SPI Disable"/>
          <bitfield mask="0x00000080" name="SWRST" caption="SPI Software Reset"/>
          <bitfield mask="0x00000100" name="FLUSHFIFO" caption="Flush FIFO command"/>
          <bitfield mask="0x01000000" name="LASTXFER" caption="Last Transfer"/>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <bitfield mask="0x00000001" name="MSTR" caption="Master/Slave Mode"/>
          <bitfield mask="0x00000002" name="PS" caption="Peripheral Select"/>
          <bitfield mask="0x00000004" name="PCSDEC" caption="Chip Select Decode"/>
          <bitfield mask="0x00000010" name="MODFDIS" caption="Mode Fault Detection"/>
          <bitfield mask="0x00000020" name="WDRBT" caption="wait data read before transfer"/>
          <bitfield mask="0x00000040" name="RXFIFOEN" caption="FIFO in Reception Enable"/>
          <bitfield mask="0x00000080" name="LLB" caption="Local Loopback Enable"/>
          <bitfield mask="0x000f0000" name="PCS" caption="Peripheral Chip Select"/>
          <bitfield mask="0xff000000" name="DLYBCS" caption="Delay Between Chip Selects"/>
        </register>
        <register offset="0x0008" size="4" name="RDR" initval="0x0" rw="R" caption="Receive Data Register">
          <bitfield mask="0x0000ffff" name="RD" caption="Receive Data"/>
          <bitfield mask="0x000f0000" name="PCS" caption="Peripheral Chip Select"/>
        </register>
        <register offset="0x000c" size="4" name="TDR" initval="0x0" rw="W" caption="Transmit Data Register">
          <bitfield mask="0x0000ffff" name="TD" caption="Transmit Data"/>
          <bitfield mask="0x000f0000" name="PCS" caption="Peripheral Chip Select"/>
          <bitfield mask="0x01000000" name="LASTXFER" caption="Last Transfer"/>
        </register>
        <register offset="0x0010" size="4" name="SR" initval="0xF0" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Status"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of RX buffer"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of TX buffer"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="RX Buffer Full"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="TX Buffer Empty"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty"/>
          <bitfield mask="0x00000400" name="UNDES" caption="Underrun Error Status (Slave Mode Only)"/>
          <bitfield mask="0x00010000" name="SPIENS" caption="SPI Enable Status"/>
        </register>
        <register offset="0x0014" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty Interrupt Enable"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error Interrupt Enable"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Interrupt Enable"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of Receive Buffer Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of Transmit Buffer Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="Receive Buffer Full Interrupt Enable"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Enable"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising Interrupt Enable"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty Enable"/>
          <bitfield mask="0x00000400" name="UNDES" caption="Underrun Error Interrupt Enable"/>
        </register>
        <register offset="0x0018" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full Interrupt Disable"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty Interrupt Disable"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error Interrupt Disable"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Interrupt Disable"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of Receive Buffer Interrupt Disable"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of Transmit Buffer Interrupt Disable"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="Receive Buffer Full Interrupt Disable"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Disable"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising Interrupt Disable"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty Disable"/>
          <bitfield mask="0x00000400" name="UNDES" caption="Underrun Error Interrupt Disable"/>
        </register>
        <register offset="0x001c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RDRF" caption="Receive Data Register Full Interrupt Mask"/>
          <bitfield mask="0x00000002" name="TDRE" caption="Transmit Data Register Empty Interrupt Mask"/>
          <bitfield mask="0x00000004" name="MODF" caption="Mode Fault Error Interrupt Mask"/>
          <bitfield mask="0x00000008" name="OVRES" caption="Overrun Error Interrupt Mask"/>
          <bitfield mask="0x00000010" name="ENDRX" caption="End of Receive Buffer Interrupt Mask"/>
          <bitfield mask="0x00000020" name="ENDTX" caption="End of Transmit Buffer Interrupt Mask"/>
          <bitfield mask="0x00000040" name="RXBUFF" caption="Receive Buffer Full Interrupt Mask"/>
          <bitfield mask="0x00000080" name="TXBUFE" caption="Transmit Buffer Empty Interrupt Mask"/>
          <bitfield mask="0x00000100" name="NSSR" caption="NSS Rising Interrupt Mask"/>
          <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmission Registers Empty Mask"/>
          <bitfield mask="0x00000400" name="UNDES" caption="Underrun Error Interrupt Mask"/>
        </register>
        <register offset="0x0030" size="4" name="CSR0" initval="0x0" rw="RW" caption="Chip Select Register 0">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x0034" size="4" name="CSR1" initval="0x0" rw="RW" caption="Chip Select Register 1">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x0038" size="4" name="CSR2" initval="0x0" rw="RW" caption="Chip Select Register 2">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x003c" size="4" name="CSR3" initval="0x0" rw="RW" caption="Chip Select Register 3">
          <bitfield mask="0x00000001" name="CPOL" caption="Clock Polarity"/>
          <bitfield mask="0x00000002" name="NCPHA" caption="Clock Phase"/>
          <bitfield mask="0x00000004" name="CSNAAT" caption="Chip Select Not Active After Transfer"/>
          <bitfield mask="0x00000008" name="CSAAT" caption="Chip Select Active After Transfer"/>
          <bitfield mask="0x000000f0" name="BITS" values="BITS" caption="Bits Per Transfer"/>
          <bitfield mask="0x0000ff00" name="SCBR" caption="Serial Clock Baud Rate"/>
          <bitfield mask="0x00ff0000" name="DLYBS" caption="Delay Before SPCK"/>
          <bitfield mask="0xff000000" name="DLYBCT" caption="Delay Between Consecutive Transfers"/>
        </register>
        <register offset="0x00e4" size="4" name="WPCR" initval="0x0" rw="RW" caption="Write Protection control Register">
          <bitfield mask="0x00000001" name="SPIWPEN" caption="SPI write Protection Enable"/>
          <bitfield mask="0xffffff00" name="SPIWPKEY" values="SPIWPKEY" caption="SPI write Protection Key Password"/>
        </register>
        <register offset="0x00e8" size="4" name="WPSR" initval="0x0" rw="R" caption="Write Protection status Register">
          <bitfield mask="0x00000007" name="SPIWPVS" values="SPIWPVS" caption="SPI write protection Violation Status"/>
          <bitfield mask="0x0000ff00" name="SPIWPVSRC" caption="SPI write Protection Violation source"/>
        </register>
        <register offset="0x00f8" size="4" name="FEATURES" rw="R" caption="Features Register">
          <bitfield mask="0x0000000f" name="NCS" caption="Number of Chip Selects"/>
          <bitfield mask="0x00000010" name="PCONF" caption="Polarity is Configurable"/>
          <bitfield mask="0x00000020" name="PPNCONF" caption="Polarity is Positive if Polarity is not Configurable"/>
          <bitfield mask="0x00000040" name="PHCONF" caption="Phase is Configurable"/>
          <bitfield mask="0x00000080" name="PHZNCONF" caption="Phase is Zero if Phase is not Configurable"/>
          <bitfield mask="0x00000100" name="LENCONF" caption="Character Length is Configurable"/>
          <bitfield mask="0x0000fe00" name="LENNCONF" caption="Character Length if not Configurable"/>
          <bitfield mask="0x00010000" name="EXTDEC" caption="External Decoder is True"/>
          <bitfield mask="0x00020000" name="CSNAATIMPL" caption="CSNAAT Features are Implemented"/>
          <bitfield mask="0x00040000" name="BRPBHSB" caption="Bridge Type is PB to HSB"/>
          <bitfield mask="0x00080000" name="FIFORIMPL" caption="FIFO in Reception is Implemented"/>
          <bitfield mask="0x00100000" name="SWPIMPL" caption="Spurious Write Protection is Implemented"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x211" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version"/>
          <bitfield mask="0x00070000" name="MFN" caption="mfn"/>
        </register>
      </register-group>
      <value-group name="BITS">
        <value name="8_BPT" value="0"/>
        <value name="9_BPT" value="1"/>
        <value name="10_BPT" value="2"/>
        <value name="11_BPT" value="3"/>
        <value name="12_BPT" value="4"/>
        <value name="13_BPT" value="5"/>
        <value name="14_BPT" value="6"/>
        <value name="15_BPT" value="7"/>
        <value name="16_BPT" value="8"/>
      </value-group>
      <value-group name="SPIWPKEY">
        <value name="VALUE" value="0x00535049"/>
      </value-group>
      <value-group name="SPIWPVS">
        <value name="WRITE_WITH_WP" value="1"/>
        <value name="SWRST_WITH_WP" value="2"/>
        <value name="UNEXPECTED_WRITE" value="4"/>
      </value-group>
    </module><module id="I7604" version="2.2.3.1" name="TC" caption="Timer/Counter">
      <register-group name="channel" size="0x40">
        <register offset="0x0000" size="4" name="CCR" initval="0x0" rw="W" caption="Channel Control Register Channel 0">
          <bitfield mask="0x00000001" name="CLKEN" caption="Counter Clock Enable Command"/>
          <bitfield mask="0x00000002" name="CLKDIS" caption="Counter Clock Disable Command"/>
          <bitfield mask="0x00000004" name="SWTRG" caption="Software Trigger Command"/>
        </register>
        <register offset="0x0004" size="4" name="CMR" initval="0x0" rw="RW" caption="Channel Mode Register Channel 0">
          <mode name="capture">
            <bitfield mask="0x00000007" name="TCCLKS" values="TCCLKS" caption="Clock Selection"/>
            <bitfield mask="0x00000008" name="CLKI" caption="Clock Invert"/>
            <bitfield mask="0x00000030" name="BURST" values="BURST" caption="Burst Signal Selection"/>
            <bitfield mask="0x00000040" name="LDBSTOP" caption="Counter Clock Stopped with RB Loading"/>
            <bitfield mask="0x00000080" name="LDBDIS" caption="Counter Clock Disable with RB Loading"/>
            <bitfield mask="0x00000300" name="ETRGEDG" values="ETRGEDG" caption="External Trigger Edge Selection"/>
            <bitfield mask="0x00000400" name="ABETRG" caption="TIOA or TIOB External Trigger Selection"/>
            <bitfield mask="0x00004000" name="CPCTRG" caption="RC Compare Trigger Enable"/>
            <bitfield mask="0x00008000" name="WAVE" caption="Wave"/>
            <bitfield mask="0x00030000" name="LDRA" values="LDRA" caption="RA Loading Selection"/>
            <bitfield mask="0x000c0000" name="LDRB" values="LDRB" caption="RB Loading Selection"/>
          </mode>
          <mode name="waveform">
            <bitfield mask="0x00000007" name="TCCLKS" values="TCCLKS" caption="Clock Selection"/>
            <bitfield mask="0x00000008" name="CLKI" caption="Clock Invert"/>
            <bitfield mask="0x00000030" name="BURST" values="BURST" caption="Burst Signal Selection"/>
            <bitfield mask="0x00000040" name="CPCSTOP" caption="Counter Clock Stopped with RC Compare"/>
            <bitfield mask="0x00000080" name="CPCDIS" caption="Counter Clock Disable with RC Compare"/>
            <bitfield mask="0x00000300" name="EEVTEDG" values="EEVTEDG" caption="External Event Edge Selection"/>
            <bitfield mask="0x00000c00" name="EEVT" values="EEVT" caption="External Event Selection"/>
            <bitfield mask="0x00001000" name="ENETRG" caption="External Event Trigger Enable"/>
            <bitfield mask="0x00006000" name="WAVSEL" values="WAVSEL" caption="Waveform Selection"/>
            <bitfield mask="0x00008000" name="WAVE" caption="WAVE"/>
            <bitfield mask="0x00030000" name="ACPA" values="ACPA" caption="RA Compare Effect on TIOA"/>
            <bitfield mask="0x000c0000" name="ACPC" values="ACPC" caption="RC Compare Effect on TIOA"/>
            <bitfield mask="0x00300000" name="AEEVT" values="AEEVT" caption="External Event Effect on TIOA"/>
            <bitfield mask="0x00c00000" name="ASWTRG" values="ASWTRG" caption="Software Trigger Effect on TIOA"/>
            <bitfield mask="0x03000000" name="BCPB" values="BCPB" caption="RB Compare Effect on TIOB"/>
            <bitfield mask="0x0c000000" name="BCPC" values="BCPC" caption="RC Compare Effect on TIOB"/>
            <bitfield mask="0x30000000" name="BEEVT" values="BEEVT" caption="External Event Effect on TIOB"/>
            <bitfield mask="0xc0000000" name="BSWTRG" values="BSWTRG" caption="Software Trigger Effect on TIOB"/>
          </mode>
        </register>
        <register offset="0x0010" size="4" name="CV" initval="0x0" rw="R" caption="Counter Value Channel 0">
          <bitfield mask="0x0000ffff" name="CV" caption="Counter Value"/>
        </register>
        <register offset="0x0014" size="4" name="RA" initval="0x0" rw="RW" caption="Register A Channel 0">
          <bitfield mask="0x0000ffff" name="RA" caption="Register A"/>
        </register>
        <register offset="0x0018" size="4" name="RB" initval="0x0" rw="RW" caption="Register B Channel 0">
          <bitfield mask="0x0000ffff" name="RB" caption="Register B"/>
        </register>
        <register offset="0x001c" size="4" name="RC" initval="0x0" rw="RW" caption="Register C Channel 0">
          <bitfield mask="0x0000ffff" name="RC" caption="Register C"/>
        </register>
        <register offset="0x0020" size="4" name="SR" initval="0x0" rw="R" caption="Status Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow Status"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun Status"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare Status"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare Status"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare Status"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading Status"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading Status"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger Status"/>
          <bitfield mask="0x00010000" name="CLKSTA" caption="Clock Enabling Status"/>
          <bitfield mask="0x00020000" name="MTIOA" caption="TIOA Mirror"/>
          <bitfield mask="0x00040000" name="MTIOB" caption="TIOB Mirror"/>
        </register>
        <register offset="0x0024" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger"/>
        </register>
        <register offset="0x0028" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger"/>
        </register>
        <register offset="0x002c" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register Channel 0">
          <bitfield mask="0x00000001" name="COVFS" caption="Counter Overflow"/>
          <bitfield mask="0x00000002" name="LOVRS" caption="Load Overrun"/>
          <bitfield mask="0x00000004" name="CPAS" caption="RA Compare"/>
          <bitfield mask="0x00000008" name="CPBS" caption="RB Compare"/>
          <bitfield mask="0x00000010" name="CPCS" caption="RC Compare"/>
          <bitfield mask="0x00000020" name="LDRAS" caption="RA Loading"/>
          <bitfield mask="0x00000040" name="LDRBS" caption="RB Loading"/>
          <bitfield mask="0x00000080" name="ETRGS" caption="External Trigger"/>
        </register>
      </register-group>
      <register-group name="TC" caption="Timer/Counter">
        <register offset="0x00c0" size="4" name="BCR" initval="0x0" rw="W" caption="TC Block Control Register">
          <bitfield mask="0x00000001" name="SYNC" caption="Synchro Command"/>
        </register>
        <register offset="0x00c4" size="4" name="BMR" initval="0x0" rw="RW" caption="TC Block Mode Register">
          <bitfield mask="0x00000003" name="TC0XC0S" values="TC0XC0S" caption="External Clock Signal 0 Selection"/>
          <bitfield mask="0x0000000c" name="TC1XC1S" values="TC1XC1S" caption="External Clock Signal 1 Selection"/>
          <bitfield mask="0x00000030" name="TC2XC2S" values="TC2XC2S" caption="External Clock Signal 2 Selection"/>
        </register>
        <register offset="0x00f8" size="4" name="FEATURES" rw="R" caption="Features Register">
          <bitfield mask="0x000000ff" name="CTRSIZE" caption="Counter Size"/>
          <bitfield mask="0x00000100" name="UPDNIMPL" caption="Up Down is Implemented"/>
          <bitfield mask="0x00000200" name="BRPBHSB" caption="Bridge Type is PB to HSB"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x223" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Reserved. Value subject to change. No functionality associated. This is the Atmel internal version of the macrocell."/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Reserved. Value subject to change. No functionality associated."/>
        </register>
        <register-group offset="0x00" count="0x3" name-in-module="channel" name="channel"/>
      </register-group>
      <value-group name="TC0XC0S">
        <value name="TCLK0" value="0"/>
        <value name="NO_CLK" value="1"/>
        <value name="TIOA1" value="2"/>
        <value name="TIOA2" value="3"/>
      </value-group>
      <value-group name="TC1XC1S">
        <value name="TCLK1" value="0"/>
        <value name="NO_CLK" value="1"/>
        <value name="TIOA0" value="2"/>
        <value name="TIOA2" value="3"/>
      </value-group>
      <value-group name="TC2XC2S">
        <value name="TCLK2" value="0"/>
        <value name="NO_CLK" value="1"/>
        <value name="TIOA0" value="2"/>
        <value name="TIOA1" value="3"/>
      </value-group>
      <value-group name="BURST">
        <value name="NOT_GATED" value="0"/>
        <value name="CLK_AND_XC0" value="1"/>
        <value name="CLK_AND_XC1" value="2"/>
        <value name="CLK_AND_XC2" value="3"/>
      </value-group>
      <value-group name="ETRGEDG">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE" value="1"/>
        <value name="NEG_EDGE" value="2"/>
        <value name="BOTH_EDGES" value="3"/>
      </value-group>
      <value-group name="LDRA">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE_TIOA" value="1"/>
        <value name="NEG_EDGE_TIOA" value="2"/>
        <value name="BIOTH_EDGES_TIOA" value="3"/>
      </value-group>
      <value-group name="LDRB">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE_TIOA" value="1"/>
        <value name="NEG_EDGE_TIOA" value="2"/>
        <value name="BIOTH_EDGES_TIOA" value="3"/>
      </value-group>
      <value-group name="TCCLKS">
        <value name="TIMER_CLOCK1" value="0"/>
        <value name="TIMER_CLOCK2" value="1"/>
        <value name="TIMER_CLOCK3" value="2"/>
        <value name="TIMER_CLOCK4" value="3"/>
        <value name="TIMER_CLOCK5" value="4"/>
        <value name="XC0" value="5"/>
        <value name="XC1" value="6"/>
        <value name="XC2" value="7"/>
      </value-group>
      <value-group name="ACPA">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="ACPC">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="AEEVT">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="ASWTRG">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BCPB">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BCPC">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BEEVT">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="BSWTRG">
        <value name="NONE" value="0"/>
        <value name="SET" value="1"/>
        <value name="CLEAR" value="2"/>
        <value name="TOGGLE" value="3"/>
      </value-group>
      <value-group name="EEVT">
        <value name="TIOB_INPUT" value="0"/>
        <value name="XC0_OUTPUT" value="1"/>
        <value name="XC1_OUTPUT" value="2"/>
        <value name="XC2_OUTPUT" value="3"/>
      </value-group>
      <value-group name="EEVTEDG">
        <value name="NO_EDGE" value="0"/>
        <value name="POS_EDGE" value="1"/>
        <value name="NEG_EDGE" value="2"/>
        <value name="BOTH_EDGES" value="3"/>
      </value-group>
      <value-group name="TCCLKS">
        <value name="TIMER_DIV1_CLOCK" value="0"/>
        <value name="TIMER_DIV2_CLOCK" value="1"/>
        <value name="TIMER_DIV3_CLOCK" value="2"/>
        <value name="TIMER_DIV4_CLOCK" value="3"/>
        <value name="TIMER_DIV5_CLOCK" value="4"/>
        <value name="XC0" value="5"/>
        <value name="XC1" value="6"/>
        <value name="XC2" value="7"/>
      </value-group>
      <value-group name="WAVSEL">
        <value name="UP_NO_AUTO" value="0"/>
        <value name="UPDOWN_NO_AUTO" value="1"/>
        <value name="UP_AUTO" value="2"/>
        <value name="UPDOWN_AUTO" value="3"/>
      </value-group>
    </module><module id="I7535" version="1.1.0" name="TWIM" caption="Two-wire Master Interface">
      <register-group name="TWIM" caption="Two-wire Master Interface">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="W" caption="Control">
          <bitfield mask="0x00000001" name="MEN" caption="Master Enable"/>
          <bitfield mask="0x00000002" name="MDIS" caption="Master Disable"/>
          <bitfield mask="0x00000010" name="SMEN" caption="SMBus Enable"/>
          <bitfield mask="0x00000020" name="SMDIS" caption="SMBus Disable"/>
          <bitfield mask="0x00000080" name="SWRST" caption="Software Reset"/>
          <bitfield mask="0x00000100" name="STOP" caption="Stop the current transfer"/>
        </register>
        <register offset="0x0004" size="4" name="CWGR" initval="0x0" rw="RW" caption="Clock Waveform Generator">
          <bitfield mask="0x000000ff" name="LOW" caption="Clock Low Cycles"/>
          <bitfield mask="0x0000ff00" name="HIGH" caption="Clock High Cycles"/>
          <bitfield mask="0x00ff0000" name="STASTO" caption="START and STOP Cycles"/>
          <bitfield mask="0x0f000000" name="DATA" caption="Data Setup and Hold Cycles"/>
          <bitfield mask="0x70000000" name="EXP" caption="Clock Prescaler"/>
        </register>
        <register offset="0x0008" size="4" name="SMBTR" initval="0x0" rw="RW" caption="SMBus Timing">
          <bitfield mask="0x000000ff" name="TLOWS" caption="Slave Clock stretch maximum cycles"/>
          <bitfield mask="0x0000ff00" name="TLOWM" caption="Master Clock stretch maximum cycles"/>
          <bitfield mask="0x00ff0000" name="THMAX" caption="Clock High maximum cycles"/>
          <bitfield mask="0xf0000000" name="EXP" caption="SMBus Timeout Clock prescaler"/>
        </register>
        <register offset="0x000c" size="4" name="CMDR" initval="0x0" rw="RW" caption="Command">
          <bitfield mask="0x00000001" name="READ" caption="Transfer Direction"/>
          <bitfield mask="0x000007fe" name="SADR" caption="Slave Address"/>
          <bitfield mask="0x00000800" name="TENBIT" caption="Ten Bit Addressing Mode"/>
          <bitfield mask="0x00001000" name="REPSAME" caption="Transfer is to same address as previous address"/>
          <bitfield mask="0x00002000" name="START" caption="Send START condition"/>
          <bitfield mask="0x00004000" name="STOP" caption="Send STOP condition"/>
          <bitfield mask="0x00008000" name="VALID" caption="CMDR Valid"/>
          <bitfield mask="0x00ff0000" name="NBYTES" caption="Number of data bytes in transfer"/>
          <bitfield mask="0x01000000" name="PECEN" caption="Packet Error Checking Enable"/>
          <bitfield mask="0x02000000" name="ACKLAST" caption="ACK Last Master RX Byte"/>
        </register>
        <register offset="0x0010" size="4" name="NCMDR" initval="0x0" rw="RW" caption="Next Command">
          <bitfield mask="0x00000001" name="READ" caption="Transfer Direction"/>
          <bitfield mask="0x000007fe" name="SADR" caption="Slave Address"/>
          <bitfield mask="0x00000800" name="TENBIT" caption="Ten Bit Addressing Mode"/>
          <bitfield mask="0x00001000" name="REPSAME" caption="Transfer is to same address as previous address"/>
          <bitfield mask="0x00002000" name="START" caption="Send START condition"/>
          <bitfield mask="0x00004000" name="STOP" caption="Send STOP condition"/>
          <bitfield mask="0x00008000" name="VALID" caption="CMDR Valid"/>
          <bitfield mask="0x00ff0000" name="NBYTES" caption="Number of data bytes in transfer"/>
          <bitfield mask="0x01000000" name="PECEN" caption="Packet Error Checking Enable"/>
          <bitfield mask="0x02000000" name="ACKLAST" caption="ACK Last Master RX Byte"/>
        </register>
        <register offset="0x0014" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding">
          <bitfield mask="0x000000ff" name="RXDATA" caption="Received Data"/>
        </register>
        <register offset="0x0018" size="4" name="THR" initval="0x0" rw="W" caption="Transmit Holding">
          <bitfield mask="0x000000ff" name="TXDATA" caption="Data to Transmit"/>
        </register>
        <register offset="0x001c" size="4" name="SR" initval="0x2" rw="R" caption="Status">
          <bitfield mask="0x00000001" name="RXRDY" caption="RHR Data Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="THR Data Ready"/>
          <bitfield mask="0x00000004" name="CRDY" caption="Ready for More Commands"/>
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000010" name="IDLE" caption="Master Interface is Idle"/>
          <bitfield mask="0x00000020" name="BUSFREE" caption="Two-wire Bus is Free"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
          <bitfield mask="0x00010000" name="MENB" caption="Master Interface Enable"/>
        </register>
        <register offset="0x0020" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RHR Data Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="THR Data Ready"/>
          <bitfield mask="0x00000004" name="CRDY" caption="Ready for More Commands"/>
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000010" name="IDLE" caption="Master Interface is Idle"/>
          <bitfield mask="0x00000020" name="BUSFREE" caption="Two-wire Bus is Free"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
        </register>
        <register offset="0x0024" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RHR Data Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="THR Data Ready"/>
          <bitfield mask="0x00000004" name="CRDY" caption="Ready for More Commands"/>
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000010" name="IDLE" caption="Master Interface is Idle"/>
          <bitfield mask="0x00000020" name="BUSFREE" caption="Two-wire Bus is Free"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
        </register>
        <register offset="0x0028" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RHR Data Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="THR Data Ready"/>
          <bitfield mask="0x00000004" name="CRDY" caption="Ready for More Commands"/>
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000010" name="IDLE" caption="Master Interface is Idle"/>
          <bitfield mask="0x00000020" name="BUSFREE" caption="Two-wire Bus is Free"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
        </register>
        <register offset="0x002c" size="4" name="SCR" initval="0x0" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000008" name="CCOMP" caption="Command Complete"/>
          <bitfield mask="0x00000100" name="ANAK" caption="NAK in Address Phase Received"/>
          <bitfield mask="0x00000200" name="DNAK" caption="NAK in Data Phase Received"/>
          <bitfield mask="0x00000400" name="ARBLST" caption="Arbitration Lost"/>
          <bitfield mask="0x00000800" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00001000" name="TOUT" caption="Timeout"/>
          <bitfield mask="0x00002000" name="PECERR" caption="PEC Error"/>
          <bitfield mask="0x00004000" name="STOP" caption="Stop Request Accepted"/>
        </register>
        <register offset="0x0030" size="4" name="PR" initval="0x0" rw="R" caption="Parameter Register"/>
        <register offset="0x0034" size="4" name="VR" initval="0x110" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
    </module><module name="TWIMS" caption="Two-wire Interface"/><module id="I7537" version="1.2.0" name="TWIS" caption="Two-wire Slave Interface">
      <register-group name="TWIS" caption="Two-wire Slave Interface">
        <register offset="0x0000" size="4" name="CR" initval="0x0" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="SEN" caption="Slave Enable"/>
          <bitfield mask="0x00000002" name="SMEN" caption="SMBus Mode Enable"/>
          <bitfield mask="0x00000004" name="SMATCH" caption="Slave Address Match"/>
          <bitfield mask="0x00000008" name="GCMATCH" caption="General Call Address Match"/>
          <bitfield mask="0x00000010" name="STREN" caption="Clock Stretch Enable"/>
          <bitfield mask="0x00000080" name="SWRST" caption="Software Reset"/>
          <bitfield mask="0x00000100" name="SMBALERT" caption="SMBus Alert"/>
          <bitfield mask="0x00000200" name="SMDA" caption="SMBus Default Address"/>
          <bitfield mask="0x00000400" name="SMHH" caption="SMBus Host Header"/>
          <bitfield mask="0x00000800" name="PECEN" caption="Packet Error Checking Enable"/>
          <bitfield mask="0x00001000" name="ACK" caption="Slave Receiver Data Phase ACK Value"/>
          <bitfield mask="0x00002000" name="CUP" caption="NBYTES Count Up"/>
          <bitfield mask="0x00004000" name="SOAM" caption="Stretch Clock on Address Match"/>
          <bitfield mask="0x00008000" name="SODR" caption="Stretch Clock on Data Byte Reception"/>
          <bitfield mask="0x03ff0000" name="ADR" caption="Slave Address"/>
          <bitfield mask="0x04000000" name="TENBIT" caption="Ten Bit Address Match"/>
        </register>
        <register offset="0x0004" size="4" name="NBYTES" initval="0x0" rw="RW" caption="NBYTES Register">
          <bitfield mask="0x000000ff" name="NBYTES" caption="Number of Bytes to Transfer"/>
        </register>
        <register offset="0x0008" size="4" name="TR" initval="0x0" rw="RW" caption="Timing Register">
          <bitfield mask="0x000000ff" name="TLOWS" caption="SMBus Tlow:sext Cycles"/>
          <bitfield mask="0x0000ff00" name="TTOUT" caption="SMBus Ttimeout Cycles"/>
          <bitfield mask="0x00ff0000" name="SUDAT" caption="Data Setup Cycles"/>
          <bitfield mask="0xf0000000" name="EXP" caption="Clock Prescaler"/>
        </register>
        <register offset="0x000c" size="4" name="RHR" initval="0x0" rw="R" caption="Receive Holding Register">
          <bitfield mask="0x000000ff" name="RXDATA" caption="Received Data Byte"/>
        </register>
        <register offset="0x0010" size="4" name="THR" initval="0x0" rw="W" caption="Transmit Holding Register">
          <bitfield mask="0x000000ff" name="TXDATA" caption="Data Byte to Transmit"/>
        </register>
        <register offset="0x0014" size="4" name="PECR" initval="0x0" rw="R" caption="Packet Error Check Register">
          <bitfield mask="0x000000ff" name="PEC" caption="Calculated PEC Value"/>
        </register>
        <register offset="0x0018" size="4" name="SR" initval="0x2" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RX Buffer Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Buffer Ready"/>
          <bitfield mask="0x00000004" name="SEN" caption="Slave Enabled"/>
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000020" name="TRA" caption="Transmitter Mode"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x001c" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RX Buffer Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Buffer Ready"/>
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x0020" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RX Buffer Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Buffer Ready"/>
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x0024" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <bitfield mask="0x00000001" name="RXRDY" caption="RX Buffer Ready"/>
          <bitfield mask="0x00000002" name="TXRDY" caption="TX Buffer Ready"/>
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x0028" size="4" name="SCR" initval="0x0" rw="W" caption="Status Clear Register">
          <bitfield mask="0x00000008" name="TCOMP" caption="Transmission Complete"/>
          <bitfield mask="0x00000040" name="URUN" caption="Underrun"/>
          <bitfield mask="0x00000080" name="ORUN" caption="Overrun"/>
          <bitfield mask="0x00000100" name="NAK" caption="NAK Received"/>
          <bitfield mask="0x00001000" name="SMBTOUT" caption="SMBus Timeout"/>
          <bitfield mask="0x00002000" name="SMBPECERR" caption="SMBus PEC Error"/>
          <bitfield mask="0x00004000" name="BUSERR" caption="Bus Error"/>
          <bitfield mask="0x00010000" name="SAM" caption="Slave Address Match"/>
          <bitfield mask="0x00020000" name="GCM" caption="General Call Match"/>
          <bitfield mask="0x00040000" name="SMBALERTM" caption="SMBus Alert Response Address Match"/>
          <bitfield mask="0x00080000" name="SMBHHM" caption="SMBus Host Header Address Match"/>
          <bitfield mask="0x00100000" name="SMBDAM" caption="SMBus Default Address Match"/>
          <bitfield mask="0x00200000" name="STO" caption="Stop Received"/>
          <bitfield mask="0x00400000" name="REP" caption="Repeated Start Received"/>
          <bitfield mask="0x00800000" name="BTF" caption="Byte Transfer Finished"/>
        </register>
        <register offset="0x002c" size="4" name="PR" initval="0x0" rw="R" caption="Parameter Register"/>
        <register offset="0x0030" size="4" name="VR" initval="0x120" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant Number"/>
        </register>
      </register-group>
    </module><module id="I7601" version="4.4.0" name="USART" caption="Universal Synchronous Asynchronous Receiver Transmitter">
      <register-group name="USART" caption="Universal Synchronous Asynchronous Receiver Transmitter">
        <register offset="0x0000" size="4" name="CR" rw="W" caption="Control Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000004" name="RSTRX" caption="Reset Receiver"/>
            <bitfield mask="0x00000008" name="RSTTX" caption="Reset Transmitter"/>
            <bitfield mask="0x00000010" name="RXEN" caption="Receiver Enable"/>
            <bitfield mask="0x00000020" name="RXDIS" caption="Receiver Disable"/>
            <bitfield mask="0x00000040" name="TXEN" caption="Transmitter Enable"/>
            <bitfield mask="0x00000080" name="TXDIS" caption="Transmitter Disable"/>
            <bitfield mask="0x00000100" name="RSTSTA" caption="Reset Status Bits"/>
            <bitfield mask="0x00000200" name="STTBRK" caption="Start Break"/>
            <bitfield mask="0x00000400" name="STPBRK" caption="Stop Break"/>
            <bitfield mask="0x00000800" name="STTTO" caption="Start Time-out"/>
            <bitfield mask="0x00001000" name="SENDA" caption="Send Address"/>
            <bitfield mask="0x00002000" name="RSTIT" caption="Reset Iterations"/>
            <bitfield mask="0x00004000" name="RSTNACK" caption="Reset Non Acknowledge"/>
            <bitfield mask="0x00008000" name="RETTO" caption="Rearm Time-out"/>
            <bitfield mask="0x00010000" name="DTREN" caption="Data Terminal Ready Enable"/>
            <bitfield mask="0x00020000" name="DTRDIS" caption="Data Terminal Ready Disable"/>
            <bitfield mask="0x00040000" name="RTSEN" caption="Request to Send Enable"/>
            <bitfield mask="0x00080000" name="RTSDIS" caption="Request to Send Disable"/>
            <bitfield mask="0x00100000" name="LINABT" caption="Abort the current LIN transmission"/>
            <bitfield mask="0x00200000" name="LINWKUP" caption="Sends a wakeup signal on the LIN bus"/>
          </mode>
          <mode name="SPI_MASTER_MODE">
            <bitfield mask="0x00000004" name="RSTRX" caption="Reset Receiver"/>
            <bitfield mask="0x00000008" name="RSTTX" caption="Reset Transmitter"/>
            <bitfield mask="0x00000010" name="RXEN" caption="Receiver Enable"/>
            <bitfield mask="0x00000020" name="RXDIS" caption="Receiver Disable"/>
            <bitfield mask="0x00000040" name="TXEN" caption="Transmitter Enable"/>
            <bitfield mask="0x00000080" name="TXDIS" caption="Transmitter Disable"/>
            <bitfield mask="0x00000100" name="RSTSTA" caption="Reset Status Bits"/>
            <bitfield mask="0x00000200" name="STTBRK" caption="Start Break"/>
            <bitfield mask="0x00000400" name="STPBRK" caption="Stop Break"/>
            <bitfield mask="0x00000800" name="STTTO" caption="Start Time-out"/>
            <bitfield mask="0x00001000" name="SENDA" caption="Send Address"/>
            <bitfield mask="0x00002000" name="RSTIT" caption="Reset Iterations"/>
            <bitfield mask="0x00004000" name="RSTNACK" caption="Reset Non Acknowledge"/>
            <bitfield mask="0x00008000" name="RETTO" caption="Rearm Time-out"/>
            <bitfield mask="0x00010000" name="DTREN" caption="Data Terminal Ready Enable"/>
            <bitfield mask="0x00020000" name="DTRDIS" caption="Data Terminal Ready Disable"/>
            <bitfield mask="0x00040000" name="FCS" caption="Force SPI Chip Select"/>
            <bitfield mask="0x00080000" name="RCS" caption="Release SPI Chip Select"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000004" name="RSTRX" caption="Reset Receiver"/>
            <bitfield mask="0x00000008" name="RSTTX" caption="Reset Transmitter"/>
            <bitfield mask="0x00000010" name="RXEN" caption="Receiver Enable"/>
            <bitfield mask="0x00000020" name="RXDIS" caption="Receiver Disable"/>
            <bitfield mask="0x00000040" name="TXEN" caption="Transmitter Enable"/>
            <bitfield mask="0x00000080" name="TXDIS" caption="Transmitter Disable"/>
            <bitfield mask="0x00000100" name="RSTSTA" caption="Reset Status Bits"/>
            <bitfield mask="0x00000200" name="STTBRK" caption="Start Break"/>
            <bitfield mask="0x00000400" name="STPBRK" caption="Stop Break"/>
            <bitfield mask="0x00000800" name="STTTO" caption="Start Time-out"/>
            <bitfield mask="0x00001000" name="SENDA" caption="Send Address"/>
            <bitfield mask="0x00002000" name="RSTIT" caption="Reset Iterations"/>
            <bitfield mask="0x00004000" name="RSTNACK" caption="Reset Non Acknowledge"/>
            <bitfield mask="0x00008000" name="RETTO" caption="Rearm Time-out"/>
            <bitfield mask="0x00010000" name="DTREN" caption="Data Terminal Ready Enable"/>
            <bitfield mask="0x00020000" name="DTRDIS" caption="Data Terminal Ready Disable"/>
            <bitfield mask="0x00040000" name="RTSEN" caption="Request to Send Enable"/>
            <bitfield mask="0x00080000" name="RTSDIS" caption="Request to Send Disable"/>
          </mode>
        </register>
        <register offset="0x0004" size="4" name="MR" initval="0x0" rw="RW" caption="Mode Register">
          <mode name="SPI_MODE">
            <bitfield mask="0x0000000f" name="MODE" values="MODE" caption="Usart Mode"/>
            <bitfield mask="0x00000030" name="USCLKS" values="USCLKS" caption="Clock Selection"/>
            <bitfield mask="0x000000c0" name="CHRL" values="CHRL" caption="Character Length."/>
            <bitfield mask="0x00000100" name="CPHA" caption="SPI CLock Phase"/>
            <bitfield mask="0x00000e00" name="PAR" values="PAR" caption="Parity Type"/>
            <bitfield mask="0x00003000" name="NBSTOP" values="NBSTOP" caption="Number of Stop Bits"/>
            <bitfield mask="0x0000c000" name="CHMODE" values="CHMODE" caption="Channel Mode"/>
            <bitfield mask="0x00010000" name="CPOL" values="CPOL" caption="SPI Clock Polarity"/>
            <bitfield mask="0x00020000" name="MODE9" caption="9-bit Character Length"/>
            <bitfield mask="0x00040000" name="CLKO" caption="Clock Output Select"/>
            <bitfield mask="0x00080000" name="OVER" values="OVER" caption="Oversampling Mode"/>
            <bitfield mask="0x00100000" name="INACK" caption="Inhibit Non Acknowledge"/>
            <bitfield mask="0x00200000" name="DSNACK" caption="Disable Successive NACK"/>
            <bitfield mask="0x07000000" name="MAX_ITERATION" caption="Max interation"/>
            <bitfield mask="0x10000000" name="FILTER" caption="Infrared Receive Line Filter"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x0000000f" name="MODE" values="MODE" caption="Usart Mode"/>
            <bitfield mask="0x00000030" name="USCLKS" values="USCLKS" caption="Clock Selection"/>
            <bitfield mask="0x000000c0" name="CHRL" values="CHRL" caption="Character Length."/>
            <bitfield mask="0x00000100" name="SYNC" caption="Synchronous Mode Select"/>
            <bitfield mask="0x00000e00" name="PAR" values="PAR" caption="Parity Type"/>
            <bitfield mask="0x00003000" name="NBSTOP" values="NBSTOP" caption="Number of Stop Bits"/>
            <bitfield mask="0x0000c000" name="CHMODE" values="CHMODE" caption="Channel Mode"/>
            <bitfield mask="0x00010000" name="MSBF" values="MSBF" caption="Bit Order"/>
            <bitfield mask="0x00020000" name="MODE9" caption="9-bit Character Length"/>
            <bitfield mask="0x00040000" name="CLKO" caption="Clock Output Select"/>
            <bitfield mask="0x00080000" name="OVER" values="OVER" caption="Oversampling Mode"/>
            <bitfield mask="0x00100000" name="INACK" caption="Inhibit Non Acknowledge"/>
            <bitfield mask="0x00200000" name="DSNACK" caption="Disable Successive NACK"/>
            <bitfield mask="0x00400000" name="VAR_SYNC" caption="Variable synchronization of command/data sync Start Frame Delimiter"/>
            <bitfield mask="0x07000000" name="MAX_ITERATION" caption="Max interation"/>
            <bitfield mask="0x10000000" name="FILTER" caption="Infrared Receive Line Filter"/>
            <bitfield mask="0x20000000" name="MAN" caption="Manchester Encoder/Decoder Enable"/>
            <bitfield mask="0x40000000" name="MODSYNC" caption="Manchester Synchronization Mode"/>
            <bitfield mask="0x80000000" name="ONEBIT" caption="Start Frame Delimiter selector"/>
          </mode>
        </register>
        <register offset="0x0008" size="4" name="IER" initval="0x0" rw="W" caption="Interrupt Enable Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Enable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Enable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Enable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Enable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Enable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Enable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Enable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Enable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Enable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Enable"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Enable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Enable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Enable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge or LIN Break Sent or LIN Break Received Interrupt Enable"/>
            <bitfield mask="0x00004000" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable"/>
            <bitfield mask="0x00008000" name="LINTC" caption="LIN Transfer Conpleted Interrupt Enable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Enable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Enable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Enable"/>
            <bitfield mask="0x02000000" name="LINBE" caption="LIN Bus Error Interrupt Enable"/>
            <bitfield mask="0x04000000" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Enable"/>
            <bitfield mask="0x08000000" name="LINIPE" caption="LIN Identifier Parity Interrupt Enable"/>
            <bitfield mask="0x10000000" name="LINCE" caption="LIN Checksum Error Interrupt Enable"/>
            <bitfield mask="0x20000000" name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Enable"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Enable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Enable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Enable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Enable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Enable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Enable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Enable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Enable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Enable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Enable"/>
            <bitfield mask="0x00000400" name="UNRE" caption="SPI Underrun Error Interrupt Enable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Enable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Enable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Enable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Enable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Enable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Enable"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Enable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Enable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Enable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Enable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Enable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Enable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Enable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Enable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Enable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Enable"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Enable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Enable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Enable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Enable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Enable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Enable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Enable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Enable"/>
            <bitfield mask="0x00100000" name="MANE" caption="Manchester Error Interrupt Enable"/>
            <bitfield mask="0x01000000" name="MANEA" caption="Manchester Error Interrupt Enable"/>
          </mode>
        </register>
        <register offset="0x000c" size="4" name="IDR" initval="0x0" rw="W" caption="Interrupt Disable Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Disable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Disable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Disable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Disable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Disable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Disable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Disable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Disable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Disable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Disable"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Disable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Disable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Disable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge or LIN Break Sent or LIN Break Received Interrupt Disable"/>
            <bitfield mask="0x00004000" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received Interrupt Disable"/>
            <bitfield mask="0x00008000" name="LINTC" caption="LIN Transfer Conpleted Interrupt Disable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Disable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Disable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Disable"/>
            <bitfield mask="0x02000000" name="LINBE" caption="LIN Bus Error Interrupt Disable"/>
            <bitfield mask="0x04000000" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Disable"/>
            <bitfield mask="0x08000000" name="LINIPE" caption="LIN Identifier Parity Interrupt Disable"/>
            <bitfield mask="0x10000000" name="LINCE" caption="LIN Checksum Error Interrupt Disable"/>
            <bitfield mask="0x20000000" name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Disable"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Disable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Disable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Disable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Disable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Disable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Disable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Disable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Disable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Disable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Disable"/>
            <bitfield mask="0x00000400" name="UNRE" caption="SPI Underrun Error Interrupt Disable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Disable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Disable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Disable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Disable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Disable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Disable"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready Interrupt Disable"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready Interrupt Disable"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Disable"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Disable"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Disable"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Disable"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Disable"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Disable"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Disable"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty Interrupt Disable"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Disable"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Disable"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Disable"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Disable"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Disable"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Disable"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Disable"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Disable"/>
            <bitfield mask="0x00100000" name="MANE" caption="Manchester Error Interrupt Disable"/>
            <bitfield mask="0x01000000" name="MANEA" caption="Manchester Error Interrupt Disable"/>
          </mode>
        </register>
        <register offset="0x0010" size="4" name="IMR" initval="0x0" rw="R" caption="Interrupt Mask Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="RXRDY Interrupt Mask"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="TXRDY Interrupt Mask"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Mask"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Mask"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Mask"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Mask"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Mask"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Mask"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Mask"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="TXEMPTY Interrupt Mask"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Mask"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Mask"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Mask"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge or LIN Break Sent or LIN Break Received Interrupt Mask"/>
            <bitfield mask="0x00004000" name="LINID" caption="LIN Identifier Sent or LIN Received Interrupt Mask"/>
            <bitfield mask="0x00008000" name="LINTC" caption="LIN Transfer Conpleted Interrupt Mask"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Mask"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Mask"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Mask"/>
            <bitfield mask="0x02000000" name="LINBE" caption="LIN Bus Error Interrupt Mask"/>
            <bitfield mask="0x04000000" name="LINISFE" caption="LIN Inconsistent Synch Field Error Interrupt Mask"/>
            <bitfield mask="0x08000000" name="LINIPE" caption="LIN Identifier Parity Interrupt Mask"/>
            <bitfield mask="0x10000000" name="LINCE" caption="LIN Checksum Error Interrupt Mask"/>
            <bitfield mask="0x20000000" name="LINSNRE" caption="LIN Slave Not Responding Error Interrupt Mask"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="RXRDY Interrupt Mask"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="TXRDY Interrupt Mask"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Mask"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Mask"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Mask"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Mask"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Mask"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Mask"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Mask"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="TXEMPTY Interrupt Mask"/>
            <bitfield mask="0x00000400" name="UNRE" caption="SPI Underrun Error Interrupt Mask"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Mask"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Mask"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Mask"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Mask"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Mask"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Mask"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="RXRDY Interrupt Mask"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="TXRDY Interrupt Mask"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Receiver Break Interrupt Mask"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receive Transfer Interrupt Mask"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmit Interrupt Mask"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error Interrupt Mask"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error Interrupt Mask"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error Interrupt Mask"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Time-out Interrupt Mask"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="TXEMPTY Interrupt Mask"/>
            <bitfield mask="0x00000400" name="ITER" caption="Iteration Interrupt Mask"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Buffer Empty Interrupt Mask"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Buffer Full Interrupt Mask"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge Interrupt Mask"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Mask"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Mask"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Interrupt Mask"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Interrupt Mask"/>
            <bitfield mask="0x00100000" name="MANE"/>
            <bitfield mask="0x01000000" name="MANEA" caption="Manchester Error Interrupt Mask"/>
          </mode>
        </register>
        <register offset="0x0014" size="4" name="CSR" initval="0x0" rw="R" caption="Channel Status Register">
          <mode name="LIN_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Break Received/End of Break"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receiver Transfer"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmitter Transfer"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Receiver Time-out"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty"/>
            <bitfield mask="0x00000400" name="ITER" caption="Max number of Repetitions Reached"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Transmission Buffer Empty"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Reception Buffer Full"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge or LIN Break Sent or LIN Break Received"/>
            <bitfield mask="0x00004000" name="LINID" caption="LIN Identifier Sent or LIN Identifier Received"/>
            <bitfield mask="0x00008000" name="LINTC" caption="LIN Transfer Conpleted"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Flag"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Flag"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Flag"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Flag"/>
            <bitfield mask="0x00100000" name="RI" caption="Image of RI Input"/>
            <bitfield mask="0x00200000" name="DSR" caption="Image of DSR Input"/>
            <bitfield mask="0x00400000" name="DCD" caption="Image of DCD Input"/>
            <bitfield mask="0x00800000" name="CTS" caption="Image of CTS Input"/>
            <bitfield mask="0x02000000" name="LINBE" caption="LIN Bit Error"/>
            <bitfield mask="0x04000000" name="LINISFE" caption="LIN Inconsistent Synch Field Error"/>
            <bitfield mask="0x08000000" name="LINIPE" caption="LIN Identifier Parity Error"/>
            <bitfield mask="0x10000000" name="LINCE" caption="LIN Checksum Error"/>
            <bitfield mask="0x20000000" name="LINSNRE" caption="LIN Slave Not Responding Error"/>
          </mode>
          <mode name="SPI_SLAVE_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Break Received/End of Break"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receiver Transfer"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmitter Transfer"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Receiver Time-out"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty"/>
            <bitfield mask="0x00000400" name="UNRE" caption="SPI Underrun Error"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Transmission Buffer Empty"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Reception Buffer Full"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Flag"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Flag"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Flag"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Flag"/>
            <bitfield mask="0x00100000" name="RI" caption="Image of RI Input"/>
            <bitfield mask="0x00200000" name="DSR" caption="Image of DSR Input"/>
            <bitfield mask="0x00400000" name="DCD" caption="Image of DCD Input"/>
            <bitfield mask="0x00800000" name="CTS" caption="Image of CTS Input"/>
          </mode>
          <mode name="USART_MODE">
            <bitfield mask="0x00000001" name="RXRDY" caption="Receiver Ready"/>
            <bitfield mask="0x00000002" name="TXRDY" caption="Transmitter Ready"/>
            <bitfield mask="0x00000004" name="RXBRK" caption="Break Received/End of Break"/>
            <bitfield mask="0x00000008" name="ENDRX" caption="End of Receiver Transfer"/>
            <bitfield mask="0x00000010" name="ENDTX" caption="End of Transmitter Transfer"/>
            <bitfield mask="0x00000020" name="OVRE" caption="Overrun Error"/>
            <bitfield mask="0x00000040" name="FRAME" caption="Framing Error"/>
            <bitfield mask="0x00000080" name="PARE" caption="Parity Error"/>
            <bitfield mask="0x00000100" name="TIMEOUT" caption="Receiver Time-out"/>
            <bitfield mask="0x00000200" name="TXEMPTY" caption="Transmitter Empty"/>
            <bitfield mask="0x00000400" name="ITER" caption="Max number of Repetitions Reached"/>
            <bitfield mask="0x00000800" name="TXBUFE" caption="Transmission Buffer Empty"/>
            <bitfield mask="0x00001000" name="RXBUFF" caption="Reception Buffer Full"/>
            <bitfield mask="0x00002000" name="NACK" caption="Non Acknowledge"/>
            <bitfield mask="0x00010000" name="RIIC" caption="Ring Indicator Input Change Flag"/>
            <bitfield mask="0x00020000" name="DSRIC" caption="Data Set Ready Input Change Flag"/>
            <bitfield mask="0x00040000" name="DCDIC" caption="Data Carrier Detect Input Change Flag"/>
            <bitfield mask="0x00080000" name="CTSIC" caption="Clear to Send Input Change Flag"/>
            <bitfield mask="0x00100000" name="RI" caption="Image of RI Input"/>
            <bitfield mask="0x00200000" name="DSR" caption="Image of DSR Input"/>
            <bitfield mask="0x00400000" name="DCD" caption="Image of DCD Input"/>
            <bitfield mask="0x00800000" name="CTS" caption="Image of CTS Input"/>
            <bitfield mask="0x01000000" name="MANERR" caption="Manchester Error"/>
          </mode>
        </register>
        <register offset="0x0018" size="4" name="RHR" initval="0x0" rw="R" caption="Receiver Holding Register">
          <bitfield mask="0x000001ff" name="RXCHR" caption="Received Character"/>
          <bitfield mask="0x00008000" name="RXSYNH" caption="Received Sync"/>
        </register>
        <register offset="0x001c" size="4" name="THR" rw="W" caption="Transmitter Holding Register">
          <bitfield mask="0x000001ff" name="TXCHR" caption="Character to be Transmitted"/>
          <bitfield mask="0x00008000" name="TXSYNH" caption="Sync Field to be transmitted"/>
        </register>
        <register offset="0x0020" size="4" name="BRGR" initval="0x0" rw="RW" caption="Baud Rate Generator Register">
          <bitfield mask="0x0000ffff" name="CD" values="CD" caption="Clock Divisor"/>
          <bitfield mask="0x00070000" name="FP" caption="Fractional Part"/>
        </register>
        <register offset="0x0024" size="4" name="RTOR" initval="0x0" rw="RW" caption="Receiver Time-out Register">
          <bitfield mask="0x0001ffff" name="TO" values="TO" caption="Time-out Value"/>
        </register>
        <register offset="0x0028" size="4" name="TTGR" initval="0x0" rw="RW" caption="Transmitter Timeguard Register">
          <bitfield mask="0x000000ff" name="TG" values="TG" caption="Timeguard Value"/>
        </register>
        <register offset="0x0040" size="4" name="FIDI" initval="0x174" rw="RW" caption="FI DI Ratio Register">
          <bitfield mask="0x000007ff" name="FI_DI_RATIO" values="FI_DI_RATIO" caption="FI Over DI Ratio Value"/>
        </register>
        <register offset="0x0044" size="4" name="NER" initval="0x0" rw="R" caption="Number of Errors Register">
          <bitfield mask="0x000000ff" name="NB_ERRORS" caption="Error number during ISO7816 transfers"/>
        </register>
        <register offset="0x004c" size="4" name="IFR" initval="0x0" rw="RW" caption="IrDA Filter Register">
          <bitfield mask="0x000000ff" name="IRDA_FILTER" caption="Irda filter"/>
        </register>
        <register offset="0x0050" size="4" name="MAN" initval="0x30011004" rw="RW" caption="Manchester Configuration Register">
          <bitfield mask="0x0000000f" name="TX_PL" caption="Transmitter Preamble Length"/>
          <bitfield mask="0x00000300" name="TX_PP" caption="Transmitter Preamble Pattern"/>
          <bitfield mask="0x00001000" name="TX_MPOL" caption="Transmitter Manchester Polarity"/>
          <bitfield mask="0x000f0000" name="RX_PL" caption="Receiver Preamble Length"/>
          <bitfield mask="0x03000000" name="RX_PP" caption="Receiver Preamble Pattern detected"/>
          <bitfield mask="0x10000000" name="RX_MPOL" caption="Receiver Manchester Polarity"/>
          <bitfield mask="0x40000000" name="DRIFT" caption="Drift compensation"/>
        </register>
        <register offset="0x0054" size="4" name="LINMR" initval="0x0" rw="RW" caption="LIN Mode Register">
          <bitfield mask="0x00000003" name="NACT" values="NACT" caption="LIN Node Action"/>
          <bitfield mask="0x00000004" name="PARDIS" caption="Parity Disable"/>
          <bitfield mask="0x00000008" name="CHKDIS" caption="Checksum Disable"/>
          <bitfield mask="0x00000010" name="CHKTYP" caption="Checksum Type"/>
          <bitfield mask="0x00000020" name="DLM" caption="Data Length Mode"/>
          <bitfield mask="0x00000040" name="FSDIS" caption="Frame Slot Mode Disable"/>
          <bitfield mask="0x00000080" name="WKUPTYP" caption="Wakeup Signal Type"/>
          <bitfield mask="0x0000ff00" name="DLC" caption="Data Length Control"/>
          <bitfield mask="0x00010000" name="PDCM" caption="PDC Mode"/>
        </register>
        <register offset="0x0058" size="4" name="LINIR" initval="0x0" rw="RW" caption="LIN Identifier Register">
          <bitfield mask="0x000000ff" name="IDCHR" caption="Identifier Character"/>
        </register>
        <register offset="0x00e4" size="4" name="WPMR" initval="0x0" rw="RW" caption="Write Protect Mode Register">
          <bitfield mask="0x00000001" name="WPEN" caption="Write Protect Enable"/>
          <bitfield mask="0xffffff00" name="WPKEY" caption="Write Protect Key"/>
        </register>
        <register offset="0x00e8" size="4" name="WPSR" initval="0x0" rw="R" caption="Write Protect Status Register">
          <bitfield mask="0x00000001" name="WPV" caption="Write Protect Violation Status"/>
          <bitfield mask="0x00ffff00" name="WPVSRC" caption="Write Protect Violation Source"/>
        </register>
        <register offset="0x00fc" size="4" name="VERSION" initval="0x440" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION"/>
          <bitfield mask="0x000f0000" name="MFN"/>
        </register>
      </register-group>
      <value-group name="CD">
        <value name="DISABLE" value="0"/>
        <value name="BYPASS" value="1"/>
      </value-group>
      <value-group name="FI_DI_RATIO">
        <value name="DISABLE" value="0"/>
      </value-group>
      <value-group name="NACT">
        <value name="PUBLISH" value="0"/>
        <value name="SUBSCRIBE" value="1"/>
        <value name="IGNORE" value="2"/>
      </value-group>
      <value-group name="CHMODE">
        <value name="NORMAL" value="0"/>
        <value name="ECHO" value="1"/>
        <value name="LOCAL_LOOP" value="2"/>
        <value name="REMOTE_LOOP" value="3"/>
      </value-group>
      <value-group name="CHRL">
        <value name="5" value="0"/>
        <value name="6" value="1"/>
        <value name="7" value="2"/>
        <value name="8" value="3"/>
      </value-group>
      <value-group name="CPOL">
        <value name="ZERO" value="0"/>
        <value name="ONE" value="1"/>
      </value-group>
      <value-group name="MODE">
        <value name="NORMAL" value="0"/>
        <value name="RS485" value="1"/>
        <value name="HARDWARE" value="2"/>
        <value name="MODEM" value="3"/>
        <value name="ISO7816_T0" value="4"/>
        <value name="ISO7816_T1" value="6"/>
        <value name="IRDA" value="8"/>
        <value name="LIN_Master" value="10"/>
        <value name="LIN_Slave" value="11"/>
        <value name="SPI_Master" value="14"/>
        <value name="SPI_Slave" value="15"/>
      </value-group>
      <value-group name="NBSTOP">
        <value name="1" value="0"/>
        <value name="1_5" value="1"/>
        <value name="2" value="2"/>
      </value-group>
      <value-group name="OVER">
        <value name="X16" value="0"/>
        <value name="X8" value="1"/>
      </value-group>
      <value-group name="PAR">
        <value name="EVEN" value="0"/>
        <value name="ODD" value="1"/>
        <value name="SPACE" value="2"/>
        <value name="MARK" value="3"/>
        <value name="NONE" value="4"/>
        <value name="MULTI" value="6"/>
      </value-group>
      <value-group name="USCLKS">
        <value name="MCK" value="0"/>
        <value name="MCK_DIV" value="1"/>
        <value name="SCK" value="3"/>
      </value-group>
      <value-group name="MSBF">
        <value name="LSBF" value="0"/>
        <value name="MSBF" value="1"/>
      </value-group>
      <value-group name="TO">
        <value name="DISABLE" value="0"/>
      </value-group>
      <value-group name="TG">
        <value name="DISABLE" value="0"/>
      </value-group>
    </module><module id="I7553" version="2.0.0" name="USBC" caption="USB 2.0 Interface">
      <register-group name="USBC" caption="USB 2.0 Interface">
        <register offset="0x0000" size="4" name="UDCON" initval="0x100" rw="RW" caption="Device General Control Register">
          <bitfield mask="0x0000007f" name="UADD" caption="USB Address"/>
          <bitfield mask="0x00000080" name="ADDEN" caption="Address Enable"/>
          <bitfield mask="0x00000100" name="DETACH" caption="Detach"/>
          <bitfield mask="0x00000200" name="RMWKUP" caption="Remote Wake-Up"/>
          <bitfield mask="0x00000c00" name="SPDCONF" caption="Speed configuration"/>
          <bitfield mask="0x00001000" name="LS" caption="Low Speed Mode Force"/>
          <bitfield mask="0x00002000" name="TSTJ" caption="Test mode J"/>
          <bitfield mask="0x00004000" name="TSTK" caption="Test mode K"/>
          <bitfield mask="0x00008000" name="TSTPCKT" caption="Test Packet mode"/>
          <bitfield mask="0x00010000" name="OPMODE2" caption="Specific Operational mode"/>
          <bitfield mask="0x00020000" name="GNAK" caption="Global NAK"/>
        </register>
        <register offset="0x0004" size="4" name="UDINT" initval="0x0" rw="R" caption="Device Global Interupt Register">
          <bitfield mask="0x00000001" name="SUSP" caption="Suspend Interrupt"/>
          <bitfield mask="0x00000002" name="MSOF" caption="Micro Start of Frame Interrupt"/>
          <bitfield mask="0x00000004" name="SOF" caption="Start of Frame Interrupt"/>
          <bitfield mask="0x00000008" name="EORST" caption="End of Reset Interrupt"/>
          <bitfield mask="0x00000010" name="WAKEUP" caption="Wake-Up Interrupt"/>
          <bitfield mask="0x00000020" name="EORSM" caption="End Of Resume Interrupt"/>
          <bitfield mask="0x00000040" name="UPRSM" caption="Upstream Resume Interrupt"/>
          <bitfield mask="0x00001000" name="EP0INT" caption="Endpoint 0 Interrupt"/>
          <bitfield mask="0x00002000" name="EP1INT" caption="Endpoint 1 Interrupt"/>
          <bitfield mask="0x00004000" name="EP2INT" caption="Endpoint 2 Interrupt"/>
          <bitfield mask="0x00008000" name="EP3INT" caption="Endpoint 3 Interrupt"/>
          <bitfield mask="0x00010000" name="EP4INT" caption="Endpoint 4 Interrupt"/>
          <bitfield mask="0x00020000" name="EP5INT" caption="Endpoint 5 Interrupt"/>
          <bitfield mask="0x00040000" name="EP6INT" caption="Endpoint 6 Interrupt"/>
          <bitfield mask="0x00080000" name="EP7INT" caption="Endpoint 7 Interrupt"/>
        </register>
        <register offset="0x0008" size="4" name="UDINTCLR" initval="0x0" rw="W" caption="Device Global Interrupt Clear Register">
          <bitfield mask="0x00000001" name="SUSPC" caption="SUSP Interrupt Clear"/>
          <bitfield mask="0x00000002" name="MSOFC" caption="MSOF Interrupt Clear"/>
          <bitfield mask="0x00000004" name="SOFC" caption="SOF Interrupt Clear"/>
          <bitfield mask="0x00000008" name="EORSTC" caption="EORST Interrupt Clear"/>
          <bitfield mask="0x00000010" name="WAKEUPC" caption="WAKEUP Interrupt Clear"/>
          <bitfield mask="0x00000020" name="EORSMC" caption="EORSM Interrupt Clear"/>
          <bitfield mask="0x00000040" name="UPRSMC" caption="UPRSM Interrupt Clear"/>
        </register>
        <register offset="0x000c" size="4" name="UDINTSET" initval="0x0" rw="W" caption="Device Global Interrupt Set Regsiter">
          <bitfield mask="0x00000001" name="SUSPS" caption="SUSP Interrupt Set"/>
          <bitfield mask="0x00000002" name="MSOFS" caption="MSOF Interrupt Set"/>
          <bitfield mask="0x00000004" name="SOFS" caption="SOF Interrupt Set"/>
          <bitfield mask="0x00000008" name="EORSTS" caption="EORST Interrupt Set"/>
          <bitfield mask="0x00000010" name="WAKEUPS" caption="WAKEUP Interrupt Set"/>
          <bitfield mask="0x00000020" name="EORSMS" caption="EORSM Interrupt Set"/>
          <bitfield mask="0x00000040" name="UPRSMS" caption="UPRSM Interrupt Set"/>
        </register>
        <register offset="0x0010" size="4" name="UDINTE" initval="0x0" rw="R" caption="Device Global Interrupt Enable Register">
          <bitfield mask="0x00000001" name="SUSPE" caption="SUSP Interrupt Enable"/>
          <bitfield mask="0x00000002" name="MSOFE" caption="MSOF Interrupt Enable"/>
          <bitfield mask="0x00000004" name="SOFE" caption="SOF Interrupt Enable"/>
          <bitfield mask="0x00000008" name="EORSTE" caption="EORST Interrupt Enable"/>
          <bitfield mask="0x00000010" name="WAKEUPE" caption="WAKEUP Interrupt Enable"/>
          <bitfield mask="0x00000020" name="EORSME" caption="EORSM Interrupt Enable"/>
          <bitfield mask="0x00000040" name="UPRSME" caption="UPRSM Interrupt Enable"/>
          <bitfield mask="0x00001000" name="EP0INTE" caption="EP0INT Interrupt Enable"/>
          <bitfield mask="0x00002000" name="EP1INTE" caption="EP1INT Interrupt Enable"/>
          <bitfield mask="0x00004000" name="EP2INTE" caption="EP2INT Interrupt Enable"/>
          <bitfield mask="0x00008000" name="EP3INTE" caption="EP3INT Interrupt Enable"/>
          <bitfield mask="0x00010000" name="EP4INTE" caption="EP4INT Interrupt Enable"/>
          <bitfield mask="0x00020000" name="EP5INTE" caption="EP5INT Interrupt Enable"/>
          <bitfield mask="0x00040000" name="EP6INTE" caption="EP6INT Interrupt Enable"/>
          <bitfield mask="0x00080000" name="EP7INTE" caption="EP7INT Interrupt Enable"/>
        </register>
        <register offset="0x0014" size="4" name="UDINTECLR" initval="0x0" rw="W" caption="Device Global Interrupt Enable Clear Register">
          <bitfield mask="0x00000001" name="SUSPEC" caption="SUSP Interrupt Enable Clear"/>
          <bitfield mask="0x00000002" name="MSOFEC" caption="MSOF Interrupt Enable Clear"/>
          <bitfield mask="0x00000004" name="SOFEC" caption="SOF Interrupt Enable Clear"/>
          <bitfield mask="0x00000008" name="EORSTEC" caption="EORST Interrupt Enable Clear"/>
          <bitfield mask="0x00000010" name="WAKEUPEC" caption="WAKEUP Interrupt Enable Clear"/>
          <bitfield mask="0x00000020" name="EORSMEC" caption="EORSM Interrupt Enable Clear"/>
          <bitfield mask="0x00000040" name="UPRSMEC" caption="UPRSM Interrupt Enable Clear"/>
          <bitfield mask="0x00001000" name="EP0INTEC" caption="EP0INT Interrupt Enable Clear"/>
          <bitfield mask="0x00002000" name="EP1INTEC" caption="EP1INT Interrupt Enable Clear"/>
          <bitfield mask="0x00004000" name="EP2INTEC" caption="EP2INT Interrupt Enable Clear"/>
          <bitfield mask="0x00008000" name="EP3INTEC" caption="EP3INT Interrupt Enable Clear"/>
          <bitfield mask="0x00010000" name="EP4INTEC" caption="EP4INT Interrupt Enable Clear"/>
          <bitfield mask="0x00020000" name="EP5INTEC" caption="EP5INT Interrupt Enable Clear"/>
          <bitfield mask="0x00040000" name="EP6INTEC" caption="EP6INT Interrupt Enable Clear"/>
          <bitfield mask="0x00080000" name="EP7INTEC" caption="EP7INT Interrupt Enable Clear"/>
        </register>
        <register offset="0x0018" size="4" name="UDINTESET" initval="0x0" rw="W" caption="Device Global Interrupt Enable Set Register">
          <bitfield mask="0x00000001" name="SUSPES" caption="SUSP Interrupt Enable Set"/>
          <bitfield mask="0x00000002" name="MSOFES" caption="MSOF Interrupt Enable Set"/>
          <bitfield mask="0x00000004" name="SOFES" caption="SOF Interrupt Enable Set"/>
          <bitfield mask="0x00000008" name="EORSTES" caption="EORST Interrupt Enable Set"/>
          <bitfield mask="0x00000010" name="WAKEUPES" caption="WAKEUP Interrupt Enable Set"/>
          <bitfield mask="0x00000020" name="EORSMES" caption="EORSM Interrupt Enable Set"/>
          <bitfield mask="0x00000040" name="UPRSMES" caption="UPRSM Interrupt Enable Set"/>
          <bitfield mask="0x00001000" name="EP0INTES" caption="EP0INT Interrupt Enable Set"/>
          <bitfield mask="0x00002000" name="EP1INTES" caption="EP1INT Interrupt Enable Set"/>
          <bitfield mask="0x00004000" name="EP2INTES" caption="EP2INT Interrupt Enable Set"/>
          <bitfield mask="0x00008000" name="EP3INTES" caption="EP3INT Interrupt Enable Set"/>
          <bitfield mask="0x00010000" name="EP4INTES" caption="EP4INT Interrupt Enable Set"/>
          <bitfield mask="0x00020000" name="EP5INTES" caption="EP5INT Interrupt Enable Set"/>
          <bitfield mask="0x00040000" name="EP6INTES" caption="EP6INT Interrupt Enable Set"/>
          <bitfield mask="0x00080000" name="EP7INTES" caption="EP7INT Interrupt Enable Set"/>
        </register>
        <register offset="0x001c" size="4" name="UERST" initval="0x0" rw="RW" caption="Endpoint Enable/Reset Register">
          <bitfield mask="0x00000001" name="EPEN0" caption="Endpoint0 Enable"/>
          <bitfield mask="0x00000002" name="EPEN1" caption="Endpoint1 Enable"/>
          <bitfield mask="0x00000004" name="EPEN2" caption="Endpoint2 Enable"/>
          <bitfield mask="0x00000008" name="EPEN3" caption="Endpoint3 Enable"/>
          <bitfield mask="0x00000010" name="EPEN4" caption="Endpoint4 Enable"/>
          <bitfield mask="0x00000020" name="EPEN5" caption="Endpoint5 Enable"/>
          <bitfield mask="0x00000040" name="EPEN6" caption="Endpoint6 Enable"/>
          <bitfield mask="0x00000080" name="EPEN7" caption="Endpoint7 Enable"/>
        </register>
        <register offset="0x0020" size="4" name="UDFNUM" initval="0x0" rw="R" caption="Device Frame Number Register">
          <bitfield mask="0x00000007" name="MFNUM" caption="Micro Frame Number"/>
          <bitfield mask="0x00003ff8" name="FNUM" caption="Frame Number"/>
          <bitfield mask="0x00008000" name="FNCERR" caption="Frame Number CRC Error"/>
        </register>
        <register offset="0x0100" size="4" name="UECFG0" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK" caption="Endpoint Bank"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE" caption="Endpoint Size"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR" caption="Endpoint Direction"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE" caption="Endpoint Type"/>
        </register>
        <register offset="0x0104" size="4" name="UECFG1" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK" caption="Endpoint Bank"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE" caption="Endpoint Size"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR" caption="Endpoint Direction"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE" caption="Endpoint Type"/>
        </register>
        <register offset="0x0108" size="4" name="UECFG2" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK" caption="Endpoint Bank"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE" caption="Endpoint Size"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR" caption="Endpoint Direction"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE" caption="Endpoint Type"/>
        </register>
        <register offset="0x010c" size="4" name="UECFG3" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK" caption="Endpoint Bank"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE" caption="Endpoint Size"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR" caption="Endpoint Direction"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE" caption="Endpoint Type"/>
        </register>
        <register offset="0x0110" size="4" name="UECFG4" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK" caption="Endpoint Bank"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE" caption="Endpoint Size"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR" caption="Endpoint Direction"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE" caption="Endpoint Type"/>
        </register>
        <register offset="0x0114" size="4" name="UECFG5" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK" caption="Endpoint Bank"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE" caption="Endpoint Size"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR" caption="Endpoint Direction"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE" caption="Endpoint Type"/>
        </register>
        <register offset="0x0118" size="4" name="UECFG6" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK" caption="Endpoint Bank"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE" caption="Endpoint Size"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR" caption="Endpoint Direction"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE" caption="Endpoint Type"/>
        </register>
        <register offset="0x011c" size="4" name="UECFG7" initval="0x0" rw="RW" caption="Endpoint Configuration Register">
          <bitfield mask="0x00000004" name="EPBK" values="EPBK" caption="Endpoint Bank"/>
          <bitfield mask="0x00000070" name="EPSIZE" values="EPSIZE" caption="Endpoint Size"/>
          <bitfield mask="0x00000100" name="EPDIR" values="EPDIR" caption="Endpoint Direction"/>
          <bitfield mask="0x00001800" name="EPTYPE" values="EPTYPE" caption="Endpoint Type"/>
        </register>
        <register offset="0x0130" size="4" name="UESTA0" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI" caption="Transmitted IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="RXOUTI" caption="Received OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="RXSTPI" caption="Received SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="NAKOUTI" caption="NAKed OUT Interrupt"/>
          <bitfield mask="0x00000010" name="NAKINI" caption="NAKed IN Interrupt"/>
          <bitfield mask="0x00000040" name="STALLEDI" caption="STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000800" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number Of Busy Banks"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR" caption="Control Direction"/>
        </register>
        <register offset="0x0134" size="4" name="UESTA1" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI" caption="Transmitted IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="RXOUTI" caption="Received OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="RXSTPI" caption="Received SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="NAKOUTI" caption="NAKed OUT Interrupt"/>
          <bitfield mask="0x00000010" name="NAKINI" caption="NAKed IN Interrupt"/>
          <bitfield mask="0x00000040" name="STALLEDI" caption="STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000800" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number Of Busy Banks"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR" caption="Control Direction"/>
        </register>
        <register offset="0x0138" size="4" name="UESTA2" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI" caption="Transmitted IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="RXOUTI" caption="Received OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="RXSTPI" caption="Received SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="NAKOUTI" caption="NAKed OUT Interrupt"/>
          <bitfield mask="0x00000010" name="NAKINI" caption="NAKed IN Interrupt"/>
          <bitfield mask="0x00000040" name="STALLEDI" caption="STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000800" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number Of Busy Banks"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR" caption="Control Direction"/>
        </register>
        <register offset="0x013c" size="4" name="UESTA3" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI" caption="Transmitted IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="RXOUTI" caption="Received OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="RXSTPI" caption="Received SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="NAKOUTI" caption="NAKed OUT Interrupt"/>
          <bitfield mask="0x00000010" name="NAKINI" caption="NAKed IN Interrupt"/>
          <bitfield mask="0x00000040" name="STALLEDI" caption="STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000800" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number Of Busy Banks"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR" caption="Control Direction"/>
        </register>
        <register offset="0x0140" size="4" name="UESTA4" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI" caption="Transmitted IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="RXOUTI" caption="Received OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="RXSTPI" caption="Received SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="NAKOUTI" caption="NAKed OUT Interrupt"/>
          <bitfield mask="0x00000010" name="NAKINI" caption="NAKed IN Interrupt"/>
          <bitfield mask="0x00000040" name="STALLEDI" caption="STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000800" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number Of Busy Banks"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR" caption="Control Direction"/>
        </register>
        <register offset="0x0144" size="4" name="UESTA5" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI" caption="Transmitted IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="RXOUTI" caption="Received OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="RXSTPI" caption="Received SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="NAKOUTI" caption="NAKed OUT Interrupt"/>
          <bitfield mask="0x00000010" name="NAKINI" caption="NAKed IN Interrupt"/>
          <bitfield mask="0x00000040" name="STALLEDI" caption="STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000800" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number Of Busy Banks"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR" caption="Control Direction"/>
        </register>
        <register offset="0x0148" size="4" name="UESTA6" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI" caption="Transmitted IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="RXOUTI" caption="Received OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="RXSTPI" caption="Received SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="NAKOUTI" caption="NAKed OUT Interrupt"/>
          <bitfield mask="0x00000010" name="NAKINI" caption="NAKed IN Interrupt"/>
          <bitfield mask="0x00000040" name="STALLEDI" caption="STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000800" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number Of Busy Banks"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR" caption="Control Direction"/>
        </register>
        <register offset="0x014c" size="4" name="UESTA7" initval="0x100" rw="R" caption="Endpoint Status Register">
          <bitfield mask="0x00000001" name="TXINI" caption="Transmitted IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="RXOUTI" caption="Received OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="RXSTPI" caption="Received SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="NAKOUTI" caption="NAKed OUT Interrupt"/>
          <bitfield mask="0x00000010" name="NAKINI" caption="NAKed IN Interrupt"/>
          <bitfield mask="0x00000040" name="STALLEDI" caption="STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000800" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number Of Busy Banks"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
          <bitfield mask="0x00020000" name="CTRLDIR" values="CTRLDIR" caption="Control Direction"/>
        </register>
        <register offset="0x0160" size="4" name="UESTA0CLR" initval="0x0" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC" caption="TXINI Clear"/>
          <bitfield mask="0x00000002" name="RXOUTIC" caption="RXOUTI Clear"/>
          <bitfield mask="0x00000004" name="RXSTPIC" caption="RXSTPI Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTIC" caption="NAKOUTI Clear"/>
          <bitfield mask="0x00000010" name="NAKINIC" caption="NAKINI Clear"/>
          <bitfield mask="0x00000040" name="STALLEDIC" caption="STALLEDI Clear"/>
          <bitfield mask="0x00000800" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0164" size="4" name="UESTA1CLR" initval="0x0" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC" caption="TXINI Clear"/>
          <bitfield mask="0x00000002" name="RXOUTIC" caption="RXOUTI Clear"/>
          <bitfield mask="0x00000004" name="RXSTPIC" caption="RXSTPI Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTIC" caption="NAKOUTI Clear"/>
          <bitfield mask="0x00000010" name="NAKINIC" caption="NAKINI Clear"/>
          <bitfield mask="0x00000040" name="STALLEDIC" caption="STALLEDI Clear"/>
          <bitfield mask="0x00000800" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0168" size="4" name="UESTA2CLR" initval="0x0" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC" caption="TXINI Clear"/>
          <bitfield mask="0x00000002" name="RXOUTIC" caption="RXOUTI Clear"/>
          <bitfield mask="0x00000004" name="RXSTPIC" caption="RXSTPI Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTIC" caption="NAKOUTI Clear"/>
          <bitfield mask="0x00000010" name="NAKINIC" caption="NAKINI Clear"/>
          <bitfield mask="0x00000040" name="STALLEDIC" caption="STALLEDI Clear"/>
          <bitfield mask="0x00000800" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x016c" size="4" name="UESTA3CLR" initval="0x0" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC" caption="TXINI Clear"/>
          <bitfield mask="0x00000002" name="RXOUTIC" caption="RXOUTI Clear"/>
          <bitfield mask="0x00000004" name="RXSTPIC" caption="RXSTPI Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTIC" caption="NAKOUTI Clear"/>
          <bitfield mask="0x00000010" name="NAKINIC" caption="NAKINI Clear"/>
          <bitfield mask="0x00000040" name="STALLEDIC" caption="STALLEDI Clear"/>
          <bitfield mask="0x00000800" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0170" size="4" name="UESTA4CLR" initval="0x0" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC" caption="TXINI Clear"/>
          <bitfield mask="0x00000002" name="RXOUTIC" caption="RXOUTI Clear"/>
          <bitfield mask="0x00000004" name="RXSTPIC" caption="RXSTPI Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTIC" caption="NAKOUTI Clear"/>
          <bitfield mask="0x00000010" name="NAKINIC" caption="NAKINI Clear"/>
          <bitfield mask="0x00000040" name="STALLEDIC" caption="STALLEDI Clear"/>
          <bitfield mask="0x00000800" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0174" size="4" name="UESTA5CLR" initval="0x0" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC" caption="TXINI Clear"/>
          <bitfield mask="0x00000002" name="RXOUTIC" caption="RXOUTI Clear"/>
          <bitfield mask="0x00000004" name="RXSTPIC" caption="RXSTPI Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTIC" caption="NAKOUTI Clear"/>
          <bitfield mask="0x00000010" name="NAKINIC" caption="NAKINI Clear"/>
          <bitfield mask="0x00000040" name="STALLEDIC" caption="STALLEDI Clear"/>
          <bitfield mask="0x00000800" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0178" size="4" name="UESTA6CLR" initval="0x0" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC" caption="TXINI Clear"/>
          <bitfield mask="0x00000002" name="RXOUTIC" caption="RXOUTI Clear"/>
          <bitfield mask="0x00000004" name="RXSTPIC" caption="RXSTPI Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTIC" caption="NAKOUTI Clear"/>
          <bitfield mask="0x00000010" name="NAKINIC" caption="NAKINI Clear"/>
          <bitfield mask="0x00000040" name="STALLEDIC" caption="STALLEDI Clear"/>
          <bitfield mask="0x00000800" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x017c" size="4" name="UESTA7CLR" initval="0x0" rw="W" caption="Endpoint Status Clear Register">
          <bitfield mask="0x00000001" name="TXINIC" caption="TXINI Clear"/>
          <bitfield mask="0x00000002" name="RXOUTIC" caption="RXOUTI Clear"/>
          <bitfield mask="0x00000004" name="RXSTPIC" caption="RXSTPI Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTIC" caption="NAKOUTI Clear"/>
          <bitfield mask="0x00000010" name="NAKINIC" caption="NAKINI Clear"/>
          <bitfield mask="0x00000040" name="STALLEDIC" caption="STALLEDI Clear"/>
          <bitfield mask="0x00000800" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0190" size="4" name="UESTA0SET" initval="0x0" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS" caption="TXINI Set"/>
          <bitfield mask="0x00000002" name="RXOUTIS" caption="RXOUTI Set"/>
          <bitfield mask="0x00000004" name="RXSTPIS" caption="RXSTPI Set"/>
          <bitfield mask="0x00000008" name="NAKOUTIS" caption="NAKOUTI Set"/>
          <bitfield mask="0x00000010" name="NAKINIS" caption="NAKINI Set"/>
          <bitfield mask="0x00000040" name="STALLEDIS" caption="STALLEDI Set"/>
          <bitfield mask="0x00000800" name="RAMACERIS" caption="RAMACERI Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="NBUSYBK Set"/>
        </register>
        <register offset="0x0194" size="4" name="UESTA1SET" initval="0x0" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS" caption="TXINI Set"/>
          <bitfield mask="0x00000002" name="RXOUTIS" caption="RXOUTI Set"/>
          <bitfield mask="0x00000004" name="RXSTPIS" caption="RXSTPI Set"/>
          <bitfield mask="0x00000008" name="NAKOUTIS" caption="NAKOUTI Set"/>
          <bitfield mask="0x00000010" name="NAKINIS" caption="NAKINI Set"/>
          <bitfield mask="0x00000040" name="STALLEDIS" caption="STALLEDI Set"/>
          <bitfield mask="0x00000800" name="RAMACERIS" caption="RAMACERI Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="NBUSYBK Set"/>
        </register>
        <register offset="0x0198" size="4" name="UESTA2SET" initval="0x0" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS" caption="TXINI Set"/>
          <bitfield mask="0x00000002" name="RXOUTIS" caption="RXOUTI Set"/>
          <bitfield mask="0x00000004" name="RXSTPIS" caption="RXSTPI Set"/>
          <bitfield mask="0x00000008" name="NAKOUTIS" caption="NAKOUTI Set"/>
          <bitfield mask="0x00000010" name="NAKINIS" caption="NAKINI Set"/>
          <bitfield mask="0x00000040" name="STALLEDIS" caption="STALLEDI Set"/>
          <bitfield mask="0x00000800" name="RAMACERIS" caption="RAMACERI Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="NBUSYBK Set"/>
        </register>
        <register offset="0x019c" size="4" name="UESTA3SET" initval="0x0" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS" caption="TXINI Set"/>
          <bitfield mask="0x00000002" name="RXOUTIS" caption="RXOUTI Set"/>
          <bitfield mask="0x00000004" name="RXSTPIS" caption="RXSTPI Set"/>
          <bitfield mask="0x00000008" name="NAKOUTIS" caption="NAKOUTI Set"/>
          <bitfield mask="0x00000010" name="NAKINIS" caption="NAKINI Set"/>
          <bitfield mask="0x00000040" name="STALLEDIS" caption="STALLEDI Set"/>
          <bitfield mask="0x00000800" name="RAMACERIS" caption="RAMACERI Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="NBUSYBK Set"/>
        </register>
        <register offset="0x01a0" size="4" name="UESTA4SET" initval="0x0" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS" caption="TXINI Set"/>
          <bitfield mask="0x00000002" name="RXOUTIS" caption="RXOUTI Set"/>
          <bitfield mask="0x00000004" name="RXSTPIS" caption="RXSTPI Set"/>
          <bitfield mask="0x00000008" name="NAKOUTIS" caption="NAKOUTI Set"/>
          <bitfield mask="0x00000010" name="NAKINIS" caption="NAKINI Set"/>
          <bitfield mask="0x00000040" name="STALLEDIS" caption="STALLEDI Set"/>
          <bitfield mask="0x00000800" name="RAMACERIS" caption="RAMACERI Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="NBUSYBK Set"/>
        </register>
        <register offset="0x01a4" size="4" name="UESTA5SET" initval="0x0" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS" caption="TXINI Set"/>
          <bitfield mask="0x00000002" name="RXOUTIS" caption="RXOUTI Set"/>
          <bitfield mask="0x00000004" name="RXSTPIS" caption="RXSTPI Set"/>
          <bitfield mask="0x00000008" name="NAKOUTIS" caption="NAKOUTI Set"/>
          <bitfield mask="0x00000010" name="NAKINIS" caption="NAKINI Set"/>
          <bitfield mask="0x00000040" name="STALLEDIS" caption="STALLEDI Set"/>
          <bitfield mask="0x00000800" name="RAMACERIS" caption="RAMACERI Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="NBUSYBK Set"/>
        </register>
        <register offset="0x01a8" size="4" name="UESTA6SET" initval="0x0" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS" caption="TXINI Set"/>
          <bitfield mask="0x00000002" name="RXOUTIS" caption="RXOUTI Set"/>
          <bitfield mask="0x00000004" name="RXSTPIS" caption="RXSTPI Set"/>
          <bitfield mask="0x00000008" name="NAKOUTIS" caption="NAKOUTI Set"/>
          <bitfield mask="0x00000010" name="NAKINIS" caption="NAKINI Set"/>
          <bitfield mask="0x00000040" name="STALLEDIS" caption="STALLEDI Set"/>
          <bitfield mask="0x00000800" name="RAMACERIS" caption="RAMACERI Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="NBUSYBK Set"/>
        </register>
        <register offset="0x01ac" size="4" name="UESTA7SET" initval="0x0" rw="W" caption="Endpoint Status Set Register">
          <bitfield mask="0x00000001" name="TXINIS" caption="TXINI Set"/>
          <bitfield mask="0x00000002" name="RXOUTIS" caption="RXOUTI Set"/>
          <bitfield mask="0x00000004" name="RXSTPIS" caption="RXSTPI Set"/>
          <bitfield mask="0x00000008" name="NAKOUTIS" caption="NAKOUTI Set"/>
          <bitfield mask="0x00000010" name="NAKINIS" caption="NAKINI Set"/>
          <bitfield mask="0x00000040" name="STALLEDIS" caption="STALLEDI Set"/>
          <bitfield mask="0x00000800" name="RAMACERIS" caption="RAMACERI Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKS" caption="NBUSYBK Set"/>
        </register>
        <register offset="0x01c0" size="4" name="UECON0" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE" caption="TXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="RXOUTE" caption="RXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXSTPE" caption="RXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="NAKOUTE" caption="NAKOUT Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKINE" caption="NAKIN Interrupt Enable"/>
          <bitfield mask="0x00000040" name="STALLEDE" caption="STALLED Interrupt Enable"/>
          <bitfield mask="0x00000800" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable"/>
          <bitfield mask="0x00002000" name="KILLBK" caption="Kill IN Bank"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="NYETDIS" caption="NYET token disable"/>
          <bitfield mask="0x00040000" name="RSTDT" caption="Reset Data Toggle"/>
          <bitfield mask="0x00080000" name="STALLRQ" caption="STALL Request"/>
          <bitfield mask="0x01000000" name="BUSY0" caption="Busy Bank1 Enable"/>
          <bitfield mask="0x02000000" name="BUSY1" caption="Busy Bank0 Enable"/>
        </register>
        <register offset="0x01c4" size="4" name="UECON1" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE" caption="TXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="RXOUTE" caption="RXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXSTPE" caption="RXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="NAKOUTE" caption="NAKOUT Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKINE" caption="NAKIN Interrupt Enable"/>
          <bitfield mask="0x00000040" name="STALLEDE" caption="STALLED Interrupt Enable"/>
          <bitfield mask="0x00000800" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable"/>
          <bitfield mask="0x00002000" name="KILLBK" caption="Kill IN Bank"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="NYETDIS" caption="NYET Token Enable"/>
          <bitfield mask="0x00040000" name="RSTDT" caption="Reset Data Toggle"/>
          <bitfield mask="0x00080000" name="STALLRQ" caption="STALL Request"/>
          <bitfield mask="0x01000000" name="BUSY0" caption="Busy Bank1 Enable"/>
          <bitfield mask="0x02000000" name="BUSY1" caption="Busy Bank0 Enable"/>
        </register>
        <register offset="0x01c8" size="4" name="UECON2" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE" caption="TXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="RXOUTE" caption="RXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXSTPE" caption="RXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="NAKOUTE" caption="NAKOUT Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKINE" caption="NAKIN Interrupt Enable"/>
          <bitfield mask="0x00000040" name="STALLEDE" caption="STALLED Interrupt Enable"/>
          <bitfield mask="0x00000800" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable"/>
          <bitfield mask="0x00002000" name="KILLBK" caption="Kill IN Bank"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="NYETDIS" caption="NYET Token Enable"/>
          <bitfield mask="0x00040000" name="RSTDT" caption="Reset Data Toggle"/>
          <bitfield mask="0x00080000" name="STALLRQ" caption="STALL Request"/>
          <bitfield mask="0x01000000" name="BUSY0" caption="Busy Bank1 Enable"/>
          <bitfield mask="0x02000000" name="BUSY1" caption="Busy Bank0 Enable"/>
        </register>
        <register offset="0x01cc" size="4" name="UECON3" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE" caption="TXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="RXOUTE" caption="RXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXSTPE" caption="RXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="NAKOUTE" caption="NAKOUT Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKINE" caption="NAKIN Interrupt Enable"/>
          <bitfield mask="0x00000040" name="STALLEDE" caption="STALLED Interrupt Enable"/>
          <bitfield mask="0x00000800" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable"/>
          <bitfield mask="0x00002000" name="KILLBK" caption="Kill IN Bank"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="NYETDIS" caption="NYET Token Enable"/>
          <bitfield mask="0x00040000" name="RSTDT" caption="Reset Data Toggle"/>
          <bitfield mask="0x00080000" name="STALLRQ" caption="STALL Request"/>
          <bitfield mask="0x01000000" name="BUSY0" caption="Busy Bank1 Enable"/>
          <bitfield mask="0x02000000" name="BUSY1" caption="Busy Bank0 Enable"/>
        </register>
        <register offset="0x01d0" size="4" name="UECON4" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE" caption="TXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="RXOUTE" caption="RXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXSTPE" caption="RXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="NAKOUTE" caption="NAKOUT Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKINE" caption="NAKIN Interrupt Enable"/>
          <bitfield mask="0x00000040" name="STALLEDE" caption="STALLED Interrupt Enable"/>
          <bitfield mask="0x00000800" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable"/>
          <bitfield mask="0x00002000" name="KILLBK" caption="Kill IN Bank"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="NYETDIS" caption="NYET Token Enable"/>
          <bitfield mask="0x00040000" name="RSTDT" caption="Reset Data Toggle"/>
          <bitfield mask="0x00080000" name="STALLRQ" caption="STALL Request"/>
          <bitfield mask="0x01000000" name="BUSY0" caption="Busy Bank1 Enable"/>
          <bitfield mask="0x02000000" name="BUSY1" caption="Busy Bank0 Enable"/>
        </register>
        <register offset="0x01d4" size="4" name="UECON5" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE" caption="TXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="RXOUTE" caption="RXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXSTPE" caption="RXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="NAKOUTE" caption="NAKOUT Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKINE" caption="NAKIN Interrupt Enable"/>
          <bitfield mask="0x00000040" name="STALLEDE" caption="STALLED Interrupt Enable"/>
          <bitfield mask="0x00000800" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable"/>
          <bitfield mask="0x00002000" name="KILLBK" caption="Kill IN Bank"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="NYETDIS" caption="NYET Token Enable"/>
          <bitfield mask="0x00040000" name="RSTDT" caption="Reset Data Toggle"/>
          <bitfield mask="0x00080000" name="STALLRQ" caption="STALL Request"/>
          <bitfield mask="0x01000000" name="BUSY0" caption="Busy Bank1 Enable"/>
          <bitfield mask="0x02000000" name="BUSY1" caption="Busy Bank0 Enable"/>
        </register>
        <register offset="0x01d8" size="4" name="UECON6" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE" caption="TXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="RXOUTE" caption="RXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXSTPE" caption="RXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="NAKOUTE" caption="NAKOUT Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKINE" caption="NAKIN Interrupt Enable"/>
          <bitfield mask="0x00000040" name="STALLEDE" caption="STALLED Interrupt Enable"/>
          <bitfield mask="0x00000800" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable"/>
          <bitfield mask="0x00002000" name="KILLBK" caption="Kill IN Bank"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="NYETDIS" caption="NYET Token Enable"/>
          <bitfield mask="0x00040000" name="RSTDT" caption="Reset Data Toggle"/>
          <bitfield mask="0x00080000" name="STALLRQ" caption="STALL Request"/>
          <bitfield mask="0x01000000" name="BUSY0" caption="Busy Bank1 Enable"/>
          <bitfield mask="0x02000000" name="BUSY1" caption="Busy Bank0 Enable"/>
        </register>
        <register offset="0x01dc" size="4" name="UECON7" initval="0x0" rw="R" caption="Endpoint Control Register">
          <bitfield mask="0x00000001" name="TXINE" caption="TXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="RXOUTE" caption="RXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="RXSTPE" caption="RXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="NAKOUTE" caption="NAKOUT Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKINE" caption="NAKIN Interrupt Enable"/>
          <bitfield mask="0x00000040" name="STALLEDE" caption="STALLED Interrupt Enable"/>
          <bitfield mask="0x00000800" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="Number of Busy Banks Interrupt Enable"/>
          <bitfield mask="0x00002000" name="KILLBK" caption="Kill IN Bank"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="NYETDIS" caption="NYET Token Enable"/>
          <bitfield mask="0x00040000" name="RSTDT" caption="Reset Data Toggle"/>
          <bitfield mask="0x00080000" name="STALLRQ" caption="STALL Request"/>
          <bitfield mask="0x01000000" name="BUSY0" caption="Busy Bank1 Enable"/>
          <bitfield mask="0x02000000" name="BUSY1" caption="Busy Bank0 Enable"/>
        </register>
        <register offset="0x01f0" size="4" name="UECON0SET" initval="0x0" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES" caption="TXINE Set"/>
          <bitfield mask="0x00000002" name="RXOUTES" caption="RXOUTE Set"/>
          <bitfield mask="0x00000004" name="RXSTPES" caption="RXSTPE Set"/>
          <bitfield mask="0x00000008" name="NAKOUTES" caption="NAKOUTE Set"/>
          <bitfield mask="0x00000010" name="NAKINES" caption="NAKINE Set"/>
          <bitfield mask="0x00000040" name="STALLEDES" caption="STALLEDE Set"/>
          <bitfield mask="0x00000800" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00002000" name="KILLBKS" caption="KILLBK Set"/>
          <bitfield mask="0x00020000" name="NYETDISS" caption="NYETDIS Set"/>
          <bitfield mask="0x00040000" name="RSTDTS" caption="RSTDT Set"/>
          <bitfield mask="0x00080000" name="STALLRQS" caption="STALLRQ Set"/>
          <bitfield mask="0x01000000" name="BUSY0S" caption="BUSY0 Set"/>
          <bitfield mask="0x02000000" name="BUSY1S" caption="BUSY1 Set"/>
        </register>
        <register offset="0x01f4" size="4" name="UECON1SET" initval="0x0" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES" caption="TXINE Set"/>
          <bitfield mask="0x00000002" name="RXOUTES" caption="RXOUTE Set"/>
          <bitfield mask="0x00000004" name="RXSTPES" caption="RXSTPE Set"/>
          <bitfield mask="0x00000008" name="NAKOUTES" caption="NAKOUTE Set"/>
          <bitfield mask="0x00000010" name="NAKINES" caption="NAKINE Set"/>
          <bitfield mask="0x00000040" name="STALLEDES" caption="STALLEDE Set"/>
          <bitfield mask="0x00000800" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00002000" name="KILLBKS" caption="KILLBK Set"/>
          <bitfield mask="0x00020000" name="NYETDISS" caption="NYETDIS Set"/>
          <bitfield mask="0x00040000" name="RSTDTS" caption="RSTDT Set"/>
          <bitfield mask="0x00080000" name="STALLRQS" caption="STALLRQ Set"/>
          <bitfield mask="0x01000000" name="BUSY0S" caption="BUSY0 Set"/>
          <bitfield mask="0x02000000" name="BUSY1S" caption="BUSY1 Set"/>
        </register>
        <register offset="0x01f8" size="4" name="UECON2SET" initval="0x0" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES" caption="TXINE Set"/>
          <bitfield mask="0x00000002" name="RXOUTES" caption="RXOUTE Set"/>
          <bitfield mask="0x00000004" name="RXSTPES" caption="RXSTPE Set"/>
          <bitfield mask="0x00000008" name="NAKOUTES" caption="NAKOUTE Set"/>
          <bitfield mask="0x00000010" name="NAKINES" caption="NAKINE Set"/>
          <bitfield mask="0x00000040" name="STALLEDES" caption="STALLEDE Set"/>
          <bitfield mask="0x00000800" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00002000" name="KILLBKS" caption="KILLBK Set"/>
          <bitfield mask="0x00020000" name="NYETDISS" caption="NYETDIS Set"/>
          <bitfield mask="0x00040000" name="RSTDTS" caption="RSTDT Set"/>
          <bitfield mask="0x00080000" name="STALLRQS" caption="STALLRQ Set"/>
          <bitfield mask="0x01000000" name="BUSY0S" caption="BUSY0 Set"/>
          <bitfield mask="0x02000000" name="BUSY1S" caption="BUSY1 Set"/>
        </register>
        <register offset="0x01fc" size="4" name="UECON3SET" initval="0x0" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES" caption="TXINE Set"/>
          <bitfield mask="0x00000002" name="RXOUTES" caption="RXOUTE Set"/>
          <bitfield mask="0x00000004" name="RXSTPES" caption="RXSTPE Set"/>
          <bitfield mask="0x00000008" name="NAKOUTES" caption="NAKOUTE Set"/>
          <bitfield mask="0x00000010" name="NAKINES" caption="NAKINE Set"/>
          <bitfield mask="0x00000040" name="STALLEDES" caption="STALLEDE Set"/>
          <bitfield mask="0x00000800" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00002000" name="KILLBKS" caption="KILLBK Set"/>
          <bitfield mask="0x00020000" name="NYETDISS" caption="NYETDIS Set"/>
          <bitfield mask="0x00040000" name="RSTDTS" caption="RSTDT Set"/>
          <bitfield mask="0x00080000" name="STALLRQS" caption="STALLRQ Set"/>
          <bitfield mask="0x01000000" name="BUSY0S" caption="BUSY0 Set"/>
          <bitfield mask="0x02000000" name="BUSY1S" caption="BUSY1 Set"/>
        </register>
        <register offset="0x0200" size="4" name="UECON4SET" initval="0x0" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES" caption="TXINE Set"/>
          <bitfield mask="0x00000002" name="RXOUTES" caption="RXOUTE Set"/>
          <bitfield mask="0x00000004" name="RXSTPES" caption="RXSTPE Set"/>
          <bitfield mask="0x00000008" name="NAKOUTES" caption="NAKOUTE Set"/>
          <bitfield mask="0x00000010" name="NAKINES" caption="NAKINE Set"/>
          <bitfield mask="0x00000040" name="STALLEDES" caption="STALLEDE Set"/>
          <bitfield mask="0x00000800" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00002000" name="KILLBKS" caption="KILLBK Set"/>
          <bitfield mask="0x00020000" name="NYETDISS" caption="NYETDIS Set"/>
          <bitfield mask="0x00040000" name="RSTDTS" caption="RSTDT Set"/>
          <bitfield mask="0x00080000" name="STALLRQS" caption="STALLRQ Set"/>
          <bitfield mask="0x01000000" name="BUSY0S" caption="BUSY0 Set"/>
          <bitfield mask="0x02000000" name="BUSY1S" caption="BUSY1 Set"/>
        </register>
        <register offset="0x0204" size="4" name="UECON5SET" initval="0x0" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES" caption="TXINE Set"/>
          <bitfield mask="0x00000002" name="RXOUTES" caption="RXOUTE Set"/>
          <bitfield mask="0x00000004" name="RXSTPES" caption="RXSTPE Set"/>
          <bitfield mask="0x00000008" name="NAKOUTES" caption="NAKOUTE Set"/>
          <bitfield mask="0x00000010" name="NAKINES" caption="NAKINE Set"/>
          <bitfield mask="0x00000040" name="STALLEDES" caption="STALLEDE Set"/>
          <bitfield mask="0x00000800" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00002000" name="KILLBKS" caption="KILLBK Set"/>
          <bitfield mask="0x00020000" name="NYETDISS" caption="NYETDIS Set"/>
          <bitfield mask="0x00040000" name="RSTDTS" caption="RSTDT Set"/>
          <bitfield mask="0x00080000" name="STALLRQS" caption="STALLRQ Set"/>
          <bitfield mask="0x01000000" name="BUSY0S" caption="BUSY0 Set"/>
          <bitfield mask="0x02000000" name="BUSY1S" caption="BUSY1 Set"/>
        </register>
        <register offset="0x0208" size="4" name="UECON6SET" initval="0x0" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES" caption="TXINE Set"/>
          <bitfield mask="0x00000002" name="RXOUTES" caption="RXOUTE Set"/>
          <bitfield mask="0x00000004" name="RXSTPES" caption="RXSTPE Set"/>
          <bitfield mask="0x00000008" name="NAKOUTES" caption="NAKOUTE Set"/>
          <bitfield mask="0x00000010" name="NAKINES" caption="NAKINE Set"/>
          <bitfield mask="0x00000040" name="STALLEDES" caption="STALLEDE Set"/>
          <bitfield mask="0x00000800" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00002000" name="KILLBKS" caption="KILLBK Set"/>
          <bitfield mask="0x00020000" name="NYETDISS" caption="NYETDIS Set"/>
          <bitfield mask="0x00040000" name="RSTDTS" caption="RSTDT Set"/>
          <bitfield mask="0x00080000" name="STALLRQS" caption="STALLRQ Set"/>
          <bitfield mask="0x01000000" name="BUSY0S" caption="BUSY0 Set"/>
          <bitfield mask="0x02000000" name="BUSY1S" caption="BUSY1 Set"/>
        </register>
        <register offset="0x020c" size="4" name="UECON7SET" initval="0x0" rw="W" caption="Endpoint Control Set Register">
          <bitfield mask="0x00000001" name="TXINES" caption="TXINE Set"/>
          <bitfield mask="0x00000002" name="RXOUTES" caption="RXOUTE Set"/>
          <bitfield mask="0x00000004" name="RXSTPES" caption="RXSTPE Set"/>
          <bitfield mask="0x00000008" name="NAKOUTES" caption="NAKOUTE Set"/>
          <bitfield mask="0x00000010" name="NAKINES" caption="NAKINE Set"/>
          <bitfield mask="0x00000040" name="STALLEDES" caption="STALLEDE Set"/>
          <bitfield mask="0x00000800" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00002000" name="KILLBKS" caption="KILLBK Set"/>
          <bitfield mask="0x00020000" name="NYETDISS" caption="NYETDIS Set"/>
          <bitfield mask="0x00040000" name="RSTDTS" caption="RSTDT Set"/>
          <bitfield mask="0x00080000" name="STALLRQS" caption="STALLRQ Set"/>
          <bitfield mask="0x01000000" name="BUSY0S" caption="BUSY0 Set"/>
          <bitfield mask="0x02000000" name="BUSY1S" caption="BUSY1 Set"/>
        </register>
        <register offset="0x0220" size="4" name="UECON0CLR" initval="0x0" rw="W" caption="Endpoint Control Clear Register">
          <bitfield mask="0x00000001" name="TXINEC" caption="TXINE Clear"/>
          <bitfield mask="0x00000002" name="RXOUTEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000004" name="RXSTPEC" caption="RXSTPE Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTEC" caption="NAKOUTE Clear"/>
          <bitfield mask="0x00000010" name="NAKINEC" caption="NAKINE Clear"/>
          <bitfield mask="0x00000040" name="STALLEDEC" caption="STALLEDE Clear"/>
          <bitfield mask="0x00000800" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="NYETDISC" caption="NYETDIS Clear"/>
          <bitfield mask="0x00080000" name="STALLRQC" caption="STALLRQ Clear"/>
          <bitfield mask="0x01000000" name="BUSY0C" caption="BUSY0 Clear"/>
          <bitfield mask="0x02000000" name="BUSY1C" caption="BUSY1 Clear"/>
        </register>
        <register offset="0x0224" size="4" name="UECON1CLR" initval="0x0" rw="W" caption="TXINE Clear">
          <bitfield mask="0x00000001" name="TXINEC" caption="TXINE Clear"/>
          <bitfield mask="0x00000002" name="RXOUTEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000004" name="RXSTPEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTEC" caption="NAKOUTE Clear"/>
          <bitfield mask="0x00000010" name="NAKINEC" caption="NAKINE Clear"/>
          <bitfield mask="0x00000040" name="STALLEDEC" caption="RXSTPE Clear"/>
          <bitfield mask="0x00000800" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="NYETDISC" caption="NYETDIS Clear"/>
          <bitfield mask="0x00080000" name="STALLRQC" caption="STALLEDE Clear"/>
          <bitfield mask="0x01000000" name="BUSY0C" caption="BUSY0 Clear"/>
          <bitfield mask="0x02000000" name="BUSY1C" caption="BUSY1 Clear"/>
        </register>
        <register offset="0x0228" size="4" name="UECON2CLR" initval="0x0" rw="W" caption="TXINE Clear">
          <bitfield mask="0x00000001" name="TXINEC" caption="TXINE Clear"/>
          <bitfield mask="0x00000002" name="RXOUTEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000004" name="RXSTPEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTEC" caption="NAKOUTE Clear"/>
          <bitfield mask="0x00000010" name="NAKINEC" caption="NAKINE Clear"/>
          <bitfield mask="0x00000040" name="STALLEDEC" caption="RXSTPE Clear"/>
          <bitfield mask="0x00000800" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="NYETDISC" caption="NYETDIS Clear"/>
          <bitfield mask="0x00080000" name="STALLRQC" caption="STALLEDE Clear"/>
          <bitfield mask="0x01000000" name="BUSY0C" caption="BUSY0 Clear"/>
          <bitfield mask="0x02000000" name="BUSY1C" caption="BUSY1 Clear"/>
        </register>
        <register offset="0x022c" size="4" name="UECON3CLR" initval="0x0" rw="W" caption="TXINE Clear">
          <bitfield mask="0x00000001" name="TXINEC" caption="TXINE Clear"/>
          <bitfield mask="0x00000002" name="RXOUTEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000004" name="RXSTPEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTEC" caption="NAKOUTE Clear"/>
          <bitfield mask="0x00000010" name="NAKINEC" caption="NAKINE Clear"/>
          <bitfield mask="0x00000040" name="STALLEDEC" caption="RXSTPE Clear"/>
          <bitfield mask="0x00000800" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="NYETDISC" caption="NYETDIS Clear"/>
          <bitfield mask="0x00080000" name="STALLRQC" caption="STALLEDE Clear"/>
          <bitfield mask="0x01000000" name="BUSY0C" caption="BUSY0 Clear"/>
          <bitfield mask="0x02000000" name="BUSY1C" caption="BUSY1 Clear"/>
        </register>
        <register offset="0x0230" size="4" name="UECON4CLR" initval="0x0" rw="W" caption="TXINE Clear">
          <bitfield mask="0x00000001" name="TXINEC" caption="TXINE Clear"/>
          <bitfield mask="0x00000002" name="RXOUTEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000004" name="RXSTPEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTEC" caption="NAKOUTE Clear"/>
          <bitfield mask="0x00000010" name="NAKINEC" caption="NAKINE Clear"/>
          <bitfield mask="0x00000040" name="STALLEDEC" caption="RXSTPE Clear"/>
          <bitfield mask="0x00000800" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="NYETDISC" caption="NYETDIS Clear"/>
          <bitfield mask="0x00080000" name="STALLRQC" caption="STALLEDE Clear"/>
          <bitfield mask="0x01000000" name="BUSY0C" caption="BUSY0 Clear"/>
          <bitfield mask="0x02000000" name="BUSY1C" caption="BUSY1 Clear"/>
        </register>
        <register offset="0x0234" size="4" name="UECON5CLR" initval="0x0" rw="W" caption="TXINE Clear">
          <bitfield mask="0x00000001" name="TXINEC" caption="TXINE Clear"/>
          <bitfield mask="0x00000002" name="RXOUTEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000004" name="RXSTPEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTEC" caption="NAKOUTE Clear"/>
          <bitfield mask="0x00000010" name="NAKINEC" caption="NAKINE Clear"/>
          <bitfield mask="0x00000040" name="STALLEDEC" caption="RXSTPE Clear"/>
          <bitfield mask="0x00000800" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="NYETDISC" caption="NYETDIS Clear"/>
          <bitfield mask="0x00080000" name="STALLRQC" caption="STALLEDE Clear"/>
          <bitfield mask="0x01000000" name="BUSY0C" caption="BUSY0 Clear"/>
          <bitfield mask="0x02000000" name="BUSY1C" caption="BUSY1 Clear"/>
        </register>
        <register offset="0x0238" size="4" name="UECON6CLR" initval="0x0" rw="W" caption="TXINE Clear">
          <bitfield mask="0x00000001" name="TXINEC" caption="TXINE Clear"/>
          <bitfield mask="0x00000002" name="RXOUTEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000004" name="RXSTPEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTEC" caption="NAKOUTE Clear"/>
          <bitfield mask="0x00000010" name="NAKINEC" caption="NAKINE Clear"/>
          <bitfield mask="0x00000040" name="STALLEDEC" caption="RXSTPE Clear"/>
          <bitfield mask="0x00000800" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="NYETDISC" caption="NYETDIS Clear"/>
          <bitfield mask="0x00080000" name="STALLRQC" caption="STALLEDE Clear"/>
          <bitfield mask="0x01000000" name="BUSY0C" caption="BUSY0 Clear"/>
          <bitfield mask="0x02000000" name="BUSY1C" caption="BUSY1 Clear"/>
        </register>
        <register offset="0x023c" size="4" name="UECON7CLR" initval="0x0" rw="W" caption="TXINE Clear">
          <bitfield mask="0x00000001" name="TXINEC" caption="TXINE Clear"/>
          <bitfield mask="0x00000002" name="RXOUTEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000004" name="RXSTPEC" caption="RXOUTE Clear"/>
          <bitfield mask="0x00000008" name="NAKOUTEC" caption="NAKOUTE Clear"/>
          <bitfield mask="0x00000010" name="NAKINEC" caption="NAKINE Clear"/>
          <bitfield mask="0x00000040" name="STALLEDEC" caption="RXSTPE Clear"/>
          <bitfield mask="0x00000800" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="NYETDISC" caption="NYETDIS Clear"/>
          <bitfield mask="0x00080000" name="STALLRQC" caption="STALLEDE Clear"/>
          <bitfield mask="0x01000000" name="BUSY0C" caption="BUSY0 Clear"/>
          <bitfield mask="0x02000000" name="BUSY1C" caption="BUSY1 Clear"/>
        </register>
        <register offset="0x0400" size="4" name="UHCON" initval="0x0" rw="RW" caption="Host General Control Register">
          <bitfield mask="0x00000100" name="SOFE" caption="SOF Enable"/>
          <bitfield mask="0x00000200" name="RESET" caption="Send USB Reset"/>
          <bitfield mask="0x00000400" name="RESUME" caption="Send USB Resume"/>
          <bitfield mask="0x00003000" name="SPDCONF" caption="Speed Configuration"/>
          <bitfield mask="0x00010000" name="TSTJ" caption="Test J"/>
          <bitfield mask="0x00020000" name="TSTK" caption="Test K"/>
        </register>
        <register offset="0x0404" size="4" name="UHINT" initval="0x0" rw="R" caption="Host Global Interrupt Register">
          <bitfield mask="0x00000001" name="DCONNI" caption="Device Connection Interrupt"/>
          <bitfield mask="0x00000002" name="DDISCI" caption="Device Disconnection Interrupt"/>
          <bitfield mask="0x00000004" name="RSTI" caption="USB Reset Sent Interrupt"/>
          <bitfield mask="0x00000008" name="RSMEDI" caption="Downstream Resume Sent Interrupt"/>
          <bitfield mask="0x00000010" name="RXRSMI" caption="Upstream Resume Received Interrupt"/>
          <bitfield mask="0x00000020" name="HSOFI" caption="Host SOF Interrupt"/>
          <bitfield mask="0x00000040" name="HWUPI" caption="Host Wake-Up Interrupt"/>
          <bitfield mask="0x00000100" name="P0INT" caption="Pipe 0 Interrupt"/>
          <bitfield mask="0x00000200" name="P1INT" caption="Pipe 1 Interrupt"/>
          <bitfield mask="0x00000400" name="P2INT" caption="Pipe 2 Interrupt"/>
          <bitfield mask="0x00000800" name="P3INT" caption="Pipe 3 Interrupt"/>
          <bitfield mask="0x00001000" name="P4INT" caption="Pipe 4 Interrupt"/>
          <bitfield mask="0x00002000" name="P5INT" caption="Pipe 5 Interrupt"/>
          <bitfield mask="0x00004000" name="P6INT" caption="Pipe 6 Interrupt"/>
        </register>
        <register offset="0x0408" size="4" name="UHINTCLR" initval="0x0" rw="W" caption="Host Global Interrrupt Clear Register">
          <bitfield mask="0x00000001" name="DCONNIC" caption="DCONNI Clear"/>
          <bitfield mask="0x00000002" name="DDISCIC" caption="DDISCI Clear"/>
          <bitfield mask="0x00000004" name="RSTIC" caption="RSTI Clear"/>
          <bitfield mask="0x00000008" name="RSMEDIC" caption="RSMEDI Clear"/>
          <bitfield mask="0x00000010" name="RXRSMIC" caption="RXRSMI Clear"/>
          <bitfield mask="0x00000020" name="HSOFIC" caption="HSOFI Clear"/>
          <bitfield mask="0x00000040" name="HWUPIC" caption="HWUPI Clear"/>
        </register>
        <register offset="0x040c" size="4" name="UHINTSET" initval="0x0" rw="W" caption="Host Global Interrupt Set Register">
          <bitfield mask="0x00000001" name="DCONNIS" caption="DCONNI Set"/>
          <bitfield mask="0x00000002" name="DDISCIS" caption="DDISCI Set"/>
          <bitfield mask="0x00000004" name="RSTIS" caption="RSTI Set"/>
          <bitfield mask="0x00000008" name="RSMEDIS" caption="RSMEDI Set"/>
          <bitfield mask="0x00000010" name="RXRSMIS" caption="RXRSMI Set"/>
          <bitfield mask="0x00000020" name="HSOFIS" caption="HSOFI Set"/>
          <bitfield mask="0x00000040" name="HWUPIS" caption="HWUPI Set"/>
        </register>
        <register offset="0x0410" size="4" name="UHINTE" initval="0x0" rw="R" caption="Host Global Interrupt Enable Register">
          <bitfield mask="0x00000001" name="DCONNIE" caption="DCONNI Enable"/>
          <bitfield mask="0x00000002" name="DDISCIE" caption="DDISCI Enable"/>
          <bitfield mask="0x00000004" name="RSTIE" caption="RSTI Enable"/>
          <bitfield mask="0x00000008" name="RSMEDIE" caption="RSMEDI Enable"/>
          <bitfield mask="0x00000010" name="RXRSMIE" caption="RXRSMI Enable"/>
          <bitfield mask="0x00000020" name="HSOFIE" caption="HSOFI Enable"/>
          <bitfield mask="0x00000040" name="HWUPIE" caption="HWUPI Enable"/>
          <bitfield mask="0x00000100" name="P0INTE" caption="P0INT Enable"/>
          <bitfield mask="0x00000200" name="P1INTE" caption="P1INT Enable"/>
          <bitfield mask="0x00000400" name="P2INTE" caption="P2INT Enable"/>
          <bitfield mask="0x00000800" name="P3INTE" caption="P3INT Enable"/>
          <bitfield mask="0x00001000" name="P4INTE" caption="P4INT Enable"/>
          <bitfield mask="0x00002000" name="P5INTE" caption="P5INT Enable"/>
          <bitfield mask="0x00004000" name="P6INTE" caption="P6INT Enable"/>
          <bitfield mask="0x00008000" name="P7INTE" caption="P7INT Enable"/>
        </register>
        <register offset="0x0414" size="4" name="UHINTECLR" initval="0x0" rw="W" caption="Host Global Interrupt Enable Clear Register">
          <bitfield mask="0x00000001" name="DCONNIEC" caption="DCONNIE Clear"/>
          <bitfield mask="0x00000002" name="DDISCIEC" caption="DDISCIE Clear"/>
          <bitfield mask="0x00000004" name="RSTIEC" caption="RSTIE Clear"/>
          <bitfield mask="0x00000008" name="RSMEDIEC" caption="RSMEDIE Clear"/>
          <bitfield mask="0x00000010" name="RXRSMIEC" caption="RXRSMIE Clear"/>
          <bitfield mask="0x00000020" name="HSOFIEC" caption="HSOFIE Clear"/>
          <bitfield mask="0x00000040" name="HWUPIEC" caption="HWUPIE Clear"/>
          <bitfield mask="0x00000100" name="P0INTEC" caption="P0INTE Clear"/>
          <bitfield mask="0x00000200" name="P1INTEC" caption="P1INTE Clear"/>
          <bitfield mask="0x00000400" name="P2INTEC" caption="P2INTE Clear"/>
          <bitfield mask="0x00000800" name="P3INTEC" caption="P3INTE Clear"/>
          <bitfield mask="0x00001000" name="P4INTEC" caption="P4INTE Clear"/>
          <bitfield mask="0x00002000" name="P5INTEC" caption="P5INTE Clear"/>
          <bitfield mask="0x00004000" name="P6INTEC" caption="P6INTE Clear"/>
          <bitfield mask="0x00008000" name="P7INTEC" caption="P7INTE Clear"/>
        </register>
        <register offset="0x0418" size="4" name="UHINTESET" initval="0x0" rw="W" caption="Host Global Interrupt Enable Set Register">
          <bitfield mask="0x00000001" name="DCONNIES" caption="DCONNIE Set"/>
          <bitfield mask="0x00000002" name="DDISCIES" caption="DDISCIE Set"/>
          <bitfield mask="0x00000004" name="RSTIES" caption="RSTIE Set"/>
          <bitfield mask="0x00000008" name="RSMEDIES" caption="RSMEDIE Set"/>
          <bitfield mask="0x00000010" name="RXRSMIES" caption="RXRSMIE Set"/>
          <bitfield mask="0x00000020" name="HSOFIES" caption="HSOFIE Set"/>
          <bitfield mask="0x00000040" name="HWUPIES" caption="HWUPIE Set"/>
          <bitfield mask="0x00000100" name="P0INTES" caption="P0INTE Set"/>
          <bitfield mask="0x00000200" name="P1INTES" caption="P1INTE Set"/>
          <bitfield mask="0x00000400" name="P2INTES" caption="P2INTE Set"/>
          <bitfield mask="0x00000800" name="P3INTES" caption="P3INTE Set"/>
          <bitfield mask="0x00001000" name="P4INTES" caption="P4INTE Set"/>
          <bitfield mask="0x00002000" name="P5INTES" caption="P5INTE Set"/>
          <bitfield mask="0x00004000" name="P6INTES" caption="P6INTE Set"/>
          <bitfield mask="0x00008000" name="P7INTES" caption="P7INTE Set"/>
        </register>
        <register offset="0x041c" size="4" name="UPRST" initval="0x0" rw="RW" caption="Pipe Reset Register">
          <bitfield mask="0x00000001" name="PEN0" caption="Pipe0 Enable"/>
          <bitfield mask="0x00000002" name="PEN1" caption="Pipe1 Enable"/>
          <bitfield mask="0x00000004" name="PEN2" caption="Pipe2 Enable"/>
          <bitfield mask="0x00000008" name="PEN3" caption="Pipe3 Enable"/>
          <bitfield mask="0x00000010" name="PEN4" caption="Pipe4 Enable"/>
          <bitfield mask="0x00000020" name="PEN5" caption="Pipe5 Enable"/>
          <bitfield mask="0x00000040" name="PEN6" caption="Pipe6 Enable"/>
          <bitfield mask="0x00000080" name="PEN7" caption="Pipe7 Enable"/>
        </register>
        <register offset="0x0420" size="4" name="UHFNUM" initval="0x0" rw="RW" caption="Host Frame Number Register">
          <bitfield mask="0x00000007" name="MFNUM" caption="Micro Frame Number"/>
          <bitfield mask="0x00003ff8" name="FNUM" caption="Frame Number"/>
          <bitfield mask="0x00ff0000" name="FLENHIGH" caption="Frame Length"/>
        </register>
        <register offset="0x0500" size="4" name="UPCFG0" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK" caption="Pipe Banks"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE" caption="Pipe Size"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN" caption="Pipe Token"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE" caption="Pipe Type"/>
          <bitfield mask="0x00100000" name="PINGEN" caption="Ping Enable"/>
          <bitfield mask="0xff000000" name="BINTERVAL" caption="binterval parameter"/>
        </register>
        <register offset="0x0504" size="4" name="UPCFG1" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK" caption="Pipe Banks"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE" caption="Pipe Size"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN" caption="Pipe Token"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE" caption="Pipe Type"/>
          <bitfield mask="0x00100000" name="PINGEN" caption="Ping Enable"/>
          <bitfield mask="0xff000000" name="BINTERVAL" caption="binterval parameter"/>
        </register>
        <register offset="0x0508" size="4" name="UPCFG2" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK" caption="Pipe Banks"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE" caption="Pipe Size"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN" caption="Pipe Token"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE" caption="Pipe Type"/>
          <bitfield mask="0x00100000" name="PINGEN" caption="Ping Enable"/>
          <bitfield mask="0xff000000" name="BINTERVAL" caption="binterval parameter"/>
        </register>
        <register offset="0x050c" size="4" name="UPCFG3" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK" caption="Pipe Banks"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE" caption="Pipe Size"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN" caption="Pipe Token"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE" caption="Pipe Type"/>
          <bitfield mask="0x00100000" name="PINGEN" caption="Ping Enable"/>
          <bitfield mask="0xff000000" name="BINTERVAL" caption="binterval parameter"/>
        </register>
        <register offset="0x0510" size="4" name="UPCFG4" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK" caption="Pipe Banks"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE" caption="Pipe Size"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN" caption="Pipe Token"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE" caption="Pipe Type"/>
          <bitfield mask="0x00100000" name="PINGEN" caption="Ping Enable"/>
          <bitfield mask="0xff000000" name="BINTERVAL" caption="binterval parameter"/>
        </register>
        <register offset="0x0514" size="4" name="UPCFG5" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK" caption="Pipe Banks"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE" caption="Pipe Size"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN" caption="Pipe Token"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE" caption="Pipe Type"/>
          <bitfield mask="0x00100000" name="PINGEN" caption="Ping Enable"/>
          <bitfield mask="0xff000000" name="BINTERVAL" caption="binterval parameter"/>
        </register>
        <register offset="0x0518" size="4" name="UPCFG6" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK" caption="Pipe Banks"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE" caption="Pipe Size"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN" caption="Pipe Token"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE" caption="Pipe Type"/>
          <bitfield mask="0x00100000" name="PINGEN" caption="Ping Enable"/>
          <bitfield mask="0xff000000" name="BINTERVAL" caption="binterval parameter"/>
        </register>
        <register offset="0x051c" size="4" name="UPCFG7" initval="0x0" rw="RW" caption="Pipe Configuration Register">
          <bitfield mask="0x00000004" name="PBK" values="PBK" caption="Pipe Banks"/>
          <bitfield mask="0x00000070" name="PSIZE" values="PSIZE" caption="Pipe Size"/>
          <bitfield mask="0x00000300" name="PTOKEN" values="PTOKEN" caption="Pipe Token"/>
          <bitfield mask="0x00003000" name="PTYPE" values="PTYPE" caption="Pipe Type"/>
          <bitfield mask="0x00100000" name="PINGEN" caption="Ping Enable"/>
          <bitfield mask="0xff000000" name="BINTERVAL" caption="binterval parameter"/>
        </register>
        <register offset="0x0530" size="4" name="UPSTA0" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI" caption="Received IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="TXOUTI" caption="Transmitted OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="TXSTPI" caption="Transmitted SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="PERRI" caption="Pipe Error Interrupt"/>
          <bitfield mask="0x00000010" name="NAKEDI" caption="NAKed Interrupt"/>
          <bitfield mask="0x00000020" name="ERRORFI" caption="Errorflow Interrupt"/>
          <bitfield mask="0x00000040" name="RXSTALLDI" caption="Received STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000400" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number of Busy Bank"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
        </register>
        <register offset="0x0534" size="4" name="UPSTA1" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI" caption="Received IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="TXOUTI" caption="Transmitted OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="TXSTPI" caption="Transmitted SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="PERRI" caption="Pipe Error Interrupt"/>
          <bitfield mask="0x00000010" name="NAKEDI" caption="NAKed Interrupt"/>
          <bitfield mask="0x00000020" name="ERRORFI" caption="Errorflow Interrupt"/>
          <bitfield mask="0x00000040" name="RXSTALLDI" caption="Received STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000400" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number of Busy Bank"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
        </register>
        <register offset="0x0538" size="4" name="UPSTA2" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI" caption="Received IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="TXOUTI" caption="Transmitted OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="TXSTPI" caption="Transmitted SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="PERRI" caption="Pipe Error Interrupt"/>
          <bitfield mask="0x00000010" name="NAKEDI" caption="NAKed Interrupt"/>
          <bitfield mask="0x00000020" name="ERRORFI" caption="Errorflow Interrupt"/>
          <bitfield mask="0x00000040" name="RXSTALLDI" caption="Received STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000400" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number of Busy Bank"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
        </register>
        <register offset="0x053c" size="4" name="UPSTA3" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI" caption="Received IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="TXOUTI" caption="Transmitted OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="TXSTPI" caption="Transmitted SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="PERRI" caption="Pipe Error Interrupt"/>
          <bitfield mask="0x00000010" name="NAKEDI" caption="NAKed Interrupt"/>
          <bitfield mask="0x00000020" name="ERRORFI" caption="Errorflow Interrupt"/>
          <bitfield mask="0x00000040" name="RXSTALLDI" caption="Received STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000400" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number of Busy Bank"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
        </register>
        <register offset="0x0540" size="4" name="UPSTA4" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI" caption="Received IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="TXOUTI" caption="Transmitted OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="TXSTPI" caption="Transmitted SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="PERRI" caption="Pipe Error Interrupt"/>
          <bitfield mask="0x00000010" name="NAKEDI" caption="NAKed Interrupt"/>
          <bitfield mask="0x00000020" name="ERRORFI" caption="Errorflow Interrupt"/>
          <bitfield mask="0x00000040" name="RXSTALLDI" caption="Received STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000400" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number of Busy Bank"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
        </register>
        <register offset="0x0544" size="4" name="UPSTA5" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI" caption="Received IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="TXOUTI" caption="Transmitted OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="TXSTPI" caption="Transmitted SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="PERRI" caption="Pipe Error Interrupt"/>
          <bitfield mask="0x00000010" name="NAKEDI" caption="NAKed Interrupt"/>
          <bitfield mask="0x00000020" name="ERRORFI" caption="Errorflow Interrupt"/>
          <bitfield mask="0x00000040" name="RXSTALLDI" caption="Received STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000400" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number of Busy Bank"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
        </register>
        <register offset="0x0548" size="4" name="UPSTA6" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI" caption="Received IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="TXOUTI" caption="Transmitted OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="TXSTPI" caption="Transmitted SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="PERRI" caption="Pipe Error Interrupt"/>
          <bitfield mask="0x00000010" name="NAKEDI" caption="NAKed Interrupt"/>
          <bitfield mask="0x00000020" name="ERRORFI" caption="Errorflow Interrupt"/>
          <bitfield mask="0x00000040" name="RXSTALLDI" caption="Received STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000400" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number of Busy Bank"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
        </register>
        <register offset="0x054c" size="4" name="UPSTA7" initval="0x0" rw="R" caption="Pipe Status Register">
          <bitfield mask="0x00000001" name="RXINI" caption="Received IN Data Interrupt"/>
          <bitfield mask="0x00000002" name="TXOUTI" caption="Transmitted OUT Data Interrupt"/>
          <bitfield mask="0x00000004" name="TXSTPI" caption="Transmitted SETUP Interrupt"/>
          <bitfield mask="0x00000008" name="PERRI" caption="Pipe Error Interrupt"/>
          <bitfield mask="0x00000010" name="NAKEDI" caption="NAKed Interrupt"/>
          <bitfield mask="0x00000020" name="ERRORFI" caption="Errorflow Interrupt"/>
          <bitfield mask="0x00000040" name="RXSTALLDI" caption="Received STALLed Interrupt"/>
          <bitfield mask="0x00000300" name="DTSEQ" caption="Data Toggle Sequence"/>
          <bitfield mask="0x00000400" name="RAMACERI" caption="Ram Access Error Interrupt"/>
          <bitfield mask="0x00003000" name="NBUSYBK" caption="Number of Busy Bank"/>
          <bitfield mask="0x0000c000" name="CURRBK" caption="Current Bank"/>
        </register>
        <register offset="0x0560" size="4" name="UPSTA0CLR" initval="0x0" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC" caption="RXINI Clear"/>
          <bitfield mask="0x00000002" name="TXOUTIC" caption="TXOUTI Clear"/>
          <bitfield mask="0x00000004" name="TXSTPIC" caption="TXSTPI Clear"/>
          <bitfield mask="0x00000010" name="NAKEDIC" caption="NAKEDI Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIC" caption="ERRORFI Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC" caption="RXSTALLDI Clear"/>
          <bitfield mask="0x00000400" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0564" size="4" name="UPSTA1CLR" initval="0x0" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC" caption="RXINI Clear"/>
          <bitfield mask="0x00000002" name="TXOUTIC" caption="TXOUTI Clear"/>
          <bitfield mask="0x00000004" name="TXSTPIC" caption="TXSTPI Clear"/>
          <bitfield mask="0x00000010" name="NAKEDIC" caption="NAKEDI Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIC" caption="ERRORFI Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC" caption="RXSTALLDI Clear"/>
          <bitfield mask="0x00000400" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0568" size="4" name="UPSTA2CLR" initval="0x0" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC" caption="RXINI Clear"/>
          <bitfield mask="0x00000002" name="TXOUTIC" caption="TXOUTI Clear"/>
          <bitfield mask="0x00000004" name="TXSTPIC" caption="TXSTPI Clear"/>
          <bitfield mask="0x00000010" name="NAKEDIC" caption="NAKEDI Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIC" caption="ERRORFI Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC" caption="RXSTALLDI Clear"/>
          <bitfield mask="0x00000400" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x056c" size="4" name="UPSTA3CLR" initval="0x0" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC" caption="RXINI Clear"/>
          <bitfield mask="0x00000002" name="TXOUTIC" caption="TXOUTI Clear"/>
          <bitfield mask="0x00000004" name="TXSTPIC" caption="TXSTPI Clear"/>
          <bitfield mask="0x00000010" name="NAKEDIC" caption="NAKEDI Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIC" caption="ERRORFI Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC" caption="RXSTALLDI Clear"/>
          <bitfield mask="0x00000400" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0570" size="4" name="UPSTA4CLR" initval="0x0" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC" caption="RXINI Clear"/>
          <bitfield mask="0x00000002" name="TXOUTIC" caption="TXOUTI Clear"/>
          <bitfield mask="0x00000004" name="TXSTPIC" caption="TXSTPI Clear"/>
          <bitfield mask="0x00000010" name="NAKEDIC" caption="NAKEDI Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIC" caption="ERRORFI Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC" caption="RXSTALLDI Clear"/>
          <bitfield mask="0x00000400" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0574" size="4" name="UPSTA5CLR" initval="0x0" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC" caption="RXINI Clear"/>
          <bitfield mask="0x00000002" name="TXOUTIC" caption="TXOUTI Clear"/>
          <bitfield mask="0x00000004" name="TXSTPIC" caption="TXSTPI Clear"/>
          <bitfield mask="0x00000010" name="NAKEDIC" caption="NAKEDI Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIC" caption="ERRORFI Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC" caption="RXSTALLDI Clear"/>
          <bitfield mask="0x00000400" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0578" size="4" name="UPSTA6CLR" initval="0x0" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC" caption="RXINI Clear"/>
          <bitfield mask="0x00000002" name="TXOUTIC" caption="TXOUTI Clear"/>
          <bitfield mask="0x00000004" name="TXSTPIC" caption="TXSTPI Clear"/>
          <bitfield mask="0x00000010" name="NAKEDIC" caption="NAKEDI Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIC" caption="ERRORFI Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC" caption="RXSTALLDI Clear"/>
          <bitfield mask="0x00000400" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x057c" size="4" name="UPSTA7CLR" initval="0x0" rw="W" caption="Pipe Status Clear Register">
          <bitfield mask="0x00000001" name="RXINIC" caption="RXINI Clear"/>
          <bitfield mask="0x00000002" name="TXOUTIC" caption="TXOUTI Clear"/>
          <bitfield mask="0x00000004" name="TXSTPIC" caption="TXSTPI Clear"/>
          <bitfield mask="0x00000010" name="NAKEDIC" caption="NAKEDI Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIC" caption="ERRORFI Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDIC" caption="RXSTALLDI Clear"/>
          <bitfield mask="0x00000400" name="RAMACERIC" caption="RAMACERI Clear"/>
        </register>
        <register offset="0x0590" size="4" name="UPSTA0SET" initval="0x0" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS" caption="RXINI Set"/>
          <bitfield mask="0x00000002" name="TXOUTIS" caption="TXOUTI Set"/>
          <bitfield mask="0x00000004" name="TXSTPIS" caption="TXSTPI Set"/>
          <bitfield mask="0x00000008" name="PERRIS" caption="PERRI Set"/>
          <bitfield mask="0x00000010" name="NAKEDIS" caption="NAKEDI Set"/>
          <bitfield mask="0x00000020" name="ERRORFIS" caption="ERRORFI Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS" caption="RXSTALLDI Set"/>
          <bitfield mask="0x00000400" name="RAMACERIS" caption="RAMACERI Set"/>
        </register>
        <register offset="0x0594" size="4" name="UPSTA1SET" initval="0x0" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS" caption="RXINI Set"/>
          <bitfield mask="0x00000002" name="TXOUTIS" caption="TXOUTI Set"/>
          <bitfield mask="0x00000004" name="TXSTPIS" caption="TXSTPI Set"/>
          <bitfield mask="0x00000008" name="PERRIS" caption="PERRI Set"/>
          <bitfield mask="0x00000010" name="NAKEDIS" caption="NAKEDI Set"/>
          <bitfield mask="0x00000020" name="ERRORFIS" caption="ERRORFI Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS" caption="RXSTALLDI Set"/>
          <bitfield mask="0x00000400" name="RAMACERIS" caption="RAMACERI Set"/>
        </register>
        <register offset="0x0598" size="4" name="UPSTA2SET" initval="0x0" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS" caption="RXINI Set"/>
          <bitfield mask="0x00000002" name="TXOUTIS" caption="TXOUTI Set"/>
          <bitfield mask="0x00000004" name="TXSTPIS" caption="TXSTPI Set"/>
          <bitfield mask="0x00000008" name="PERRIS" caption="PERRI Set"/>
          <bitfield mask="0x00000010" name="NAKEDIS" caption="NAKEDI Set"/>
          <bitfield mask="0x00000020" name="ERRORFIS" caption="ERRORFI Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS" caption="RXSTALLDI Set"/>
          <bitfield mask="0x00000400" name="RAMACERIS" caption="RAMACERI Set"/>
        </register>
        <register offset="0x059c" size="4" name="UPSTA3SET" initval="0x0" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS" caption="RXINI Set"/>
          <bitfield mask="0x00000002" name="TXOUTIS" caption="TXOUTI Set"/>
          <bitfield mask="0x00000004" name="TXSTPIS" caption="TXSTPI Set"/>
          <bitfield mask="0x00000008" name="PERRIS" caption="PERRI Set"/>
          <bitfield mask="0x00000010" name="NAKEDIS" caption="NAKEDI Set"/>
          <bitfield mask="0x00000020" name="ERRORFIS" caption="ERRORFI Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS" caption="RXSTALLDI Set"/>
          <bitfield mask="0x00000400" name="RAMACERIS" caption="RAMACERI Set"/>
        </register>
        <register offset="0x05a0" size="4" name="UPSTA4SET" initval="0x0" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS" caption="RXINI Set"/>
          <bitfield mask="0x00000002" name="TXOUTIS" caption="TXOUTI Set"/>
          <bitfield mask="0x00000004" name="TXSTPIS" caption="TXSTPI Set"/>
          <bitfield mask="0x00000008" name="PERRIS" caption="PERRI Set"/>
          <bitfield mask="0x00000010" name="NAKEDIS" caption="NAKEDI Set"/>
          <bitfield mask="0x00000020" name="ERRORFIS" caption="ERRORFI Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS" caption="RXSTALLDI Set"/>
          <bitfield mask="0x00000400" name="RAMACERIS" caption="RAMACERI Set"/>
        </register>
        <register offset="0x05a4" size="4" name="UPSTA5SET" initval="0x0" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS" caption="RXINI Set"/>
          <bitfield mask="0x00000002" name="TXOUTIS" caption="TXOUTI Set"/>
          <bitfield mask="0x00000004" name="TXSTPIS" caption="TXSTPI Set"/>
          <bitfield mask="0x00000008" name="PERRIS" caption="PERRI Set"/>
          <bitfield mask="0x00000010" name="NAKEDIS" caption="NAKEDI Set"/>
          <bitfield mask="0x00000020" name="ERRORFIS" caption="ERRORFI Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS" caption="RXSTALLDI Set"/>
          <bitfield mask="0x00000400" name="RAMACERIS" caption="RAMACERI Set"/>
        </register>
        <register offset="0x05a8" size="4" name="UPSTA6SET" initval="0x0" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS" caption="RXINI Set"/>
          <bitfield mask="0x00000002" name="TXOUTIS" caption="TXOUTI Set"/>
          <bitfield mask="0x00000004" name="TXSTPIS" caption="TXSTPI Set"/>
          <bitfield mask="0x00000008" name="PERRIS" caption="PERRI Set"/>
          <bitfield mask="0x00000010" name="NAKEDIS" caption="NAKEDI Set"/>
          <bitfield mask="0x00000020" name="ERRORFIS" caption="ERRORFI Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS" caption="RXSTALLDI Set"/>
          <bitfield mask="0x00000400" name="RAMACERIS" caption="RAMACERI Set"/>
        </register>
        <register offset="0x05ac" size="4" name="UPSTA7SET" initval="0x0" rw="W" caption="Pipe Status Set Register">
          <bitfield mask="0x00000001" name="RXINIS" caption="RXINI Set"/>
          <bitfield mask="0x00000002" name="TXOUTIS" caption="TXOUTI Set"/>
          <bitfield mask="0x00000004" name="TXSTPIS" caption="TXSTPI Set"/>
          <bitfield mask="0x00000008" name="PERRIS" caption="PERRI Set"/>
          <bitfield mask="0x00000010" name="NAKEDIS" caption="NAKEDI Set"/>
          <bitfield mask="0x00000020" name="ERRORFIS" caption="ERRORFI Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDIS" caption="RXSTALLDI Set"/>
          <bitfield mask="0x00000400" name="RAMACERIS" caption="RAMACERI Set"/>
        </register>
        <register offset="0x05c0" size="4" name="UPCON0" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE" caption="RXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXOUTE" caption="TXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXSTPE" caption="TXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="PERRE" caption="PERR Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKEDE" caption="NAKED Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ERRORFIE" caption="ERRORFI Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXSTALLDE" caption="RXTALLD Interrupt Enable"/>
          <bitfield mask="0x00000400" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="NBUSYBKInterrupt Enable"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="PFREEZE" caption="Pipe Freeze"/>
          <bitfield mask="0x00040000" name="INITDTGL" caption="Data Toggle Initialization"/>
          <bitfield mask="0x00080000" name="INITBK" caption="Bank Initialization"/>
        </register>
        <register offset="0x05c4" size="4" name="UPCON1" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE" caption="RXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXOUTE" caption="TXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXSTPE" caption="TXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="PERRE" caption="PERR Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKEDE" caption="NAKED Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ERRORFIE" caption="ERRORFI Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXSTALLDE" caption="RXTALLD Interrupt Enable"/>
          <bitfield mask="0x00000400" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="NBUSYBKInterrupt Enable"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="PFREEZE" caption="Pipe Freeze"/>
          <bitfield mask="0x00040000" name="INITDTGL" caption="Data Toggle Initialization"/>
          <bitfield mask="0x00080000" name="INITBK" caption="Bank Initialization"/>
        </register>
        <register offset="0x05c8" size="4" name="UPCON2" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE" caption="RXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXOUTE" caption="TXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXSTPE" caption="TXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="PERRE" caption="PERR Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKEDE" caption="NAKED Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ERRORFIE" caption="ERRORFI Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXSTALLDE" caption="RXTALLD Interrupt Enable"/>
          <bitfield mask="0x00000400" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="NBUSYBKInterrupt Enable"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="PFREEZE" caption="Pipe Freeze"/>
          <bitfield mask="0x00040000" name="INITDTGL" caption="Data Toggle Initialization"/>
          <bitfield mask="0x00080000" name="INITBK" caption="Bank Initialization"/>
        </register>
        <register offset="0x05cc" size="4" name="UPCON3" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE" caption="RXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXOUTE" caption="TXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXSTPE" caption="TXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="PERRE" caption="PERR Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKEDE" caption="NAKED Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ERRORFIE" caption="ERRORFI Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXSTALLDE" caption="RXTALLD Interrupt Enable"/>
          <bitfield mask="0x00000400" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="NBUSYBKInterrupt Enable"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="PFREEZE" caption="Pipe Freeze"/>
          <bitfield mask="0x00040000" name="INITDTGL" caption="Data Toggle Initialization"/>
          <bitfield mask="0x00080000" name="INITBK" caption="Bank Initialization"/>
        </register>
        <register offset="0x05d0" size="4" name="UPCON4" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE" caption="RXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXOUTE" caption="TXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXSTPE" caption="TXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="PERRE" caption="PERR Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKEDE" caption="NAKED Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ERRORFIE" caption="ERRORFI Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXSTALLDE" caption="RXTALLD Interrupt Enable"/>
          <bitfield mask="0x00000400" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="NBUSYBKInterrupt Enable"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="PFREEZE" caption="Pipe Freeze"/>
          <bitfield mask="0x00040000" name="INITDTGL" caption="Data Toggle Initialization"/>
          <bitfield mask="0x00080000" name="INITBK" caption="Bank Initialization"/>
        </register>
        <register offset="0x05d4" size="4" name="UPCON5" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE" caption="RXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXOUTE" caption="TXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXSTPE" caption="TXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="PERRE" caption="PERR Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKEDE" caption="NAKED Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ERRORFIE" caption="ERRORFI Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXSTALLDE" caption="RXTALLD Interrupt Enable"/>
          <bitfield mask="0x00000400" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="NBUSYBKInterrupt Enable"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="PFREEZE" caption="Pipe Freeze"/>
          <bitfield mask="0x00040000" name="INITDTGL" caption="Data Toggle Initialization"/>
          <bitfield mask="0x00080000" name="INITBK" caption="Bank Initialization"/>
        </register>
        <register offset="0x05d8" size="4" name="UPCON6" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE" caption="RXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXOUTE" caption="TXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXSTPE" caption="TXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="PERRE" caption="PERR Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKEDE" caption="NAKED Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ERRORFIE" caption="ERRORFI Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXSTALLDE" caption="RXTALLD Interrupt Enable"/>
          <bitfield mask="0x00000400" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="NBUSYBKInterrupt Enable"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="PFREEZE" caption="Pipe Freeze"/>
          <bitfield mask="0x00040000" name="INITDTGL" caption="Data Toggle Initialization"/>
          <bitfield mask="0x00080000" name="INITBK" caption="Bank Initialization"/>
        </register>
        <register offset="0x05dc" size="4" name="UPCON7" initval="0x0" rw="R" caption="Pipe Control Register">
          <bitfield mask="0x00000001" name="RXINE" caption="RXIN Interrupt Enable"/>
          <bitfield mask="0x00000002" name="TXOUTE" caption="TXOUT Interrupt Enable"/>
          <bitfield mask="0x00000004" name="TXSTPE" caption="TXSTP Interrupt Enable"/>
          <bitfield mask="0x00000008" name="PERRE" caption="PERR Interrupt Enable"/>
          <bitfield mask="0x00000010" name="NAKEDE" caption="NAKED Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ERRORFIE" caption="ERRORFI Interrupt Enable"/>
          <bitfield mask="0x00000040" name="RXSTALLDE" caption="RXTALLD Interrupt Enable"/>
          <bitfield mask="0x00000400" name="RAMACERE" caption="RAMACER Interrupt Enable"/>
          <bitfield mask="0x00001000" name="NBUSYBKE" caption="NBUSYBKInterrupt Enable"/>
          <bitfield mask="0x00004000" name="FIFOCON" caption="FIFO Control"/>
          <bitfield mask="0x00020000" name="PFREEZE" caption="Pipe Freeze"/>
          <bitfield mask="0x00040000" name="INITDTGL" caption="Data Toggle Initialization"/>
          <bitfield mask="0x00080000" name="INITBK" caption="Bank Initialization"/>
        </register>
        <register offset="0x05f0" size="4" name="UPCON0SET" initval="0x0" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES" caption="RXINE Set"/>
          <bitfield mask="0x00000002" name="TXOUTES" caption="TXOUTE Set"/>
          <bitfield mask="0x00000004" name="TXSTPES" caption="TXSTPE Set"/>
          <bitfield mask="0x00000008" name="PERRES" caption="PERRE Set"/>
          <bitfield mask="0x00000010" name="NAKEDES" caption="NAKEDE Set"/>
          <bitfield mask="0x00000020" name="ERRORFIES" caption="ERRORFIE Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDES" caption="RXSTALLDE Set"/>
          <bitfield mask="0x00000400" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00004000" name="FIFOCONS" caption="FIFOCON Set"/>
          <bitfield mask="0x00020000" name="PFREEZES" caption="PFREEZE Set"/>
          <bitfield mask="0x00040000" name="INITDTGLS" caption="INITDTGL Set"/>
          <bitfield mask="0x00080000" name="INITBKS" caption="INITBK Set"/>
        </register>
        <register offset="0x05f4" size="4" name="UPCON1SET" initval="0x0" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES" caption="RXINE Set"/>
          <bitfield mask="0x00000002" name="TXOUTES" caption="TXOUTE Set"/>
          <bitfield mask="0x00000004" name="TXSTPES" caption="TXSTPE Set"/>
          <bitfield mask="0x00000008" name="PERRES" caption="PERRE Set"/>
          <bitfield mask="0x00000010" name="NAKEDES" caption="NAKEDE Set"/>
          <bitfield mask="0x00000020" name="ERRORFIES" caption="ERRORFIE Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDES" caption="RXSTALLDE Set"/>
          <bitfield mask="0x00000400" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00004000" name="FIFOCONS" caption="FIFOCON Set"/>
          <bitfield mask="0x00020000" name="PFREEZES" caption="PFREEZE Set"/>
          <bitfield mask="0x00040000" name="INITDTGLS" caption="INITDTGL Set"/>
          <bitfield mask="0x00080000" name="INITBKS" caption="INITBK Set"/>
        </register>
        <register offset="0x05f8" size="4" name="UPCON2SET" initval="0x0" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES" caption="RXINE Set"/>
          <bitfield mask="0x00000002" name="TXOUTES" caption="TXOUTE Set"/>
          <bitfield mask="0x00000004" name="TXSTPES" caption="TXSTPE Set"/>
          <bitfield mask="0x00000008" name="PERRES" caption="PERRE Set"/>
          <bitfield mask="0x00000010" name="NAKEDES" caption="NAKEDE Set"/>
          <bitfield mask="0x00000020" name="ERRORFIES" caption="ERRORFIE Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDES" caption="RXSTALLDE Set"/>
          <bitfield mask="0x00000400" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00004000" name="FIFOCONS" caption="FIFOCON Set"/>
          <bitfield mask="0x00020000" name="PFREEZES" caption="PFREEZE Set"/>
          <bitfield mask="0x00040000" name="INITDTGLS" caption="INITDTGL Set"/>
          <bitfield mask="0x00080000" name="INITBKS" caption="INITBK Set"/>
        </register>
        <register offset="0x05fc" size="4" name="UPCON3SET" initval="0x0" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES" caption="RXINE Set"/>
          <bitfield mask="0x00000002" name="TXOUTES" caption="TXOUTE Set"/>
          <bitfield mask="0x00000004" name="TXSTPES" caption="TXSTPE Set"/>
          <bitfield mask="0x00000008" name="PERRES" caption="PERRE Set"/>
          <bitfield mask="0x00000010" name="NAKEDES" caption="NAKEDE Set"/>
          <bitfield mask="0x00000020" name="ERRORFIES" caption="ERRORFIE Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDES" caption="RXSTALLDE Set"/>
          <bitfield mask="0x00000400" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00004000" name="FIFOCONS" caption="FIFOCON Set"/>
          <bitfield mask="0x00020000" name="PFREEZES" caption="PFREEZE Set"/>
          <bitfield mask="0x00040000" name="INITDTGLS" caption="INITDTGL Set"/>
          <bitfield mask="0x00080000" name="INITBKS" caption="INITBK Set"/>
        </register>
        <register offset="0x0600" size="4" name="UPCON4SET" initval="0x0" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES" caption="RXINE Set"/>
          <bitfield mask="0x00000002" name="TXOUTES" caption="TXOUTE Set"/>
          <bitfield mask="0x00000004" name="TXSTPES" caption="TXSTPE Set"/>
          <bitfield mask="0x00000008" name="PERRES" caption="PERRE Set"/>
          <bitfield mask="0x00000010" name="NAKEDES" caption="NAKEDE Set"/>
          <bitfield mask="0x00000020" name="ERRORFIES" caption="ERRORFIE Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDES" caption="RXSTALLDE Set"/>
          <bitfield mask="0x00000400" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00004000" name="FIFOCONS" caption="FIFOCON Set"/>
          <bitfield mask="0x00020000" name="PFREEZES" caption="PFREEZE Set"/>
          <bitfield mask="0x00040000" name="INITDTGLS" caption="INITDTGL Set"/>
          <bitfield mask="0x00080000" name="INITBKS" caption="INITBK Set"/>
        </register>
        <register offset="0x0604" size="4" name="UPCON5SET" initval="0x0" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES" caption="RXINE Set"/>
          <bitfield mask="0x00000002" name="TXOUTES" caption="TXOUTE Set"/>
          <bitfield mask="0x00000004" name="TXSTPES" caption="TXSTPE Set"/>
          <bitfield mask="0x00000008" name="PERRES" caption="PERRE Set"/>
          <bitfield mask="0x00000010" name="NAKEDES" caption="NAKEDE Set"/>
          <bitfield mask="0x00000020" name="ERRORFIES" caption="ERRORFIE Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDES" caption="RXSTALLDE Set"/>
          <bitfield mask="0x00000400" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00004000" name="FIFOCONS" caption="FIFOCON Set"/>
          <bitfield mask="0x00020000" name="PFREEZES" caption="PFREEZE Set"/>
          <bitfield mask="0x00040000" name="INITDTGLS" caption="INITDTGL Set"/>
          <bitfield mask="0x00080000" name="INITBKS" caption="INITBK Set"/>
        </register>
        <register offset="0x0608" size="4" name="UPCON6SET" initval="0x0" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES" caption="RXINE Set"/>
          <bitfield mask="0x00000002" name="TXOUTES" caption="TXOUTE Set"/>
          <bitfield mask="0x00000004" name="TXSTPES" caption="TXSTPE Set"/>
          <bitfield mask="0x00000008" name="PERRES" caption="PERRE Set"/>
          <bitfield mask="0x00000010" name="NAKEDES" caption="NAKEDE Set"/>
          <bitfield mask="0x00000020" name="ERRORFIES" caption="ERRORFIE Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDES" caption="RXSTALLDE Set"/>
          <bitfield mask="0x00000400" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00004000" name="FIFOCONS" caption="FIFOCON Set"/>
          <bitfield mask="0x00020000" name="PFREEZES" caption="PFREEZE Set"/>
          <bitfield mask="0x00040000" name="INITDTGLS" caption="INITDTGL Set"/>
          <bitfield mask="0x00080000" name="INITBKS" caption="INITBK Set"/>
        </register>
        <register offset="0x060c" size="4" name="UPCON7SET" initval="0x0" rw="W" caption="Pipe Control Set Register">
          <bitfield mask="0x00000001" name="RXINES" caption="RXINE Set"/>
          <bitfield mask="0x00000002" name="TXOUTES" caption="TXOUTE Set"/>
          <bitfield mask="0x00000004" name="TXSTPES" caption="TXSTPE Set"/>
          <bitfield mask="0x00000008" name="PERRES" caption="PERRE Set"/>
          <bitfield mask="0x00000010" name="NAKEDES" caption="NAKEDE Set"/>
          <bitfield mask="0x00000020" name="ERRORFIES" caption="ERRORFIE Set"/>
          <bitfield mask="0x00000040" name="RXSTALLDES" caption="RXSTALLDE Set"/>
          <bitfield mask="0x00000400" name="RAMACERES" caption="RAMACERE Set"/>
          <bitfield mask="0x00001000" name="NBUSYBKES" caption="NBUSYBKE Set"/>
          <bitfield mask="0x00004000" name="FIFOCONS" caption="FIFOCON Set"/>
          <bitfield mask="0x00020000" name="PFREEZES" caption="PFREEZE Set"/>
          <bitfield mask="0x00040000" name="INITDTGLS" caption="INITDTGL Set"/>
          <bitfield mask="0x00080000" name="INITBKS" caption="INITBK Set"/>
        </register>
        <register offset="0x0620" size="4" name="UPCON0CLR" initval="0x0" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC" caption="RXINE Clear"/>
          <bitfield mask="0x00000002" name="TXOUTEC" caption="TXOUTE Clear"/>
          <bitfield mask="0x00000004" name="TXSTPEC" caption="TXSTPE Clear"/>
          <bitfield mask="0x00000008" name="PERREC" caption="PERRE Clear"/>
          <bitfield mask="0x00000010" name="NAKEDEC" caption="NAKEDE Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIEC" caption="ERRORFIE Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC" caption="RXTALLDE Clear"/>
          <bitfield mask="0x00000400" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="PFREEZEC" caption="PFREEZE Clear"/>
          <bitfield mask="0x00040000" name="INITDTGLC" caption="INITDTGL Clear"/>
          <bitfield mask="0x00080000" name="INITBKC" caption="INITBK Clear"/>
        </register>
        <register offset="0x0624" size="4" name="UPCON1CLR" initval="0x0" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC" caption="RXINE Clear"/>
          <bitfield mask="0x00000002" name="TXOUTEC" caption="TXOUTE Clear"/>
          <bitfield mask="0x00000004" name="TXSTPEC" caption="TXSTPE Clear"/>
          <bitfield mask="0x00000008" name="PERREC" caption="PERRE Clear"/>
          <bitfield mask="0x00000010" name="NAKEDEC" caption="NAKEDE Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIEC" caption="ERRORFIE Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC" caption="RXTALLDE Clear"/>
          <bitfield mask="0x00000400" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="PFREEZEC" caption="PFREEZE Clear"/>
          <bitfield mask="0x00040000" name="INITDTGLC" caption="INITDTGL Clear"/>
          <bitfield mask="0x00080000" name="INITBKC" caption="INITBK Clear"/>
        </register>
        <register offset="0x0628" size="4" name="UPCON2CLR" initval="0x0" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC" caption="RXINE Clear"/>
          <bitfield mask="0x00000002" name="TXOUTEC" caption="TXOUTE Clear"/>
          <bitfield mask="0x00000004" name="TXSTPEC" caption="TXSTPE Clear"/>
          <bitfield mask="0x00000008" name="PERREC" caption="PERRE Clear"/>
          <bitfield mask="0x00000010" name="NAKEDEC" caption="NAKEDE Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIEC" caption="ERRORFIE Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC" caption="RXTALLDE Clear"/>
          <bitfield mask="0x00000400" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="PFREEZEC" caption="PFREEZE Clear"/>
          <bitfield mask="0x00040000" name="INITDTGLC" caption="INITDTGL Clear"/>
          <bitfield mask="0x00080000" name="INITBKC" caption="INITBK Clear"/>
        </register>
        <register offset="0x062c" size="4" name="UPCON3CLR" initval="0x0" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC" caption="RXINE Clear"/>
          <bitfield mask="0x00000002" name="TXOUTEC" caption="TXOUTE Clear"/>
          <bitfield mask="0x00000004" name="TXSTPEC" caption="TXSTPE Clear"/>
          <bitfield mask="0x00000008" name="PERREC" caption="PERRE Clear"/>
          <bitfield mask="0x00000010" name="NAKEDEC" caption="NAKEDE Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIEC" caption="ERRORFIE Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC" caption="RXTALLDE Clear"/>
          <bitfield mask="0x00000400" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="PFREEZEC" caption="PFREEZE Clear"/>
          <bitfield mask="0x00040000" name="INITDTGLC" caption="INITDTGL Clear"/>
          <bitfield mask="0x00080000" name="INITBKC" caption="INITBK Clear"/>
        </register>
        <register offset="0x0630" size="4" name="UPCON4CLR" initval="0x0" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC" caption="RXINE Clear"/>
          <bitfield mask="0x00000002" name="TXOUTEC" caption="TXOUTE Clear"/>
          <bitfield mask="0x00000004" name="TXSTPEC" caption="TXSTPE Clear"/>
          <bitfield mask="0x00000008" name="PERREC" caption="PERRE Clear"/>
          <bitfield mask="0x00000010" name="NAKEDEC" caption="NAKEDE Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIEC" caption="ERRORFIE Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC" caption="RXTALLDE Clear"/>
          <bitfield mask="0x00000400" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="PFREEZEC" caption="PFREEZE Clear"/>
          <bitfield mask="0x00040000" name="INITDTGLC" caption="INITDTGL Clear"/>
          <bitfield mask="0x00080000" name="INITBKC" caption="INITBK Clear"/>
        </register>
        <register offset="0x0634" size="4" name="UPCON5CLR" initval="0x0" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC" caption="RXINE Clear"/>
          <bitfield mask="0x00000002" name="TXOUTEC" caption="TXOUTE Clear"/>
          <bitfield mask="0x00000004" name="TXSTPEC" caption="TXSTPE Clear"/>
          <bitfield mask="0x00000008" name="PERREC" caption="PERRE Clear"/>
          <bitfield mask="0x00000010" name="NAKEDEC" caption="NAKEDE Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIEC" caption="ERRORFIE Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC" caption="RXTALLDE Clear"/>
          <bitfield mask="0x00000400" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="PFREEZEC" caption="PFREEZE Clear"/>
          <bitfield mask="0x00040000" name="INITDTGLC" caption="INITDTGL Clear"/>
          <bitfield mask="0x00080000" name="INITBKC" caption="INITBK Clear"/>
        </register>
        <register offset="0x0638" size="4" name="UPCON6CLR" initval="0x0" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC" caption="RXINE Clear"/>
          <bitfield mask="0x00000002" name="TXOUTEC" caption="TXOUTE Clear"/>
          <bitfield mask="0x00000004" name="TXSTPEC" caption="TXSTPE Clear"/>
          <bitfield mask="0x00000008" name="PERREC" caption="PERRE Clear"/>
          <bitfield mask="0x00000010" name="NAKEDEC" caption="NAKEDE Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIEC" caption="ERRORFIE Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC" caption="RXTALLDE Clear"/>
          <bitfield mask="0x00000400" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="PFREEZEC" caption="PFREEZE Clear"/>
          <bitfield mask="0x00040000" name="INITDTGLC" caption="INITDTGL Clear"/>
          <bitfield mask="0x00080000" name="INITBKC" caption="INITBK Clear"/>
        </register>
        <register offset="0x063c" size="4" name="UPCON7CLR" initval="0x0" rw="W" caption="Pipe Control Clear Register">
          <bitfield mask="0x00000001" name="RXINEC" caption="RXINE Clear"/>
          <bitfield mask="0x00000002" name="TXOUTEC" caption="TXOUTE Clear"/>
          <bitfield mask="0x00000004" name="TXSTPEC" caption="TXSTPE Clear"/>
          <bitfield mask="0x00000008" name="PERREC" caption="PERRE Clear"/>
          <bitfield mask="0x00000010" name="NAKEDEC" caption="NAKEDE Clear"/>
          <bitfield mask="0x00000020" name="ERRORFIEC" caption="ERRORFIE Clear"/>
          <bitfield mask="0x00000040" name="RXSTALLDEC" caption="RXTALLDE Clear"/>
          <bitfield mask="0x00000400" name="RAMACEREC" caption="RAMACERE Clear"/>
          <bitfield mask="0x00001000" name="NBUSYBKEC" caption="NBUSYBKE Clear"/>
          <bitfield mask="0x00004000" name="FIFOCONC" caption="FIFOCON Clear"/>
          <bitfield mask="0x00020000" name="PFREEZEC" caption="PFREEZE Clear"/>
          <bitfield mask="0x00040000" name="INITDTGLC" caption="INITDTGL Clear"/>
          <bitfield mask="0x00080000" name="INITBKC" caption="INITBK Clear"/>
        </register>
        <register offset="0x0650" size="4" name="UPINRQ0" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ" caption="IN Request Number before Freeze"/>
          <bitfield mask="0x00000100" name="INMODE" caption="IN Request Mode"/>
        </register>
        <register offset="0x0654" size="4" name="UPINRQ1" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ" caption="IN Request Number before Freeze"/>
          <bitfield mask="0x00000100" name="INMODE" caption="IN Request Mode"/>
        </register>
        <register offset="0x0658" size="4" name="UPINRQ2" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ" caption="IN Request Number before Freeze"/>
          <bitfield mask="0x00000100" name="INMODE" caption="IN Request Mode"/>
        </register>
        <register offset="0x065c" size="4" name="UPINRQ3" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ" caption="IN Request Number before Freeze"/>
          <bitfield mask="0x00000100" name="INMODE" caption="IN Request Mode"/>
        </register>
        <register offset="0x0660" size="4" name="UPINRQ4" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ" caption="IN Request Number before Freeze"/>
          <bitfield mask="0x00000100" name="INMODE" caption="IN Request Mode"/>
        </register>
        <register offset="0x0664" size="4" name="UPINRQ5" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ" caption="IN Request Number before Freeze"/>
          <bitfield mask="0x00000100" name="INMODE" caption="IN Request Mode"/>
        </register>
        <register offset="0x0668" size="4" name="UPINRQ6" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ" caption="IN Request Number before Freeze"/>
          <bitfield mask="0x00000100" name="INMODE" caption="IN Request Mode"/>
        </register>
        <register offset="0x066c" size="4" name="UPINRQ7" initval="0x1" rw="RW" caption="Pipe In Request">
          <bitfield mask="0x000000ff" name="INRQ" caption="IN Request Number before Freeze"/>
          <bitfield mask="0x00000100" name="INMODE" caption="IN Request Mode"/>
        </register>
        <register offset="0x0800" size="4" name="USBCON" initval="0x4000" rw="RW" caption="General Control Register">
          <bitfield mask="0x00000001" name="IDTE" caption="IDT Interrupt Enable"/>
          <bitfield mask="0x00000002" name="VBUSTE" caption="VBUST Interrupt Enable"/>
          <bitfield mask="0x00000004" name="SRPE" caption="SRPE Interrupt Enable"/>
          <bitfield mask="0x00000008" name="VBERRE" caption="VBERR Interrupt Enable"/>
          <bitfield mask="0x00000010" name="BCERRE" caption="BCERR Interrupt Enable"/>
          <bitfield mask="0x00000020" name="ROLEEXE" caption="ROLEEX Interrupt Enable"/>
          <bitfield mask="0x00000040" name="HNPERRE" caption="HNPERR Interrupt Enable"/>
          <bitfield mask="0x00000080" name="STOE" caption="STO Interrupt Enable"/>
          <bitfield mask="0x00000100" name="VBUSHWC" caption="VBUS Hardware Control"/>
          <bitfield mask="0x00000200" name="SRPSEL" caption="SRP Slection"/>
          <bitfield mask="0x00000400" name="SRPREQ" caption="SRP Request"/>
          <bitfield mask="0x00000800" name="HNPREQ" caption="HNP Request"/>
          <bitfield mask="0x00001000" name="OTGPADE" caption="OTG Pad Enable"/>
          <bitfield mask="0x00002000" name="VBUSPO" caption="VBus Polarity"/>
          <bitfield mask="0x00004000" name="FRZCLK" caption="Freeze USB Clock"/>
          <bitfield mask="0x00008000" name="USBE" caption="USBC Enable"/>
          <bitfield mask="0x00030000" name="TIMVALUE" caption="Timer Value"/>
          <bitfield mask="0x00300000" name="TIMPAGE" values="TIMPAGE" caption="Timer Page"/>
          <bitfield mask="0x00400000" name="UNLOCK" caption="Timer Access Unlock"/>
          <bitfield mask="0x01000000" name="UIDE" caption="USB_Id Pin Enable"/>
          <bitfield mask="0x02000000" name="UIMOD" caption="USBC Mode"/>
        </register>
        <register offset="0x0804" size="4" name="USBSTA" initval="0x0" rw="R" caption="General Status Register">
          <bitfield mask="0x00000001" name="IDTI" caption="ID Transition Interrupt"/>
          <bitfield mask="0x00000002" name="VBUSTI" caption="VBus Transition Interrupt"/>
          <bitfield mask="0x00000004" name="SRPI" caption="SRP Interrupt"/>
          <bitfield mask="0x00000008" name="VBERRI" caption="VBus Error Interrupt"/>
          <bitfield mask="0x00000010" name="BCERRI" caption="B-Connection Error Interrupt"/>
          <bitfield mask="0x00000020" name="ROLEEXI" caption="Role Exchange Interrupt"/>
          <bitfield mask="0x00000040" name="HNPERRI" caption="HNP Error Interrupt"/>
          <bitfield mask="0x00000080" name="STOI" caption="Suspend Time-Out Interrupt"/>
          <bitfield mask="0x00000200" name="VBUSRQ" caption="VBus Request"/>
          <bitfield mask="0x00000400" name="ID" caption="USB_ID Pin State"/>
          <bitfield mask="0x00000800" name="VBUS" caption="VBus Level"/>
          <bitfield mask="0x00003000" name="SPEED" values="SPEED" caption="Speed Status"/>
          <bitfield mask="0x00004000" name="CLKUSABLE" caption="USB Clock Usable"/>
        </register>
        <register offset="0x0808" size="4" name="USBSTACLR" initval="0x0" rw="W" caption="General Status Clear Register">
          <bitfield mask="0x00000001" name="IDTIC" caption="IDTI Clear"/>
          <bitfield mask="0x00000002" name="VBUSTIC" caption="VBUSTI Clear"/>
          <bitfield mask="0x00000004" name="SRPIC" caption="SRPI Clear"/>
          <bitfield mask="0x00000008" name="VBERRIC" caption="VBERRI Clear"/>
          <bitfield mask="0x00000010" name="BCERRIC" caption="BCERRI Clear"/>
          <bitfield mask="0x00000020" name="ROLEEXIC" caption="ROLEEXI Clear"/>
          <bitfield mask="0x00000040" name="HNPERRIC" caption="HNPERRI Clear"/>
          <bitfield mask="0x00000080" name="STOIC" caption="STOI Clear"/>
          <bitfield mask="0x00000100" name="RAMACERIC" caption="RAMACERI Clear"/>
          <bitfield mask="0x00000200" name="VBUSRQC" caption="VBUSRQ Clear"/>
        </register>
        <register offset="0x080c" size="4" name="USBSTASET" initval="0x0" rw="W" caption="General Status Set Register">
          <bitfield mask="0x00000001" name="IDTIS" caption="IDTI Set"/>
          <bitfield mask="0x00000002" name="VBUSTIS" caption="VBUSTI Set"/>
          <bitfield mask="0x00000004" name="SRPIS" caption="SRPI Set"/>
          <bitfield mask="0x00000008" name="VBERRIS" caption="VBERRI Set"/>
          <bitfield mask="0x00000010" name="BCERRIS" caption="BCERRI Set"/>
          <bitfield mask="0x00000020" name="ROLEEXIS" caption="ROLEEXI Set"/>
          <bitfield mask="0x00000040" name="HNPERRIS" caption="HNPERRI Set"/>
          <bitfield mask="0x00000080" name="STOIS" caption="STOI Set"/>
          <bitfield mask="0x00000100" name="RAMACERIS" caption="RAMACERI Set"/>
          <bitfield mask="0x00000200" name="VBUSRQS" caption="VBUSRQ Set"/>
        </register>
        <register offset="0x0818" size="4" name="UVERS" initval="0x200" rw="R" caption="IP Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version Number"/>
          <bitfield mask="0x00070000" name="VARIANT" caption="Variant Number"/>
        </register>
        <register offset="0x081c" size="4" name="UFEATURES" initval="0x7" rw="R" caption="IP Features Register">
          <bitfield mask="0x0000000f" name="EPTNBRMAX" caption="Maximum Number of Pipes/Endpints"/>
          <bitfield mask="0x00000100" name="UTMIMODE" caption="UTMI Mode"/>
        </register>
        <register offset="0x0820" size="4" name="UADDRSIZE" initval="0x1000" rw="R" caption="IP PB address size Register">
          <bitfield mask="0xffffffff" name="UADDRSIZE" caption="IP PB Address Size"/>
        </register>
        <register offset="0x0824" size="4" name="UNAME1" initval="0x48555342" rw="R" caption="IP name HUSB">
          <bitfield mask="0xffffffff" name="UNAME1" caption="IP Name Part One"/>
        </register>
        <register offset="0x0828" size="4" name="UNAME2" initval="0x0" rw="R" caption="IP name, 0 if Devicel only, else OTG">
          <bitfield mask="0xffffffff" name="UNAME2" caption="IP Name Part Two"/>
        </register>
        <register offset="0x082c" size="4" name="USBFSM" initval="0x9" rw="R" caption="USB internal finite state machine">
          <bitfield mask="0x0000000f" name="DRDSTATE" values="DRDSTATE" caption="DualRoleDevice state"/>
        </register>
        <register offset="0x0830" size="4" name="UDESC" initval="0x0" rw="RW" caption="Endpoint descriptor table">
          <bitfield mask="0xffffffff" name="UDESCA" caption="USB Descriptor Address"/>
        </register>
      </register-group>
      <value-group name="EPBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
        <value name="TRIPLE" value="2"/>
      </value-group>
      <value-group name="EPDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="EPSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="EPTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="CTRLDIR">
        <value name="OUT" value="0"/>
        <value name="IN" value="1"/>
      </value-group>
      <value-group name="PBK">
        <value name="SINGLE" value="0"/>
        <value name="DOUBLE" value="1"/>
      </value-group>
      <value-group name="PSIZE">
        <value name="8" value="0"/>
        <value name="16" value="1"/>
        <value name="32" value="2"/>
        <value name="64" value="3"/>
        <value name="128" value="4"/>
        <value name="256" value="5"/>
        <value name="512" value="6"/>
        <value name="1024" value="7"/>
      </value-group>
      <value-group name="PTOKEN">
        <value name="SETUP" value="0"/>
        <value name="IN" value="1"/>
        <value name="OUT" value="2"/>
      </value-group>
      <value-group name="PTYPE">
        <value name="CONTROL" value="0"/>
        <value name="ISOCHRONOUS" value="1"/>
        <value name="BULK" value="2"/>
        <value name="INTERRUPT" value="3"/>
      </value-group>
      <value-group name="TIMPAGE">
        <value name="A_WAIT_VRISE" value="0"/>
        <value name="VB_BUS_PULSING" value="1"/>
        <value name="PD_TMOUT_CNT" value="2"/>
        <value name="SRP_DET_TMOUT" value="3"/>
      </value-group>
      <value-group name="DRDSTATE">
        <value name="A_IDLE" value="0"/>
        <value name="A_WAIT_VRISE" value="1"/>
        <value name="A_WAIT_BCON" value="2"/>
        <value name="A_HOST" value="3"/>
        <value name="A_SUSPEND" value="4"/>
        <value name="A_PERIPHERAL" value="5"/>
        <value name="A_WAIT_VFALL" value="6"/>
        <value name="A_VBUS_ERR" value="7"/>
        <value name="A_WAIT_DISCHARGE" value="8"/>
        <value name="B_IDLE" value="9"/>
        <value name="B_PERIPHERAL" value="10"/>
        <value name="B_WAIT_BEGIN_HNP" value="11"/>
        <value name="B_WAIT_DISCHARGE" value="12"/>
        <value name="B_WAIT_ACON" value="13"/>
        <value name="B_HOST" value="14"/>
        <value name="B_SRP_INIT" value="15"/>
      </value-group>
      <value-group name="SPEED">
        <value name="FULL" value="0"/>
        <value name="HIGH" value="1"/>
        <value name="LOW" value="2"/>
      </value-group>
    </module><module id="I7528" version="4.1.0" name="WDT" caption="Watchdog Timer">
      <register-group name="WDT" caption="Watchdog Timer">
        <register offset="0x0000" size="4" name="CTRL" initval="0x10080" rw="RW" caption="Control Register">
          <bitfield mask="0x00000001" name="EN" caption="WDT Enable"/>
          <bitfield mask="0x00000002" name="DAR" caption="WDT Disable After Reset"/>
          <bitfield mask="0x00000004" name="MODE" caption="WDT Mode"/>
          <bitfield mask="0x00000008" name="SFV" caption="WDT Store Final Value"/>
          <bitfield mask="0x00000080" name="FCD" caption="WDT Fuse Calibration Done"/>
          <bitfield mask="0x00001f00" name="PSEL" caption="Timeout Prescale Select"/>
          <bitfield mask="0x00010000" name="CEN" caption="Clock Enable"/>
          <bitfield mask="0x00020000" name="CSSEL" caption="Clock Source Selection"/>
          <bitfield mask="0x007c0000" name="TBAN" caption="TBAN Prescale Select"/>
          <bitfield mask="0xff000000" name="KEY" caption="Key"/>
        </register>
        <register offset="0x0004" size="4" name="CLR" initval="0x0" rw="W" caption="Clear Register">
          <bitfield mask="0x00000001" name="WDTCLR" caption="Clear WDT counter"/>
          <bitfield mask="0xff000000" name="KEY" caption="Key"/>
        </register>
        <register offset="0x0008" size="4" name="SR" initval="0x3" rw="R" caption="Status Register">
          <bitfield mask="0x00000001" name="WINDOW" caption="WDT in window"/>
          <bitfield mask="0x00000002" name="CLEARED" caption="WDT cleared"/>
        </register>
        <register offset="0x03fc" size="4" name="VERSION" initval="0x410" rw="R" caption="Version Register">
          <bitfield mask="0x00000fff" name="VERSION" caption="Version number"/>
          <bitfield mask="0x000f0000" name="VARIANT" caption="Variant number"/>
        </register>
      </register-group>
      <parameters>
        <param name="WDT_KEY_CONST" value="85"/>
      </parameters>
    </module><module version="1.0.0" name="GPIO_LOCAL">
      <register-group name="port" size="0x100">
        <register offset="0x0000" size="4" name="DUMMY" initval="0x0" rw="RW"/>
        <register offset="0x0040" size="4" name="ODER" initval="0x0" rw="RW" caption="Output Driver Enable Register"/>
        <register offset="0x0044" size="4" name="ODERS" rw="W" caption="Output Driver Enable Register - Set"/>
        <register offset="0x0048" size="4" name="ODERC" rw="W" caption="Output Driver Enable Register - Clear"/>
        <register offset="0x004c" size="4" name="ODERT" rw="W" caption="Output Driver Enable Register - Toggle"/>
        <register offset="0x0050" size="4" name="OVR" initval="0x0" rw="RW" caption="Output Value Register"/>
        <register offset="0x0054" size="4" name="OVRS" rw="W" caption="Output Value Register - Set"/>
        <register offset="0x0058" size="4" name="OVRC" rw="W" caption="Output Value Register - Clear"/>
        <register offset="0x005c" size="4" name="OVRT" rw="W" caption="Output Value Register - Toggle"/>
        <register offset="0x0060" size="4" name="PVR" initval="0x0" rw="R" caption="Pin Value Register"/>
      </register-group>
      <register-group name="GPIO_LOCAL">
        <register-group offset="0x0" count="0x40" count-param="PORT_LENGTH" name-in-module="port" name="port"/>
      </register-group>
      <parameters>
          <param name="PORT_LENGTH" value="AVR32_GPIO_PORT_LENGTH"/> <!-- Hack to make the header generator point to the GPIO device parameter -->
      </parameters>
    </module><module name="FUSES" id="AT32UC3L" caption="Fuses">
			<register-group name="USERPAGE_FUSES"><!-- instanciate group with offset of user page -->
				<register offset="0x0" size="4" name="USERPAGE_WORD_0" rw="RW" initval="0xFFFFFFFF" caption="User Page Word 0">
					<bitfield mask="0x00000001" name="WDTAUTO" values="WDTAUTO" caption="Watch dog timer auto enable/disable at startup"/>
				</register>
				<register offset="0x4" size="4" name="USERPAGE_WORD_1" rw="RW" initval="0xFFFFFFFF" caption="User Page Word 1">
					<bitfield mask="0x0000FFFF" name="SS_ADRF" caption="Size of the Flash controlled by the Secure State"/>
					<bitfield mask="0xFFFF0000" name="SS_ADRR" caption="Size of the CPU RAM controlled by the Secure State"/>
				</register>
			</register-group>		
			<register-group name="FLASH_FUSES"><!-- instanciate group with offset of FLASH controller -->
				<register offset="0x18" size="4" name="FGPFRLO" rw="RW" initval="0xE075FFFF" caption="Flash Controller General Purpose Fuse Register Low">
					<bitfield mask="0x00000001" name="LOCK0"/>
					<bitfield mask="0x00000002" name="LOCK1"/>
					<bitfield mask="0x00000004" name="LOCK2"/>
					<bitfield mask="0x00000008" name="LOCK3"/>
					<bitfield mask="0x00000010" name="LOCK4"/>
					<bitfield mask="0x00000020" name="LOCK5"/>
					<bitfield mask="0x00000040" name="LOCK6"/>
					<bitfield mask="0x00000080" name="LOCK7"/>
					<bitfield mask="0x00000100" name="LOCK8"/>
					<bitfield mask="0x00000200" name="LOCK9"/>
					<bitfield mask="0x00000400" name="LOCK10"/>
					<bitfield mask="0x00000800" name="LOCK11"/>
					<bitfield mask="0x00001000" name="LOCK12"/>
					<bitfield mask="0x00002000" name="LOCK13"/>
					<bitfield mask="0x00004000" name="LOCK14"/>
					<bitfield mask="0x00008000" name="LOCK15"/>
					<bitfield mask="0x00010000" name="EPFL" values="EPFL" caption="External privileged fetch lock"/>
					<bitfield mask="0x000E0000" name="BOOTPROT" values="BOOTPROT" caption="Bootloader protection"/>
					<bitfield mask="0x00300000" name="SECURE" values="SECURE" caption="Secure State"/>
					<bitfield mask="0x00400000" name="UPROT" values="UPROT" caption="JTAG user protection"/>
					<bitfield mask="0x1F800000" name="BODLEVEL" values="BODLEVEL" caption="Brown out detector trigger level"/>
					<bitfield mask="0x20000000" name="BODHYST" values="BODHYST" caption="Brown out detector hysteresis"/>
					<bitfield mask="0xC0000000" name="BODEN" values="BODEN" caption="Brown out detector enable"/>
				</register>
			</register-group>
			<value-group name="WDTAUTO">
				<value name="WDT_ENABLE" caption="WDT is automatically enabled at startup" value="0"/>
				<value name="WDT_DISABLE" caption="WDT is not automatically enabled at startup" value="1"/>
			</value-group>
      <value-group name="EPFL">
        <value name="EPFL_LOCK" caption="External privileged fetch locked" value="0"/>
        <value name="EPFL_NO_LOCK" caption="External privileged fetch not locked" value="1"/>
      </value-group>
			<value-group name="BOOTPROT">
				<value name="BOOTAREA_32KB" caption="Boot area: 32 Kbyte" value="0"/>
				<value name="BOOTAREA_16KB" caption="Boot area: 16 Kbyte" value="1"/>
				<value name="BOOTAREA_8KB" caption="Boot area: 8 Kbyte" value="2"/>
				<value name="BOOTAREA_4KB" caption="Boot area: 4 Kbyte" value="3"/>
				<value name="BOOTAREA_2KB" caption="Boot area: 2 Kbyte" value="4"/>
				<value name="BOOTAREA_1KB" caption="Boot area: 1 Kbyte" value="5"/>
				<value name="BOOTAREA_512B" caption="Boot area: 512 bytes" value="6"/>
				<value name="BOOTAREA_0B" caption="Boot area: 0 byte" value="7"/>
			</value-group>
			<value-group name="SECURE">
				<value name="SSDIS" caption="Secure state disabled" value="0"/>
				<value name="SSEN_SSDDIS" caption="Secure enabled, secure state debug enabled" value="1"/>
				<value name="SSEN_SSDEN" caption="Secure enabled, secure state debug disabled" value="2"/>
				<value name="SSDIS" caption="Secure state disabled" value="3"/>
			</value-group>
      <value-group name="UPROT">
        <value name="UPROT_ENABLE" caption="Enable JTAG user protection" value="1"/>
        <value name="UPROT_DISABLE" caption="Disable JTAG user protection" value="0"/>
      </value-group>
			<value-group name="BODEN">
				<value name="BOD_DISABLED" caption="BOD disabled" value="0"/>
				<value name="BOD_ENABLED_RESET_ENABLED" caption="BOD enabled, BOD reset enabled" value="1"/>
				<value name="BOD_ENABLED_RESET_DISABLED" caption="BOD enabled, BOD reset disabled" value="2"/>
				<value name="BOD_DISABLED2" caption="BOD disabled" value="3"/>
			</value-group>
			<value-group name="BODHYST">
				<value name="BODHYST_DISABLED" caption="Disabled" value="0"/>
				<value name="BODHYST_ENABLED" caption="Enabled" value="1"/>
			</value-group>
			<value-group name="BODLEVEL">
				<value name="BOD_LEVEL_OFF" caption="BOD Level OFF" value="0"/>
				<value name="BOD_LEVEL_1V56" caption="BOD Level 1.56V" value="31"/>
				<value name="BOD_LEVEL_1V65" caption="BOD Level 1.65V" value="39"/>
			</value-group>
		</module></modules></avr-tools-device-file>