// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="trigger_trigger,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=1207,HLS_SYN_LUT=1091,HLS_VERSION=2022_1}" *)

module trigger (
        ap_clk,
        ap_rst_n,
        instream_TDATA,
        instream_TVALID,
        instream_TREADY,
        instream_TKEEP,
        instream_TSTRB,
        instream_TUSER,
        instream_TLAST,
        outstream_TDATA,
        outstream_TVALID,
        outstream_TREADY,
        outstream_TKEEP,
        outstream_TSTRB,
        outstream_TUSER,
        outstream_TLAST,
        timestamp_TDATA,
        timestamp_TVALID,
        timestamp_TREADY,
        photon_fifos_0_din,
        photon_fifos_0_full_n,
        photon_fifos_0_write,
        photon_fifos_1_din,
        photon_fifos_1_full_n,
        photon_fifos_1_write,
        photon_fifos_2_din,
        photon_fifos_2_full_n,
        photon_fifos_2_write,
        photon_fifos_3_din,
        photon_fifos_3_full_n,
        photon_fifos_3_write,
        photon_overflow_TDATA,
        photon_overflow_TVALID,
        photon_overflow_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 13;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [63:0] instream_TDATA;
input   instream_TVALID;
output   instream_TREADY;
input  [7:0] instream_TKEEP;
input  [7:0] instream_TSTRB;
input  [8:0] instream_TUSER;
input  [0:0] instream_TLAST;
output  [63:0] outstream_TDATA;
output   outstream_TVALID;
input   outstream_TREADY;
output  [7:0] outstream_TKEEP;
output  [7:0] outstream_TSTRB;
output  [12:0] outstream_TUSER;
output  [0:0] outstream_TLAST;
input  [15:0] timestamp_TDATA;
input   timestamp_TVALID;
output   timestamp_TREADY;
output  [43:0] photon_fifos_0_din;
input   photon_fifos_0_full_n;
output   photon_fifos_0_write;
output  [43:0] photon_fifos_1_din;
input   photon_fifos_1_full_n;
output   photon_fifos_1_write;
output  [43:0] photon_fifos_2_din;
input   photon_fifos_2_full_n;
output   photon_fifos_2_write;
output  [43:0] photon_fifos_3_din;
input   photon_fifos_3_full_n;
output   photon_fifos_3_write;
output  [7:0] photon_overflow_TDATA;
output   photon_overflow_TVALID;
input   photon_overflow_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire   [8:0] threshoffs_address0;
reg    threshoffs_ce0;
wire   [63:0] threshoffs_q0;
reg   [0:0] trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_3;
reg   [0:0] trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_2;
reg   [0:0] trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_1;
reg   [0:0] trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty;
reg   [7:0] since_cache_since_3;
reg   [7:0] since_cache_since_2;
reg   [7:0] since_cache_since_1;
reg   [7:0] since_cache_since;
wire   [8:0] since_data_address0;
reg    since_data_ce0;
reg    since_data_we0;
wire   [31:0] since_data_d0;
wire   [8:0] since_data_address1;
reg    since_data_ce1;
wire   [31:0] since_data_q1;
reg   [15:0] photon_cache_lane_time_V_3;
reg   [15:0] photon_cache_lane_phase_2;
reg   [15:0] photon_cache_lane_time_V_2;
reg   [15:0] photon_cache_lane_phase_1;
reg   [15:0] photon_cache_lane_time_V_1;
reg   [15:0] photon_cache_lane_phase;
reg   [15:0] photon_cache_lane_time_V;
reg   [15:0] photon_cache_lane_phase_3;
wire   [8:0] photon_data_address0;
reg    photon_data_ce0;
reg    photon_data_we0;
wire   [127:0] photon_data_d0;
wire   [8:0] photon_data_address1;
reg    photon_data_ce1;
wire   [127:0] photon_data_q1;
reg    instream_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    outstream_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    timestamp_TDATA_blk_n;
reg    photon_overflow_TDATA_blk_n;
reg   [63:0] tmp_data_V_reg_1318;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    regslice_both_outstream_V_data_V_U_apdone_blk;
wire    regslice_forward_photon_fifos_0_U_apdone_blk;
wire    regslice_forward_photon_fifos_1_U_apdone_blk;
wire    regslice_forward_photon_fifos_2_U_apdone_blk;
wire    regslice_forward_photon_fifos_3_U_apdone_blk;
wire    regslice_both_photon_overflow_U_apdone_blk;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] tmp_data_V_reg_1318_pp0_iter1_reg;
reg   [63:0] tmp_data_V_reg_1318_pp0_iter2_reg;
reg   [63:0] tmp_data_V_reg_1318_pp0_iter3_reg;
reg   [8:0] tmp_user_V_1_reg_1326;
reg   [8:0] tmp_user_V_1_reg_1326_pp0_iter1_reg;
reg   [8:0] tmp_user_V_1_reg_1326_pp0_iter2_reg;
reg   [8:0] tmp_user_V_1_reg_1326_pp0_iter3_reg;
reg   [0:0] tmp_last_V_reg_1334;
reg   [0:0] tmp_last_V_reg_1334_pp0_iter1_reg;
reg   [0:0] tmp_last_V_reg_1334_pp0_iter2_reg;
reg   [0:0] tmp_last_V_reg_1334_pp0_iter3_reg;
reg   [15:0] tmp_reg_1339;
reg   [15:0] tmp_reg_1339_pp0_iter1_reg;
reg   [15:0] tmp_reg_1339_pp0_iter2_reg;
wire   [15:0] phase_fu_482_p1;
reg   [15:0] phase_reg_1366;
reg   [15:0] phase_reg_1366_pp0_iter1_reg;
reg   [15:0] phase_reg_1366_pp0_iter2_reg;
wire   [7:0] sinces_since_fu_486_p1;
reg   [7:0] sinces_since_reg_1374;
reg   [7:0] sinces_since_reg_1374_pp0_iter2_reg;
reg   [7:0] sinces_since_1_reg_1382;
reg   [7:0] sinces_since_1_reg_1382_pp0_iter2_reg;
reg   [7:0] sinces_since_2_reg_1390;
reg   [7:0] sinces_since_2_reg_1390_pp0_iter2_reg;
reg   [7:0] sinces_since_3_reg_1398;
reg   [7:0] sinces_since_3_reg_1398_pp0_iter2_reg;
wire   [15:0] photons_lane_time_V_fu_520_p1;
reg   [15:0] photons_lane_time_V_reg_1406;
reg   [15:0] photons_lane_time_V_reg_1406_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_reg_1412;
reg   [15:0] photons_lane_phase_reg_1412_pp0_iter2_reg;
reg   [15:0] photons_lane_time_V_1_reg_1419;
reg   [15:0] photons_lane_time_V_1_reg_1419_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_1_reg_1425;
reg   [15:0] photons_lane_phase_1_reg_1425_pp0_iter2_reg;
reg   [15:0] photons_lane_time_V_2_reg_1432;
reg   [15:0] photons_lane_time_V_2_reg_1432_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_2_reg_1438;
reg   [15:0] photons_lane_phase_2_reg_1438_pp0_iter2_reg;
reg   [15:0] photons_lane_time_V_3_reg_1445;
reg   [15:0] photons_lane_time_V_3_reg_1445_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_3_reg_1451;
reg   [15:0] photons_lane_phase_3_reg_1451_pp0_iter2_reg;
reg   [7:0] hoffs_reg_1458;
reg   [7:0] hoffs_reg_1458_pp0_iter2_reg;
reg   [7:0] hoffs_1_reg_1463;
reg   [7:0] hoffs_1_reg_1463_pp0_iter2_reg;
reg   [7:0] hoffs_2_reg_1468;
reg   [7:0] hoffs_2_reg_1468_pp0_iter2_reg;
reg   [7:0] hoffs_3_reg_1473;
reg   [7:0] hoffs_3_reg_1473_pp0_iter2_reg;
wire   [7:0] trunc_ln884_fu_634_p1;
reg   [7:0] trunc_ln884_reg_1478;
reg   [7:0] tmp_1_reg_1483;
reg   [7:0] tmp_5_reg_1488;
reg   [7:0] tmp_9_reg_1493;
wire   [8:0] last_group_fu_668_p2;
reg   [8:0] last_group_reg_1498;
wire   [0:0] icmp_ln1696_fu_680_p2;
reg   [0:0] icmp_ln1696_reg_1503;
wire   [0:0] icmp_ln105_fu_685_p2;
reg   [0:0] icmp_ln105_reg_1508;
reg   [0:0] icmp_ln105_reg_1508_pp0_iter3_reg;
wire   [0:0] update_photon_fu_690_p2;
reg   [0:0] update_photon_reg_1513;
wire   [0:0] icmp_ln125_fu_694_p2;
reg   [0:0] icmp_ln125_reg_1519;
reg   [0:0] icmp_ln125_reg_1519_pp0_iter3_reg;
wire   [15:0] phase_1_fu_699_p4;
reg   [15:0] phase_1_reg_1523;
wire   [0:0] icmp_ln1696_1_fu_715_p2;
reg   [0:0] icmp_ln1696_1_reg_1529;
wire   [0:0] icmp_ln105_1_fu_721_p2;
reg   [0:0] icmp_ln105_1_reg_1534;
reg   [0:0] icmp_ln105_1_reg_1534_pp0_iter3_reg;
wire   [0:0] update_photon_1_fu_726_p2;
reg   [0:0] update_photon_1_reg_1539;
wire   [0:0] icmp_ln125_1_fu_731_p2;
reg   [0:0] icmp_ln125_1_reg_1545;
reg   [0:0] icmp_ln125_1_reg_1545_pp0_iter3_reg;
wire   [15:0] phase_2_fu_736_p4;
reg   [15:0] phase_2_reg_1549;
wire   [0:0] icmp_ln1696_2_fu_752_p2;
reg   [0:0] icmp_ln1696_2_reg_1555;
wire   [0:0] icmp_ln105_2_fu_758_p2;
reg   [0:0] icmp_ln105_2_reg_1560;
reg   [0:0] icmp_ln105_2_reg_1560_pp0_iter3_reg;
wire   [0:0] update_photon_2_fu_763_p2;
reg   [0:0] update_photon_2_reg_1565;
wire   [0:0] icmp_ln125_2_fu_768_p2;
reg   [0:0] icmp_ln125_2_reg_1571;
reg   [0:0] icmp_ln125_2_reg_1571_pp0_iter3_reg;
wire   [15:0] phase_3_fu_773_p4;
reg   [15:0] phase_3_reg_1575;
wire   [0:0] icmp_ln1696_3_fu_789_p2;
reg   [0:0] icmp_ln1696_3_reg_1581;
wire   [0:0] icmp_ln105_3_fu_795_p2;
reg   [0:0] icmp_ln105_3_reg_1586;
reg   [0:0] icmp_ln105_3_reg_1586_pp0_iter3_reg;
wire   [0:0] update_photon_3_fu_800_p2;
reg   [0:0] update_photon_3_reg_1591;
wire   [0:0] icmp_ln125_3_fu_805_p2;
reg   [0:0] icmp_ln125_3_reg_1597;
reg   [0:0] icmp_ln125_3_reg_1597_pp0_iter3_reg;
wire   [0:0] trig_fu_904_p2;
reg   [0:0] trig_reg_1601;
wire   [0:0] trig_1_fu_969_p2;
reg   [0:0] trig_1_reg_1611;
wire   [0:0] trig_2_fu_1033_p2;
reg   [0:0] trig_2_reg_1621;
wire   [0:0] trig_3_fu_1097_p2;
reg   [0:0] trig_3_reg_1631;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [7:0] ap_phi_mux_sinces_since_5_phi_fu_358_p4;
wire   [7:0] sinces_since_4_fu_957_p2;
wire   [7:0] ap_phi_reg_pp0_iter3_sinces_since_5_reg_355;
wire   [7:0] select_ln119_fu_908_p3;
reg   [15:0] ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4;
wire   [15:0] photons_lane_time_V_12_fu_929_p3;
wire   [15:0] ap_phi_reg_pp0_iter3_photons_lane_time_V_5_reg_364;
wire   [15:0] select_ln119_1_fu_915_p3;
reg   [15:0] ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4;
wire   [15:0] photons_lane_phase_12_fu_935_p3;
wire   [15:0] ap_phi_reg_pp0_iter3_photons_lane_phase_5_reg_373;
wire   [15:0] select_ln119_2_fu_922_p3;
reg   [7:0] ap_phi_mux_sinces_since_7_phi_fu_385_p4;
wire   [7:0] sinces_since_6_fu_1021_p2;
wire   [7:0] ap_phi_reg_pp0_iter3_sinces_since_7_reg_382;
wire   [7:0] select_ln119_3_fu_973_p3;
reg   [15:0] ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4;
wire   [15:0] photons_lane_time_V_13_fu_994_p3;
wire   [15:0] ap_phi_reg_pp0_iter3_photons_lane_time_V_7_reg_391;
wire   [15:0] select_ln119_4_fu_980_p3;
reg   [15:0] ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4;
wire   [15:0] photons_lane_phase_13_fu_1000_p3;
wire   [15:0] ap_phi_reg_pp0_iter3_photons_lane_phase_7_reg_400;
wire   [15:0] select_ln119_5_fu_987_p3;
reg   [7:0] ap_phi_mux_sinces_since_9_phi_fu_412_p4;
wire   [7:0] sinces_since_8_fu_1085_p2;
wire   [7:0] ap_phi_reg_pp0_iter3_sinces_since_9_reg_409;
wire   [7:0] select_ln119_6_fu_1037_p3;
reg   [15:0] ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4;
wire   [15:0] photons_lane_time_V_14_fu_1058_p3;
wire   [15:0] ap_phi_reg_pp0_iter3_photons_lane_time_V_9_reg_418;
wire   [15:0] select_ln119_7_fu_1044_p3;
reg   [15:0] ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4;
wire   [15:0] photons_lane_phase_14_fu_1064_p3;
wire   [15:0] ap_phi_reg_pp0_iter3_photons_lane_phase_9_reg_427;
wire   [15:0] select_ln119_8_fu_1051_p3;
reg   [7:0] ap_phi_mux_sinces_since_11_phi_fu_439_p4;
wire   [7:0] sinces_since_10_fu_1149_p2;
wire   [7:0] ap_phi_reg_pp0_iter3_sinces_since_11_reg_436;
wire   [7:0] select_ln119_9_fu_1101_p3;
reg   [15:0] ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4;
wire   [15:0] photons_lane_time_V_15_fu_1122_p3;
wire   [15:0] ap_phi_reg_pp0_iter3_photons_lane_time_V_11_reg_445;
wire   [15:0] select_ln119_10_fu_1108_p3;
reg   [15:0] ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4;
wire   [15:0] photons_lane_phase_15_fu_1128_p3;
wire   [15:0] ap_phi_reg_pp0_iter3_photons_lane_phase_11_reg_454;
wire   [15:0] select_ln119_11_fu_1115_p3;
wire   [63:0] zext_ln587_1_fu_475_p1;
wire   [63:0] zext_ln587_fu_810_p1;
wire   [0:0] xor_ln135_fu_1260_p2;
wire   [0:0] xor_ln135_1_fu_1272_p2;
wire   [0:0] xor_ln135_2_fu_1284_p2;
wire   [0:0] xor_ln135_3_fu_1296_p2;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] shl_ln_fu_673_p3;
wire   [15:0] shl_ln884_1_fu_708_p3;
wire   [15:0] shl_ln884_2_fu_745_p3;
wire   [15:0] shl_ln884_3_fu_782_p3;
wire   [42:0] tmp_3_fu_941_p5;
wire   [10:0] photon_out_id_V_fu_897_p3;
wire   [10:0] photon_out_id_V_1_fu_963_p2;
wire   [42:0] tmp_8_fu_1006_p4;
wire   [10:0] photon_out_id_V_2_fu_1027_p2;
wire   [42:0] tmp_6_fu_1070_p4;
wire   [10:0] photon_out_id_V_3_fu_1091_p2;
wire   [42:0] tmp_10_fu_1134_p4;
wire   [3:0] p_Result_s_fu_1243_p5;
wire   [0:0] xor_ln135_fu_1260_p0;
wire   [0:0] xor_ln135_1_fu_1272_p0;
wire   [0:0] xor_ln135_2_fu_1284_p0;
wire   [0:0] xor_ln135_3_fu_1296_p0;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_instream_V_data_V_U_apdone_blk;
wire   [63:0] instream_TDATA_int_regslice;
wire    instream_TVALID_int_regslice;
reg    instream_TREADY_int_regslice;
wire    regslice_both_instream_V_data_V_U_ack_in;
wire    regslice_both_instream_V_keep_V_U_apdone_blk;
wire   [7:0] instream_TKEEP_int_regslice;
wire    regslice_both_instream_V_keep_V_U_vld_out;
wire    regslice_both_instream_V_keep_V_U_ack_in;
wire    regslice_both_instream_V_strb_V_U_apdone_blk;
wire   [7:0] instream_TSTRB_int_regslice;
wire    regslice_both_instream_V_strb_V_U_vld_out;
wire    regslice_both_instream_V_strb_V_U_ack_in;
wire    regslice_both_instream_V_user_V_U_apdone_blk;
wire   [8:0] instream_TUSER_int_regslice;
wire    regslice_both_instream_V_user_V_U_vld_out;
wire    regslice_both_instream_V_user_V_U_ack_in;
wire    regslice_both_instream_V_last_V_U_apdone_blk;
wire   [0:0] instream_TLAST_int_regslice;
wire    regslice_both_instream_V_last_V_U_vld_out;
wire    regslice_both_instream_V_last_V_U_ack_in;
reg    outstream_TVALID_int_regslice;
wire    outstream_TREADY_int_regslice;
wire    regslice_both_outstream_V_data_V_U_vld_out;
wire    regslice_both_outstream_V_keep_V_U_apdone_blk;
wire    regslice_both_outstream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_outstream_V_keep_V_U_vld_out;
wire    regslice_both_outstream_V_strb_V_U_apdone_blk;
wire    regslice_both_outstream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_outstream_V_strb_V_U_vld_out;
wire    regslice_both_outstream_V_user_V_U_apdone_blk;
wire   [12:0] outstream_TUSER_int_regslice;
wire    regslice_both_outstream_V_user_V_U_ack_in_dummy;
wire    regslice_both_outstream_V_user_V_U_vld_out;
wire    regslice_both_outstream_V_last_V_U_apdone_blk;
wire    regslice_both_outstream_V_last_V_U_ack_in_dummy;
wire    regslice_both_outstream_V_last_V_U_vld_out;
wire    regslice_both_timestamp_U_apdone_blk;
wire   [15:0] timestamp_TDATA_int_regslice;
wire    timestamp_TVALID_int_regslice;
reg    timestamp_TREADY_int_regslice;
wire    regslice_both_timestamp_U_ack_in;
wire   [43:0] photon_fifos_0_din_int_regslice;
reg    photon_fifos_0_write_int_regslice;
wire    photon_fifos_0_full_n_int_regslice;
wire    regslice_forward_photon_fifos_0_U_vld_out;
wire   [43:0] photon_fifos_1_din_int_regslice;
reg    photon_fifos_1_write_int_regslice;
wire    photon_fifos_1_full_n_int_regslice;
wire    regslice_forward_photon_fifos_1_U_vld_out;
wire   [43:0] photon_fifos_2_din_int_regslice;
reg    photon_fifos_2_write_int_regslice;
wire    photon_fifos_2_full_n_int_regslice;
wire    regslice_forward_photon_fifos_2_U_vld_out;
wire   [43:0] photon_fifos_3_din_int_regslice;
reg    photon_fifos_3_write_int_regslice;
wire    photon_fifos_3_full_n_int_regslice;
wire    regslice_forward_photon_fifos_3_U_vld_out;
wire   [7:0] photon_overflow_TDATA_int_regslice;
reg    photon_overflow_TVALID_int_regslice;
wire    photon_overflow_TREADY_int_regslice;
wire    regslice_both_photon_overflow_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_3 = 1'd0;
#0 trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_2 = 1'd0;
#0 trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_1 = 1'd0;
#0 trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty = 1'd0;
#0 since_cache_since_3 = 8'd0;
#0 since_cache_since_2 = 8'd0;
#0 since_cache_since_1 = 8'd0;
#0 since_cache_since = 8'd0;
#0 photon_cache_lane_time_V_3 = 16'd0;
#0 photon_cache_lane_phase_2 = 16'd0;
#0 photon_cache_lane_time_V_2 = 16'd0;
#0 photon_cache_lane_phase_1 = 16'd0;
#0 photon_cache_lane_time_V_1 = 16'd0;
#0 photon_cache_lane_phase = 16'd0;
#0 photon_cache_lane_time_V = 16'd0;
#0 photon_cache_lane_phase_3 = 16'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

trigger_since_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
since_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(since_data_address0),
    .ce0(since_data_ce0),
    .we0(since_data_we0),
    .d0(since_data_d0),
    .address1(since_data_address1),
    .ce1(since_data_ce1),
    .q1(since_data_q1)
);

trigger_photon_data_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
photon_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(photon_data_address0),
    .ce0(photon_data_ce0),
    .we0(photon_data_we0),
    .d0(photon_data_d0),
    .address1(photon_data_address1),
    .ce1(photon_data_ce1),
    .q1(photon_data_q1)
);

trigger_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .threshoffs_address0(threshoffs_address0),
    .threshoffs_ce0(threshoffs_ce0),
    .threshoffs_q0(threshoffs_q0)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_instream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TDATA),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_data_V_U_ack_in),
    .data_out(instream_TDATA_int_regslice),
    .vld_out(instream_TVALID_int_regslice),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_data_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_instream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TKEEP),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_keep_V_U_ack_in),
    .data_out(instream_TKEEP_int_regslice),
    .vld_out(regslice_both_instream_V_keep_V_U_vld_out),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_keep_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_instream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TSTRB),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_strb_V_U_ack_in),
    .data_out(instream_TSTRB_int_regslice),
    .vld_out(regslice_both_instream_V_strb_V_U_vld_out),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_strb_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 9 ))
regslice_both_instream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TUSER),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_user_V_U_ack_in),
    .data_out(instream_TUSER_int_regslice),
    .vld_out(regslice_both_instream_V_user_V_U_vld_out),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_user_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 1 ))
regslice_both_instream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TLAST),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_last_V_U_ack_in),
    .data_out(instream_TLAST_int_regslice),
    .vld_out(regslice_both_instream_V_last_V_U_vld_out),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_last_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_outstream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_data_V_reg_1318_pp0_iter3_reg),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(outstream_TREADY_int_regslice),
    .data_out(outstream_TDATA),
    .vld_out(regslice_both_outstream_V_data_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_data_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_outstream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(regslice_both_outstream_V_keep_V_U_ack_in_dummy),
    .data_out(outstream_TKEEP),
    .vld_out(regslice_both_outstream_V_keep_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_keep_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_outstream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(regslice_both_outstream_V_strb_V_U_ack_in_dummy),
    .data_out(outstream_TSTRB),
    .vld_out(regslice_both_outstream_V_strb_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_strb_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 13 ))
regslice_both_outstream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(outstream_TUSER_int_regslice),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(regslice_both_outstream_V_user_V_U_ack_in_dummy),
    .data_out(outstream_TUSER),
    .vld_out(regslice_both_outstream_V_user_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_user_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 1 ))
regslice_both_outstream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_last_V_reg_1334_pp0_iter3_reg),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(regslice_both_outstream_V_last_V_U_ack_in_dummy),
    .data_out(outstream_TLAST),
    .vld_out(regslice_both_outstream_V_last_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_last_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 16 ))
regslice_both_timestamp_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(timestamp_TDATA),
    .vld_in(timestamp_TVALID),
    .ack_in(regslice_both_timestamp_U_ack_in),
    .data_out(timestamp_TDATA_int_regslice),
    .vld_out(timestamp_TVALID_int_regslice),
    .ack_out(timestamp_TREADY_int_regslice),
    .apdone_blk(regslice_both_timestamp_U_apdone_blk)
);

trigger_regslice_forward #(
    .DataWidth( 44 ))
regslice_forward_photon_fifos_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_0_din_int_regslice),
    .vld_in(photon_fifos_0_write_int_regslice),
    .ack_in(photon_fifos_0_full_n_int_regslice),
    .data_out(photon_fifos_0_din),
    .vld_out(regslice_forward_photon_fifos_0_U_vld_out),
    .ack_out(photon_fifos_0_full_n),
    .apdone_blk(regslice_forward_photon_fifos_0_U_apdone_blk)
);

trigger_regslice_forward #(
    .DataWidth( 44 ))
regslice_forward_photon_fifos_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_1_din_int_regslice),
    .vld_in(photon_fifos_1_write_int_regslice),
    .ack_in(photon_fifos_1_full_n_int_regslice),
    .data_out(photon_fifos_1_din),
    .vld_out(regslice_forward_photon_fifos_1_U_vld_out),
    .ack_out(photon_fifos_1_full_n),
    .apdone_blk(regslice_forward_photon_fifos_1_U_apdone_blk)
);

trigger_regslice_forward #(
    .DataWidth( 44 ))
regslice_forward_photon_fifos_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_2_din_int_regslice),
    .vld_in(photon_fifos_2_write_int_regslice),
    .ack_in(photon_fifos_2_full_n_int_regslice),
    .data_out(photon_fifos_2_din),
    .vld_out(regslice_forward_photon_fifos_2_U_vld_out),
    .ack_out(photon_fifos_2_full_n),
    .apdone_blk(regslice_forward_photon_fifos_2_U_apdone_blk)
);

trigger_regslice_forward #(
    .DataWidth( 44 ))
regslice_forward_photon_fifos_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_3_din_int_regslice),
    .vld_in(photon_fifos_3_write_int_regslice),
    .ack_in(photon_fifos_3_full_n_int_regslice),
    .data_out(photon_fifos_3_din),
    .vld_out(regslice_forward_photon_fifos_3_U_vld_out),
    .ack_out(photon_fifos_3_full_n),
    .apdone_blk(regslice_forward_photon_fifos_3_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_photon_overflow_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_overflow_TDATA_int_regslice),
    .vld_in(photon_overflow_TVALID_int_regslice),
    .ack_in(photon_overflow_TREADY_int_regslice),
    .data_out(photon_overflow_TDATA),
    .vld_out(regslice_both_photon_overflow_U_vld_out),
    .ack_out(photon_overflow_TREADY),
    .apdone_blk(regslice_both_photon_overflow_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hoffs_1_reg_1463 <= {{threshoffs_q0[31:24]}};
        hoffs_2_reg_1468 <= {{threshoffs_q0[47:40]}};
        hoffs_3_reg_1473 <= {{threshoffs_q0[63:56]}};
        hoffs_reg_1458 <= {{threshoffs_q0[15:8]}};
        phase_reg_1366 <= phase_fu_482_p1;
        phase_reg_1366_pp0_iter1_reg <= phase_reg_1366;
        photons_lane_phase_1_reg_1425 <= {{photon_data_q1[63:48]}};
        photons_lane_phase_2_reg_1438 <= {{photon_data_q1[95:80]}};
        photons_lane_phase_3_reg_1451 <= {{photon_data_q1[127:112]}};
        photons_lane_phase_reg_1412 <= {{photon_data_q1[31:16]}};
        photons_lane_time_V_1_reg_1419 <= {{photon_data_q1[47:32]}};
        photons_lane_time_V_2_reg_1432 <= {{photon_data_q1[79:64]}};
        photons_lane_time_V_3_reg_1445 <= {{photon_data_q1[111:96]}};
        photons_lane_time_V_reg_1406 <= photons_lane_time_V_fu_520_p1;
        sinces_since_1_reg_1382 <= {{since_data_q1[15:8]}};
        sinces_since_2_reg_1390 <= {{since_data_q1[23:16]}};
        sinces_since_3_reg_1398 <= {{since_data_q1[31:24]}};
        sinces_since_reg_1374 <= sinces_since_fu_486_p1;
        tmp_1_reg_1483 <= {{threshoffs_q0[23:16]}};
        tmp_5_reg_1488 <= {{threshoffs_q0[39:32]}};
        tmp_9_reg_1493 <= {{threshoffs_q0[55:48]}};
        tmp_data_V_reg_1318 <= instream_TDATA_int_regslice;
        tmp_data_V_reg_1318_pp0_iter1_reg <= tmp_data_V_reg_1318;
        tmp_last_V_reg_1334 <= instream_TLAST_int_regslice;
        tmp_last_V_reg_1334_pp0_iter1_reg <= tmp_last_V_reg_1334;
        tmp_reg_1339 <= timestamp_TDATA_int_regslice;
        tmp_reg_1339_pp0_iter1_reg <= tmp_reg_1339;
        tmp_user_V_1_reg_1326 <= instream_TUSER_int_regslice;
        tmp_user_V_1_reg_1326_pp0_iter1_reg <= tmp_user_V_1_reg_1326;
        trunc_ln884_reg_1478 <= trunc_ln884_fu_634_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        hoffs_1_reg_1463_pp0_iter2_reg <= hoffs_1_reg_1463;
        hoffs_2_reg_1468_pp0_iter2_reg <= hoffs_2_reg_1468;
        hoffs_3_reg_1473_pp0_iter2_reg <= hoffs_3_reg_1473;
        hoffs_reg_1458_pp0_iter2_reg <= hoffs_reg_1458;
        icmp_ln105_1_reg_1534 <= icmp_ln105_1_fu_721_p2;
        icmp_ln105_1_reg_1534_pp0_iter3_reg <= icmp_ln105_1_reg_1534;
        icmp_ln105_2_reg_1560 <= icmp_ln105_2_fu_758_p2;
        icmp_ln105_2_reg_1560_pp0_iter3_reg <= icmp_ln105_2_reg_1560;
        icmp_ln105_3_reg_1586 <= icmp_ln105_3_fu_795_p2;
        icmp_ln105_3_reg_1586_pp0_iter3_reg <= icmp_ln105_3_reg_1586;
        icmp_ln105_reg_1508 <= icmp_ln105_fu_685_p2;
        icmp_ln105_reg_1508_pp0_iter3_reg <= icmp_ln105_reg_1508;
        icmp_ln125_1_reg_1545_pp0_iter3_reg <= icmp_ln125_1_reg_1545;
        icmp_ln125_2_reg_1571_pp0_iter3_reg <= icmp_ln125_2_reg_1571;
        icmp_ln125_3_reg_1597_pp0_iter3_reg <= icmp_ln125_3_reg_1597;
        icmp_ln125_reg_1519_pp0_iter3_reg <= icmp_ln125_reg_1519;
        icmp_ln1696_1_reg_1529 <= icmp_ln1696_1_fu_715_p2;
        icmp_ln1696_2_reg_1555 <= icmp_ln1696_2_fu_752_p2;
        icmp_ln1696_3_reg_1581 <= icmp_ln1696_3_fu_789_p2;
        icmp_ln1696_reg_1503 <= icmp_ln1696_fu_680_p2;
        last_group_reg_1498 <= last_group_fu_668_p2;
        phase_1_reg_1523 <= {{tmp_data_V_reg_1318_pp0_iter1_reg[31:16]}};
        phase_2_reg_1549 <= {{tmp_data_V_reg_1318_pp0_iter1_reg[47:32]}};
        phase_3_reg_1575 <= {{tmp_data_V_reg_1318_pp0_iter1_reg[63:48]}};
        phase_reg_1366_pp0_iter2_reg <= phase_reg_1366_pp0_iter1_reg;
        photons_lane_phase_1_reg_1425_pp0_iter2_reg <= photons_lane_phase_1_reg_1425;
        photons_lane_phase_2_reg_1438_pp0_iter2_reg <= photons_lane_phase_2_reg_1438;
        photons_lane_phase_3_reg_1451_pp0_iter2_reg <= photons_lane_phase_3_reg_1451;
        photons_lane_phase_reg_1412_pp0_iter2_reg <= photons_lane_phase_reg_1412;
        photons_lane_time_V_1_reg_1419_pp0_iter2_reg <= photons_lane_time_V_1_reg_1419;
        photons_lane_time_V_2_reg_1432_pp0_iter2_reg <= photons_lane_time_V_2_reg_1432;
        photons_lane_time_V_3_reg_1445_pp0_iter2_reg <= photons_lane_time_V_3_reg_1445;
        photons_lane_time_V_reg_1406_pp0_iter2_reg <= photons_lane_time_V_reg_1406;
        sinces_since_1_reg_1382_pp0_iter2_reg <= sinces_since_1_reg_1382;
        sinces_since_2_reg_1390_pp0_iter2_reg <= sinces_since_2_reg_1390;
        sinces_since_3_reg_1398_pp0_iter2_reg <= sinces_since_3_reg_1398;
        sinces_since_reg_1374_pp0_iter2_reg <= sinces_since_reg_1374;
        tmp_data_V_reg_1318_pp0_iter2_reg <= tmp_data_V_reg_1318_pp0_iter1_reg;
        tmp_data_V_reg_1318_pp0_iter3_reg <= tmp_data_V_reg_1318_pp0_iter2_reg;
        tmp_last_V_reg_1334_pp0_iter2_reg <= tmp_last_V_reg_1334_pp0_iter1_reg;
        tmp_last_V_reg_1334_pp0_iter3_reg <= tmp_last_V_reg_1334_pp0_iter2_reg;
        tmp_reg_1339_pp0_iter2_reg <= tmp_reg_1339_pp0_iter1_reg;
        tmp_user_V_1_reg_1326_pp0_iter2_reg <= tmp_user_V_1_reg_1326_pp0_iter1_reg;
        tmp_user_V_1_reg_1326_pp0_iter3_reg <= tmp_user_V_1_reg_1326_pp0_iter2_reg;
        trig_1_reg_1611 <= trig_1_fu_969_p2;
        trig_2_reg_1621 <= trig_2_fu_1033_p2;
        trig_3_reg_1631 <= trig_3_fu_1097_p2;
        trig_reg_1601 <= trig_fu_904_p2;
        update_photon_1_reg_1539 <= update_photon_1_fu_726_p2;
        update_photon_2_reg_1565 <= update_photon_2_fu_763_p2;
        update_photon_3_reg_1591 <= update_photon_3_fu_800_p2;
        update_photon_reg_1513 <= update_photon_fu_690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln105_1_fu_721_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln125_1_reg_1545 <= icmp_ln125_1_fu_731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln105_2_fu_758_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln125_2_reg_1571 <= icmp_ln125_2_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln105_3_fu_795_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln125_3_reg_1597 <= icmp_ln125_3_fu_805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln105_fu_685_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln125_reg_1519 <= icmp_ln125_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_cache_lane_phase <= ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4;
        photon_cache_lane_phase_1 <= ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4;
        photon_cache_lane_phase_2 <= ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4;
        photon_cache_lane_phase_3 <= ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4;
        photon_cache_lane_time_V <= ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4;
        photon_cache_lane_time_V_1 <= ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4;
        photon_cache_lane_time_V_2 <= ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4;
        photon_cache_lane_time_V_3 <= ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4;
        since_cache_since <= ap_phi_mux_sinces_since_11_phi_fu_439_p4;
        since_cache_since_1 <= ap_phi_mux_sinces_since_9_phi_fu_412_p4;
        since_cache_since_2 <= ap_phi_mux_sinces_since_7_phi_fu_385_p4;
        since_cache_since_3 <= ap_phi_mux_sinces_since_5_phi_fu_358_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_3_reg_1597_pp0_iter3_reg == 1'd1) & (icmp_ln105_3_reg_1586_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty <= xor_ln135_3_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_2_reg_1571_pp0_iter3_reg == 1'd1) & (icmp_ln105_2_reg_1560_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_1 <= xor_ln135_2_fu_1284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_1_reg_1545_pp0_iter3_reg == 1'd1) & (icmp_ln105_1_reg_1534_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_2 <= xor_ln135_1_fu_1272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_reg_1519_pp0_iter3_reg == 1'd1) & (icmp_ln105_reg_1508_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_3 <= xor_ln135_fu_1260_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln105_3_reg_1586 == 1'd1)) begin
        ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4 = select_ln119_11_fu_1115_p3;
    end else if ((icmp_ln105_3_reg_1586 == 1'd0)) begin
        ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4 = photons_lane_phase_15_fu_1128_p3;
    end else begin
        ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4 = ap_phi_reg_pp0_iter3_photons_lane_phase_11_reg_454;
    end
end

always @ (*) begin
    if ((icmp_ln105_reg_1508 == 1'd1)) begin
        ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4 = select_ln119_2_fu_922_p3;
    end else if ((icmp_ln105_reg_1508 == 1'd0)) begin
        ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4 = photons_lane_phase_12_fu_935_p3;
    end else begin
        ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4 = ap_phi_reg_pp0_iter3_photons_lane_phase_5_reg_373;
    end
end

always @ (*) begin
    if ((icmp_ln105_1_reg_1534 == 1'd1)) begin
        ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4 = select_ln119_5_fu_987_p3;
    end else if ((icmp_ln105_1_reg_1534 == 1'd0)) begin
        ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4 = photons_lane_phase_13_fu_1000_p3;
    end else begin
        ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4 = ap_phi_reg_pp0_iter3_photons_lane_phase_7_reg_400;
    end
end

always @ (*) begin
    if ((icmp_ln105_2_reg_1560 == 1'd1)) begin
        ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4 = select_ln119_8_fu_1051_p3;
    end else if ((icmp_ln105_2_reg_1560 == 1'd0)) begin
        ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4 = photons_lane_phase_14_fu_1064_p3;
    end else begin
        ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4 = ap_phi_reg_pp0_iter3_photons_lane_phase_9_reg_427;
    end
end

always @ (*) begin
    if ((icmp_ln105_3_reg_1586 == 1'd1)) begin
        ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4 = select_ln119_10_fu_1108_p3;
    end else if ((icmp_ln105_3_reg_1586 == 1'd0)) begin
        ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4 = photons_lane_time_V_15_fu_1122_p3;
    end else begin
        ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4 = ap_phi_reg_pp0_iter3_photons_lane_time_V_11_reg_445;
    end
end

always @ (*) begin
    if ((icmp_ln105_reg_1508 == 1'd1)) begin
        ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4 = select_ln119_1_fu_915_p3;
    end else if ((icmp_ln105_reg_1508 == 1'd0)) begin
        ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4 = photons_lane_time_V_12_fu_929_p3;
    end else begin
        ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4 = ap_phi_reg_pp0_iter3_photons_lane_time_V_5_reg_364;
    end
end

always @ (*) begin
    if ((icmp_ln105_1_reg_1534 == 1'd1)) begin
        ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4 = select_ln119_4_fu_980_p3;
    end else if ((icmp_ln105_1_reg_1534 == 1'd0)) begin
        ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4 = photons_lane_time_V_13_fu_994_p3;
    end else begin
        ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4 = ap_phi_reg_pp0_iter3_photons_lane_time_V_7_reg_391;
    end
end

always @ (*) begin
    if ((icmp_ln105_2_reg_1560 == 1'd1)) begin
        ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4 = select_ln119_7_fu_1044_p3;
    end else if ((icmp_ln105_2_reg_1560 == 1'd0)) begin
        ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4 = photons_lane_time_V_14_fu_1058_p3;
    end else begin
        ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4 = ap_phi_reg_pp0_iter3_photons_lane_time_V_9_reg_418;
    end
end

always @ (*) begin
    if ((icmp_ln105_3_reg_1586 == 1'd1)) begin
        ap_phi_mux_sinces_since_11_phi_fu_439_p4 = select_ln119_9_fu_1101_p3;
    end else if ((icmp_ln105_3_reg_1586 == 1'd0)) begin
        ap_phi_mux_sinces_since_11_phi_fu_439_p4 = sinces_since_10_fu_1149_p2;
    end else begin
        ap_phi_mux_sinces_since_11_phi_fu_439_p4 = ap_phi_reg_pp0_iter3_sinces_since_11_reg_436;
    end
end

always @ (*) begin
    if ((icmp_ln105_reg_1508 == 1'd1)) begin
        ap_phi_mux_sinces_since_5_phi_fu_358_p4 = select_ln119_fu_908_p3;
    end else if ((icmp_ln105_reg_1508 == 1'd0)) begin
        ap_phi_mux_sinces_since_5_phi_fu_358_p4 = sinces_since_4_fu_957_p2;
    end else begin
        ap_phi_mux_sinces_since_5_phi_fu_358_p4 = ap_phi_reg_pp0_iter3_sinces_since_5_reg_355;
    end
end

always @ (*) begin
    if ((icmp_ln105_1_reg_1534 == 1'd1)) begin
        ap_phi_mux_sinces_since_7_phi_fu_385_p4 = select_ln119_3_fu_973_p3;
    end else if ((icmp_ln105_1_reg_1534 == 1'd0)) begin
        ap_phi_mux_sinces_since_7_phi_fu_385_p4 = sinces_since_6_fu_1021_p2;
    end else begin
        ap_phi_mux_sinces_since_7_phi_fu_385_p4 = ap_phi_reg_pp0_iter3_sinces_since_7_reg_382;
    end
end

always @ (*) begin
    if ((icmp_ln105_2_reg_1560 == 1'd1)) begin
        ap_phi_mux_sinces_since_9_phi_fu_412_p4 = select_ln119_6_fu_1037_p3;
    end else if ((icmp_ln105_2_reg_1560 == 1'd0)) begin
        ap_phi_mux_sinces_since_9_phi_fu_412_p4 = sinces_since_8_fu_1085_p2;
    end else begin
        ap_phi_mux_sinces_since_9_phi_fu_412_p4 = ap_phi_reg_pp0_iter3_sinces_since_9_reg_409;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1))) begin
        instream_TDATA_blk_n = instream_TVALID_int_regslice;
    end else begin
        instream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        instream_TREADY_int_regslice = 1'b1;
    end else begin
        instream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outstream_TDATA_blk_n = outstream_TREADY_int_regslice;
    end else begin
        outstream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outstream_TVALID_int_regslice = 1'b1;
    end else begin
        outstream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_data_ce0 = 1'b1;
    end else begin
        photon_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        photon_data_ce1 = 1'b1;
    end else begin
        photon_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_data_we0 = 1'b1;
    end else begin
        photon_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln125_reg_1519 == 1'd1) & (icmp_ln105_reg_1508 == 1'd0) & (photon_fifos_0_full_n_int_regslice == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_fifos_0_write_int_regslice = 1'b1;
    end else begin
        photon_fifos_0_write_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln125_1_reg_1545 == 1'd1) & (icmp_ln105_1_reg_1534 == 1'd0) & (photon_fifos_1_full_n_int_regslice == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_fifos_1_write_int_regslice = 1'b1;
    end else begin
        photon_fifos_1_write_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln125_2_reg_1571 == 1'd1) & (icmp_ln105_2_reg_1560 == 1'd0) & (photon_fifos_2_full_n_int_regslice == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_fifos_2_write_int_regslice = 1'b1;
    end else begin
        photon_fifos_2_write_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln125_3_reg_1597 == 1'd1) & (icmp_ln105_3_reg_1586 == 1'd0) & (photon_fifos_3_full_n_int_regslice == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_fifos_3_write_int_regslice = 1'b1;
    end else begin
        photon_fifos_3_write_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        photon_overflow_TDATA_blk_n = photon_overflow_TREADY_int_regslice;
    end else begin
        photon_overflow_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        photon_overflow_TVALID_int_regslice = 1'b1;
    end else begin
        photon_overflow_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        since_data_ce0 = 1'b1;
    end else begin
        since_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        since_data_ce1 = 1'b1;
    end else begin
        since_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        since_data_we0 = 1'b1;
    end else begin
        since_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        threshoffs_ce0 = 1'b1;
    end else begin
        threshoffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1))) begin
        timestamp_TDATA_blk_n = timestamp_TVALID_int_regslice;
    end else begin
        timestamp_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        timestamp_TREADY_int_regslice = 1'b1;
    end else begin
        timestamp_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((regslice_both_photon_overflow_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_3_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_2_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_1_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_0_U_apdone_blk == 1'b1) | (regslice_both_outstream_V_data_V_U_apdone_blk == 1'b1) | (photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0))) | ((1'b1 == 1'b1) & ((timestamp_TVALID_int_regslice == 1'b0) | (instream_TVALID_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_photon_overflow_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_3_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_2_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_1_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_0_U_apdone_blk == 1'b1) | (regslice_both_outstream_V_data_V_U_apdone_blk == 1'b1) | (photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0))) | ((1'b1 == 1'b1) & ((timestamp_TVALID_int_regslice == 1'b0) | (instream_TVALID_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_photon_overflow_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_3_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_2_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_1_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_0_U_apdone_blk == 1'b1) | (regslice_both_outstream_V_data_V_U_apdone_blk == 1'b1) | (photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0))) | ((1'b1 == 1'b1) & ((timestamp_TVALID_int_regslice == 1'b0) | (instream_TVALID_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((timestamp_TVALID_int_regslice == 1'b0) | (instream_TVALID_int_regslice == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6_io = ((photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((regslice_both_photon_overflow_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_3_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_2_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_1_U_apdone_blk == 1'b1) | (regslice_forward_photon_fifos_0_U_apdone_blk == 1'b1) | (regslice_both_outstream_V_data_V_U_apdone_blk == 1'b1) | (photon_overflow_TREADY_int_regslice == 1'b0) | (outstream_TREADY_int_regslice == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter3_photons_lane_phase_11_reg_454 = 'bx;

assign ap_phi_reg_pp0_iter3_photons_lane_phase_5_reg_373 = 'bx;

assign ap_phi_reg_pp0_iter3_photons_lane_phase_7_reg_400 = 'bx;

assign ap_phi_reg_pp0_iter3_photons_lane_phase_9_reg_427 = 'bx;

assign ap_phi_reg_pp0_iter3_photons_lane_time_V_11_reg_445 = 'bx;

assign ap_phi_reg_pp0_iter3_photons_lane_time_V_5_reg_364 = 'bx;

assign ap_phi_reg_pp0_iter3_photons_lane_time_V_7_reg_391 = 'bx;

assign ap_phi_reg_pp0_iter3_photons_lane_time_V_9_reg_418 = 'bx;

assign ap_phi_reg_pp0_iter3_sinces_since_11_reg_436 = 'bx;

assign ap_phi_reg_pp0_iter3_sinces_since_5_reg_355 = 'bx;

assign ap_phi_reg_pp0_iter3_sinces_since_7_reg_382 = 'bx;

assign ap_phi_reg_pp0_iter3_sinces_since_9_reg_409 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign icmp_ln105_1_fu_721_p2 = ((sinces_since_1_reg_1382 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln105_2_fu_758_p2 = ((sinces_since_2_reg_1390 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln105_3_fu_795_p2 = ((sinces_since_3_reg_1398 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_685_p2 = ((sinces_since_reg_1374 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln125_1_fu_731_p2 = ((sinces_since_1_reg_1382 == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln125_2_fu_768_p2 = ((sinces_since_2_reg_1390 == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln125_3_fu_805_p2 = ((sinces_since_3_reg_1398 == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_694_p2 = ((sinces_since_reg_1374 == 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln1696_1_fu_715_p2 = (($signed(shl_ln884_1_fu_708_p3) > $signed(phase_1_fu_699_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1696_2_fu_752_p2 = (($signed(shl_ln884_2_fu_745_p3) > $signed(phase_2_fu_736_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1696_3_fu_789_p2 = (($signed(shl_ln884_3_fu_782_p3) > $signed(phase_3_fu_773_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1696_fu_680_p2 = (($signed(shl_ln_fu_673_p3) > $signed(phase_reg_1366_pp0_iter1_reg)) ? 1'b1 : 1'b0);

assign instream_TREADY = regslice_both_instream_V_data_V_U_ack_in;

assign last_group_fu_668_p2 = ($signed(tmp_user_V_1_reg_1326_pp0_iter1_reg) + $signed(9'd511));

assign outstream_TUSER_int_regslice = {{{{{trig_3_reg_1631}, {trig_2_reg_1621}}, {trig_1_reg_1611}}, {trig_reg_1601}}, {tmp_user_V_1_reg_1326_pp0_iter3_reg}};

assign outstream_TVALID = regslice_both_outstream_V_data_V_U_vld_out;

assign p_Result_s_fu_1243_p5 = {{{{trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty}, {trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_1}}, {trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_2}}, {trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_3}};

assign phase_1_fu_699_p4 = {{tmp_data_V_reg_1318_pp0_iter1_reg[31:16]}};

assign phase_2_fu_736_p4 = {{tmp_data_V_reg_1318_pp0_iter1_reg[47:32]}};

assign phase_3_fu_773_p4 = {{tmp_data_V_reg_1318_pp0_iter1_reg[63:48]}};

assign phase_fu_482_p1 = instream_TDATA_int_regslice[15:0];

assign photon_data_address0 = zext_ln587_fu_810_p1;

assign photon_data_address1 = zext_ln587_1_fu_475_p1;

assign photon_data_d0 = {{{{{{{{photon_cache_lane_phase_3}, {photon_cache_lane_time_V}}, {photon_cache_lane_phase}}, {photon_cache_lane_time_V_1}}, {photon_cache_lane_phase_1}}, {photon_cache_lane_time_V_2}}, {photon_cache_lane_phase_2}}, {photon_cache_lane_time_V_3}};

assign photon_fifos_0_din_int_regslice = tmp_3_fu_941_p5;

assign photon_fifos_0_write = regslice_forward_photon_fifos_0_U_vld_out;

assign photon_fifos_1_din_int_regslice = tmp_8_fu_1006_p4;

assign photon_fifos_1_write = regslice_forward_photon_fifos_1_U_vld_out;

assign photon_fifos_2_din_int_regslice = tmp_6_fu_1070_p4;

assign photon_fifos_2_write = regslice_forward_photon_fifos_2_U_vld_out;

assign photon_fifos_3_din_int_regslice = tmp_10_fu_1134_p4;

assign photon_fifos_3_write = regslice_forward_photon_fifos_3_U_vld_out;

assign photon_out_id_V_1_fu_963_p2 = (photon_out_id_V_fu_897_p3 | 11'd1);

assign photon_out_id_V_2_fu_1027_p2 = (photon_out_id_V_fu_897_p3 | 11'd2);

assign photon_out_id_V_3_fu_1091_p2 = (photon_out_id_V_fu_897_p3 | 11'd3);

assign photon_out_id_V_fu_897_p3 = {{tmp_user_V_1_reg_1326_pp0_iter2_reg}, {2'd0}};

assign photon_overflow_TDATA_int_regslice = p_Result_s_fu_1243_p5;

assign photon_overflow_TVALID = regslice_both_photon_overflow_U_vld_out;

assign photons_lane_phase_12_fu_935_p3 = ((update_photon_reg_1513[0:0] == 1'b1) ? phase_reg_1366_pp0_iter2_reg : photons_lane_phase_reg_1412_pp0_iter2_reg);

assign photons_lane_phase_13_fu_1000_p3 = ((update_photon_1_reg_1539[0:0] == 1'b1) ? phase_1_reg_1523 : photons_lane_phase_1_reg_1425_pp0_iter2_reg);

assign photons_lane_phase_14_fu_1064_p3 = ((update_photon_2_reg_1565[0:0] == 1'b1) ? phase_2_reg_1549 : photons_lane_phase_2_reg_1438_pp0_iter2_reg);

assign photons_lane_phase_15_fu_1128_p3 = ((update_photon_3_reg_1591[0:0] == 1'b1) ? phase_3_reg_1575 : photons_lane_phase_3_reg_1451_pp0_iter2_reg);

assign photons_lane_time_V_12_fu_929_p3 = ((update_photon_reg_1513[0:0] == 1'b1) ? tmp_reg_1339_pp0_iter2_reg : photons_lane_time_V_reg_1406_pp0_iter2_reg);

assign photons_lane_time_V_13_fu_994_p3 = ((update_photon_1_reg_1539[0:0] == 1'b1) ? tmp_reg_1339_pp0_iter2_reg : photons_lane_time_V_1_reg_1419_pp0_iter2_reg);

assign photons_lane_time_V_14_fu_1058_p3 = ((update_photon_2_reg_1565[0:0] == 1'b1) ? tmp_reg_1339_pp0_iter2_reg : photons_lane_time_V_2_reg_1432_pp0_iter2_reg);

assign photons_lane_time_V_15_fu_1122_p3 = ((update_photon_3_reg_1591[0:0] == 1'b1) ? tmp_reg_1339_pp0_iter2_reg : photons_lane_time_V_3_reg_1445_pp0_iter2_reg);

assign photons_lane_time_V_fu_520_p1 = photon_data_q1[15:0];

assign select_ln119_10_fu_1108_p3 = ((trig_3_fu_1097_p2[0:0] == 1'b1) ? tmp_reg_1339_pp0_iter2_reg : photons_lane_time_V_3_reg_1445_pp0_iter2_reg);

assign select_ln119_11_fu_1115_p3 = ((trig_3_fu_1097_p2[0:0] == 1'b1) ? phase_3_reg_1575 : photons_lane_phase_3_reg_1451_pp0_iter2_reg);

assign select_ln119_1_fu_915_p3 = ((trig_fu_904_p2[0:0] == 1'b1) ? tmp_reg_1339_pp0_iter2_reg : photons_lane_time_V_reg_1406_pp0_iter2_reg);

assign select_ln119_2_fu_922_p3 = ((trig_fu_904_p2[0:0] == 1'b1) ? phase_reg_1366_pp0_iter2_reg : photons_lane_phase_reg_1412_pp0_iter2_reg);

assign select_ln119_3_fu_973_p3 = ((trig_1_fu_969_p2[0:0] == 1'b1) ? hoffs_1_reg_1463_pp0_iter2_reg : sinces_since_1_reg_1382_pp0_iter2_reg);

assign select_ln119_4_fu_980_p3 = ((trig_1_fu_969_p2[0:0] == 1'b1) ? tmp_reg_1339_pp0_iter2_reg : photons_lane_time_V_1_reg_1419_pp0_iter2_reg);

assign select_ln119_5_fu_987_p3 = ((trig_1_fu_969_p2[0:0] == 1'b1) ? phase_1_reg_1523 : photons_lane_phase_1_reg_1425_pp0_iter2_reg);

assign select_ln119_6_fu_1037_p3 = ((trig_2_fu_1033_p2[0:0] == 1'b1) ? hoffs_2_reg_1468_pp0_iter2_reg : sinces_since_2_reg_1390_pp0_iter2_reg);

assign select_ln119_7_fu_1044_p3 = ((trig_2_fu_1033_p2[0:0] == 1'b1) ? tmp_reg_1339_pp0_iter2_reg : photons_lane_time_V_2_reg_1432_pp0_iter2_reg);

assign select_ln119_8_fu_1051_p3 = ((trig_2_fu_1033_p2[0:0] == 1'b1) ? phase_2_reg_1549 : photons_lane_phase_2_reg_1438_pp0_iter2_reg);

assign select_ln119_9_fu_1101_p3 = ((trig_3_fu_1097_p2[0:0] == 1'b1) ? hoffs_3_reg_1473_pp0_iter2_reg : sinces_since_3_reg_1398_pp0_iter2_reg);

assign select_ln119_fu_908_p3 = ((trig_fu_904_p2[0:0] == 1'b1) ? hoffs_reg_1458_pp0_iter2_reg : sinces_since_reg_1374_pp0_iter2_reg);

assign shl_ln884_1_fu_708_p3 = {{tmp_1_reg_1483}, {8'd0}};

assign shl_ln884_2_fu_745_p3 = {{tmp_5_reg_1488}, {8'd0}};

assign shl_ln884_3_fu_782_p3 = {{tmp_9_reg_1493}, {8'd0}};

assign shl_ln_fu_673_p3 = {{trunc_ln884_reg_1478}, {8'd0}};

assign since_data_address0 = zext_ln587_fu_810_p1;

assign since_data_address1 = zext_ln587_1_fu_475_p1;

assign since_data_d0 = {{{{since_cache_since}, {since_cache_since_1}}, {since_cache_since_2}}, {since_cache_since_3}};

assign sinces_since_10_fu_1149_p2 = ($signed(sinces_since_3_reg_1398_pp0_iter2_reg) + $signed(8'd255));

assign sinces_since_4_fu_957_p2 = ($signed(sinces_since_reg_1374_pp0_iter2_reg) + $signed(8'd255));

assign sinces_since_6_fu_1021_p2 = ($signed(sinces_since_1_reg_1382_pp0_iter2_reg) + $signed(8'd255));

assign sinces_since_8_fu_1085_p2 = ($signed(sinces_since_2_reg_1390_pp0_iter2_reg) + $signed(8'd255));

assign sinces_since_fu_486_p1 = since_data_q1[7:0];

assign threshoffs_address0 = zext_ln587_1_fu_475_p1;

assign timestamp_TREADY = regslice_both_timestamp_U_ack_in;

assign tmp_10_fu_1134_p4 = {{{photon_out_id_V_3_fu_1091_p2}, {photons_lane_phase_15_fu_1128_p3}}, {photons_lane_time_V_15_fu_1122_p3}};

assign tmp_3_fu_941_p5 = {{{{tmp_user_V_1_reg_1326_pp0_iter2_reg}, {2'd0}}, {photons_lane_phase_12_fu_935_p3}}, {photons_lane_time_V_12_fu_929_p3}};

assign tmp_6_fu_1070_p4 = {{{photon_out_id_V_2_fu_1027_p2}, {photons_lane_phase_14_fu_1064_p3}}, {photons_lane_time_V_14_fu_1058_p3}};

assign tmp_8_fu_1006_p4 = {{{photon_out_id_V_1_fu_963_p2}, {photons_lane_phase_13_fu_1000_p3}}, {photons_lane_time_V_13_fu_994_p3}};

assign trig_1_fu_969_p2 = (icmp_ln1696_1_reg_1529 & icmp_ln105_1_reg_1534);

assign trig_2_fu_1033_p2 = (icmp_ln1696_2_reg_1555 & icmp_ln105_2_reg_1560);

assign trig_3_fu_1097_p2 = (icmp_ln1696_3_reg_1581 & icmp_ln105_3_reg_1586);

assign trig_fu_904_p2 = (icmp_ln1696_reg_1503 & icmp_ln105_reg_1508);

assign trunc_ln884_fu_634_p1 = threshoffs_q0[7:0];

assign update_photon_1_fu_726_p2 = (($signed(phase_1_fu_699_p4) < $signed(photons_lane_phase_1_reg_1425)) ? 1'b1 : 1'b0);

assign update_photon_2_fu_763_p2 = (($signed(phase_2_fu_736_p4) < $signed(photons_lane_phase_2_reg_1438)) ? 1'b1 : 1'b0);

assign update_photon_3_fu_800_p2 = (($signed(phase_3_fu_773_p4) < $signed(photons_lane_phase_3_reg_1451)) ? 1'b1 : 1'b0);

assign update_photon_fu_690_p2 = (($signed(phase_reg_1366_pp0_iter1_reg) < $signed(photons_lane_phase_reg_1412)) ? 1'b1 : 1'b0);

assign xor_ln135_1_fu_1272_p0 = photon_fifos_1_full_n_int_regslice;

assign xor_ln135_1_fu_1272_p2 = (xor_ln135_1_fu_1272_p0 ^ 1'd1);

assign xor_ln135_2_fu_1284_p0 = photon_fifos_2_full_n_int_regslice;

assign xor_ln135_2_fu_1284_p2 = (xor_ln135_2_fu_1284_p0 ^ 1'd1);

assign xor_ln135_3_fu_1296_p0 = photon_fifos_3_full_n_int_regslice;

assign xor_ln135_3_fu_1296_p2 = (xor_ln135_3_fu_1296_p0 ^ 1'd1);

assign xor_ln135_fu_1260_p0 = photon_fifos_0_full_n_int_regslice;

assign xor_ln135_fu_1260_p2 = (xor_ln135_fu_1260_p0 ^ 1'd1);

assign zext_ln587_1_fu_475_p1 = instream_TUSER_int_regslice;

assign zext_ln587_fu_810_p1 = last_group_reg_1498;


reg find_kernel_block = 0;
// synthesis translate_off
`include "trigger_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //trigger

