# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU2.gen/sources_1/ip/SerialDevice115k/sim/SerialDevice115k.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../CPU2.srcs/sources_1/computer/UartDevice.vhd" \
"../../../../CPU2.srcs/sim_1/computer/SimUartDevice.vhd" \

# Do not sort compile order
nosort
