{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646102437932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646102437944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 02:40:37 2022 " "Processing started: Tue Mar 01 02:40:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646102437944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102437944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skribblnios -c skribblnios " "Command: quartus_map --read_settings_files=on --write_settings_files=off skribblnios -c skribblnios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102437945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646102439998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646102439998 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NIOSSystem.qsys " "Elaborating Platform Designer system entity \"NIOSSystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102459166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:07 Progress: Loading FPGA/NIOSSystem.qsys " "2022.03.01.02:41:07 Progress: Loading FPGA/NIOSSystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102467889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:10 Progress: Reading input file " "2022.03.01.02:41:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102470182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:10 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2022.03.01.02:41:10 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102470434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module accelerometer_spi " "2022.03.01.02:41:13 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding altpll_0 \[altpll 18.0\] " "2022.03.01.02:41:13 Progress: Adding altpll_0 \[altpll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module altpll_0 " "2022.03.01.02:41:13 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding button \[altera_avalon_pio 18.0\] " "2022.03.01.02:41:13 Progress: Adding button \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module button " "2022.03.01.02:41:13 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding clk_50 \[clock_source 18.0\] " "2022.03.01.02:41:13 Progress: Adding clk_50 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module clk_50 " "2022.03.01.02:41:13 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding cpu \[altera_nios2_gen2 18.0\] " "2022.03.01.02:41:13 Progress: Adding cpu \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module cpu " "2022.03.01.02:41:13 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding hex0 \[altera_avalon_pio 18.0\] " "2022.03.01.02:41:13 Progress: Adding hex0 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module hex0 " "2022.03.01.02:41:13 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding hex1 \[altera_avalon_pio 18.0\] " "2022.03.01.02:41:13 Progress: Adding hex1 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module hex1 " "2022.03.01.02:41:13 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding hex2 \[altera_avalon_pio 18.0\] " "2022.03.01.02:41:13 Progress: Adding hex2 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module hex2 " "2022.03.01.02:41:13 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding hex3 \[altera_avalon_pio 18.0\] " "2022.03.01.02:41:13 Progress: Adding hex3 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module hex3 " "2022.03.01.02:41:13 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding hex4 \[altera_avalon_pio 18.0\] " "2022.03.01.02:41:13 Progress: Adding hex4 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module hex4 " "2022.03.01.02:41:13 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding hex5 \[altera_avalon_pio 18.0\] " "2022.03.01.02:41:13 Progress: Adding hex5 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module hex5 " "2022.03.01.02:41:13 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\] " "2022.03.01.02:41:13 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module jtag_uart " "2022.03.01.02:41:13 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding led \[altera_avalon_pio 18.0\] " "2022.03.01.02:41:13 Progress: Adding led \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Parameterizing module led " "2022.03.01.02:41:13 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:13 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.0\] " "2022.03.01.02:41:13 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102473987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Parameterizing module onchip_mem " "2022.03.01.02:41:14 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2022.03.01.02:41:14 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Parameterizing module sdram " "2022.03.01.02:41:14 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Adding switch \[altera_avalon_pio 18.0\] " "2022.03.01.02:41:14 Progress: Adding switch \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Parameterizing module switch " "2022.03.01.02:41:14 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Adding timer \[altera_avalon_timer 18.0\] " "2022.03.01.02:41:14 Progress: Adding timer \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Parameterizing module timer " "2022.03.01.02:41:14 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Building connections " "2022.03.01.02:41:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Parameterizing connections " "2022.03.01.02:41:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:14 Progress: Validating " "2022.03.01.02:41:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102474266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.01.02:41:17 Progress: Done reading input file " "2022.03.01.02:41:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102477300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NIOSSystem.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102481382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NIOSSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102481383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NIOSSystem.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102481383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NIOSSystem.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102481383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem: Generating NIOSSystem \"NIOSSystem\" for QUARTUS_SYNTH " "NIOSSystem: Generating NIOSSystem \"NIOSSystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102482780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102492102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102492125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102505081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"NIOSSystem\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"NIOSSystem\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102505189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"NIOSSystem\" instantiated altpll \"altpll_0\" " "Altpll_0: \"NIOSSystem\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102507866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'NIOSSystem_button' " "Button: Starting RTL generation for module 'NIOSSystem_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102507881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_button --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0005_button_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0005_button_gen//NIOSSystem_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_button --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0005_button_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0005_button_gen//NIOSSystem_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102507882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'NIOSSystem_button' " "Button: Done RTL generation for module 'NIOSSystem_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102508411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"NIOSSystem\" instantiated altera_avalon_pio \"button\" " "Button: \"NIOSSystem\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102508422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOSSystem\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"NIOSSystem\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102511703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'NIOSSystem_hex0' " "Hex0: Starting RTL generation for module 'NIOSSystem_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102511717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_hex0 --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0006_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0006_hex0_gen//NIOSSystem_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_hex0 --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0006_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0006_hex0_gen//NIOSSystem_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102511718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'NIOSSystem_hex0' " "Hex0: Done RTL generation for module 'NIOSSystem_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102512217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"NIOSSystem\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"NIOSSystem\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102512225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'NIOSSystem_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'NIOSSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102512240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSSystem_jtag_uart --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0007_jtag_uart_gen//NIOSSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOSSystem_jtag_uart --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0007_jtag_uart_gen//NIOSSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102512241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'NIOSSystem_jtag_uart' " "Jtag_uart: Done RTL generation for module 'NIOSSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102512941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"NIOSSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"NIOSSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102512967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'NIOSSystem_led' " "Led: Starting RTL generation for module 'NIOSSystem_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102512980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_led --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0008_led_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0008_led_gen//NIOSSystem_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_led --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0008_led_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0008_led_gen//NIOSSystem_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102512980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'NIOSSystem_led' " "Led: Done RTL generation for module 'NIOSSystem_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102513464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"NIOSSystem\" instantiated altera_avalon_pio \"led\" " "Led: \"NIOSSystem\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102513471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'NIOSSystem_sdram' " "Sdram: Starting RTL generation for module 'NIOSSystem_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102513483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSSystem_sdram --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0009_sdram_gen//NIOSSystem_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSSystem_sdram --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0009_sdram_gen//NIOSSystem_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102513483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'NIOSSystem_sdram' " "Sdram: Done RTL generation for module 'NIOSSystem_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102514558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"NIOSSystem\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"NIOSSystem\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102514604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'NIOSSystem_switch' " "Switch: Starting RTL generation for module 'NIOSSystem_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102514620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_switch --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0010_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0010_switch_gen//NIOSSystem_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSSystem_switch --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0010_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0010_switch_gen//NIOSSystem_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102514620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'NIOSSystem_switch' " "Switch: Done RTL generation for module 'NIOSSystem_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102515115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"NIOSSystem\" instantiated altera_avalon_pio \"switch\" " "Switch: \"NIOSSystem\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102515123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'NIOSSystem_timer' " "Timer: Starting RTL generation for module 'NIOSSystem_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102515134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSSystem_timer --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0011_timer_gen//NIOSSystem_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOSSystem_timer --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0011_timer_gen//NIOSSystem_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102515134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'NIOSSystem_timer' " "Timer: Done RTL generation for module 'NIOSSystem_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102515762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"NIOSSystem\" instantiated altera_avalon_timer \"timer\" " "Timer: \"NIOSSystem\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102515772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102548228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102549859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102551604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102553310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102555031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102556719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102558491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102560160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102561853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102563557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102565275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102566904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102568533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102570194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102571810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NIOSSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NIOSSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102598985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NIOSSystem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NIOSSystem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102598996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NIOSSystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NIOSSystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102599007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'NIOSSystem_cpu_cpu' " "Cpu: Starting RTL generation for module 'NIOSSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102599036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSSystem_cpu_cpu --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0014_cpu_gen//NIOSSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSSystem_cpu_cpu --dir=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Shaheen/AppData/Local/Temp/alt9052_8324878218293491463.dir/0014_cpu_gen//NIOSSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102599036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:20 (*) Starting Nios II generation " "Cpu: # 2022.03.01 02:43:20 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:20 (*)   Checking for plaintext license. " "Cpu: # 2022.03.01 02:43:20 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2022.03.01 02:43:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.03.01 02:43:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:21 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.03.01 02:43:21 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:21 (*)   Plaintext license not found. " "Cpu: # 2022.03.01 02:43:21 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:21 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.03.01 02:43:21 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2022.03.01 02:43:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.03.01 02:43:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:22 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.03.01 02:43:22 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.03.01 02:43:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:22 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.03.01 02:43:22 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:22 (*)   Creating all objects for CPU " "Cpu: # 2022.03.01 02:43:22 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:22 (*)     Testbench " "Cpu: # 2022.03.01 02:43:22 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:23 (*)     Instruction decoding " "Cpu: # 2022.03.01 02:43:23 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:23 (*)       Instruction fields " "Cpu: # 2022.03.01 02:43:23 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:23 (*)       Instruction decodes " "Cpu: # 2022.03.01 02:43:23 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:24 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.03.01 02:43:24 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:24 (*)       Instruction controls " "Cpu: # 2022.03.01 02:43:24 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:24 (*)     Pipeline frontend " "Cpu: # 2022.03.01 02:43:24 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:25 (*)     Pipeline backend " "Cpu: # 2022.03.01 02:43:25 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:29 (*)   Generating RTL from CPU objects " "Cpu: # 2022.03.01 02:43:29 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:33 (*)   Creating encrypted RTL " "Cpu: # 2022.03.01 02:43:33 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.03.01 02:43:34 (*) Done Nios II generation " "Cpu: # 2022.03.01 02:43:34 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'NIOSSystem_cpu_cpu' " "Cpu: Done RTL generation for module 'NIOSSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102614984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102615349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102618626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102621868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102625045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102625056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102625065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102625074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSSystem: Done \"NIOSSystem\" with 45 modules, 79 files " "NIOSSystem: Done \"NIOSSystem\" with 45 modules, 79 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102625076 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NIOSSystem.qsys " "Finished elaborating Platform Designer system entity \"NIOSSystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102626581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skribblnios.v 1 1 " "Found 1 design units, including 1 entities, in source file skribblnios.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102627663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102627663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/niossystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/niossystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem " "Found entity 1: NIOSSystem" {  } { { "db/ip/niossystem/niossystem.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102627698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102627698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_accelerometer_spi " "Found entity 1: NIOSSystem_accelerometer_spi" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102627719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102627719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/niossystem/submodules/niossystem_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_altpll_0_dffpipe_l2c " "Found entity 1: NIOSSystem_altpll_0_dffpipe_l2c" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102627753 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_altpll_0_stdsync_sv6 " "Found entity 2: NIOSSystem_altpll_0_stdsync_sv6" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102627753 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSSystem_altpll_0_altpll_3h92 " "Found entity 3: NIOSSystem_altpll_0_altpll_3h92" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102627753 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSSystem_altpll_0 " "Found entity 4: NIOSSystem_altpll_0" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102627753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102627753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_button " "Found entity 1: NIOSSystem_button" {  } { { "db/ip/niossystem/submodules/niossystem_button.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102627766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102627766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu " "Found entity 1: NIOSSystem_cpu" {  } { { "db/ip/niossystem/submodules/niossystem_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102627792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102627792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_ic_data_module " "Found entity 1: NIOSSystem_cpu_cpu_ic_data_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_cpu_cpu_ic_tag_module " "Found entity 2: NIOSSystem_cpu_cpu_ic_tag_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSSystem_cpu_cpu_bht_module " "Found entity 3: NIOSSystem_cpu_cpu_bht_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSSystem_cpu_cpu_register_bank_a_module " "Found entity 4: NIOSSystem_cpu_cpu_register_bank_a_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSSystem_cpu_cpu_register_bank_b_module " "Found entity 5: NIOSSystem_cpu_cpu_register_bank_b_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOSSystem_cpu_cpu_nios2_oci_debug " "Found entity 6: NIOSSystem_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOSSystem_cpu_cpu_nios2_oci_break " "Found entity 7: NIOSSystem_cpu_cpu_nios2_oci_break" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOSSystem_cpu_cpu_nios2_oci_xbrk " "Found entity 8: NIOSSystem_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOSSystem_cpu_cpu_nios2_oci_dbrk " "Found entity 9: NIOSSystem_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOSSystem_cpu_cpu_nios2_oci_itrace " "Found entity 10: NIOSSystem_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOSSystem_cpu_cpu_nios2_oci_td_mode " "Found entity 11: NIOSSystem_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOSSystem_cpu_cpu_nios2_oci_dtrace " "Found entity 12: NIOSSystem_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOSSystem_cpu_cpu_nios2_oci_fifo " "Found entity 16: NIOSSystem_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOSSystem_cpu_cpu_nios2_oci_pib " "Found entity 17: NIOSSystem_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOSSystem_cpu_cpu_nios2_oci_im " "Found entity 18: NIOSSystem_cpu_cpu_nios2_oci_im" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOSSystem_cpu_cpu_nios2_performance_monitors " "Found entity 19: NIOSSystem_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOSSystem_cpu_cpu_nios2_avalon_reg " "Found entity 20: NIOSSystem_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOSSystem_cpu_cpu_ociram_sp_ram_module " "Found entity 21: NIOSSystem_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOSSystem_cpu_cpu_nios2_ocimem " "Found entity 22: NIOSSystem_cpu_cpu_nios2_ocimem" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOSSystem_cpu_cpu_nios2_oci " "Found entity 23: NIOSSystem_cpu_cpu_nios2_oci" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOSSystem_cpu_cpu " "Found entity 24: NIOSSystem_cpu_cpu" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_debug_slave_sysclk " "Found entity 1: NIOSSystem_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_debug_slave_tck " "Found entity 1: NIOSSystem_cpu_cpu_debug_slave_tck" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_debug_slave_wrapper " "Found entity 1: NIOSSystem_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_mult_cell " "Found entity 1: NIOSSystem_cpu_cpu_mult_cell" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_cpu_cpu_test_bench " "Found entity 1: NIOSSystem_cpu_cpu_test_bench" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_hex0 " "Found entity 1: NIOSSystem_hex0" {  } { { "db/ip/niossystem/submodules/niossystem_hex0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_irq_mapper " "Found entity 1: NIOSSystem_irq_mapper" {  } { { "db/ip/niossystem/submodules/niossystem_irq_mapper.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niossystem/submodules/niossystem_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_jtag_uart_sim_scfifo_w " "Found entity 1: NIOSSystem_jtag_uart_sim_scfifo_w" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629620 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_jtag_uart_scfifo_w " "Found entity 2: NIOSSystem_jtag_uart_scfifo_w" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629620 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSSystem_jtag_uart_sim_scfifo_r " "Found entity 3: NIOSSystem_jtag_uart_sim_scfifo_r" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629620 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSSystem_jtag_uart_scfifo_r " "Found entity 4: NIOSSystem_jtag_uart_scfifo_r" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629620 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSSystem_jtag_uart " "Found entity 5: NIOSSystem_jtag_uart" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_led " "Found entity 1: NIOSSystem_led" {  } { { "db/ip/niossystem/submodules/niossystem_led.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0 " "Found entity 1: NIOSSystem_mm_interconnect_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102629979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102629979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NIOSSystem_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630086 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router " "Found entity 2: NIOSSystem_mm_interconnect_0_router" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630124 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_001 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630144 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_002 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_002" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630162 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_003 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_003" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_004_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630182 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_004 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_004" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niossystem_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niossystem_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at niossystem_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_router_007_default_decode " "Found entity 1: NIOSSystem_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630205 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_mm_interconnect_0_router_007 " "Found entity 2: NIOSSystem_mm_interconnect_0_router_007" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_demux_003 " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOSSystem_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_sdram_input_efifo_module " "Found entity 1: NIOSSystem_sdram_input_efifo_module" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630400 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_sdram " "Found entity 2: NIOSSystem_sdram" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630400 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niossystem_sdram_test_component.v(236) " "Verilog HDL warning at niossystem_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/niossystem/submodules/niossystem_sdram_test_component.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1646102630426 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "niossystem_sdram_test_component.v(237) " "Verilog HDL warning at niossystem_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/niossystem/submodules/niossystem_sdram_test_component.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1646102630427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/niossystem_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_sdram_test_component_ram_module " "Found entity 1: NIOSSystem_sdram_test_component_ram_module" {  } { { "db/ip/niossystem/submodules/niossystem_sdram_test_component.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630438 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSSystem_sdram_test_component " "Found entity 2: NIOSSystem_sdram_test_component" {  } { { "db/ip/niossystem/submodules/niossystem_sdram_test_component.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_switch " "Found entity 1: NIOSSystem_switch" {  } { { "db/ip/niossystem/submodules/niossystem_switch.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/niossystem_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/niossystem_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSSystem_timer " "Found entity 1: NIOSSystem_timer" {  } { { "db/ip/niossystem/submodules/niossystem_timer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/niossystem/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/niossystem/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/niossystem/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630648 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630738 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630738 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630738 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630738 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102630778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niossystem/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niossystem/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630927 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102630967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102630967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niossystem/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/niossystem/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631199 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102631227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1646102631332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niossystem/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102631341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102631341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossystem_sdram.v(318) " "Verilog HDL or VHDL warning at niossystem_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1646102631423 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossystem_sdram.v(328) " "Verilog HDL or VHDL warning at niossystem_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1646102631424 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossystem_sdram.v(338) " "Verilog HDL or VHDL warning at niossystem_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1646102631424 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niossystem_sdram.v(682) " "Verilog HDL or VHDL warning at niossystem_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1646102631428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646102632495 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B skribblnios.v(44) " "Output port \"VGA_B\" at skribblnios.v(44) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646102632502 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G skribblnios.v(45) " "Output port \"VGA_G\" at skribblnios.v(45) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646102632503 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R skribblnios.v(47) " "Output port \"VGA_R\" at skribblnios.v(47) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646102632503 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS skribblnios.v(46) " "Output port \"VGA_HS\" at skribblnios.v(46) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646102632503 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS skribblnios.v(48) " "Output port \"VGA_VS\" at skribblnios.v(48) has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646102632503 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem NIOSSystem:u0 " "Elaborating entity \"NIOSSystem\" for hierarchy \"NIOSSystem:u0\"" {  } { { "skribblnios.v" "u0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_accelerometer_spi NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi " "Elaborating entity \"NIOSSystem_accelerometer_spi\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/niossystem/niossystem.v" "accelerometer_spi" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 niossystem_accelerometer_spi.v(226) " "Verilog HDL assignment warning at niossystem_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646102632669 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 niossystem_accelerometer_spi.v(241) " "Verilog HDL assignment warning at niossystem_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646102632670 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "Auto_Init_Controller" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646102632724 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "Serial_Bus_Controller" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646102632799 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646102632844 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_altpll_0 NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0 " "Elaborating entity \"NIOSSystem_altpll_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\"" {  } { { "db/ip/niossystem/niossystem.v" "altpll_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_altpll_0_stdsync_sv6 NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"NIOSSystem_altpll_0_stdsync_sv6\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "stdsync2" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_altpll_0_dffpipe_l2c NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_stdsync_sv6:stdsync2\|NIOSSystem_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"NIOSSystem_altpll_0_dffpipe_l2c\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_stdsync_sv6:stdsync2\|NIOSSystem_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "dffpipe3" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_altpll_0_altpll_3h92 NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1 " "Elaborating entity \"NIOSSystem_altpll_0_altpll_3h92\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\"" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "sd1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102632953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_button NIOSSystem:u0\|NIOSSystem_button:button " "Elaborating entity \"NIOSSystem_button\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_button:button\"" {  } { { "db/ip/niossystem/niossystem.v" "button" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102633013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu NIOSSystem:u0\|NIOSSystem_cpu:cpu " "Elaborating entity \"NIOSSystem_cpu\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\"" {  } { { "db/ip/niossystem/niossystem.v" "cpu" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102633038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu " "Elaborating entity \"NIOSSystem_cpu_cpu\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu.v" "cpu" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102633129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_test_bench NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_test_bench:the_NIOSSystem_cpu_cpu_test_bench " "Elaborating entity \"NIOSSystem_cpu_cpu_test_bench\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_test_bench:the_NIOSSystem_cpu_cpu_test_bench\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_test_bench" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 5529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102634032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_ic_data_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data " "Elaborating entity \"NIOSSystem_cpu_cpu_ic_data_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_ic_data" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 6531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102634139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102634747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uuc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uuc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uuc1 " "Found entity 1: altsyncram_uuc1" {  } { { "db/altsyncram_uuc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_uuc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102635001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102635001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uuc1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_uuc1:auto_generated " "Elaborating entity \"altsyncram_uuc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_data_module:NIOSSystem_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_uuc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102635010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_ic_tag_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag " "Elaborating entity \"NIOSSystem_cpu_cpu_ic_tag_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_ic_tag" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 6597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102635211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102635350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkc1 " "Found entity 1: altsyncram_rkc1" {  } { { "db/altsyncram_rkc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_rkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102635558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102635558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkc1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated " "Elaborating entity \"altsyncram_rkc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_ic_tag_module:NIOSSystem_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102635570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_bht_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht " "Elaborating entity \"NIOSSystem_cpu_cpu_bht_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_bht" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 6795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102635698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102635760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102635980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102635980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_bht_module:NIOSSystem_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102635988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_register_bank_a_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a " "Elaborating entity \"NIOSSystem_cpu_cpu_register_bank_a_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_register_bank_a" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102636117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102636221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6c1 " "Found entity 1: altsyncram_d6c1" {  } { { "db/altsyncram_d6c1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_d6c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102636425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102636425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6c1 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d6c1:auto_generated " "Elaborating entity \"altsyncram_d6c1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_a_module:NIOSSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d6c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102636433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_register_bank_b_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_b_module:NIOSSystem_cpu_cpu_register_bank_b " "Elaborating entity \"NIOSSystem_cpu_cpu_register_bank_b_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_register_bank_b_module:NIOSSystem_cpu_cpu_register_bank_b\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_register_bank_b" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102636598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_mult_cell NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell " "Elaborating entity \"NIOSSystem_cpu_cpu_mult_cell\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_mult_cell" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 8368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102636704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102636912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102637113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102637113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102637124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102637465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102637657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102637750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102637828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102638004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102638463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102638548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102638716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102638904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102639001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102639088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102639285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102640663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102641041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102641110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102641251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102641323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102641492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102641669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 8874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102649085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_debug NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_debug\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102649217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102649351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_break NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_break:the_NIOSSystem_cpu_cpu_nios2_oci_break " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_break\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_break:the_NIOSSystem_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_break" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102649436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_xbrk NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_xbrk:the_NIOSSystem_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_xbrk:the_NIOSSystem_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102649599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_dbrk NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dbrk:the_NIOSSystem_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dbrk:the_NIOSSystem_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102649688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_itrace NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_itrace:the_NIOSSystem_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_itrace\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_itrace:the_NIOSSystem_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102649772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_dtrace NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102649854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_td_mode NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace\|NIOSSystem_cpu_cpu_nios2_oci_td_mode:NIOSSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_dtrace:the_NIOSSystem_cpu_cpu_nios2_oci_dtrace\|NIOSSystem_cpu_cpu_nios2_oci_td_mode:NIOSSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_fifo NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_fifo:the_NIOSSystem_cpu_cpu_nios2_oci_fifo\|NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_pib NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_pib:the_NIOSSystem_cpu_cpu_nios2_oci_pib " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_pib\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_pib:the_NIOSSystem_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_oci_im NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_im:the_NIOSSystem_cpu_cpu_nios2_oci_im " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_oci_im\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_im:the_NIOSSystem_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_im" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_avalon_reg NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_avalon_reg:the_NIOSSystem_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_avalon_reg\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_avalon_reg:the_NIOSSystem_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_nios2_ocimem NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem " "Elaborating entity \"NIOSSystem_cpu_cpu_nios2_ocimem\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_ocimem" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_ociram_sp_ram_module NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram " "Elaborating entity \"NIOSSystem_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "NIOSSystem_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102650856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102651063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102651063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_ocimem:the_NIOSSystem_cpu_cpu_nios2_ocimem\|NIOSSystem_cpu_cpu_ociram_sp_ram_module:NIOSSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102651075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_debug_slave_wrapper NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"NIOSSystem_cpu_cpu_debug_slave_wrapper\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102651175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_debug_slave_tck NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_tck:the_NIOSSystem_cpu_cpu_debug_slave_tck " "Elaborating entity \"NIOSSystem_cpu_cpu_debug_slave_tck\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_tck:the_NIOSSystem_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "the_NIOSSystem_cpu_cpu_debug_slave_tck" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102651211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_cpu_cpu_debug_slave_sysclk NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_sysclk:the_NIOSSystem_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"NIOSSystem_cpu_cpu_debug_slave_sysclk\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|NIOSSystem_cpu_cpu_debug_slave_sysclk:the_NIOSSystem_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "the_NIOSSystem_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102651334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" "NIOSSystem_cpu_cpu_debug_slave_phy" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102651564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102651612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102654128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_debug_slave_wrapper:the_NIOSSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:NIOSSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102654474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_hex0 NIOSSystem:u0\|NIOSSystem_hex0:hex0 " "Elaborating entity \"NIOSSystem_hex0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_hex0:hex0\"" {  } { { "db/ip/niossystem/niossystem.v" "hex0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102654614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_jtag_uart NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart " "Elaborating entity \"NIOSSystem_jtag_uart\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\"" {  } { { "db/ip/niossystem/niossystem.v" "jtag_uart" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102654676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_jtag_uart_scfifo_w NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w " "Elaborating entity \"NIOSSystem_jtag_uart_scfifo_w\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "the_NIOSSystem_jtag_uart_scfifo_w" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102654715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "wfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102655532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102655559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102655562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102655562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102655562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102655562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102655562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102655562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102655562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102655562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102655562 ""}  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646102655562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1b21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1b21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1b21 " "Found entity 1: scfifo_1b21" {  } { { "db/scfifo_1b21.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_1b21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102655757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102655757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1b21 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated " "Elaborating entity \"scfifo_1b21\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102655767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3g01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3g01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3g01 " "Found entity 1: a_dpfifo_3g01" {  } { { "db/a_dpfifo_3g01.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_3g01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102655875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102655875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3g01 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo " "Elaborating entity \"a_dpfifo_3g01\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\"" {  } { { "db/scfifo_1b21.tdf" "dpfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_1b21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102655893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_vgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_vgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_vgf " "Found entity 1: a_fefifo_vgf" {  } { { "db/a_fefifo_vgf.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_vgf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102655987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102655987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_vgf NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|a_fefifo_vgf:fifo_state " "Elaborating entity \"a_fefifo_vgf\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|a_fefifo_vgf:fifo_state\"" {  } { { "db/a_dpfifo_3g01.tdf" "fifo_state" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_3g01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102656011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h47 " "Found entity 1: cntr_h47" {  } { { "db/cntr_h47.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_h47.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102656195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102656195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h47 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|a_fefifo_vgf:fifo_state\|cntr_h47:count_usedw " "Elaborating entity \"cntr_h47\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|a_fefifo_vgf:fifo_state\|cntr_h47:count_usedw\"" {  } { { "db/a_fefifo_vgf.tdf" "count_usedw" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_vgf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102656242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t6o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t6o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t6o1 " "Found entity 1: altsyncram_t6o1" {  } { { "db/altsyncram_t6o1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_t6o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102656425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102656425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t6o1 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|altsyncram_t6o1:FIFOram " "Elaborating entity \"altsyncram_t6o1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|altsyncram_t6o1:FIFOram\"" {  } { { "db/a_dpfifo_3g01.tdf" "FIFOram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_3g01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102656449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54b " "Found entity 1: cntr_54b" {  } { { "db/cntr_54b.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_54b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102656641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102656641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54b NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|cntr_54b:rd_ptr_count " "Elaborating entity \"cntr_54b\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_w:the_NIOSSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1b21:auto_generated\|a_dpfifo_3g01:dpfifo\|cntr_54b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3g01.tdf" "rd_ptr_count" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_3g01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102656665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_jtag_uart_scfifo_r NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r " "Elaborating entity \"NIOSSystem_jtag_uart_scfifo_r\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "the_NIOSSystem_jtag_uart_scfifo_r" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102656783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "rfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102657359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 306 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102657376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102657377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102657377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102657377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102657377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102657377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102657377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102657377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102657377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102657377 ""}  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 306 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646102657377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102657542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102657542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102657555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102657641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102657641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102657661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102657750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102657750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102657779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102657942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102657942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102657977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102658154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102658154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102658178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102658345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102658345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|NIOSSystem_jtag_uart_scfifo_r:the_NIOSSystem_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102658372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "NIOSSystem_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102658778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102658844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102658845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 13 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102658845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102658845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102658845 ""}  } { { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646102658845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102658932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:NIOSSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102658978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_led NIOSSystem:u0\|NIOSSystem_led:led " "Elaborating entity \"NIOSSystem_led\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_led:led\"" {  } { { "db/ip/niossystem/niossystem.v" "led" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102659023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_sdram NIOSSystem:u0\|NIOSSystem_sdram:sdram " "Elaborating entity \"NIOSSystem_sdram\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_sdram:sdram\"" {  } { { "db/ip/niossystem/niossystem.v" "sdram" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102659048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_sdram_input_efifo_module NIOSSystem:u0\|NIOSSystem_sdram:sdram\|NIOSSystem_sdram_input_efifo_module:the_NIOSSystem_sdram_input_efifo_module " "Elaborating entity \"NIOSSystem_sdram_input_efifo_module\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_sdram:sdram\|NIOSSystem_sdram_input_efifo_module:the_NIOSSystem_sdram_input_efifo_module\"" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "the_NIOSSystem_sdram_input_efifo_module" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102659227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_switch NIOSSystem:u0\|NIOSSystem_switch:switch " "Elaborating entity \"NIOSSystem_switch\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_switch:switch\"" {  } { { "db/ip/niossystem/niossystem.v" "switch" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102659283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_timer NIOSSystem:u0\|NIOSSystem_timer:timer " "Elaborating entity \"NIOSSystem_timer\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_timer:timer\"" {  } { { "db/ip/niossystem/niossystem.v" "timer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102659315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niossystem/niossystem.v" "mm_interconnect_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102659372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102660504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102660560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102660619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102660664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102660726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102660781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102660830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102660882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102660927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102661849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 3183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router\|NIOSSystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router:router\|NIOSSystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_001_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001\|NIOSSystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_001:router_001\|NIOSSystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_002 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_002\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_002" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_002_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002\|NIOSSystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_002:router_002\|NIOSSystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_003 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_003\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_003" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_003_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003\|NIOSSystem_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_003:router_003\|NIOSSystem_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_004 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_004\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_004" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_004_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004\|NIOSSystem_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_004:router_004\|NIOSSystem_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_007 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_007\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "router_007" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_router_007_default_decode NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_007:router_007\|NIOSSystem_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"NIOSSystem_mm_interconnect_0_router_007_default_decode\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_router_007:router_007\|NIOSSystem_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102662867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_demux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_demux_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_mux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_cmd_mux_002 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 4911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_demux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_demux_002 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_demux_003 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_demux_003\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_mux NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102663836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_rsp_mux_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646102664181 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646102664184 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646102664184 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646102664330 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646102664332 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646102664333 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "crosser" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_001 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 5902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102664983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_005 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0.v" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102665044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|NIOSSystem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102665072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSSystem_irq_mapper NIOSSystem:u0\|NIOSSystem_irq_mapper:irq_mapper " "Elaborating entity \"NIOSSystem_irq_mapper\" for hierarchy \"NIOSSystem:u0\|NIOSSystem_irq_mapper:irq_mapper\"" {  } { { "db/ip/niossystem/niossystem.v" "irq_mapper" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102665224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSSystem:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niossystem/niossystem.v" "rst_controller" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102665255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102665292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102665320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSSystem:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSSystem:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/niossystem/niossystem.v" "rst_controller_001" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102665349 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOSSystem_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOSSystem_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "the_NIOSSystem_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1646102669887 "|DE10_LITE_Golden_Top|NIOSSystem:u0|NIOSSystem_cpu:cpu|NIOSSystem_cpu_cpu:cpu|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci|NIOSSystem_cpu_cpu_nios2_oci_itrace:the_NIOSSystem_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1646102672157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.01.02:44:40 Progress: Loading sld116ca03c/alt_sld_fab_wrapper_hw.tcl " "2022.03.01.02:44:40 Progress: Loading sld116ca03c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102680835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102688306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102688666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102699725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102699891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102700082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102700314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102700342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102700344 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1646102701136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld116ca03c/alt_sld_fab.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102701774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102701774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102702035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102702035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102702105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102702105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102702242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102702242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102702455 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102702455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102702455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/sld116ca03c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102702614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102702614 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"NIOSSystem:u0\|NIOSSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646102712396 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646102712396 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646102718618 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646102718618 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1646102718618 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646102718618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102719079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719080 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646102719080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102719276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102719276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102719462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_mult_cell:the_NIOSSystem_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646102719463 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646102719463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646102719648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102719648 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1646102722447 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1646102722447 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1646102722572 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1646102722572 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1646102722572 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1646102722572 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1646102722573 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646102722627 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1646102723062 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1646102723062 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 442 -1 0 } } { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/niossystem/submodules/niossystem_sdram.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_sdram.v" 306 -1 0 } } { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7200 -1 0 } } { "db/ip/niossystem/submodules/niossystem_jtag_uart.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_jtag_uart.v" 398 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 2415 -1 0 } } { "db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 5453 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 7209 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 3706 -1 0 } } { "db/ip/niossystem/submodules/niossystem_cpu_cpu.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_cpu_cpu.v" 5406 -1 0 } } { "db/ip/niossystem/submodules/niossystem_timer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_timer.v" 167 -1 0 } } { "db/ip/niossystem/submodules/niossystem_timer.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_timer.v" 176 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1646102723161 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1646102723162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646102728268 "|DE10_LITE_Golden_Top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646102728268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102729086 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "589 " "589 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646102737042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102737781 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1646102738664 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1646102738664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102739170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/output_files/skribblnios.map.smsg " "Generated suppressed messages file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/output_files/skribblnios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102742778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646102749419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646102749419 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646102751215 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646102751215 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646102751215 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646102751215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5684 " "Implemented 5684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646102751219 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646102751219 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1646102751219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5319 " "Implemented 5319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646102751219 ""} { "Info" "ICUT_CUT_TM_RAMS" "168 " "Implemented 168 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646102751219 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1646102751219 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1646102751219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646102751219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5037 " "Peak virtual memory: 5037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646102751468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 01 02:45:51 2022 " "Processing ended: Tue Mar 01 02:45:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646102751468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:14 " "Elapsed time: 00:05:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646102751468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:47 " "Total CPU time (on all processors): 00:05:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646102751468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646102751468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1646102754977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646102754990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 02:45:53 2022 " "Processing started: Tue Mar 01 02:45:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646102754990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1646102754990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skribblnios -c skribblnios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skribblnios -c skribblnios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1646102754990 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1646102757711 ""}
{ "Info" "0" "" "Project  = skribblnios" {  } {  } 0 0 "Project  = skribblnios" 0 0 "Fitter" 0 0 1646102757712 ""}
{ "Info" "0" "" "Revision = skribblnios" {  } {  } 0 0 "Revision = skribblnios" 0 0 "Fitter" 0 0 1646102757713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1646102758250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1646102758250 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skribblnios 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"skribblnios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646102758390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646102758480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646102758480 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1646102758654 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1646102758654 ""}  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1646102758654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646102759371 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1646102759421 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646102761547 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1646102761547 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 14686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646102761624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 14688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646102761624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 14690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646102761624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 14692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646102761624 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1646102761624 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646102761626 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646102761626 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646102761627 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646102761627 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646102761649 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1646102763082 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102768304 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1646102768304 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/niossystem_cpu_cpu.sdc " "Reading SDC File: 'c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/niossystem_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646102768490 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646102768540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1646102768548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1646102768554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646102768555 ""}  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1646102768555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1646102768555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646102768556 ""}  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1646102768556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1646102768557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646102768563 ""}  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1646102768563 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646102768565 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK2_50 " "Node: MAX10_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSSystem:u0\|NIOSSystem_sdram:sdram\|m_addr\[0\] MAX10_CLK2_50 " "Register NIOSSystem:u0\|NIOSSystem_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1646102768644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1646102768644 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646102768645 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1646102768645 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1646102768848 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1646102768848 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1646102768848 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102768851 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102768851 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102768851 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1646102768851 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1646102768852 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646102768852 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646102768852 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646102768852 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1646102768852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646102770262 ""}  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646102770262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646102770262 ""}  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646102770262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646102770262 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 13719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646102770262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646102770262 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 13965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770262 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646102770262 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 13804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646102770262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646102770263 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 13826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646102770263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646102770263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOSSystem:u0\|NIOSSystem_cpu:cpu\|NIOSSystem_cpu_cpu:cpu\|NIOSSystem_cpu_cpu_nios2_oci:the_NIOSSystem_cpu_cpu_nios2_oci\|NIOSSystem_cpu_cpu_nios2_oci_debug:the_NIOSSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 2672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770263 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646102770263 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646102770263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOSSystem:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node NIOSSystem:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|external_read_transfer " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|external_read_transfer" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[13\] " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[13\]" {  } { { "db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|readdata\[0\] " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|readdata\[0\]" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|readdata\[1\] " "Destination node NIOSSystem:u0\|NIOSSystem_accelerometer_spi:accelerometer_spi\|readdata\[1\]" {  } { { "db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 5145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646102770264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1646102770264 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646102770264 ""}  } { { "db/ip/niossystem/submodules/altera_reset_controller.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646102770264 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646102773484 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646102773512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646102773513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646102773544 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1646102773613 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1646102773614 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1646102773614 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646102773615 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646102773656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646102776379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646102776403 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646102776403 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646102776403 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646102776403 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646102776403 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "83 " "Created 83 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1646102776403 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646102776403 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"NIOSSystem:u0\|NIOSSystem_altpll_0:altpll_0\|NIOSSystem_altpll_0_altpll_3h92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 150 -1 0 } } { "db/ip/niossystem/submodules/niossystem_altpll_0.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/submodules/niossystem_altpll_0.v" 294 0 0 } } { "db/ip/niossystem/niossystem.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/niossystem/niossystem.v" 178 0 0 } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 102 0 0 } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1646102776944 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646102778224 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1646102778284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646102782412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646102784041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646102784218 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646102787480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646102787480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646102792128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646102798278 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646102798278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646102799930 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1646102799930 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646102799930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646102799935 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646102800630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646102800742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646102804018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646102804024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646102809061 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646102814006 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1646102816206 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1646102816395 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1646102816395 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "54 " "Following 54 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "skribblnios.v" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/skribblnios.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646102816409 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1646102816409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/output_files/skribblnios.fit.smsg " "Generated suppressed messages file C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/output_files/skribblnios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1646102817451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6364 " "Peak virtual memory: 6364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646102821605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 01 02:47:01 2022 " "Processing ended: Tue Mar 01 02:47:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646102821605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646102821605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646102821605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646102821605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1646102823893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646102823906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 02:47:03 2022 " "Processing started: Tue Mar 01 02:47:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646102823906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1646102823906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skribblnios -c skribblnios " "Command: quartus_asm --read_settings_files=off --write_settings_files=off skribblnios -c skribblnios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1646102823906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1646102825009 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1646102830265 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1646102830609 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1646102830759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646102831559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 01 02:47:11 2022 " "Processing ended: Tue Mar 01 02:47:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646102831559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646102831559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646102831559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1646102831559 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1646102832808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1646102834552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646102834565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 02:47:13 2022 " "Processing started: Tue Mar 01 02:47:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646102834565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1646102834565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skribblnios -c skribblnios " "Command: quartus_sta skribblnios -c skribblnios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1646102834565 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1646102834940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1646102836389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1646102836389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102836460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102836460 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646102837602 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1646102837602 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/niossystem_cpu_cpu.sdc " "Reading SDC File: 'c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/niossystem_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1646102837794 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1646102837829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646102837834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646102837838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646102837839 ""}  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646102837839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646102837839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646102837840 ""}  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646102837840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646102837840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646102837843 ""}  } { { "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/Shaheen/Documents/InformationProcessing/PROJECT/skribblnios/FPGA/db/ip/NIOSSystem/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646102837843 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/shaheen/documents/informationprocessing/project/skribblnios/fpga/db/ip/niossystem/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1646102837849 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK2_50 " "Node: MAX10_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSSystem:u0\|NIOSSystem_sdram:sdram\|m_addr\[0\] MAX10_CLK2_50 " "Register NIOSSystem:u0\|NIOSSystem_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1646102837919 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1646102837919 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646102837921 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646102837921 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1646102838069 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1646102838069 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646102838069 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102838070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102838070 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102838070 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1646102838070 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1646102838073 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1646102838131 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1646102838150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.688 " "Worst-case setup slack is 43.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.688               0.000 altera_reserved_tck  " "   43.688               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102838164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102838175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.013 " "Worst-case recovery slack is 48.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.013               0.000 altera_reserved_tck  " "   48.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102838193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.065 " "Worst-case removal slack is 1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 altera_reserved_tck  " "    1.065               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102838200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.614 " "Worst-case minimum pulse width slack is 49.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.614               0.000 altera_reserved_tck  " "   49.614               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102838211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102838211 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.321 ns " "Worst Case Available Settling Time: 197.321 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102838277 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646102838277 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646102838289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646102838374 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646102843651 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK2_50 " "Node: MAX10_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSSystem:u0\|NIOSSystem_sdram:sdram\|m_addr\[0\] MAX10_CLK2_50 " "Register NIOSSystem:u0\|NIOSSystem_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1646102844416 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1646102844416 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646102844418 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646102844418 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1646102844432 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1646102844432 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646102844432 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102844433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102844433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102844433 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1646102844433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.120 " "Worst-case setup slack is 44.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.120               0.000 altera_reserved_tck  " "   44.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102844466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102844480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.203 " "Worst-case recovery slack is 48.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.203               0.000 altera_reserved_tck  " "   48.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102844494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.987 " "Worst-case removal slack is 0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.987               0.000 altera_reserved_tck  " "    0.987               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102844506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.640 " "Worst-case minimum pulse width slack is 49.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.640               0.000 altera_reserved_tck  " "   49.640               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102844517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102844517 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.566 ns " "Worst Case Available Settling Time: 197.566 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102844561 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646102844561 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646102844573 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK2_50 " "Node: MAX10_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSSystem:u0\|NIOSSystem_sdram:sdram\|m_addr\[0\] MAX10_CLK2_50 " "Register NIOSSystem:u0\|NIOSSystem_sdram:sdram\|m_addr\[0\] is being clocked by MAX10_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1646102845247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1646102845247 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646102845249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646102845249 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1646102845266 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1646102845266 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646102845266 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102845266 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102845266 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1646102845266 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1646102845266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.461 " "Worst-case setup slack is 47.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.461               0.000 altera_reserved_tck  " "   47.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102845280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102845299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.345 " "Worst-case recovery slack is 49.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.345               0.000 altera_reserved_tck  " "   49.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102845305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.466 " "Worst-case removal slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 altera_reserved_tck  " "    0.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102845318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.420 " "Worst-case minimum pulse width slack is 49.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.420               0.000 altera_reserved_tck  " "   49.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646102845324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646102845324 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.868 ns " "Worst Case Available Settling Time: 198.868 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646102845368 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646102845368 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646102848772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646102848778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646102849048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 01 02:47:29 2022 " "Processing ended: Tue Mar 01 02:47:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646102849048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646102849048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646102849048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646102849048 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Quartus Prime Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646102850115 ""}
