

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_36_3'
================================================================
* Date:           Sun Sep 15 02:00:25 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.391 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_3  |       90|       90|        30|         30|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     52|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|   1508|   1153|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    211|    -|
|Register         |        -|   -|     54|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1562|   1416|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      3|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |mux_3_2_16_1_1_U83        |mux_3_2_16_1_1        |        0|   0|     0|    13|    0|
    |sdiv_25s_16s_25_29_1_U84  |sdiv_25s_16s_25_29_1  |        0|   0|  1508|  1140|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |Total                     |                      |        0|   0|  1508|  1153|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_116_p2   |         +|   0|  0|  10|           2|           1|
    |icmp_ln36_fu_110_p2  |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln38_fu_152_p2  |      icmp|   0|  0|  32|          25|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  52|          29|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  145|         31|    1|         31|
    |ap_done_int           |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |    9|          2|    2|          4|
    |i_fu_46               |    9|          2|    2|          4|
    |output_0_o            |   13|          3|   16|         48|
    |output_1_o            |   13|          3|   16|         48|
    |output_2_o            |   13|          3|   16|         48|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  211|         46|   54|        185|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln36_reg_186    |   2|   0|    2|          0|
    |ap_CS_fsm           |  30|   0|   30|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_3_reg_178         |   2|   0|    2|          0|
    |i_fu_46             |   2|   0|    2|          0|
    |icmp_ln36_reg_182   |   1|   0|    1|          0|
    |trunc_ln38_reg_199  |  16|   0|   16|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  54|   0|   54|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_36_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_36_3|  return value|
|output_0_i         |   in|   16|     ap_ovld|                                 output_0|       pointer|
|output_0_o         |  out|   16|     ap_ovld|                                 output_0|       pointer|
|output_0_o_ap_vld  |  out|    1|     ap_ovld|                                 output_0|       pointer|
|output_2_i         |   in|   16|     ap_ovld|                                 output_2|       pointer|
|output_2_o         |  out|   16|     ap_ovld|                                 output_2|       pointer|
|output_2_o_ap_vld  |  out|    1|     ap_ovld|                                 output_2|       pointer|
|output_1_i         |   in|   16|     ap_ovld|                                 output_1|       pointer|
|output_1_o         |  out|   16|     ap_ovld|                                 output_1|       pointer|
|output_1_o_ap_vld  |  out|    1|     ap_ovld|                                 output_1|       pointer|
|sext_ln38_1        |   in|   16|     ap_none|                              sext_ln38_1|        scalar|
+-------------------+-----+-----+------------+-----------------------------------------+--------------+

