# FPGA-Stopwatch-DE0
Digital stopwatch system implemented in VHDL and schematic on Quartus II for DE0 board

# FPGA Digital Stopwatch â€“ Quartus II + VHDL

This project implements a stopwatch system on an Altera DE0 FPGA development board using both schematic and VHDL components.

## ğŸ›  Features

- Start/Stop/Reset stopwatch using board switches
- Timing counters for seconds, minutes, and hours
- Seven-segment display encoding logic
- Clock divider to derive 1 Hz tick from system clock
- Simulation files for waveform testing
- Modular design with VHDL files and schematic blocks
- Quartus Megafunctions (LPM) used for arithmetic and decoding

## ğŸ“ Project Files

- `*.vhd` â€“ Custom VHDL modules (HEX encoder, switches, counters)
- `*.bdf` â€“ Main schematic design
- `*.bsf` â€“ Block symbols for components
- `*.qpf / *.qsf` â€“ Project configuration files
- `*.vwf` â€“ Timing waveform files for ModelSim simulation
- `de0_pins.tcl` â€“ Pin assignments for DE0 board

## ğŸ§  Educational Purpose

This project was created as part of a digital systems lab to demonstrate the use of schematic entry and VHDL in FPGA design.

## ğŸ–¼ Preview

<img width="734" alt="image" src="https://github.com/user-attachments/assets/de7105e9-2bc9-4be3-a104-2f63be5106e1" />


---

ğŸ“ Developed and tested on Quartus II with Altera DE0 board.
