INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZGCLAB/project/BRIP/ModMult/ModMult.srcs/sources_1/Mont_mult_8_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mont_mult_8_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZGCLAB/project/BRIP/ModMult/ModMult.srcs/sim_1/new/sim_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mult
