
nucleo_l433_rover_arduino_port.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f68  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a8  080070f8  080070f8  000170f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078a0  080078a0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080078a0  080078a0  000178a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078a8  080078a8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078a8  080078a8  000178a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078ac  080078ac  000178ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080078b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000070  08007920  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08007920  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000176c9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003252  00000000  00000000  00037769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001300  00000000  00000000  0003a9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b8  00000000  00000000  0003bcc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027931  00000000  00000000  0003ce78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016eb7  00000000  00000000  000647a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddbe5  00000000  00000000  0007b660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00159245  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058d0  00000000  00000000  00159298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080070e0 	.word	0x080070e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080070e0 	.word	0x080070e0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_uldivmod>:
 8000b2c:	b953      	cbnz	r3, 8000b44 <__aeabi_uldivmod+0x18>
 8000b2e:	b94a      	cbnz	r2, 8000b44 <__aeabi_uldivmod+0x18>
 8000b30:	2900      	cmp	r1, #0
 8000b32:	bf08      	it	eq
 8000b34:	2800      	cmpeq	r0, #0
 8000b36:	bf1c      	itt	ne
 8000b38:	f04f 31ff 	movne.w	r1, #4294967295
 8000b3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b40:	f000 b974 	b.w	8000e2c <__aeabi_idiv0>
 8000b44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b4c:	f000 f806 	bl	8000b5c <__udivmoddi4>
 8000b50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b58:	b004      	add	sp, #16
 8000b5a:	4770      	bx	lr

08000b5c <__udivmoddi4>:
 8000b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b60:	9d08      	ldr	r5, [sp, #32]
 8000b62:	4604      	mov	r4, r0
 8000b64:	468e      	mov	lr, r1
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d14d      	bne.n	8000c06 <__udivmoddi4+0xaa>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4694      	mov	ip, r2
 8000b6e:	d969      	bls.n	8000c44 <__udivmoddi4+0xe8>
 8000b70:	fab2 f282 	clz	r2, r2
 8000b74:	b152      	cbz	r2, 8000b8c <__udivmoddi4+0x30>
 8000b76:	fa01 f302 	lsl.w	r3, r1, r2
 8000b7a:	f1c2 0120 	rsb	r1, r2, #32
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b86:	ea41 0e03 	orr.w	lr, r1, r3
 8000b8a:	4094      	lsls	r4, r2
 8000b8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b90:	0c21      	lsrs	r1, r4, #16
 8000b92:	fbbe f6f8 	udiv	r6, lr, r8
 8000b96:	fa1f f78c 	uxth.w	r7, ip
 8000b9a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b9e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ba2:	fb06 f107 	mul.w	r1, r6, r7
 8000ba6:	4299      	cmp	r1, r3
 8000ba8:	d90a      	bls.n	8000bc0 <__udivmoddi4+0x64>
 8000baa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bae:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bb2:	f080 811f 	bcs.w	8000df4 <__udivmoddi4+0x298>
 8000bb6:	4299      	cmp	r1, r3
 8000bb8:	f240 811c 	bls.w	8000df4 <__udivmoddi4+0x298>
 8000bbc:	3e02      	subs	r6, #2
 8000bbe:	4463      	add	r3, ip
 8000bc0:	1a5b      	subs	r3, r3, r1
 8000bc2:	b2a4      	uxth	r4, r4
 8000bc4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bc8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bd0:	fb00 f707 	mul.w	r7, r0, r7
 8000bd4:	42a7      	cmp	r7, r4
 8000bd6:	d90a      	bls.n	8000bee <__udivmoddi4+0x92>
 8000bd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000be0:	f080 810a 	bcs.w	8000df8 <__udivmoddi4+0x29c>
 8000be4:	42a7      	cmp	r7, r4
 8000be6:	f240 8107 	bls.w	8000df8 <__udivmoddi4+0x29c>
 8000bea:	4464      	add	r4, ip
 8000bec:	3802      	subs	r0, #2
 8000bee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bf2:	1be4      	subs	r4, r4, r7
 8000bf4:	2600      	movs	r6, #0
 8000bf6:	b11d      	cbz	r5, 8000c00 <__udivmoddi4+0xa4>
 8000bf8:	40d4      	lsrs	r4, r2
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	e9c5 4300 	strd	r4, r3, [r5]
 8000c00:	4631      	mov	r1, r6
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d909      	bls.n	8000c1e <__udivmoddi4+0xc2>
 8000c0a:	2d00      	cmp	r5, #0
 8000c0c:	f000 80ef 	beq.w	8000dee <__udivmoddi4+0x292>
 8000c10:	2600      	movs	r6, #0
 8000c12:	e9c5 0100 	strd	r0, r1, [r5]
 8000c16:	4630      	mov	r0, r6
 8000c18:	4631      	mov	r1, r6
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	fab3 f683 	clz	r6, r3
 8000c22:	2e00      	cmp	r6, #0
 8000c24:	d14a      	bne.n	8000cbc <__udivmoddi4+0x160>
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d302      	bcc.n	8000c30 <__udivmoddi4+0xd4>
 8000c2a:	4282      	cmp	r2, r0
 8000c2c:	f200 80f9 	bhi.w	8000e22 <__udivmoddi4+0x2c6>
 8000c30:	1a84      	subs	r4, r0, r2
 8000c32:	eb61 0303 	sbc.w	r3, r1, r3
 8000c36:	2001      	movs	r0, #1
 8000c38:	469e      	mov	lr, r3
 8000c3a:	2d00      	cmp	r5, #0
 8000c3c:	d0e0      	beq.n	8000c00 <__udivmoddi4+0xa4>
 8000c3e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c42:	e7dd      	b.n	8000c00 <__udivmoddi4+0xa4>
 8000c44:	b902      	cbnz	r2, 8000c48 <__udivmoddi4+0xec>
 8000c46:	deff      	udf	#255	; 0xff
 8000c48:	fab2 f282 	clz	r2, r2
 8000c4c:	2a00      	cmp	r2, #0
 8000c4e:	f040 8092 	bne.w	8000d76 <__udivmoddi4+0x21a>
 8000c52:	eba1 010c 	sub.w	r1, r1, ip
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f fe8c 	uxth.w	lr, ip
 8000c5e:	2601      	movs	r6, #1
 8000c60:	0c20      	lsrs	r0, r4, #16
 8000c62:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c66:	fb07 1113 	mls	r1, r7, r3, r1
 8000c6a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c6e:	fb0e f003 	mul.w	r0, lr, r3
 8000c72:	4288      	cmp	r0, r1
 8000c74:	d908      	bls.n	8000c88 <__udivmoddi4+0x12c>
 8000c76:	eb1c 0101 	adds.w	r1, ip, r1
 8000c7a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c7e:	d202      	bcs.n	8000c86 <__udivmoddi4+0x12a>
 8000c80:	4288      	cmp	r0, r1
 8000c82:	f200 80cb 	bhi.w	8000e1c <__udivmoddi4+0x2c0>
 8000c86:	4643      	mov	r3, r8
 8000c88:	1a09      	subs	r1, r1, r0
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c90:	fb07 1110 	mls	r1, r7, r0, r1
 8000c94:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c98:	fb0e fe00 	mul.w	lr, lr, r0
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d908      	bls.n	8000cb2 <__udivmoddi4+0x156>
 8000ca0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ca8:	d202      	bcs.n	8000cb0 <__udivmoddi4+0x154>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f200 80bb 	bhi.w	8000e26 <__udivmoddi4+0x2ca>
 8000cb0:	4608      	mov	r0, r1
 8000cb2:	eba4 040e 	sub.w	r4, r4, lr
 8000cb6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cba:	e79c      	b.n	8000bf6 <__udivmoddi4+0x9a>
 8000cbc:	f1c6 0720 	rsb	r7, r6, #32
 8000cc0:	40b3      	lsls	r3, r6
 8000cc2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cc6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cca:	fa20 f407 	lsr.w	r4, r0, r7
 8000cce:	fa01 f306 	lsl.w	r3, r1, r6
 8000cd2:	431c      	orrs	r4, r3
 8000cd4:	40f9      	lsrs	r1, r7
 8000cd6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cda:	fa00 f306 	lsl.w	r3, r0, r6
 8000cde:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ce2:	0c20      	lsrs	r0, r4, #16
 8000ce4:	fa1f fe8c 	uxth.w	lr, ip
 8000ce8:	fb09 1118 	mls	r1, r9, r8, r1
 8000cec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cf0:	fb08 f00e 	mul.w	r0, r8, lr
 8000cf4:	4288      	cmp	r0, r1
 8000cf6:	fa02 f206 	lsl.w	r2, r2, r6
 8000cfa:	d90b      	bls.n	8000d14 <__udivmoddi4+0x1b8>
 8000cfc:	eb1c 0101 	adds.w	r1, ip, r1
 8000d00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d04:	f080 8088 	bcs.w	8000e18 <__udivmoddi4+0x2bc>
 8000d08:	4288      	cmp	r0, r1
 8000d0a:	f240 8085 	bls.w	8000e18 <__udivmoddi4+0x2bc>
 8000d0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d12:	4461      	add	r1, ip
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d1c:	fb09 1110 	mls	r1, r9, r0, r1
 8000d20:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d24:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d28:	458e      	cmp	lr, r1
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x1e2>
 8000d2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d30:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d34:	d26c      	bcs.n	8000e10 <__udivmoddi4+0x2b4>
 8000d36:	458e      	cmp	lr, r1
 8000d38:	d96a      	bls.n	8000e10 <__udivmoddi4+0x2b4>
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	4461      	add	r1, ip
 8000d3e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d42:	fba0 9402 	umull	r9, r4, r0, r2
 8000d46:	eba1 010e 	sub.w	r1, r1, lr
 8000d4a:	42a1      	cmp	r1, r4
 8000d4c:	46c8      	mov	r8, r9
 8000d4e:	46a6      	mov	lr, r4
 8000d50:	d356      	bcc.n	8000e00 <__udivmoddi4+0x2a4>
 8000d52:	d053      	beq.n	8000dfc <__udivmoddi4+0x2a0>
 8000d54:	b15d      	cbz	r5, 8000d6e <__udivmoddi4+0x212>
 8000d56:	ebb3 0208 	subs.w	r2, r3, r8
 8000d5a:	eb61 010e 	sbc.w	r1, r1, lr
 8000d5e:	fa01 f707 	lsl.w	r7, r1, r7
 8000d62:	fa22 f306 	lsr.w	r3, r2, r6
 8000d66:	40f1      	lsrs	r1, r6
 8000d68:	431f      	orrs	r7, r3
 8000d6a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d6e:	2600      	movs	r6, #0
 8000d70:	4631      	mov	r1, r6
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	f1c2 0320 	rsb	r3, r2, #32
 8000d7a:	40d8      	lsrs	r0, r3
 8000d7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d80:	fa21 f303 	lsr.w	r3, r1, r3
 8000d84:	4091      	lsls	r1, r2
 8000d86:	4301      	orrs	r1, r0
 8000d88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d8c:	fa1f fe8c 	uxth.w	lr, ip
 8000d90:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d94:	fb07 3610 	mls	r6, r7, r0, r3
 8000d98:	0c0b      	lsrs	r3, r1, #16
 8000d9a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d9e:	fb00 f60e 	mul.w	r6, r0, lr
 8000da2:	429e      	cmp	r6, r3
 8000da4:	fa04 f402 	lsl.w	r4, r4, r2
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x260>
 8000daa:	eb1c 0303 	adds.w	r3, ip, r3
 8000dae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000db2:	d22f      	bcs.n	8000e14 <__udivmoddi4+0x2b8>
 8000db4:	429e      	cmp	r6, r3
 8000db6:	d92d      	bls.n	8000e14 <__udivmoddi4+0x2b8>
 8000db8:	3802      	subs	r0, #2
 8000dba:	4463      	add	r3, ip
 8000dbc:	1b9b      	subs	r3, r3, r6
 8000dbe:	b289      	uxth	r1, r1
 8000dc0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000dc4:	fb07 3316 	mls	r3, r7, r6, r3
 8000dc8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dcc:	fb06 f30e 	mul.w	r3, r6, lr
 8000dd0:	428b      	cmp	r3, r1
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x28a>
 8000dd4:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ddc:	d216      	bcs.n	8000e0c <__udivmoddi4+0x2b0>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d914      	bls.n	8000e0c <__udivmoddi4+0x2b0>
 8000de2:	3e02      	subs	r6, #2
 8000de4:	4461      	add	r1, ip
 8000de6:	1ac9      	subs	r1, r1, r3
 8000de8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000dec:	e738      	b.n	8000c60 <__udivmoddi4+0x104>
 8000dee:	462e      	mov	r6, r5
 8000df0:	4628      	mov	r0, r5
 8000df2:	e705      	b.n	8000c00 <__udivmoddi4+0xa4>
 8000df4:	4606      	mov	r6, r0
 8000df6:	e6e3      	b.n	8000bc0 <__udivmoddi4+0x64>
 8000df8:	4618      	mov	r0, r3
 8000dfa:	e6f8      	b.n	8000bee <__udivmoddi4+0x92>
 8000dfc:	454b      	cmp	r3, r9
 8000dfe:	d2a9      	bcs.n	8000d54 <__udivmoddi4+0x1f8>
 8000e00:	ebb9 0802 	subs.w	r8, r9, r2
 8000e04:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e08:	3801      	subs	r0, #1
 8000e0a:	e7a3      	b.n	8000d54 <__udivmoddi4+0x1f8>
 8000e0c:	4646      	mov	r6, r8
 8000e0e:	e7ea      	b.n	8000de6 <__udivmoddi4+0x28a>
 8000e10:	4620      	mov	r0, r4
 8000e12:	e794      	b.n	8000d3e <__udivmoddi4+0x1e2>
 8000e14:	4640      	mov	r0, r8
 8000e16:	e7d1      	b.n	8000dbc <__udivmoddi4+0x260>
 8000e18:	46d0      	mov	r8, sl
 8000e1a:	e77b      	b.n	8000d14 <__udivmoddi4+0x1b8>
 8000e1c:	3b02      	subs	r3, #2
 8000e1e:	4461      	add	r1, ip
 8000e20:	e732      	b.n	8000c88 <__udivmoddi4+0x12c>
 8000e22:	4630      	mov	r0, r6
 8000e24:	e709      	b.n	8000c3a <__udivmoddi4+0xde>
 8000e26:	4464      	add	r4, ip
 8000e28:	3802      	subs	r0, #2
 8000e2a:	e742      	b.n	8000cb2 <__udivmoddi4+0x156>

08000e2c <__aeabi_idiv0>:
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop

08000e30 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b08a      	sub	sp, #40	; 0x28
 8000e34:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e36:	f107 0314 	add.w	r3, r7, #20
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	605a      	str	r2, [r3, #4]
 8000e40:	609a      	str	r2, [r3, #8]
 8000e42:	60da      	str	r2, [r3, #12]
 8000e44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e46:	4b46      	ldr	r3, [pc, #280]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e4a:	4a45      	ldr	r2, [pc, #276]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e4c:	f043 0304 	orr.w	r3, r3, #4
 8000e50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e52:	4b43      	ldr	r3, [pc, #268]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e56:	f003 0304 	and.w	r3, r3, #4
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e5e:	4b40      	ldr	r3, [pc, #256]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e62:	4a3f      	ldr	r2, [pc, #252]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e6a:	4b3d      	ldr	r3, [pc, #244]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e72:	60fb      	str	r3, [r7, #12]
 8000e74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e76:	4b3a      	ldr	r3, [pc, #232]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7a:	4a39      	ldr	r2, [pc, #228]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e7c:	f043 0301 	orr.w	r3, r3, #1
 8000e80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e82:	4b37      	ldr	r3, [pc, #220]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e8e:	4b34      	ldr	r3, [pc, #208]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e92:	4a33      	ldr	r2, [pc, #204]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e94:	f043 0302 	orr.w	r3, r3, #2
 8000e98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e9a:	4b31      	ldr	r3, [pc, #196]	; (8000f60 <MX_GPIO_Init+0x130>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9e:	f003 0302 	and.w	r3, r3, #2
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f248 11b0 	movw	r1, #33200	; 0x81b0
 8000eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb0:	f001 fb9c 	bl	80025ec <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2180      	movs	r1, #128	; 0x80
 8000eb8:	482a      	ldr	r0, [pc, #168]	; (8000f64 <MX_GPIO_Init+0x134>)
 8000eba:	f001 fb97 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2160      	movs	r1, #96	; 0x60
 8000ec2:	4829      	ldr	r0, [pc, #164]	; (8000f68 <MX_GPIO_Init+0x138>)
 8000ec4:	f001 fb92 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ec8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ecc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ece:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000ed2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	4619      	mov	r1, r3
 8000ede:	4821      	ldr	r0, [pc, #132]	; (8000f64 <MX_GPIO_Init+0x134>)
 8000ee0:	f001 fa0a 	bl	80022f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PA15 */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 8000ee4:	f248 13b0 	movw	r3, #33200	; 0x81b0
 8000ee8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	2301      	movs	r3, #1
 8000eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	4619      	mov	r1, r3
 8000efc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f00:	f001 f9fa 	bl	80022f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000f04:	2340      	movs	r3, #64	; 0x40
 8000f06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	4619      	mov	r1, r3
 8000f16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f1a:	f001 f9ed 	bl	80022f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000f1e:	2380      	movs	r3, #128	; 0x80
 8000f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f22:	2301      	movs	r3, #1
 8000f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	4619      	mov	r1, r3
 8000f34:	480b      	ldr	r0, [pc, #44]	; (8000f64 <MX_GPIO_Init+0x134>)
 8000f36:	f001 f9df 	bl	80022f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin;
 8000f3a:	2360      	movs	r3, #96	; 0x60
 8000f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f46:	2300      	movs	r3, #0
 8000f48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4805      	ldr	r0, [pc, #20]	; (8000f68 <MX_GPIO_Init+0x138>)
 8000f52:	f001 f9d1 	bl	80022f8 <HAL_GPIO_Init>

}
 8000f56:	bf00      	nop
 8000f58:	3728      	adds	r7, #40	; 0x28
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40021000 	.word	0x40021000
 8000f64:	48000800 	.word	0x48000800
 8000f68:	48000400 	.word	0x48000400

08000f6c <_ZN3PinC1Ev>:
struct Pin {
  GPIO_TypeDef* port;
  uint16_t pin;
  bool valid;

  Pin() : port(nullptr), pin(0), valid(false) {}
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	809a      	strh	r2, [r3, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	719a      	strb	r2, [r3, #6]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <_ZN3PinC1EP12GPIO_TypeDeft>:
  Pin(GPIO_TypeDef* p, uint16_t pn) : port(p), pin(pn), valid(true) {}
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	80fb      	strh	r3, [r7, #6]
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	68ba      	ldr	r2, [r7, #8]
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	88fa      	ldrh	r2, [r7, #6]
 8000fac:	809a      	strh	r2, [r3, #4]
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	719a      	strb	r2, [r3, #6]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
	...

08000fc4 <_Z5printPKc>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print(const char* s){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
//	#ifdef PRINT
	HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff f8ff 	bl	80001d0 <strlen>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fda:	6879      	ldr	r1, [r7, #4]
 8000fdc:	4804      	ldr	r0, [pc, #16]	; (8000ff0 <_Z5printPKc+0x2c>)
 8000fde:	f004 f927 	bl	8005230 <HAL_UART_Transmit>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	73fb      	strb	r3, [r7, #15]
//	#endif
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000254 	.word	0x20000254

08000ff4 <printf>:
int printf(const char* s, ...){
 8000ff4:	b40f      	push	{r0, r1, r2, r3}
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b0c2      	sub	sp, #264	; 0x108
 8000ffa:	af00      	add	r7, sp, #0
	char buffer[256];
//	#ifdef PRINT
	va_list args;
	va_start(args, s);
 8000ffc:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8001000:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001004:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001008:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, s, args);
 800100a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800100e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001012:	f107 0008 	add.w	r0, r7, #8
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800101c:	f005 fa78 	bl	8006510 <vsiprintf>
	perror(buffer);
 8001020:	f107 0308 	add.w	r3, r7, #8
 8001024:	4618      	mov	r0, r3
 8001026:	f005 f85d 	bl	80060e4 <perror>
	print(buffer);
 800102a:	f107 0308 	add.w	r3, r7, #8
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff ffc8 	bl	8000fc4 <_Z5printPKc>
	va_end(args);
//	#endif
	return strlen(buffer);
 8001034:	f107 0308 	add.w	r3, r7, #8
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f8c9 	bl	80001d0 <strlen>
 800103e:	4603      	mov	r3, r0
}
 8001040:	4618      	mov	r0, r3
 8001042:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001046:	46bd      	mov	sp, r7
 8001048:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800104c:	b004      	add	sp, #16
 800104e:	4770      	bx	lr

08001050 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b0e3      	sub	sp, #396	; 0x18c
 8001054:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001056:	f000 ffc9 	bl	8001fec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105a:	f000 f8c7 	bl	80011ec <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800105e:	f7ff fee7 	bl	8000e30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001062:	f000 fca7 	bl	80019b4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001066:	f000 f927 	bl	80012b8 <MX_SPI1_Init>
  MX_SPI2_Init();
 800106a:	f000 f963 	bl	8001334 <MX_SPI2_Init>
  MX_SPI3_Init();
 800106e:	f000 f99f 	bl	80013b0 <MX_SPI3_Init>
  MX_TIM1_Init();
 8001072:	f000 fb6d 	bl	8001750 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001076:	f000 fbbf 	bl	80017f8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  uint16_t encoderData_1 = 99;
 800107a:	2363      	movs	r3, #99	; 0x63
 800107c:	f8a7 3166 	strh.w	r3, [r7, #358]	; 0x166
  uint16_t encoderData_2 = 99;
 8001080:	2363      	movs	r3, #99	; 0x63
 8001082:	f8a7 3164 	strh.w	r3, [r7, #356]	; 0x164
  uint16_t encoderData_3 = 99;
 8001086:	2363      	movs	r3, #99	; 0x63
 8001088:	f8a7 3162 	strh.w	r3, [r7, #354]	; 0x162
  uint16_t encoder_max = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	f8a7 3160 	strh.w	r3, [r7, #352]	; 0x160
  uint16_t encoder_min = 4100;
 8001092:	f241 0304 	movw	r3, #4100	; 0x1004
 8001096:	f8a7 315e 	strh.w	r3, [r7, #350]	; 0x15e
  HAL_TIM_Base_Start(&htim1);
 800109a:	484b      	ldr	r0, [pc, #300]	; (80011c8 <main+0x178>)
 800109c:	f003 f908 	bl	80042b0 <HAL_TIM_Base_Start>


  /*---CYTRON setup---*/
  Pin CYTRON_DIR_1(CYTRON_DIR_1_GPIO_Port, CYTRON_DIR_1_Pin);
 80010a0:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80010a4:	2220      	movs	r2, #32
 80010a6:	4949      	ldr	r1, [pc, #292]	; (80011cc <main+0x17c>)
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff73 	bl	8000f94 <_ZN3PinC1EP12GPIO_TypeDeft>
  Pin CYTRON_PWM_1(CYTRON_PWM_1_GPIO_Port, CYTRON_PWM_1_Pin);
 80010ae:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80010b2:	2208      	movs	r2, #8
 80010b4:	4945      	ldr	r1, [pc, #276]	; (80011cc <main+0x17c>)
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff ff6c 	bl	8000f94 <_ZN3PinC1EP12GPIO_TypeDeft>
  Pin AMT22_1(GPIOC, GPIO_PIN_7);
 80010bc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80010c0:	2280      	movs	r2, #128	; 0x80
 80010c2:	4943      	ldr	r1, [pc, #268]	; (80011d0 <main+0x180>)
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff ff65 	bl	8000f94 <_ZN3PinC1EP12GPIO_TypeDeft>

  int32_t  CH2_DC = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80010d0:	2104      	movs	r1, #4
 80010d2:	4840      	ldr	r0, [pc, #256]	; (80011d4 <main+0x184>)
 80010d4:	f003 f99a 	bl	800440c <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80010d8:	4b3e      	ldr	r3, [pc, #248]	; (80011d4 <main+0x184>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2200      	movs	r2, #0
 80010de:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(10);
 80010e0:	200a      	movs	r0, #10
 80010e2:	f000 ffff 	bl	80020e4 <HAL_Delay>
  RoverArmMotor Wrist_Roll(&hspi1, CYTRON_PWM_1, CYTRON_DIR_1, AMT22_1, CYTRON, 0, 359.0f);
 80010e6:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff ff3e 	bl	8000f6c <_ZN3PinC1Ev>
 80010f0:	463c      	mov	r4, r7
 80010f2:	aa05      	add	r2, sp, #20
 80010f4:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80010f8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010fc:	e882 0003 	stmia.w	r2, {r0, r1}
 8001100:	2300      	movs	r3, #0
 8001102:	9304      	str	r3, [sp, #16]
 8001104:	aa02      	add	r2, sp, #8
 8001106:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800110a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800110e:	e882 0003 	stmia.w	r2, {r0, r1}
 8001112:	466a      	mov	r2, sp
 8001114:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8001118:	e893 0003 	ldmia.w	r3, {r0, r1}
 800111c:	e882 0003 	stmia.w	r2, {r0, r1}
 8001120:	ed9f 1b25 	vldr	d1, [pc, #148]	; 80011b8 <main+0x168>
 8001124:	ed9f 0b26 	vldr	d0, [pc, #152]	; 80011c0 <main+0x170>
 8001128:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800112c:	cb0c      	ldmia	r3, {r2, r3}
 800112e:	492a      	ldr	r1, [pc, #168]	; (80011d8 <main+0x188>)
 8001130:	4620      	mov	r0, r4
 8001132:	f000 fd0a 	bl	8001b4a <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
    
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 70);
 8001136:	4b27      	ldr	r3, [pc, #156]	; (80011d4 <main+0x184>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2246      	movs	r2, #70	; 0x46
 800113c:	639a      	str	r2, [r3, #56]	; 0x38



  /*---AMT22 setup---*/
  resetAMT22(&hspi1, GPIOC, GPIO_PIN_7, &htim1);
 800113e:	4b22      	ldr	r3, [pc, #136]	; (80011c8 <main+0x178>)
 8001140:	2280      	movs	r2, #128	; 0x80
 8001142:	4923      	ldr	r1, [pc, #140]	; (80011d0 <main+0x180>)
 8001144:	4824      	ldr	r0, [pc, #144]	; (80011d8 <main+0x188>)
 8001146:	f004 fdde 	bl	8005d06 <resetAMT22>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    //AMT22 test
	  encoderData_1 = getPositionSPI(&hspi1, GPIOC, GPIO_PIN_7, 12, &htim1);
 800114a:	4b1f      	ldr	r3, [pc, #124]	; (80011c8 <main+0x178>)
 800114c:	9300      	str	r3, [sp, #0]
 800114e:	230c      	movs	r3, #12
 8001150:	2280      	movs	r2, #128	; 0x80
 8001152:	491f      	ldr	r1, [pc, #124]	; (80011d0 <main+0x180>)
 8001154:	4820      	ldr	r0, [pc, #128]	; (80011d8 <main+0x188>)
 8001156:	f004 fd46 	bl	8005be6 <getPositionSPI>
 800115a:	4603      	mov	r3, r0
 800115c:	f8a7 3166 	strh.w	r3, [r7, #358]	; 0x166
	  // encoderData_2 = getPositionSPI(&hspi2, GPIOB, GPIO_PIN_6, 12, &htim1);
	  // encoderData_3 = getPositionSPI(&hspi3, GPIOA, GPIO_PIN_8, 12, &htim1);
	  printf("encoder 1 gives %d\r\n", encoderData_1);
 8001160:	f8b7 3166 	ldrh.w	r3, [r7, #358]	; 0x166
 8001164:	4619      	mov	r1, r3
 8001166:	481d      	ldr	r0, [pc, #116]	; (80011dc <main+0x18c>)
 8001168:	f7ff ff44 	bl	8000ff4 <printf>
	  // printf("encoder 2 gives %d\r\n", encoderData_2);
	  // printf("encoder 3 gives %d\r\n", encoderData_3);


    /*---CYTRON test---*/
    printf("0\r\n");
 800116c:	481c      	ldr	r0, [pc, #112]	; (80011e0 <main+0x190>)
 800116e:	f7ff ff41 	bl	8000ff4 <printf>
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <main+0x184>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2200      	movs	r2, #0
 8001178:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_Delay(1000);    
 800117a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800117e:	f000 ffb1 	bl	80020e4 <HAL_Delay>
    
    printf("20\r\n");
 8001182:	4818      	ldr	r0, [pc, #96]	; (80011e4 <main+0x194>)
 8001184:	f7ff ff36 	bl	8000ff4 <printf>
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 20);
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <main+0x184>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2214      	movs	r2, #20
 800118e:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_Delay(1000);
 8001190:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001194:	f000 ffa6 	bl	80020e4 <HAL_Delay>

    printf("60\r\n");
 8001198:	4813      	ldr	r0, [pc, #76]	; (80011e8 <main+0x198>)
 800119a:	f7ff ff2b 	bl	8000ff4 <printf>
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 60);
 800119e:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <main+0x184>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	223c      	movs	r2, #60	; 0x3c
 80011a4:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_Delay(1000);
 80011a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011aa:	f000 ff9b 	bl	80020e4 <HAL_Delay>





	  HAL_Delay(10);
 80011ae:	200a      	movs	r0, #10
 80011b0:	f000 ff98 	bl	80020e4 <HAL_Delay>
	  encoderData_1 = getPositionSPI(&hspi1, GPIOC, GPIO_PIN_7, 12, &htim1);
 80011b4:	e7c9      	b.n	800114a <main+0xfa>
 80011b6:	bf00      	nop
 80011b8:	00000000 	.word	0x00000000
 80011bc:	40767000 	.word	0x40767000
	...
 80011c8:	200001bc 	.word	0x200001bc
 80011cc:	48000400 	.word	0x48000400
 80011d0:	48000800 	.word	0x48000800
 80011d4:	20000208 	.word	0x20000208
 80011d8:	2000008c 	.word	0x2000008c
 80011dc:	080070f8 	.word	0x080070f8
 80011e0:	08007110 	.word	0x08007110
 80011e4:	08007114 	.word	0x08007114
 80011e8:	0800711c 	.word	0x0800711c

080011ec <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b096      	sub	sp, #88	; 0x58
 80011f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	2244      	movs	r2, #68	; 0x44
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f004 fdf0 	bl	8005de0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001200:	463b      	mov	r3, r7
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]
 800120c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800120e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001212:	f001 fa11 	bl	8002638 <HAL_PWREx_ControlVoltageScaling>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	bf14      	ite	ne
 800121c:	2301      	movne	r3, #1
 800121e:	2300      	moveq	r3, #0
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8001226:	f000 f841 	bl	80012ac <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800122a:	2302      	movs	r3, #2
 800122c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800122e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001232:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001234:	2310      	movs	r3, #16
 8001236:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001238:	2302      	movs	r3, #2
 800123a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800123c:	2302      	movs	r3, #2
 800123e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001240:	2301      	movs	r3, #1
 8001242:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001244:	230a      	movs	r3, #10
 8001246:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001248:	2307      	movs	r3, #7
 800124a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800124c:	2302      	movs	r3, #2
 800124e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001250:	2302      	movs	r3, #2
 8001252:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4618      	mov	r0, r3
 800125a:	f001 fa43 	bl	80026e4 <HAL_RCC_OscConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	bf14      	ite	ne
 8001264:	2301      	movne	r3, #1
 8001266:	2300      	moveq	r3, #0
 8001268:	b2db      	uxtb	r3, r3
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 800126e:	f000 f81d 	bl	80012ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001272:	230f      	movs	r3, #15
 8001274:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001276:	2303      	movs	r3, #3
 8001278:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127a:	2300      	movs	r3, #0
 800127c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001286:	463b      	mov	r3, r7
 8001288:	2104      	movs	r1, #4
 800128a:	4618      	mov	r0, r3
 800128c:	f001 fe3e 	bl	8002f0c <HAL_RCC_ClockConfig>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	bf14      	ite	ne
 8001296:	2301      	movne	r3, #1
 8001298:	2300      	moveq	r3, #0
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 80012a0:	f000 f804 	bl	80012ac <Error_Handler>
  }
}
 80012a4:	bf00      	nop
 80012a6:	3758      	adds	r7, #88	; 0x58
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b0:	b672      	cpsid	i
}
 80012b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <Error_Handler+0x8>
	...

080012b8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80012bc:	4b1b      	ldr	r3, [pc, #108]	; (800132c <MX_SPI1_Init+0x74>)
 80012be:	4a1c      	ldr	r2, [pc, #112]	; (8001330 <MX_SPI1_Init+0x78>)
 80012c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012c2:	4b1a      	ldr	r3, [pc, #104]	; (800132c <MX_SPI1_Init+0x74>)
 80012c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012ca:	4b18      	ldr	r3, [pc, #96]	; (800132c <MX_SPI1_Init+0x74>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012d0:	4b16      	ldr	r3, [pc, #88]	; (800132c <MX_SPI1_Init+0x74>)
 80012d2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80012d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012d8:	4b14      	ldr	r3, [pc, #80]	; (800132c <MX_SPI1_Init+0x74>)
 80012da:	2200      	movs	r2, #0
 80012dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012de:	4b13      	ldr	r3, [pc, #76]	; (800132c <MX_SPI1_Init+0x74>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012e4:	4b11      	ldr	r3, [pc, #68]	; (800132c <MX_SPI1_Init+0x74>)
 80012e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80012ec:	4b0f      	ldr	r3, [pc, #60]	; (800132c <MX_SPI1_Init+0x74>)
 80012ee:	2220      	movs	r2, #32
 80012f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <MX_SPI1_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012f8:	4b0c      	ldr	r3, [pc, #48]	; (800132c <MX_SPI1_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012fe:	4b0b      	ldr	r3, [pc, #44]	; (800132c <MX_SPI1_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001304:	4b09      	ldr	r3, [pc, #36]	; (800132c <MX_SPI1_Init+0x74>)
 8001306:	2207      	movs	r2, #7
 8001308:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800130a:	4b08      	ldr	r3, [pc, #32]	; (800132c <MX_SPI1_Init+0x74>)
 800130c:	2200      	movs	r2, #0
 800130e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <MX_SPI1_Init+0x74>)
 8001312:	2208      	movs	r2, #8
 8001314:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001316:	4805      	ldr	r0, [pc, #20]	; (800132c <MX_SPI1_Init+0x74>)
 8001318:	f002 fb58 	bl	80039cc <HAL_SPI_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001322:	f7ff ffc3 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	2000008c 	.word	0x2000008c
 8001330:	40013000 	.word	0x40013000

08001334 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001338:	4b1b      	ldr	r3, [pc, #108]	; (80013a8 <MX_SPI2_Init+0x74>)
 800133a:	4a1c      	ldr	r2, [pc, #112]	; (80013ac <MX_SPI2_Init+0x78>)
 800133c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800133e:	4b1a      	ldr	r3, [pc, #104]	; (80013a8 <MX_SPI2_Init+0x74>)
 8001340:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001344:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001346:	4b18      	ldr	r3, [pc, #96]	; (80013a8 <MX_SPI2_Init+0x74>)
 8001348:	2200      	movs	r2, #0
 800134a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800134c:	4b16      	ldr	r3, [pc, #88]	; (80013a8 <MX_SPI2_Init+0x74>)
 800134e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001352:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001354:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <MX_SPI2_Init+0x74>)
 8001356:	2200      	movs	r2, #0
 8001358:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800135a:	4b13      	ldr	r3, [pc, #76]	; (80013a8 <MX_SPI2_Init+0x74>)
 800135c:	2200      	movs	r2, #0
 800135e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <MX_SPI2_Init+0x74>)
 8001362:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001366:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001368:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <MX_SPI2_Init+0x74>)
 800136a:	2220      	movs	r2, #32
 800136c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800136e:	4b0e      	ldr	r3, [pc, #56]	; (80013a8 <MX_SPI2_Init+0x74>)
 8001370:	2200      	movs	r2, #0
 8001372:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <MX_SPI2_Init+0x74>)
 8001376:	2200      	movs	r2, #0
 8001378:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800137a:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <MX_SPI2_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001380:	4b09      	ldr	r3, [pc, #36]	; (80013a8 <MX_SPI2_Init+0x74>)
 8001382:	2207      	movs	r2, #7
 8001384:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001386:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <MX_SPI2_Init+0x74>)
 8001388:	2200      	movs	r2, #0
 800138a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <MX_SPI2_Init+0x74>)
 800138e:	2208      	movs	r2, #8
 8001390:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001392:	4805      	ldr	r0, [pc, #20]	; (80013a8 <MX_SPI2_Init+0x74>)
 8001394:	f002 fb1a 	bl	80039cc <HAL_SPI_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800139e:	f7ff ff85 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	200000f0 	.word	0x200000f0
 80013ac:	40003800 	.word	0x40003800

080013b0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80013b4:	4b1b      	ldr	r3, [pc, #108]	; (8001424 <MX_SPI3_Init+0x74>)
 80013b6:	4a1c      	ldr	r2, [pc, #112]	; (8001428 <MX_SPI3_Init+0x78>)
 80013b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013ba:	4b1a      	ldr	r3, [pc, #104]	; (8001424 <MX_SPI3_Init+0x74>)
 80013bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013c2:	4b18      	ldr	r3, [pc, #96]	; (8001424 <MX_SPI3_Init+0x74>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80013c8:	4b16      	ldr	r3, [pc, #88]	; (8001424 <MX_SPI3_Init+0x74>)
 80013ca:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80013ce:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013d0:	4b14      	ldr	r3, [pc, #80]	; (8001424 <MX_SPI3_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013d6:	4b13      	ldr	r3, [pc, #76]	; (8001424 <MX_SPI3_Init+0x74>)
 80013d8:	2200      	movs	r2, #0
 80013da:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80013dc:	4b11      	ldr	r3, [pc, #68]	; (8001424 <MX_SPI3_Init+0x74>)
 80013de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013e2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	; (8001424 <MX_SPI3_Init+0x74>)
 80013e6:	2220      	movs	r2, #32
 80013e8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ea:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <MX_SPI3_Init+0x74>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <MX_SPI3_Init+0x74>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <MX_SPI3_Init+0x74>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <MX_SPI3_Init+0x74>)
 80013fe:	2207      	movs	r2, #7
 8001400:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001402:	4b08      	ldr	r3, [pc, #32]	; (8001424 <MX_SPI3_Init+0x74>)
 8001404:	2200      	movs	r2, #0
 8001406:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <MX_SPI3_Init+0x74>)
 800140a:	2208      	movs	r2, #8
 800140c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800140e:	4805      	ldr	r0, [pc, #20]	; (8001424 <MX_SPI3_Init+0x74>)
 8001410:	f002 fadc 	bl	80039cc <HAL_SPI_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800141a:	f7ff ff47 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000154 	.word	0x20000154
 8001428:	40003c00 	.word	0x40003c00

0800142c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08e      	sub	sp, #56	; 0x38
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
 8001442:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a47      	ldr	r2, [pc, #284]	; (8001568 <HAL_SPI_MspInit+0x13c>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d12a      	bne.n	80014a4 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800144e:	4b47      	ldr	r3, [pc, #284]	; (800156c <HAL_SPI_MspInit+0x140>)
 8001450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001452:	4a46      	ldr	r2, [pc, #280]	; (800156c <HAL_SPI_MspInit+0x140>)
 8001454:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001458:	6613      	str	r3, [r2, #96]	; 0x60
 800145a:	4b44      	ldr	r3, [pc, #272]	; (800156c <HAL_SPI_MspInit+0x140>)
 800145c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800145e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001462:	623b      	str	r3, [r7, #32]
 8001464:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001466:	4b41      	ldr	r3, [pc, #260]	; (800156c <HAL_SPI_MspInit+0x140>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	4a40      	ldr	r2, [pc, #256]	; (800156c <HAL_SPI_MspInit+0x140>)
 800146c:	f043 0301 	orr.w	r3, r3, #1
 8001470:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001472:	4b3e      	ldr	r3, [pc, #248]	; (800156c <HAL_SPI_MspInit+0x140>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001476:	f003 0301 	and.w	r3, r3, #1
 800147a:	61fb      	str	r3, [r7, #28]
 800147c:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 800147e:	f641 0302 	movw	r3, #6146	; 0x1802
 8001482:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001484:	2302      	movs	r3, #2
 8001486:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148c:	2303      	movs	r3, #3
 800148e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001490:	2305      	movs	r3, #5
 8001492:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001494:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001498:	4619      	mov	r1, r3
 800149a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800149e:	f000 ff2b 	bl	80022f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80014a2:	e05c      	b.n	800155e <HAL_SPI_MspInit+0x132>
  else if(spiHandle->Instance==SPI2)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a31      	ldr	r2, [pc, #196]	; (8001570 <HAL_SPI_MspInit+0x144>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d129      	bne.n	8001502 <HAL_SPI_MspInit+0xd6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014ae:	4b2f      	ldr	r3, [pc, #188]	; (800156c <HAL_SPI_MspInit+0x140>)
 80014b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b2:	4a2e      	ldr	r2, [pc, #184]	; (800156c <HAL_SPI_MspInit+0x140>)
 80014b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014b8:	6593      	str	r3, [r2, #88]	; 0x58
 80014ba:	4b2c      	ldr	r3, [pc, #176]	; (800156c <HAL_SPI_MspInit+0x140>)
 80014bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014c2:	61bb      	str	r3, [r7, #24]
 80014c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c6:	4b29      	ldr	r3, [pc, #164]	; (800156c <HAL_SPI_MspInit+0x140>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ca:	4a28      	ldr	r2, [pc, #160]	; (800156c <HAL_SPI_MspInit+0x140>)
 80014cc:	f043 0302 	orr.w	r3, r3, #2
 80014d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014d2:	4b26      	ldr	r3, [pc, #152]	; (800156c <HAL_SPI_MspInit+0x140>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	617b      	str	r3, [r7, #20]
 80014dc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014de:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80014e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e4:	2302      	movs	r3, #2
 80014e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ec:	2303      	movs	r3, #3
 80014ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014f0:	2305      	movs	r3, #5
 80014f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f8:	4619      	mov	r1, r3
 80014fa:	481e      	ldr	r0, [pc, #120]	; (8001574 <HAL_SPI_MspInit+0x148>)
 80014fc:	f000 fefc 	bl	80022f8 <HAL_GPIO_Init>
}
 8001500:	e02d      	b.n	800155e <HAL_SPI_MspInit+0x132>
  else if(spiHandle->Instance==SPI3)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a1c      	ldr	r2, [pc, #112]	; (8001578 <HAL_SPI_MspInit+0x14c>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d128      	bne.n	800155e <HAL_SPI_MspInit+0x132>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800150c:	4b17      	ldr	r3, [pc, #92]	; (800156c <HAL_SPI_MspInit+0x140>)
 800150e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001510:	4a16      	ldr	r2, [pc, #88]	; (800156c <HAL_SPI_MspInit+0x140>)
 8001512:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001516:	6593      	str	r3, [r2, #88]	; 0x58
 8001518:	4b14      	ldr	r3, [pc, #80]	; (800156c <HAL_SPI_MspInit+0x140>)
 800151a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800151c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001524:	4b11      	ldr	r3, [pc, #68]	; (800156c <HAL_SPI_MspInit+0x140>)
 8001526:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001528:	4a10      	ldr	r2, [pc, #64]	; (800156c <HAL_SPI_MspInit+0x140>)
 800152a:	f043 0304 	orr.w	r3, r3, #4
 800152e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001530:	4b0e      	ldr	r3, [pc, #56]	; (800156c <HAL_SPI_MspInit+0x140>)
 8001532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001534:	f003 0304 	and.w	r3, r3, #4
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800153c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001542:	2302      	movs	r3, #2
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800154a:	2303      	movs	r3, #3
 800154c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800154e:	2306      	movs	r3, #6
 8001550:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001552:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001556:	4619      	mov	r1, r3
 8001558:	4808      	ldr	r0, [pc, #32]	; (800157c <HAL_SPI_MspInit+0x150>)
 800155a:	f000 fecd 	bl	80022f8 <HAL_GPIO_Init>
}
 800155e:	bf00      	nop
 8001560:	3738      	adds	r7, #56	; 0x38
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40013000 	.word	0x40013000
 800156c:	40021000 	.word	0x40021000
 8001570:	40003800 	.word	0x40003800
 8001574:	48000400 	.word	0x48000400
 8001578:	40003c00 	.word	0x40003c00
 800157c:	48000800 	.word	0x48000800

08001580 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001586:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <HAL_MspInit+0x44>)
 8001588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800158a:	4a0e      	ldr	r2, [pc, #56]	; (80015c4 <HAL_MspInit+0x44>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6613      	str	r3, [r2, #96]	; 0x60
 8001592:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <HAL_MspInit+0x44>)
 8001594:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800159e:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <HAL_MspInit+0x44>)
 80015a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a2:	4a08      	ldr	r2, [pc, #32]	; (80015c4 <HAL_MspInit+0x44>)
 80015a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a8:	6593      	str	r3, [r2, #88]	; 0x58
 80015aa:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <HAL_MspInit+0x44>)
 80015ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	40021000 	.word	0x40021000

080015c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015cc:	e7fe      	b.n	80015cc <NMI_Handler+0x4>

080015ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015d2:	e7fe      	b.n	80015d2 <HardFault_Handler+0x4>

080015d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015d8:	e7fe      	b.n	80015d8 <MemManage_Handler+0x4>

080015da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015da:	b480      	push	{r7}
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015de:	e7fe      	b.n	80015de <BusFault_Handler+0x4>

080015e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <UsageFault_Handler+0x4>

080015e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001614:	f000 fd46 	bl	80020a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}

0800161c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]
 800162c:	e00a      	b.n	8001644 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800162e:	f3af 8000 	nop.w
 8001632:	4601      	mov	r1, r0
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	1c5a      	adds	r2, r3, #1
 8001638:	60ba      	str	r2, [r7, #8]
 800163a:	b2ca      	uxtb	r2, r1
 800163c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	3301      	adds	r3, #1
 8001642:	617b      	str	r3, [r7, #20]
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	429a      	cmp	r2, r3
 800164a:	dbf0      	blt.n	800162e <_read+0x12>
  }

  return len;
 800164c:	687b      	ldr	r3, [r7, #4]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b086      	sub	sp, #24
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	e009      	b.n	800167c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	1c5a      	adds	r2, r3, #1
 800166c:	60ba      	str	r2, [r7, #8]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	3301      	adds	r3, #1
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	697a      	ldr	r2, [r7, #20]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	429a      	cmp	r2, r3
 8001682:	dbf1      	blt.n	8001668 <_write+0x12>
  }
  return len;
 8001684:	687b      	ldr	r3, [r7, #4]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3718      	adds	r7, #24
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <_close>:

int _close(int file)
{
 800168e:	b480      	push	{r7}
 8001690:	b083      	sub	sp, #12
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001696:	f04f 33ff 	mov.w	r3, #4294967295
}
 800169a:	4618      	mov	r0, r3
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b085      	sub	sp, #20
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	60f8      	str	r0, [r7, #12]
 80016ae:	60b9      	str	r1, [r7, #8]
 80016b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016c8:	4a14      	ldr	r2, [pc, #80]	; (800171c <_sbrk+0x5c>)
 80016ca:	4b15      	ldr	r3, [pc, #84]	; (8001720 <_sbrk+0x60>)
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016d4:	4b13      	ldr	r3, [pc, #76]	; (8001724 <_sbrk+0x64>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d102      	bne.n	80016e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016dc:	4b11      	ldr	r3, [pc, #68]	; (8001724 <_sbrk+0x64>)
 80016de:	4a12      	ldr	r2, [pc, #72]	; (8001728 <_sbrk+0x68>)
 80016e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016e2:	4b10      	ldr	r3, [pc, #64]	; (8001724 <_sbrk+0x64>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4413      	add	r3, r2
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d207      	bcs.n	8001700 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016f0:	f004 fb4c 	bl	8005d8c <__errno>
 80016f4:	4603      	mov	r3, r0
 80016f6:	220c      	movs	r2, #12
 80016f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016fa:	f04f 33ff 	mov.w	r3, #4294967295
 80016fe:	e009      	b.n	8001714 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001700:	4b08      	ldr	r3, [pc, #32]	; (8001724 <_sbrk+0x64>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001706:	4b07      	ldr	r3, [pc, #28]	; (8001724 <_sbrk+0x64>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	4a05      	ldr	r2, [pc, #20]	; (8001724 <_sbrk+0x64>)
 8001710:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001712:	68fb      	ldr	r3, [r7, #12]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3718      	adds	r7, #24
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20010000 	.word	0x20010000
 8001720:	00000400 	.word	0x00000400
 8001724:	200001b8 	.word	0x200001b8
 8001728:	200002f0 	.word	0x200002f0

0800172c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <SystemInit+0x20>)
 8001732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001736:	4a05      	ldr	r2, [pc, #20]	; (800174c <SystemInit+0x20>)
 8001738:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800173c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000ed00 	.word	0xe000ed00

08001750 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b088      	sub	sp, #32
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001756:	f107 0310 	add.w	r3, r7, #16
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	605a      	str	r2, [r3, #4]
 8001760:	609a      	str	r2, [r3, #8]
 8001762:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001764:	1d3b      	adds	r3, r7, #4
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800176e:	4b20      	ldr	r3, [pc, #128]	; (80017f0 <MX_TIM1_Init+0xa0>)
 8001770:	4a20      	ldr	r2, [pc, #128]	; (80017f4 <MX_TIM1_Init+0xa4>)
 8001772:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001774:	4b1e      	ldr	r3, [pc, #120]	; (80017f0 <MX_TIM1_Init+0xa0>)
 8001776:	224f      	movs	r2, #79	; 0x4f
 8001778:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177a:	4b1d      	ldr	r3, [pc, #116]	; (80017f0 <MX_TIM1_Init+0xa0>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001780:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <MX_TIM1_Init+0xa0>)
 8001782:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001786:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <MX_TIM1_Init+0xa0>)
 800178a:	2200      	movs	r2, #0
 800178c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800178e:	4b18      	ldr	r3, [pc, #96]	; (80017f0 <MX_TIM1_Init+0xa0>)
 8001790:	2200      	movs	r2, #0
 8001792:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001794:	4b16      	ldr	r3, [pc, #88]	; (80017f0 <MX_TIM1_Init+0xa0>)
 8001796:	2200      	movs	r2, #0
 8001798:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800179a:	4815      	ldr	r0, [pc, #84]	; (80017f0 <MX_TIM1_Init+0xa0>)
 800179c:	f002 fd30 	bl	8004200 <HAL_TIM_Base_Init>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80017a6:	f7ff fd81 	bl	80012ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	4619      	mov	r1, r3
 80017b6:	480e      	ldr	r0, [pc, #56]	; (80017f0 <MX_TIM1_Init+0xa0>)
 80017b8:	f003 f81a 	bl	80047f0 <HAL_TIM_ConfigClockSource>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80017c2:	f7ff fd73 	bl	80012ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c6:	2300      	movs	r3, #0
 80017c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017ca:	2300      	movs	r3, #0
 80017cc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	4619      	mov	r1, r3
 80017d6:	4806      	ldr	r0, [pc, #24]	; (80017f0 <MX_TIM1_Init+0xa0>)
 80017d8:	f003 fc76 	bl	80050c8 <HAL_TIMEx_MasterConfigSynchronization>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017e2:	f7ff fd63 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017e6:	bf00      	nop
 80017e8:	3720      	adds	r7, #32
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200001bc 	.word	0x200001bc
 80017f4:	40012c00 	.word	0x40012c00

080017f8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08e      	sub	sp, #56	; 0x38
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180c:	f107 031c 	add.w	r3, r7, #28
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001818:	463b      	mov	r3, r7
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	60da      	str	r2, [r3, #12]
 8001824:	611a      	str	r2, [r3, #16]
 8001826:	615a      	str	r2, [r3, #20]
 8001828:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800182a:	4b2d      	ldr	r3, [pc, #180]	; (80018e0 <MX_TIM2_Init+0xe8>)
 800182c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001830:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001832:	4b2b      	ldr	r3, [pc, #172]	; (80018e0 <MX_TIM2_Init+0xe8>)
 8001834:	224f      	movs	r2, #79	; 0x4f
 8001836:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001838:	4b29      	ldr	r3, [pc, #164]	; (80018e0 <MX_TIM2_Init+0xe8>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800183e:	4b28      	ldr	r3, [pc, #160]	; (80018e0 <MX_TIM2_Init+0xe8>)
 8001840:	2263      	movs	r2, #99	; 0x63
 8001842:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001844:	4b26      	ldr	r3, [pc, #152]	; (80018e0 <MX_TIM2_Init+0xe8>)
 8001846:	2200      	movs	r2, #0
 8001848:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800184a:	4b25      	ldr	r3, [pc, #148]	; (80018e0 <MX_TIM2_Init+0xe8>)
 800184c:	2280      	movs	r2, #128	; 0x80
 800184e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001850:	4823      	ldr	r0, [pc, #140]	; (80018e0 <MX_TIM2_Init+0xe8>)
 8001852:	f002 fcd5 	bl	8004200 <HAL_TIM_Base_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800185c:	f7ff fd26 	bl	80012ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001860:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001864:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001866:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800186a:	4619      	mov	r1, r3
 800186c:	481c      	ldr	r0, [pc, #112]	; (80018e0 <MX_TIM2_Init+0xe8>)
 800186e:	f002 ffbf 	bl	80047f0 <HAL_TIM_ConfigClockSource>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001878:	f7ff fd18 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800187c:	4818      	ldr	r0, [pc, #96]	; (80018e0 <MX_TIM2_Init+0xe8>)
 800187e:	f002 fd63 	bl	8004348 <HAL_TIM_PWM_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001888:	f7ff fd10 	bl	80012ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800188c:	2300      	movs	r3, #0
 800188e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001890:	2300      	movs	r3, #0
 8001892:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001894:	f107 031c 	add.w	r3, r7, #28
 8001898:	4619      	mov	r1, r3
 800189a:	4811      	ldr	r0, [pc, #68]	; (80018e0 <MX_TIM2_Init+0xe8>)
 800189c:	f003 fc14 	bl	80050c8 <HAL_TIMEx_MasterConfigSynchronization>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80018a6:	f7ff fd01 	bl	80012ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018aa:	2360      	movs	r3, #96	; 0x60
 80018ac:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018ba:	463b      	mov	r3, r7
 80018bc:	2204      	movs	r2, #4
 80018be:	4619      	mov	r1, r3
 80018c0:	4807      	ldr	r0, [pc, #28]	; (80018e0 <MX_TIM2_Init+0xe8>)
 80018c2:	f002 fe81 	bl	80045c8 <HAL_TIM_PWM_ConfigChannel>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80018cc:	f7ff fcee 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018d0:	4803      	ldr	r0, [pc, #12]	; (80018e0 <MX_TIM2_Init+0xe8>)
 80018d2:	f000 f839 	bl	8001948 <HAL_TIM_MspPostInit>

}
 80018d6:	bf00      	nop
 80018d8:	3738      	adds	r7, #56	; 0x38
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	20000208 	.word	0x20000208

080018e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a13      	ldr	r2, [pc, #76]	; (8001940 <HAL_TIM_Base_MspInit+0x5c>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d10c      	bne.n	8001910 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018f6:	4b13      	ldr	r3, [pc, #76]	; (8001944 <HAL_TIM_Base_MspInit+0x60>)
 80018f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018fa:	4a12      	ldr	r2, [pc, #72]	; (8001944 <HAL_TIM_Base_MspInit+0x60>)
 80018fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001900:	6613      	str	r3, [r2, #96]	; 0x60
 8001902:	4b10      	ldr	r3, [pc, #64]	; (8001944 <HAL_TIM_Base_MspInit+0x60>)
 8001904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001906:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800190e:	e010      	b.n	8001932 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001918:	d10b      	bne.n	8001932 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800191a:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <HAL_TIM_Base_MspInit+0x60>)
 800191c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800191e:	4a09      	ldr	r2, [pc, #36]	; (8001944 <HAL_TIM_Base_MspInit+0x60>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	6593      	str	r3, [r2, #88]	; 0x58
 8001926:	4b07      	ldr	r3, [pc, #28]	; (8001944 <HAL_TIM_Base_MspInit+0x60>)
 8001928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	68bb      	ldr	r3, [r7, #8]
}
 8001932:	bf00      	nop
 8001934:	3714      	adds	r7, #20
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	40012c00 	.word	0x40012c00
 8001944:	40021000 	.word	0x40021000

08001948 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	f107 030c 	add.w	r3, r7, #12
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001968:	d11b      	bne.n	80019a2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800196a:	4b10      	ldr	r3, [pc, #64]	; (80019ac <HAL_TIM_MspPostInit+0x64>)
 800196c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800196e:	4a0f      	ldr	r2, [pc, #60]	; (80019ac <HAL_TIM_MspPostInit+0x64>)
 8001970:	f043 0302 	orr.w	r3, r3, #2
 8001974:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001976:	4b0d      	ldr	r3, [pc, #52]	; (80019ac <HAL_TIM_MspPostInit+0x64>)
 8001978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	60bb      	str	r3, [r7, #8]
 8001980:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = CYTRON_PWM_1_Pin;
 8001982:	2308      	movs	r3, #8
 8001984:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001986:	2302      	movs	r3, #2
 8001988:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198e:	2300      	movs	r3, #0
 8001990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001992:	2301      	movs	r3, #1
 8001994:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CYTRON_PWM_1_GPIO_Port, &GPIO_InitStruct);
 8001996:	f107 030c 	add.w	r3, r7, #12
 800199a:	4619      	mov	r1, r3
 800199c:	4804      	ldr	r0, [pc, #16]	; (80019b0 <HAL_TIM_MspPostInit+0x68>)
 800199e:	f000 fcab 	bl	80022f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80019a2:	bf00      	nop
 80019a4:	3720      	adds	r7, #32
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40021000 	.word	0x40021000
 80019b0:	48000400 	.word	0x48000400

080019b4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019b8:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019ba:	4a15      	ldr	r2, [pc, #84]	; (8001a10 <MX_USART2_UART_Init+0x5c>)
 80019bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019be:	4b13      	ldr	r3, [pc, #76]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019c6:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019cc:	4b0f      	ldr	r3, [pc, #60]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019d2:	4b0e      	ldr	r3, [pc, #56]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019da:	220c      	movs	r2, #12
 80019dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019de:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019e4:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019ea:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019f0:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019f6:	4805      	ldr	r0, [pc, #20]	; (8001a0c <MX_USART2_UART_Init+0x58>)
 80019f8:	f003 fbcc 	bl	8005194 <HAL_UART_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a02:	f7ff fc53 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000254 	.word	0x20000254
 8001a10:	40004400 	.word	0x40004400

08001a14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b0a2      	sub	sp, #136	; 0x88
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2260      	movs	r2, #96	; 0x60
 8001a32:	2100      	movs	r1, #0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f004 f9d3 	bl	8005de0 <memset>
  if(uartHandle->Instance==USART2)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a20      	ldr	r2, [pc, #128]	; (8001ac0 <HAL_UART_MspInit+0xac>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d138      	bne.n	8001ab6 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a44:	2302      	movs	r3, #2
 8001a46:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	4618      	mov	r0, r3
 8001a52:	f001 fc7f 	bl	8003354 <HAL_RCCEx_PeriphCLKConfig>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a5c:	f7ff fc26 	bl	80012ac <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a60:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <HAL_UART_MspInit+0xb0>)
 8001a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a64:	4a17      	ldr	r2, [pc, #92]	; (8001ac4 <HAL_UART_MspInit+0xb0>)
 8001a66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a6a:	6593      	str	r3, [r2, #88]	; 0x58
 8001a6c:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <HAL_UART_MspInit+0xb0>)
 8001a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <HAL_UART_MspInit+0xb0>)
 8001a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a7c:	4a11      	ldr	r2, [pc, #68]	; (8001ac4 <HAL_UART_MspInit+0xb0>)
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a84:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <HAL_UART_MspInit+0xb0>)
 8001a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a88:	f003 0301 	and.w	r3, r3, #1
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a90:	230c      	movs	r3, #12
 8001a92:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a94:	2302      	movs	r3, #2
 8001a96:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aa2:	2307      	movs	r3, #7
 8001aa4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001aac:	4619      	mov	r1, r3
 8001aae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ab2:	f000 fc21 	bl	80022f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ab6:	bf00      	nop
 8001ab8:	3788      	adds	r7, #136	; 0x88
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40004400 	.word	0x40004400
 8001ac4:	40021000 	.word	0x40021000

08001ac8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ac8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b00 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001acc:	f7ff fe2e 	bl	800172c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ad0:	480c      	ldr	r0, [pc, #48]	; (8001b04 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ad2:	490d      	ldr	r1, [pc, #52]	; (8001b08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ad4:	4a0d      	ldr	r2, [pc, #52]	; (8001b0c <LoopForever+0xe>)
  movs r3, #0
 8001ad6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad8:	e002      	b.n	8001ae0 <LoopCopyDataInit>

08001ada <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ada:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001adc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ade:	3304      	adds	r3, #4

08001ae0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae4:	d3f9      	bcc.n	8001ada <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ae6:	4a0a      	ldr	r2, [pc, #40]	; (8001b10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ae8:	4c0a      	ldr	r4, [pc, #40]	; (8001b14 <LoopForever+0x16>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aec:	e001      	b.n	8001af2 <LoopFillZerobss>

08001aee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af0:	3204      	adds	r2, #4

08001af2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af4:	d3fb      	bcc.n	8001aee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001af6:	f004 f94f 	bl	8005d98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001afa:	f7ff faa9 	bl	8001050 <main>

08001afe <LoopForever>:

LoopForever:
    b LoopForever
 8001afe:	e7fe      	b.n	8001afe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b00:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001b04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b08:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001b0c:	080078b0 	.word	0x080078b0
  ldr r2, =_sbss
 8001b10:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001b14:	200002ec 	.word	0x200002ec

08001b18 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b18:	e7fe      	b.n	8001b18 <ADC1_IRQHandler>

08001b1a <_ZN9movingAvgC1Ei>:
#define MOVINGAVG_H_INCLUDED

class movingAvg
{
    public:
        movingAvg(int interval)
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
 8001b22:	6039      	str	r1, [r7, #0]
            : m_interval{interval}, m_nbrReadings{0}, m_sum{0}, m_next{0} {}
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	60da      	str	r2, [r3, #12]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>:

// TODO: Test this class with the old code, remember to create backup beforehand!
// I'm very suspicious of the way I handled user defined pointers...

// The motor will not move until begin() is called!
RoverArmMotor::RoverArmMotor(SPI_HandleTypeDef* spi_handle, Pin pwm_pin, Pin dir_pin, Pin encoder_pin, int esc_type, double minimum_angle, double maximum_angle, Pin brake_pin)
 8001b4a:	b590      	push	{r4, r7, lr}
 8001b4c:	b08b      	sub	sp, #44	; 0x2c
 8001b4e:	af02      	add	r7, sp, #8
 8001b50:	61f8      	str	r0, [r7, #28]
 8001b52:	61b9      	str	r1, [r7, #24]
 8001b54:	f107 0110 	add.w	r1, r7, #16
 8001b58:	e881 000c 	stmia.w	r1, {r2, r3}
 8001b5c:	ed87 0b02 	vstr	d0, [r7, #8]
 8001b60:	ed87 1b00 	vstr	d1, [r7]
                :internalPIDInstance(&input, &output, &setpoint, regularKp, regularKi, regularKd, _PID_CD_DIRECT)
                ,internalAveragerInstance(15){
 8001b64:	69f8      	ldr	r0, [r7, #28]
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	f503 7188 	add.w	r1, r3, #272	; 0x110
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	f503 7490 	add.w	r4, r3, #288	; 0x120
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	eeb0 2a45 	vmov.f32	s4, s10
 8001b92:	eef0 2a65 	vmov.f32	s5, s11
 8001b96:	eeb0 1a46 	vmov.f32	s2, s12
 8001b9a:	eef0 1a66 	vmov.f32	s3, s13
 8001b9e:	eeb0 0a47 	vmov.f32	s0, s14
 8001ba2:	eef0 0a67 	vmov.f32	s1, s15
 8001ba6:	4623      	mov	r3, r4
 8001ba8:	f000 f8a6 	bl	8001cf8 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	3370      	adds	r3, #112	; 0x70
 8001bb0:	210f      	movs	r1, #15
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff ffb1 	bl	8001b1a <_ZN9movingAvgC1Ei>
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	33b8      	adds	r3, #184	; 0xb8
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff f9d5 	bl	8000f6c <_ZN3PinC1Ev>
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	33c0      	adds	r3, #192	; 0xc0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff f9d0 	bl	8000f6c <_ZN3PinC1Ev>
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	33c8      	adds	r3, #200	; 0xc8
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7ff f9cb 	bl	8000f6c <_ZN3PinC1Ev>
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	33d0      	adds	r3, #208	; 0xd0
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff f9c6 	bl	8000f6c <_ZN3PinC1Ev>

    //constructor
    spi = spi_handle;
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    pwm = pwm_pin;
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	33b8      	adds	r3, #184	; 0xb8
 8001bec:	f107 0210 	add.w	r2, r7, #16
 8001bf0:	6810      	ldr	r0, [r2, #0]
 8001bf2:	6018      	str	r0, [r3, #0]
 8001bf4:	8891      	ldrh	r1, [r2, #4]
 8001bf6:	7992      	ldrb	r2, [r2, #6]
 8001bf8:	8099      	strh	r1, [r3, #4]
 8001bfa:	719a      	strb	r2, [r3, #6]
    dir = dir_pin;
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	33c0      	adds	r3, #192	; 0xc0
 8001c00:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001c04:	6810      	ldr	r0, [r2, #0]
 8001c06:	6018      	str	r0, [r3, #0]
 8001c08:	8891      	ldrh	r1, [r2, #4]
 8001c0a:	7992      	ldrb	r2, [r2, #6]
 8001c0c:	8099      	strh	r1, [r3, #4]
 8001c0e:	719a      	strb	r2, [r3, #6]
    encoder = encoder_pin;
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	33c8      	adds	r3, #200	; 0xc8
 8001c14:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001c18:	6810      	ldr	r0, [r2, #0]
 8001c1a:	6018      	str	r0, [r3, #0]
 8001c1c:	8891      	ldrh	r1, [r2, #4]
 8001c1e:	7992      	ldrb	r2, [r2, #6]
 8001c20:	8099      	strh	r1, [r3, #4]
 8001c22:	719a      	strb	r2, [r3, #6]
    brake = brake_pin;
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	33d0      	adds	r3, #208	; 0xd0
 8001c28:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001c2c:	6810      	ldr	r0, [r2, #0]
 8001c2e:	6018      	str	r0, [r3, #0]
 8001c30:	8891      	ldrh	r1, [r2, #4]
 8001c32:	7992      	ldrb	r2, [r2, #6]
 8001c34:	8099      	strh	r1, [r3, #4]
 8001c36:	719a      	strb	r2, [r3, #6]
    escType = esc_type;
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c3c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    lowestAngle = minimum_angle;
 8001c40:	69f9      	ldr	r1, [r7, #28]
 8001c42:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c46:	e9c1 2338 	strd	r2, r3, [r1, #224]	; 0xe0
    highestAngle = maximum_angle;
 8001c4a:	69f9      	ldr	r1, [r7, #28]
 8001c4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c50:	e9c1 233a 	strd	r2, r3, [r1, #232]	; 0xe8
    
}
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	4618      	mov	r0, r3
 8001c58:	3724      	adds	r7, #36	; 0x24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd90      	pop	{r4, r7, pc}
	...

08001c60 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~ Constructor ~~~~~~~~~~~~~~~~ */
PID::PID() { }

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08a      	sub	sp, #40	; 0x28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6278      	str	r0, [r7, #36]	; 0x24
 8001c68:	6239      	str	r1, [r7, #32]
 8001c6a:	61fa      	str	r2, [r7, #28]
 8001c6c:	61bb      	str	r3, [r7, #24]
 8001c6e:	ed87 0b04 	vstr	d0, [r7, #16]
 8001c72:	ed87 1b02 	vstr	d1, [r7, #8]
 8001c76:	ed87 2b00 	vstr	d2, [r7]
{
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_myOutput   = Output;
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	69fa      	ldr	r2, [r7, #28]
 8001c7e:	645a      	str	r2, [r3, #68]	; 0x44
	_myInput    = Input;
 8001c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c82:	6a3a      	ldr	r2, [r7, #32]
 8001c84:	641a      	str	r2, [r3, #64]	; 0x40
	_mySetpoint = Setpoint;
 8001c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	649a      	str	r2, [r3, #72]	; 0x48
	_inAuto     = (PIDMode_TypeDef)_FALSE;
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8e:	2200      	movs	r2, #0
 8001c90:	705a      	strb	r2, [r3, #1]
	
	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8001c92:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8001ce8 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x88>
 8001c96:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8001cf0 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x90>
 8001c9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c9c:	f000 f84f 	bl	8001d3e <_ZN3PID15SetOutputLimitsEdd>
	
	_sampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca2:	2264      	movs	r2, #100	; 0x64
 8001ca4:	609a      	str	r2, [r3, #8]
	
	PID::SetControllerDirection(ControllerDirection);
 8001ca6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001caa:	4619      	mov	r1, r3
 8001cac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001cae:	f000 f95d 	bl	8001f6c <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>
	PID::SetTunings(Kp, Ki, Kd, POn);
 8001cb2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	ed97 2b00 	vldr	d2, [r7]
 8001cbc:	ed97 1b02 	vldr	d1, [r7, #8]
 8001cc0:	ed97 0b04 	vldr	d0, [r7, #16]
 8001cc4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001cc6:	f000 f8a9 	bl	8001e1c <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
	
	_lastTime = GetTime() - _sampleTime;
 8001cca:	f000 f9ff 	bl	80020cc <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	1ad2      	subs	r2, r2, r3
 8001cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd8:	605a      	str	r2, [r3, #4]
	
}
 8001cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3728      	adds	r7, #40	; 0x28
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	f3af 8000 	nop.w
 8001ce8:	00000000 	.word	0x00000000
 8001cec:	406fe000 	.word	0x406fe000
	...

08001cf8 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>:

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection) : PID::PID(Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection){ }
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08c      	sub	sp, #48	; 0x30
 8001cfc:	af02      	add	r7, sp, #8
 8001cfe:	6278      	str	r0, [r7, #36]	; 0x24
 8001d00:	6239      	str	r1, [r7, #32]
 8001d02:	61fa      	str	r2, [r7, #28]
 8001d04:	61bb      	str	r3, [r7, #24]
 8001d06:	ed87 0b04 	vstr	d0, [r7, #16]
 8001d0a:	ed87 1b02 	vstr	d1, [r7, #8]
 8001d0e:	ed87 2b00 	vstr	d2, [r7]
 8001d12:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001d16:	9301      	str	r3, [sp, #4]
 8001d18:	2301      	movs	r3, #1
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	ed97 2b00 	vldr	d2, [r7]
 8001d20:	ed97 1b02 	vldr	d1, [r7, #8]
 8001d24:	ed97 0b04 	vldr	d0, [r7, #16]
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	69fa      	ldr	r2, [r7, #28]
 8001d2c:	6a39      	ldr	r1, [r7, #32]
 8001d2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001d30:	f7ff ff96 	bl	8001c60 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>
 8001d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d36:	4618      	mov	r0, r3
 8001d38:	3728      	adds	r7, #40	; 0x28
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <_ZN3PID15SetOutputLimitsEdd>:
	return _inAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID::SetOutputLimits(double Min, double Max)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b086      	sub	sp, #24
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6178      	str	r0, [r7, #20]
 8001d46:	ed87 0b02 	vstr	d0, [r7, #8]
 8001d4a:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8001d4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d56:	f7fe fed5 	bl	8000b04 <__aeabi_dcmpge>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d158      	bne.n	8001e12 <_ZN3PID15SetOutputLimitsEdd+0xd4>
	{
		return;
	}
	
	_outMin = Min;
 8001d60:	6979      	ldr	r1, [r7, #20]
 8001d62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d66:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	_outMax = Max;
 8001d6a:	6979      	ldr	r1, [r7, #20]
 8001d6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d70:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (_inAuto)
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	785b      	ldrb	r3, [r3, #1]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d04b      	beq.n	8001e14 <_ZN3PID15SetOutputLimitsEdd+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*_myOutput > _outMax)
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d80:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001d8a:	f7fe fec5 	bl	8000b18 <__aeabi_dcmpgt>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d007      	beq.n	8001da4 <_ZN3PID15SetOutputLimitsEdd+0x66>
		{
			*_myOutput = _outMax;
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001d9e:	e9c1 2300 	strd	r2, r3, [r1]
 8001da2:	e012      	b.n	8001dca <_ZN3PID15SetOutputLimitsEdd+0x8c>
		}
		else if (*_myOutput < _outMin)
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001db2:	f7fe fe93 	bl	8000adc <__aeabi_dcmplt>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d006      	beq.n	8001dca <_ZN3PID15SetOutputLimitsEdd+0x8c>
		{
			*_myOutput = _outMin;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001dc6:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (_outputSum > _outMax)
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001dd6:	f7fe fe9f 	bl	8000b18 <__aeabi_dcmpgt>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d006      	beq.n	8001dee <_ZN3PID15SetOutputLimitsEdd+0xb0>
		{
			_outputSum = _outMax;
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001de6:	6979      	ldr	r1, [r7, #20]
 8001de8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001dec:	e012      	b.n	8001e14 <_ZN3PID15SetOutputLimitsEdd+0xd6>
		}
		else if (_outputSum < _outMin)
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001dfa:	f7fe fe6f 	bl	8000adc <__aeabi_dcmplt>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d007      	beq.n	8001e14 <_ZN3PID15SetOutputLimitsEdd+0xd6>
		{
			_outputSum = _outMin;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001e0a:	6979      	ldr	r1, [r7, #20]
 8001e0c:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001e10:	e000      	b.n	8001e14 <_ZN3PID15SetOutputLimitsEdd+0xd6>
		return;
 8001e12:	bf00      	nop
		}
		else { }
		
	}
	
}
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>:
void PID::SetTunings(double Kp, double Ki, double Kd)
{
	PID::SetTunings(Kp, Ki, Kd, _pOn);
}
void PID::SetTunings(double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08a      	sub	sp, #40	; 0x28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	61f8      	str	r0, [r7, #28]
 8001e24:	ed87 0b04 	vstr	d0, [r7, #16]
 8001e28:	ed87 1b02 	vstr	d1, [r7, #8]
 8001e2c:	ed87 2b00 	vstr	d2, [r7]
 8001e30:	460b      	mov	r3, r1
 8001e32:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8001e34:	f04f 0200 	mov.w	r2, #0
 8001e38:	f04f 0300 	mov.w	r3, #0
 8001e3c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e40:	f7fe fe4c 	bl	8000adc <__aeabi_dcmplt>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f040 8089 	bne.w	8001f5e <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e58:	f7fe fe40 	bl	8000adc <__aeabi_dcmplt>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d17d      	bne.n	8001f5e <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	f04f 0300 	mov.w	r3, #0
 8001e6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e6e:	f7fe fe35 	bl	8000adc <__aeabi_dcmplt>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d172      	bne.n	8001f5e <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	_pOn    = POn;
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	7efa      	ldrb	r2, [r7, #27]
 8001e7c:	709a      	strb	r2, [r3, #2]
	_pOnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8001e7e:	7efb      	ldrb	r3, [r7, #27]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	bf0c      	ite	eq
 8001e84:	2301      	moveq	r3, #1
 8001e86:	2300      	movne	r3, #0
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	701a      	strb	r2, [r3, #0]

	_dispKp = Kp;
 8001e90:	69f9      	ldr	r1, [r7, #28]
 8001e92:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e96:	e9c1 2304 	strd	r2, r3, [r1, #16]
	_dispKi = Ki;
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ea0:	e9c1 2306 	strd	r2, r3, [r1, #24]
	_dispKd = Kd;
 8001ea4:	69f9      	ldr	r1, [r7, #28]
 8001ea6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001eaa:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)_sampleTime) / 1000;
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe fb26 	bl	8000504 <__aeabi_ui2d>
 8001eb8:	f04f 0200 	mov.w	r2, #0
 8001ebc:	4b2a      	ldr	r3, [pc, #168]	; (8001f68 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x14c>)
 8001ebe:	f7fe fcc5 	bl	800084c <__aeabi_ddiv>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	_kp = Kp;
 8001eca:	69f9      	ldr	r1, [r7, #28]
 8001ecc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ed0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	_ki = Ki * SampleTimeInSec;
 8001ed4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ed8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001edc:	f7fe fb8c 	bl	80005f8 <__aeabi_dmul>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	69f9      	ldr	r1, [r7, #28]
 8001ee6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	_kd = Kd / SampleTimeInSec;
 8001eea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001eee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ef2:	f7fe fcab 	bl	800084c <__aeabi_ddiv>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	460b      	mov	r3, r1
 8001efa:	69f9      	ldr	r1, [r7, #28]
 8001efc:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (_controllerDirection == _PID_CD_REVERSE)
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	78db      	ldrb	r3, [r3, #3]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d12b      	bne.n	8001f60 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
	{
		
		_kp = (0 - _kp);
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001f0e:	f04f 0000 	mov.w	r0, #0
 8001f12:	f04f 0100 	mov.w	r1, #0
 8001f16:	f7fe f9b7 	bl	8000288 <__aeabi_dsub>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	69f9      	ldr	r1, [r7, #28]
 8001f20:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001f2a:	f04f 0000 	mov.w	r0, #0
 8001f2e:	f04f 0100 	mov.w	r1, #0
 8001f32:	f7fe f9a9 	bl	8000288 <__aeabi_dsub>
 8001f36:	4602      	mov	r2, r0
 8001f38:	460b      	mov	r3, r1
 8001f3a:	69f9      	ldr	r1, [r7, #28]
 8001f3c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001f46:	f04f 0000 	mov.w	r0, #0
 8001f4a:	f04f 0100 	mov.w	r1, #0
 8001f4e:	f7fe f99b 	bl	8000288 <__aeabi_dsub>
 8001f52:	4602      	mov	r2, r0
 8001f54:	460b      	mov	r3, r1
 8001f56:	69f9      	ldr	r1, [r7, #28]
 8001f58:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8001f5c:	e000      	b.n	8001f60 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
		return;
 8001f5e:	bf00      	nop
		
	}
	
}
 8001f60:	3728      	adds	r7, #40	; 0x28
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	408f4000 	.word	0x408f4000

08001f6c <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID::SetControllerDirection(PIDCD_TypeDef Direction)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	460b      	mov	r3, r1
 8001f76:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((_inAuto) && (Direction != _controllerDirection))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	785b      	ldrb	r3, [r3, #1]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d02e      	beq.n	8001fde <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	78db      	ldrb	r3, [r3, #3]
 8001f84:	78fa      	ldrb	r2, [r7, #3]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d029      	beq.n	8001fde <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
	{
		
		_kp = (0 - _kp);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001f90:	f04f 0000 	mov.w	r0, #0
 8001f94:	f04f 0100 	mov.w	r1, #0
 8001f98:	f7fe f976 	bl	8000288 <__aeabi_dsub>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001fac:	f04f 0000 	mov.w	r0, #0
 8001fb0:	f04f 0100 	mov.w	r1, #0
 8001fb4:	f7fe f968 	bl	8000288 <__aeabi_dsub>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	6879      	ldr	r1, [r7, #4]
 8001fbe:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001fc8:	f04f 0000 	mov.w	r0, #0
 8001fcc:	f04f 0100 	mov.w	r1, #0
 8001fd0:	f7fe f95a 	bl	8000288 <__aeabi_dsub>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	6879      	ldr	r1, [r7, #4]
 8001fda:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	_controllerDirection = Direction;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	78fa      	ldrb	r2, [r7, #3]
 8001fe2:	70da      	strb	r2, [r3, #3]
	
}
 8001fe4:	bf00      	nop
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ff6:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <HAL_Init+0x3c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a0b      	ldr	r2, [pc, #44]	; (8002028 <HAL_Init+0x3c>)
 8001ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002000:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002002:	2003      	movs	r0, #3
 8002004:	f000 f944 	bl	8002290 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002008:	2000      	movs	r0, #0
 800200a:	f000 f80f 	bl	800202c <HAL_InitTick>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d002      	beq.n	800201a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	71fb      	strb	r3, [r7, #7]
 8002018:	e001      	b.n	800201e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800201a:	f7ff fab1 	bl	8001580 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800201e:	79fb      	ldrb	r3, [r7, #7]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40022000 	.word	0x40022000

0800202c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002034:	2300      	movs	r3, #0
 8002036:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002038:	4b17      	ldr	r3, [pc, #92]	; (8002098 <HAL_InitTick+0x6c>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d023      	beq.n	8002088 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002040:	4b16      	ldr	r3, [pc, #88]	; (800209c <HAL_InitTick+0x70>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4b14      	ldr	r3, [pc, #80]	; (8002098 <HAL_InitTick+0x6c>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	4619      	mov	r1, r3
 800204a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800204e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002052:	fbb2 f3f3 	udiv	r3, r2, r3
 8002056:	4618      	mov	r0, r3
 8002058:	f000 f941 	bl	80022de <HAL_SYSTICK_Config>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10f      	bne.n	8002082 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2b0f      	cmp	r3, #15
 8002066:	d809      	bhi.n	800207c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002068:	2200      	movs	r2, #0
 800206a:	6879      	ldr	r1, [r7, #4]
 800206c:	f04f 30ff 	mov.w	r0, #4294967295
 8002070:	f000 f919 	bl	80022a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002074:	4a0a      	ldr	r2, [pc, #40]	; (80020a0 <HAL_InitTick+0x74>)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6013      	str	r3, [r2, #0]
 800207a:	e007      	b.n	800208c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	73fb      	strb	r3, [r7, #15]
 8002080:	e004      	b.n	800208c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	73fb      	strb	r3, [r7, #15]
 8002086:	e001      	b.n	800208c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800208c:	7bfb      	ldrb	r3, [r7, #15]
}
 800208e:	4618      	mov	r0, r3
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000008 	.word	0x20000008
 800209c:	20000000 	.word	0x20000000
 80020a0:	20000004 	.word	0x20000004

080020a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020a8:	4b06      	ldr	r3, [pc, #24]	; (80020c4 <HAL_IncTick+0x20>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	461a      	mov	r2, r3
 80020ae:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <HAL_IncTick+0x24>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4413      	add	r3, r2
 80020b4:	4a04      	ldr	r2, [pc, #16]	; (80020c8 <HAL_IncTick+0x24>)
 80020b6:	6013      	str	r3, [r2, #0]
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	20000008 	.word	0x20000008
 80020c8:	200002d8 	.word	0x200002d8

080020cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  return uwTick;
 80020d0:	4b03      	ldr	r3, [pc, #12]	; (80020e0 <HAL_GetTick+0x14>)
 80020d2:	681b      	ldr	r3, [r3, #0]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	200002d8 	.word	0x200002d8

080020e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020ec:	f7ff ffee 	bl	80020cc <HAL_GetTick>
 80020f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020fc:	d005      	beq.n	800210a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80020fe:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <HAL_Delay+0x44>)
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	461a      	mov	r2, r3
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	4413      	add	r3, r2
 8002108:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800210a:	bf00      	nop
 800210c:	f7ff ffde 	bl	80020cc <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	429a      	cmp	r2, r3
 800211a:	d8f7      	bhi.n	800210c <HAL_Delay+0x28>
  {
  }
}
 800211c:	bf00      	nop
 800211e:	bf00      	nop
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	20000008 	.word	0x20000008

0800212c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800213c:	4b0c      	ldr	r3, [pc, #48]	; (8002170 <__NVIC_SetPriorityGrouping+0x44>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002142:	68ba      	ldr	r2, [r7, #8]
 8002144:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002148:	4013      	ands	r3, r2
 800214a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002154:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002158:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800215c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800215e:	4a04      	ldr	r2, [pc, #16]	; (8002170 <__NVIC_SetPriorityGrouping+0x44>)
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	60d3      	str	r3, [r2, #12]
}
 8002164:	bf00      	nop
 8002166:	3714      	adds	r7, #20
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002178:	4b04      	ldr	r3, [pc, #16]	; (800218c <__NVIC_GetPriorityGrouping+0x18>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	0a1b      	lsrs	r3, r3, #8
 800217e:	f003 0307 	and.w	r3, r3, #7
}
 8002182:	4618      	mov	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	e000ed00 	.word	0xe000ed00

08002190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	6039      	str	r1, [r7, #0]
 800219a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	db0a      	blt.n	80021ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	490c      	ldr	r1, [pc, #48]	; (80021dc <__NVIC_SetPriority+0x4c>)
 80021aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ae:	0112      	lsls	r2, r2, #4
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	440b      	add	r3, r1
 80021b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021b8:	e00a      	b.n	80021d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4908      	ldr	r1, [pc, #32]	; (80021e0 <__NVIC_SetPriority+0x50>)
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	3b04      	subs	r3, #4
 80021c8:	0112      	lsls	r2, r2, #4
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	440b      	add	r3, r1
 80021ce:	761a      	strb	r2, [r3, #24]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	e000e100 	.word	0xe000e100
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b089      	sub	sp, #36	; 0x24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	f1c3 0307 	rsb	r3, r3, #7
 80021fe:	2b04      	cmp	r3, #4
 8002200:	bf28      	it	cs
 8002202:	2304      	movcs	r3, #4
 8002204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	3304      	adds	r3, #4
 800220a:	2b06      	cmp	r3, #6
 800220c:	d902      	bls.n	8002214 <NVIC_EncodePriority+0x30>
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	3b03      	subs	r3, #3
 8002212:	e000      	b.n	8002216 <NVIC_EncodePriority+0x32>
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002218:	f04f 32ff 	mov.w	r2, #4294967295
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43da      	mvns	r2, r3
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	401a      	ands	r2, r3
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800222c:	f04f 31ff 	mov.w	r1, #4294967295
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	fa01 f303 	lsl.w	r3, r1, r3
 8002236:	43d9      	mvns	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223c:	4313      	orrs	r3, r2
         );
}
 800223e:	4618      	mov	r0, r3
 8002240:	3724      	adds	r7, #36	; 0x24
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
	...

0800224c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3b01      	subs	r3, #1
 8002258:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800225c:	d301      	bcc.n	8002262 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800225e:	2301      	movs	r3, #1
 8002260:	e00f      	b.n	8002282 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002262:	4a0a      	ldr	r2, [pc, #40]	; (800228c <SysTick_Config+0x40>)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3b01      	subs	r3, #1
 8002268:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800226a:	210f      	movs	r1, #15
 800226c:	f04f 30ff 	mov.w	r0, #4294967295
 8002270:	f7ff ff8e 	bl	8002190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002274:	4b05      	ldr	r3, [pc, #20]	; (800228c <SysTick_Config+0x40>)
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800227a:	4b04      	ldr	r3, [pc, #16]	; (800228c <SysTick_Config+0x40>)
 800227c:	2207      	movs	r2, #7
 800227e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	e000e010 	.word	0xe000e010

08002290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f7ff ff47 	bl	800212c <__NVIC_SetPriorityGrouping>
}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b086      	sub	sp, #24
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	4603      	mov	r3, r0
 80022ae:	60b9      	str	r1, [r7, #8]
 80022b0:	607a      	str	r2, [r7, #4]
 80022b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022b8:	f7ff ff5c 	bl	8002174 <__NVIC_GetPriorityGrouping>
 80022bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	68b9      	ldr	r1, [r7, #8]
 80022c2:	6978      	ldr	r0, [r7, #20]
 80022c4:	f7ff ff8e 	bl	80021e4 <NVIC_EncodePriority>
 80022c8:	4602      	mov	r2, r0
 80022ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ce:	4611      	mov	r1, r2
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff ff5d 	bl	8002190 <__NVIC_SetPriority>
}
 80022d6:	bf00      	nop
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7ff ffb0 	bl	800224c <SysTick_Config>
 80022ec:	4603      	mov	r3, r0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
	...

080022f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b087      	sub	sp, #28
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002306:	e154      	b.n	80025b2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	2101      	movs	r1, #1
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	fa01 f303 	lsl.w	r3, r1, r3
 8002314:	4013      	ands	r3, r2
 8002316:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2b00      	cmp	r3, #0
 800231c:	f000 8146 	beq.w	80025ac <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f003 0303 	and.w	r3, r3, #3
 8002328:	2b01      	cmp	r3, #1
 800232a:	d005      	beq.n	8002338 <HAL_GPIO_Init+0x40>
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 0303 	and.w	r3, r3, #3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d130      	bne.n	800239a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	2203      	movs	r2, #3
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	4013      	ands	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	68da      	ldr	r2, [r3, #12]
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	4313      	orrs	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800236e:	2201      	movs	r2, #1
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43db      	mvns	r3, r3
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	4013      	ands	r3, r2
 800237c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	091b      	lsrs	r3, r3, #4
 8002384:	f003 0201 	and.w	r2, r3, #1
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	4313      	orrs	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	2b03      	cmp	r3, #3
 80023a4:	d017      	beq.n	80023d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	2203      	movs	r2, #3
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	689a      	ldr	r2, [r3, #8]
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d123      	bne.n	800242a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	08da      	lsrs	r2, r3, #3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	3208      	adds	r2, #8
 80023ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	220f      	movs	r2, #15
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	43db      	mvns	r3, r3
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	4013      	ands	r3, r2
 8002404:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	691a      	ldr	r2, [r3, #16]
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	4313      	orrs	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	08da      	lsrs	r2, r3, #3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3208      	adds	r2, #8
 8002424:	6939      	ldr	r1, [r7, #16]
 8002426:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	2203      	movs	r2, #3
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43db      	mvns	r3, r3
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f003 0203 	and.w	r2, r3, #3
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4313      	orrs	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002466:	2b00      	cmp	r3, #0
 8002468:	f000 80a0 	beq.w	80025ac <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800246c:	4b58      	ldr	r3, [pc, #352]	; (80025d0 <HAL_GPIO_Init+0x2d8>)
 800246e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002470:	4a57      	ldr	r2, [pc, #348]	; (80025d0 <HAL_GPIO_Init+0x2d8>)
 8002472:	f043 0301 	orr.w	r3, r3, #1
 8002476:	6613      	str	r3, [r2, #96]	; 0x60
 8002478:	4b55      	ldr	r3, [pc, #340]	; (80025d0 <HAL_GPIO_Init+0x2d8>)
 800247a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	60bb      	str	r3, [r7, #8]
 8002482:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002484:	4a53      	ldr	r2, [pc, #332]	; (80025d4 <HAL_GPIO_Init+0x2dc>)
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	089b      	lsrs	r3, r3, #2
 800248a:	3302      	adds	r3, #2
 800248c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002490:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	f003 0303 	and.w	r3, r3, #3
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	220f      	movs	r2, #15
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	43db      	mvns	r3, r3
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	4013      	ands	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80024ae:	d019      	beq.n	80024e4 <HAL_GPIO_Init+0x1ec>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a49      	ldr	r2, [pc, #292]	; (80025d8 <HAL_GPIO_Init+0x2e0>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d013      	beq.n	80024e0 <HAL_GPIO_Init+0x1e8>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a48      	ldr	r2, [pc, #288]	; (80025dc <HAL_GPIO_Init+0x2e4>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d00d      	beq.n	80024dc <HAL_GPIO_Init+0x1e4>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a47      	ldr	r2, [pc, #284]	; (80025e0 <HAL_GPIO_Init+0x2e8>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d007      	beq.n	80024d8 <HAL_GPIO_Init+0x1e0>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a46      	ldr	r2, [pc, #280]	; (80025e4 <HAL_GPIO_Init+0x2ec>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d101      	bne.n	80024d4 <HAL_GPIO_Init+0x1dc>
 80024d0:	2304      	movs	r3, #4
 80024d2:	e008      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024d4:	2307      	movs	r3, #7
 80024d6:	e006      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024d8:	2303      	movs	r3, #3
 80024da:	e004      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024dc:	2302      	movs	r3, #2
 80024de:	e002      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024e0:	2301      	movs	r3, #1
 80024e2:	e000      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024e4:	2300      	movs	r3, #0
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	f002 0203 	and.w	r2, r2, #3
 80024ec:	0092      	lsls	r2, r2, #2
 80024ee:	4093      	lsls	r3, r2
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80024f6:	4937      	ldr	r1, [pc, #220]	; (80025d4 <HAL_GPIO_Init+0x2dc>)
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	089b      	lsrs	r3, r3, #2
 80024fc:	3302      	adds	r3, #2
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002504:	4b38      	ldr	r3, [pc, #224]	; (80025e8 <HAL_GPIO_Init+0x2f0>)
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	43db      	mvns	r3, r3
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4013      	ands	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002528:	4a2f      	ldr	r2, [pc, #188]	; (80025e8 <HAL_GPIO_Init+0x2f0>)
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800252e:	4b2e      	ldr	r3, [pc, #184]	; (80025e8 <HAL_GPIO_Init+0x2f0>)
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	43db      	mvns	r3, r3
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	4013      	ands	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d003      	beq.n	8002552 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4313      	orrs	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002552:	4a25      	ldr	r2, [pc, #148]	; (80025e8 <HAL_GPIO_Init+0x2f0>)
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002558:	4b23      	ldr	r3, [pc, #140]	; (80025e8 <HAL_GPIO_Init+0x2f0>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	43db      	mvns	r3, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4013      	ands	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d003      	beq.n	800257c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4313      	orrs	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800257c:	4a1a      	ldr	r2, [pc, #104]	; (80025e8 <HAL_GPIO_Init+0x2f0>)
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002582:	4b19      	ldr	r3, [pc, #100]	; (80025e8 <HAL_GPIO_Init+0x2f0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	43db      	mvns	r3, r3
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	4013      	ands	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025a6:	4a10      	ldr	r2, [pc, #64]	; (80025e8 <HAL_GPIO_Init+0x2f0>)
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	3301      	adds	r3, #1
 80025b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	fa22 f303 	lsr.w	r3, r2, r3
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f47f aea3 	bne.w	8002308 <HAL_GPIO_Init+0x10>
  }
}
 80025c2:	bf00      	nop
 80025c4:	bf00      	nop
 80025c6:	371c      	adds	r7, #28
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	40021000 	.word	0x40021000
 80025d4:	40010000 	.word	0x40010000
 80025d8:	48000400 	.word	0x48000400
 80025dc:	48000800 	.word	0x48000800
 80025e0:	48000c00 	.word	0x48000c00
 80025e4:	48001000 	.word	0x48001000
 80025e8:	40010400 	.word	0x40010400

080025ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	460b      	mov	r3, r1
 80025f6:	807b      	strh	r3, [r7, #2]
 80025f8:	4613      	mov	r3, r2
 80025fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025fc:	787b      	ldrb	r3, [r7, #1]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002602:	887a      	ldrh	r2, [r7, #2]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002608:	e002      	b.n	8002610 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800260a:	887a      	ldrh	r2, [r7, #2]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002620:	4b04      	ldr	r3, [pc, #16]	; (8002634 <HAL_PWREx_GetVoltageRange+0x18>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002628:	4618      	mov	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40007000 	.word	0x40007000

08002638 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002646:	d130      	bne.n	80026aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002648:	4b23      	ldr	r3, [pc, #140]	; (80026d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002650:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002654:	d038      	beq.n	80026c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002656:	4b20      	ldr	r3, [pc, #128]	; (80026d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800265e:	4a1e      	ldr	r2, [pc, #120]	; (80026d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002660:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002664:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002666:	4b1d      	ldr	r3, [pc, #116]	; (80026dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2232      	movs	r2, #50	; 0x32
 800266c:	fb02 f303 	mul.w	r3, r2, r3
 8002670:	4a1b      	ldr	r2, [pc, #108]	; (80026e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002672:	fba2 2303 	umull	r2, r3, r2, r3
 8002676:	0c9b      	lsrs	r3, r3, #18
 8002678:	3301      	adds	r3, #1
 800267a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800267c:	e002      	b.n	8002684 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	3b01      	subs	r3, #1
 8002682:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002684:	4b14      	ldr	r3, [pc, #80]	; (80026d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002686:	695b      	ldr	r3, [r3, #20]
 8002688:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800268c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002690:	d102      	bne.n	8002698 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1f2      	bne.n	800267e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002698:	4b0f      	ldr	r3, [pc, #60]	; (80026d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026a4:	d110      	bne.n	80026c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e00f      	b.n	80026ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80026aa:	4b0b      	ldr	r3, [pc, #44]	; (80026d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026b6:	d007      	beq.n	80026c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026b8:	4b07      	ldr	r3, [pc, #28]	; (80026d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026c0:	4a05      	ldr	r2, [pc, #20]	; (80026d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3714      	adds	r7, #20
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	40007000 	.word	0x40007000
 80026dc:	20000000 	.word	0x20000000
 80026e0:	431bde83 	.word	0x431bde83

080026e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b088      	sub	sp, #32
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d102      	bne.n	80026f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	f000 bc02 	b.w	8002efc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026f8:	4b96      	ldr	r3, [pc, #600]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 030c 	and.w	r3, r3, #12
 8002700:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002702:	4b94      	ldr	r3, [pc, #592]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	f003 0303 	and.w	r3, r3, #3
 800270a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0310 	and.w	r3, r3, #16
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 80e4 	beq.w	80028e2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d007      	beq.n	8002730 <HAL_RCC_OscConfig+0x4c>
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	2b0c      	cmp	r3, #12
 8002724:	f040 808b 	bne.w	800283e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	2b01      	cmp	r3, #1
 800272c:	f040 8087 	bne.w	800283e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002730:	4b88      	ldr	r3, [pc, #544]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d005      	beq.n	8002748 <HAL_RCC_OscConfig+0x64>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	699b      	ldr	r3, [r3, #24]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d101      	bne.n	8002748 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e3d9      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a1a      	ldr	r2, [r3, #32]
 800274c:	4b81      	ldr	r3, [pc, #516]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0308 	and.w	r3, r3, #8
 8002754:	2b00      	cmp	r3, #0
 8002756:	d004      	beq.n	8002762 <HAL_RCC_OscConfig+0x7e>
 8002758:	4b7e      	ldr	r3, [pc, #504]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002760:	e005      	b.n	800276e <HAL_RCC_OscConfig+0x8a>
 8002762:	4b7c      	ldr	r3, [pc, #496]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002764:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002768:	091b      	lsrs	r3, r3, #4
 800276a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800276e:	4293      	cmp	r3, r2
 8002770:	d223      	bcs.n	80027ba <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	4618      	mov	r0, r3
 8002778:	f000 fd8c 	bl	8003294 <RCC_SetFlashLatencyFromMSIRange>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e3ba      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002786:	4b73      	ldr	r3, [pc, #460]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a72      	ldr	r2, [pc, #456]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800278c:	f043 0308 	orr.w	r3, r3, #8
 8002790:	6013      	str	r3, [r2, #0]
 8002792:	4b70      	ldr	r3, [pc, #448]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	496d      	ldr	r1, [pc, #436]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027a4:	4b6b      	ldr	r3, [pc, #428]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	69db      	ldr	r3, [r3, #28]
 80027b0:	021b      	lsls	r3, r3, #8
 80027b2:	4968      	ldr	r1, [pc, #416]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	604b      	str	r3, [r1, #4]
 80027b8:	e025      	b.n	8002806 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027ba:	4b66      	ldr	r3, [pc, #408]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a65      	ldr	r2, [pc, #404]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80027c0:	f043 0308 	orr.w	r3, r3, #8
 80027c4:	6013      	str	r3, [r2, #0]
 80027c6:	4b63      	ldr	r3, [pc, #396]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	4960      	ldr	r1, [pc, #384]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027d8:	4b5e      	ldr	r3, [pc, #376]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	69db      	ldr	r3, [r3, #28]
 80027e4:	021b      	lsls	r3, r3, #8
 80027e6:	495b      	ldr	r1, [pc, #364]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d109      	bne.n	8002806 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	4618      	mov	r0, r3
 80027f8:	f000 fd4c 	bl	8003294 <RCC_SetFlashLatencyFromMSIRange>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e37a      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002806:	f000 fc81 	bl	800310c <HAL_RCC_GetSysClockFreq>
 800280a:	4602      	mov	r2, r0
 800280c:	4b51      	ldr	r3, [pc, #324]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	091b      	lsrs	r3, r3, #4
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	4950      	ldr	r1, [pc, #320]	; (8002958 <HAL_RCC_OscConfig+0x274>)
 8002818:	5ccb      	ldrb	r3, [r1, r3]
 800281a:	f003 031f 	and.w	r3, r3, #31
 800281e:	fa22 f303 	lsr.w	r3, r2, r3
 8002822:	4a4e      	ldr	r2, [pc, #312]	; (800295c <HAL_RCC_OscConfig+0x278>)
 8002824:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002826:	4b4e      	ldr	r3, [pc, #312]	; (8002960 <HAL_RCC_OscConfig+0x27c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fbfe 	bl	800202c <HAL_InitTick>
 8002830:	4603      	mov	r3, r0
 8002832:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002834:	7bfb      	ldrb	r3, [r7, #15]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d052      	beq.n	80028e0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800283a:	7bfb      	ldrb	r3, [r7, #15]
 800283c:	e35e      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d032      	beq.n	80028ac <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002846:	4b43      	ldr	r3, [pc, #268]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a42      	ldr	r2, [pc, #264]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002852:	f7ff fc3b 	bl	80020cc <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800285a:	f7ff fc37 	bl	80020cc <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e347      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800286c:	4b39      	ldr	r3, [pc, #228]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d0f0      	beq.n	800285a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002878:	4b36      	ldr	r3, [pc, #216]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a35      	ldr	r2, [pc, #212]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800287e:	f043 0308 	orr.w	r3, r3, #8
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	4b33      	ldr	r3, [pc, #204]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a1b      	ldr	r3, [r3, #32]
 8002890:	4930      	ldr	r1, [pc, #192]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002892:	4313      	orrs	r3, r2
 8002894:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002896:	4b2f      	ldr	r3, [pc, #188]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	021b      	lsls	r3, r3, #8
 80028a4:	492b      	ldr	r1, [pc, #172]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	604b      	str	r3, [r1, #4]
 80028aa:	e01a      	b.n	80028e2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80028ac:	4b29      	ldr	r3, [pc, #164]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a28      	ldr	r2, [pc, #160]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80028b2:	f023 0301 	bic.w	r3, r3, #1
 80028b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028b8:	f7ff fc08 	bl	80020cc <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028c0:	f7ff fc04 	bl	80020cc <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e314      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028d2:	4b20      	ldr	r3, [pc, #128]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x1dc>
 80028de:	e000      	b.n	80028e2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d073      	beq.n	80029d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	2b08      	cmp	r3, #8
 80028f2:	d005      	beq.n	8002900 <HAL_RCC_OscConfig+0x21c>
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	2b0c      	cmp	r3, #12
 80028f8:	d10e      	bne.n	8002918 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	2b03      	cmp	r3, #3
 80028fe:	d10b      	bne.n	8002918 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002900:	4b14      	ldr	r3, [pc, #80]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d063      	beq.n	80029d4 <HAL_RCC_OscConfig+0x2f0>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d15f      	bne.n	80029d4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e2f1      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002920:	d106      	bne.n	8002930 <HAL_RCC_OscConfig+0x24c>
 8002922:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a0b      	ldr	r2, [pc, #44]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800292c:	6013      	str	r3, [r2, #0]
 800292e:	e025      	b.n	800297c <HAL_RCC_OscConfig+0x298>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002938:	d114      	bne.n	8002964 <HAL_RCC_OscConfig+0x280>
 800293a:	4b06      	ldr	r3, [pc, #24]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a05      	ldr	r2, [pc, #20]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002940:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	4b03      	ldr	r3, [pc, #12]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a02      	ldr	r2, [pc, #8]	; (8002954 <HAL_RCC_OscConfig+0x270>)
 800294c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002950:	6013      	str	r3, [r2, #0]
 8002952:	e013      	b.n	800297c <HAL_RCC_OscConfig+0x298>
 8002954:	40021000 	.word	0x40021000
 8002958:	08007124 	.word	0x08007124
 800295c:	20000000 	.word	0x20000000
 8002960:	20000004 	.word	0x20000004
 8002964:	4ba0      	ldr	r3, [pc, #640]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a9f      	ldr	r2, [pc, #636]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 800296a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800296e:	6013      	str	r3, [r2, #0]
 8002970:	4b9d      	ldr	r3, [pc, #628]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a9c      	ldr	r2, [pc, #624]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002976:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800297a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d013      	beq.n	80029ac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002984:	f7ff fba2 	bl	80020cc <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800298c:	f7ff fb9e 	bl	80020cc <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b64      	cmp	r3, #100	; 0x64
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e2ae      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800299e:	4b92      	ldr	r3, [pc, #584]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x2a8>
 80029aa:	e014      	b.n	80029d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ac:	f7ff fb8e 	bl	80020cc <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029b4:	f7ff fb8a 	bl	80020cc <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b64      	cmp	r3, #100	; 0x64
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e29a      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029c6:	4b88      	ldr	r3, [pc, #544]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x2d0>
 80029d2:	e000      	b.n	80029d6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d060      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	2b04      	cmp	r3, #4
 80029e6:	d005      	beq.n	80029f4 <HAL_RCC_OscConfig+0x310>
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	2b0c      	cmp	r3, #12
 80029ec:	d119      	bne.n	8002a22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d116      	bne.n	8002a22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029f4:	4b7c      	ldr	r3, [pc, #496]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d005      	beq.n	8002a0c <HAL_RCC_OscConfig+0x328>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d101      	bne.n	8002a0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e277      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a0c:	4b76      	ldr	r3, [pc, #472]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	061b      	lsls	r3, r3, #24
 8002a1a:	4973      	ldr	r1, [pc, #460]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a20:	e040      	b.n	8002aa4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d023      	beq.n	8002a72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a2a:	4b6f      	ldr	r3, [pc, #444]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a6e      	ldr	r2, [pc, #440]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a36:	f7ff fb49 	bl	80020cc <HAL_GetTick>
 8002a3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a3c:	e008      	b.n	8002a50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a3e:	f7ff fb45 	bl	80020cc <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e255      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a50:	4b65      	ldr	r3, [pc, #404]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0f0      	beq.n	8002a3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a5c:	4b62      	ldr	r3, [pc, #392]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	061b      	lsls	r3, r3, #24
 8002a6a:	495f      	ldr	r1, [pc, #380]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	604b      	str	r3, [r1, #4]
 8002a70:	e018      	b.n	8002aa4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a72:	4b5d      	ldr	r3, [pc, #372]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a5c      	ldr	r2, [pc, #368]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7e:	f7ff fb25 	bl	80020cc <HAL_GetTick>
 8002a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a84:	e008      	b.n	8002a98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a86:	f7ff fb21 	bl	80020cc <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d901      	bls.n	8002a98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e231      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a98:	4b53      	ldr	r3, [pc, #332]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1f0      	bne.n	8002a86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0308 	and.w	r3, r3, #8
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d03c      	beq.n	8002b2a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	695b      	ldr	r3, [r3, #20]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d01c      	beq.n	8002af2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ab8:	4b4b      	ldr	r3, [pc, #300]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002abe:	4a4a      	ldr	r2, [pc, #296]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002ac0:	f043 0301 	orr.w	r3, r3, #1
 8002ac4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac8:	f7ff fb00 	bl	80020cc <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ad0:	f7ff fafc 	bl	80020cc <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e20c      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ae2:	4b41      	ldr	r3, [pc, #260]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002ae4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0ef      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x3ec>
 8002af0:	e01b      	b.n	8002b2a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002af2:	4b3d      	ldr	r3, [pc, #244]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002af4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002af8:	4a3b      	ldr	r2, [pc, #236]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002afa:	f023 0301 	bic.w	r3, r3, #1
 8002afe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b02:	f7ff fae3 	bl	80020cc <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b08:	e008      	b.n	8002b1c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b0a:	f7ff fadf 	bl	80020cc <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e1ef      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b1c:	4b32      	ldr	r3, [pc, #200]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002b1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1ef      	bne.n	8002b0a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0304 	and.w	r3, r3, #4
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	f000 80a6 	beq.w	8002c84 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b3c:	4b2a      	ldr	r3, [pc, #168]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002b3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10d      	bne.n	8002b64 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b48:	4b27      	ldr	r3, [pc, #156]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b4c:	4a26      	ldr	r2, [pc, #152]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002b4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b52:	6593      	str	r3, [r2, #88]	; 0x58
 8002b54:	4b24      	ldr	r3, [pc, #144]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002b56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b5c:	60bb      	str	r3, [r7, #8]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b60:	2301      	movs	r3, #1
 8002b62:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b64:	4b21      	ldr	r3, [pc, #132]	; (8002bec <HAL_RCC_OscConfig+0x508>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d118      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b70:	4b1e      	ldr	r3, [pc, #120]	; (8002bec <HAL_RCC_OscConfig+0x508>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a1d      	ldr	r2, [pc, #116]	; (8002bec <HAL_RCC_OscConfig+0x508>)
 8002b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b7c:	f7ff faa6 	bl	80020cc <HAL_GetTick>
 8002b80:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b82:	e008      	b.n	8002b96 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b84:	f7ff faa2 	bl	80020cc <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e1b2      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b96:	4b15      	ldr	r3, [pc, #84]	; (8002bec <HAL_RCC_OscConfig+0x508>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d0f0      	beq.n	8002b84 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d108      	bne.n	8002bbc <HAL_RCC_OscConfig+0x4d8>
 8002baa:	4b0f      	ldr	r3, [pc, #60]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bb0:	4a0d      	ldr	r2, [pc, #52]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bba:	e029      	b.n	8002c10 <HAL_RCC_OscConfig+0x52c>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	2b05      	cmp	r3, #5
 8002bc2:	d115      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x50c>
 8002bc4:	4b08      	ldr	r3, [pc, #32]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bca:	4a07      	ldr	r2, [pc, #28]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002bcc:	f043 0304 	orr.w	r3, r3, #4
 8002bd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bd4:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bda:	4a03      	ldr	r2, [pc, #12]	; (8002be8 <HAL_RCC_OscConfig+0x504>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002be4:	e014      	b.n	8002c10 <HAL_RCC_OscConfig+0x52c>
 8002be6:	bf00      	nop
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40007000 	.word	0x40007000
 8002bf0:	4b9a      	ldr	r3, [pc, #616]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf6:	4a99      	ldr	r2, [pc, #612]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002bf8:	f023 0301 	bic.w	r3, r3, #1
 8002bfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c00:	4b96      	ldr	r3, [pc, #600]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c06:	4a95      	ldr	r2, [pc, #596]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002c08:	f023 0304 	bic.w	r3, r3, #4
 8002c0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d016      	beq.n	8002c46 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c18:	f7ff fa58 	bl	80020cc <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c1e:	e00a      	b.n	8002c36 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c20:	f7ff fa54 	bl	80020cc <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e162      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c36:	4b89      	ldr	r3, [pc, #548]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c3c:	f003 0302 	and.w	r3, r3, #2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d0ed      	beq.n	8002c20 <HAL_RCC_OscConfig+0x53c>
 8002c44:	e015      	b.n	8002c72 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c46:	f7ff fa41 	bl	80020cc <HAL_GetTick>
 8002c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c4c:	e00a      	b.n	8002c64 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c4e:	f7ff fa3d 	bl	80020cc <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d901      	bls.n	8002c64 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e14b      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c64:	4b7d      	ldr	r3, [pc, #500]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1ed      	bne.n	8002c4e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c72:	7ffb      	ldrb	r3, [r7, #31]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d105      	bne.n	8002c84 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c78:	4b78      	ldr	r3, [pc, #480]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c7c:	4a77      	ldr	r2, [pc, #476]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002c7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c82:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0320 	and.w	r3, r3, #32
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d03c      	beq.n	8002d0a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d01c      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c98:	4b70      	ldr	r3, [pc, #448]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002c9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c9e:	4a6f      	ldr	r2, [pc, #444]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002ca0:	f043 0301 	orr.w	r3, r3, #1
 8002ca4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca8:	f7ff fa10 	bl	80020cc <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cb0:	f7ff fa0c 	bl	80020cc <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e11c      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cc2:	4b66      	ldr	r3, [pc, #408]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002cc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0ef      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x5cc>
 8002cd0:	e01b      	b.n	8002d0a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cd2:	4b62      	ldr	r3, [pc, #392]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002cd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cd8:	4a60      	ldr	r2, [pc, #384]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002cda:	f023 0301 	bic.w	r3, r3, #1
 8002cde:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce2:	f7ff f9f3 	bl	80020cc <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cea:	f7ff f9ef 	bl	80020cc <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e0ff      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cfc:	4b57      	ldr	r3, [pc, #348]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002cfe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1ef      	bne.n	8002cea <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f000 80f3 	beq.w	8002efa <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	f040 80c9 	bne.w	8002eb0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d1e:	4b4f      	ldr	r3, [pc, #316]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	f003 0203 	and.w	r2, r3, #3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d12c      	bne.n	8002d8c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d123      	bne.n	8002d8c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d4e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d11b      	bne.n	8002d8c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d113      	bne.n	8002d8c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d6e:	085b      	lsrs	r3, r3, #1
 8002d70:	3b01      	subs	r3, #1
 8002d72:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d109      	bne.n	8002d8c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d82:	085b      	lsrs	r3, r3, #1
 8002d84:	3b01      	subs	r3, #1
 8002d86:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d06b      	beq.n	8002e64 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	2b0c      	cmp	r3, #12
 8002d90:	d062      	beq.n	8002e58 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d92:	4b32      	ldr	r3, [pc, #200]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e0ac      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002da2:	4b2e      	ldr	r3, [pc, #184]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a2d      	ldr	r2, [pc, #180]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002da8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002dac:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dae:	f7ff f98d 	bl	80020cc <HAL_GetTick>
 8002db2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002db4:	e008      	b.n	8002dc8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db6:	f7ff f989 	bl	80020cc <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e099      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dc8:	4b24      	ldr	r3, [pc, #144]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1f0      	bne.n	8002db6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dd4:	4b21      	ldr	r3, [pc, #132]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002dd6:	68da      	ldr	r2, [r3, #12]
 8002dd8:	4b21      	ldr	r3, [pc, #132]	; (8002e60 <HAL_RCC_OscConfig+0x77c>)
 8002dda:	4013      	ands	r3, r2
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002de4:	3a01      	subs	r2, #1
 8002de6:	0112      	lsls	r2, r2, #4
 8002de8:	4311      	orrs	r1, r2
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dee:	0212      	lsls	r2, r2, #8
 8002df0:	4311      	orrs	r1, r2
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002df6:	0852      	lsrs	r2, r2, #1
 8002df8:	3a01      	subs	r2, #1
 8002dfa:	0552      	lsls	r2, r2, #21
 8002dfc:	4311      	orrs	r1, r2
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e02:	0852      	lsrs	r2, r2, #1
 8002e04:	3a01      	subs	r2, #1
 8002e06:	0652      	lsls	r2, r2, #25
 8002e08:	4311      	orrs	r1, r2
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e0e:	06d2      	lsls	r2, r2, #27
 8002e10:	430a      	orrs	r2, r1
 8002e12:	4912      	ldr	r1, [pc, #72]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e18:	4b10      	ldr	r3, [pc, #64]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a0f      	ldr	r2, [pc, #60]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002e1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e24:	4b0d      	ldr	r3, [pc, #52]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	4a0c      	ldr	r2, [pc, #48]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002e2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e30:	f7ff f94c 	bl	80020cc <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e38:	f7ff f948 	bl	80020cc <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e058      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e4a:	4b04      	ldr	r3, [pc, #16]	; (8002e5c <HAL_RCC_OscConfig+0x778>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e56:	e050      	b.n	8002efa <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e04f      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e64:	4b27      	ldr	r3, [pc, #156]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d144      	bne.n	8002efa <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e70:	4b24      	ldr	r3, [pc, #144]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a23      	ldr	r2, [pc, #140]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002e76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e7c:	4b21      	ldr	r3, [pc, #132]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	4a20      	ldr	r2, [pc, #128]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002e82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e88:	f7ff f920 	bl	80020cc <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e90:	f7ff f91c 	bl	80020cc <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e02c      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea2:	4b18      	ldr	r3, [pc, #96]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d0f0      	beq.n	8002e90 <HAL_RCC_OscConfig+0x7ac>
 8002eae:	e024      	b.n	8002efa <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	2b0c      	cmp	r3, #12
 8002eb4:	d01f      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb6:	4b13      	ldr	r3, [pc, #76]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a12      	ldr	r2, [pc, #72]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002ebc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec2:	f7ff f903 	bl	80020cc <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eca:	f7ff f8ff 	bl	80020cc <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e00f      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002edc:	4b09      	ldr	r3, [pc, #36]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1f0      	bne.n	8002eca <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002ee8:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002eea:	68da      	ldr	r2, [r3, #12]
 8002eec:	4905      	ldr	r1, [pc, #20]	; (8002f04 <HAL_RCC_OscConfig+0x820>)
 8002eee:	4b06      	ldr	r3, [pc, #24]	; (8002f08 <HAL_RCC_OscConfig+0x824>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	60cb      	str	r3, [r1, #12]
 8002ef4:	e001      	b.n	8002efa <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e000      	b.n	8002efc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3720      	adds	r7, #32
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40021000 	.word	0x40021000
 8002f08:	feeefffc 	.word	0xfeeefffc

08002f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d101      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e0e7      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f20:	4b75      	ldr	r3, [pc, #468]	; (80030f8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d910      	bls.n	8002f50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2e:	4b72      	ldr	r3, [pc, #456]	; (80030f8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f023 0207 	bic.w	r2, r3, #7
 8002f36:	4970      	ldr	r1, [pc, #448]	; (80030f8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3e:	4b6e      	ldr	r3, [pc, #440]	; (80030f8 <HAL_RCC_ClockConfig+0x1ec>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d001      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e0cf      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d010      	beq.n	8002f7e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	4b66      	ldr	r3, [pc, #408]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d908      	bls.n	8002f7e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f6c:	4b63      	ldr	r3, [pc, #396]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	4960      	ldr	r1, [pc, #384]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d04c      	beq.n	8003024 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b03      	cmp	r3, #3
 8002f90:	d107      	bne.n	8002fa2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f92:	4b5a      	ldr	r3, [pc, #360]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d121      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e0a6      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d107      	bne.n	8002fba <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002faa:	4b54      	ldr	r3, [pc, #336]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d115      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e09a      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d107      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fc2:	4b4e      	ldr	r3, [pc, #312]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d109      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e08e      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fd2:	4b4a      	ldr	r3, [pc, #296]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e086      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fe2:	4b46      	ldr	r3, [pc, #280]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f023 0203 	bic.w	r2, r3, #3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	4943      	ldr	r1, [pc, #268]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ff4:	f7ff f86a 	bl	80020cc <HAL_GetTick>
 8002ff8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ffa:	e00a      	b.n	8003012 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ffc:	f7ff f866 	bl	80020cc <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	f241 3288 	movw	r2, #5000	; 0x1388
 800300a:	4293      	cmp	r3, r2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e06e      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003012:	4b3a      	ldr	r3, [pc, #232]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 020c 	and.w	r2, r3, #12
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	429a      	cmp	r2, r3
 8003022:	d1eb      	bne.n	8002ffc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d010      	beq.n	8003052 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689a      	ldr	r2, [r3, #8]
 8003034:	4b31      	ldr	r3, [pc, #196]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800303c:	429a      	cmp	r2, r3
 800303e:	d208      	bcs.n	8003052 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003040:	4b2e      	ldr	r3, [pc, #184]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	492b      	ldr	r1, [pc, #172]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 800304e:	4313      	orrs	r3, r2
 8003050:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003052:	4b29      	ldr	r3, [pc, #164]	; (80030f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0307 	and.w	r3, r3, #7
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	429a      	cmp	r2, r3
 800305e:	d210      	bcs.n	8003082 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003060:	4b25      	ldr	r3, [pc, #148]	; (80030f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f023 0207 	bic.w	r2, r3, #7
 8003068:	4923      	ldr	r1, [pc, #140]	; (80030f8 <HAL_RCC_ClockConfig+0x1ec>)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	4313      	orrs	r3, r2
 800306e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003070:	4b21      	ldr	r3, [pc, #132]	; (80030f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0307 	and.w	r3, r3, #7
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	429a      	cmp	r2, r3
 800307c:	d001      	beq.n	8003082 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e036      	b.n	80030f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0304 	and.w	r3, r3, #4
 800308a:	2b00      	cmp	r3, #0
 800308c:	d008      	beq.n	80030a0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800308e:	4b1b      	ldr	r3, [pc, #108]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	4918      	ldr	r1, [pc, #96]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 800309c:	4313      	orrs	r3, r2
 800309e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0308 	and.w	r3, r3, #8
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d009      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030ac:	4b13      	ldr	r3, [pc, #76]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	00db      	lsls	r3, r3, #3
 80030ba:	4910      	ldr	r1, [pc, #64]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030c0:	f000 f824 	bl	800310c <HAL_RCC_GetSysClockFreq>
 80030c4:	4602      	mov	r2, r0
 80030c6:	4b0d      	ldr	r3, [pc, #52]	; (80030fc <HAL_RCC_ClockConfig+0x1f0>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	091b      	lsrs	r3, r3, #4
 80030cc:	f003 030f 	and.w	r3, r3, #15
 80030d0:	490b      	ldr	r1, [pc, #44]	; (8003100 <HAL_RCC_ClockConfig+0x1f4>)
 80030d2:	5ccb      	ldrb	r3, [r1, r3]
 80030d4:	f003 031f 	and.w	r3, r3, #31
 80030d8:	fa22 f303 	lsr.w	r3, r2, r3
 80030dc:	4a09      	ldr	r2, [pc, #36]	; (8003104 <HAL_RCC_ClockConfig+0x1f8>)
 80030de:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030e0:	4b09      	ldr	r3, [pc, #36]	; (8003108 <HAL_RCC_ClockConfig+0x1fc>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fe ffa1 	bl	800202c <HAL_InitTick>
 80030ea:	4603      	mov	r3, r0
 80030ec:	72fb      	strb	r3, [r7, #11]

  return status;
 80030ee:	7afb      	ldrb	r3, [r7, #11]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40022000 	.word	0x40022000
 80030fc:	40021000 	.word	0x40021000
 8003100:	08007124 	.word	0x08007124
 8003104:	20000000 	.word	0x20000000
 8003108:	20000004 	.word	0x20000004

0800310c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800310c:	b480      	push	{r7}
 800310e:	b089      	sub	sp, #36	; 0x24
 8003110:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003112:	2300      	movs	r3, #0
 8003114:	61fb      	str	r3, [r7, #28]
 8003116:	2300      	movs	r3, #0
 8003118:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800311a:	4b3e      	ldr	r3, [pc, #248]	; (8003214 <HAL_RCC_GetSysClockFreq+0x108>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f003 030c 	and.w	r3, r3, #12
 8003122:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003124:	4b3b      	ldr	r3, [pc, #236]	; (8003214 <HAL_RCC_GetSysClockFreq+0x108>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	f003 0303 	and.w	r3, r3, #3
 800312c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d005      	beq.n	8003140 <HAL_RCC_GetSysClockFreq+0x34>
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	2b0c      	cmp	r3, #12
 8003138:	d121      	bne.n	800317e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d11e      	bne.n	800317e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003140:	4b34      	ldr	r3, [pc, #208]	; (8003214 <HAL_RCC_GetSysClockFreq+0x108>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0308 	and.w	r3, r3, #8
 8003148:	2b00      	cmp	r3, #0
 800314a:	d107      	bne.n	800315c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800314c:	4b31      	ldr	r3, [pc, #196]	; (8003214 <HAL_RCC_GetSysClockFreq+0x108>)
 800314e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003152:	0a1b      	lsrs	r3, r3, #8
 8003154:	f003 030f 	and.w	r3, r3, #15
 8003158:	61fb      	str	r3, [r7, #28]
 800315a:	e005      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800315c:	4b2d      	ldr	r3, [pc, #180]	; (8003214 <HAL_RCC_GetSysClockFreq+0x108>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	091b      	lsrs	r3, r3, #4
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003168:	4a2b      	ldr	r2, [pc, #172]	; (8003218 <HAL_RCC_GetSysClockFreq+0x10c>)
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003170:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10d      	bne.n	8003194 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800317c:	e00a      	b.n	8003194 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	2b04      	cmp	r3, #4
 8003182:	d102      	bne.n	800318a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003184:	4b25      	ldr	r3, [pc, #148]	; (800321c <HAL_RCC_GetSysClockFreq+0x110>)
 8003186:	61bb      	str	r3, [r7, #24]
 8003188:	e004      	b.n	8003194 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	2b08      	cmp	r3, #8
 800318e:	d101      	bne.n	8003194 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003190:	4b23      	ldr	r3, [pc, #140]	; (8003220 <HAL_RCC_GetSysClockFreq+0x114>)
 8003192:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	2b0c      	cmp	r3, #12
 8003198:	d134      	bne.n	8003204 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800319a:	4b1e      	ldr	r3, [pc, #120]	; (8003214 <HAL_RCC_GetSysClockFreq+0x108>)
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	f003 0303 	and.w	r3, r3, #3
 80031a2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d003      	beq.n	80031b2 <HAL_RCC_GetSysClockFreq+0xa6>
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2b03      	cmp	r3, #3
 80031ae:	d003      	beq.n	80031b8 <HAL_RCC_GetSysClockFreq+0xac>
 80031b0:	e005      	b.n	80031be <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80031b2:	4b1a      	ldr	r3, [pc, #104]	; (800321c <HAL_RCC_GetSysClockFreq+0x110>)
 80031b4:	617b      	str	r3, [r7, #20]
      break;
 80031b6:	e005      	b.n	80031c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80031b8:	4b19      	ldr	r3, [pc, #100]	; (8003220 <HAL_RCC_GetSysClockFreq+0x114>)
 80031ba:	617b      	str	r3, [r7, #20]
      break;
 80031bc:	e002      	b.n	80031c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	617b      	str	r3, [r7, #20]
      break;
 80031c2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031c4:	4b13      	ldr	r3, [pc, #76]	; (8003214 <HAL_RCC_GetSysClockFreq+0x108>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	091b      	lsrs	r3, r3, #4
 80031ca:	f003 0307 	and.w	r3, r3, #7
 80031ce:	3301      	adds	r3, #1
 80031d0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031d2:	4b10      	ldr	r3, [pc, #64]	; (8003214 <HAL_RCC_GetSysClockFreq+0x108>)
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	0a1b      	lsrs	r3, r3, #8
 80031d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	fb03 f202 	mul.w	r2, r3, r2
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031ea:	4b0a      	ldr	r3, [pc, #40]	; (8003214 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	0e5b      	lsrs	r3, r3, #25
 80031f0:	f003 0303 	and.w	r3, r3, #3
 80031f4:	3301      	adds	r3, #1
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003202:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003204:	69bb      	ldr	r3, [r7, #24]
}
 8003206:	4618      	mov	r0, r3
 8003208:	3724      	adds	r7, #36	; 0x24
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40021000 	.word	0x40021000
 8003218:	0800713c 	.word	0x0800713c
 800321c:	00f42400 	.word	0x00f42400
 8003220:	007a1200 	.word	0x007a1200

08003224 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003228:	4b03      	ldr	r3, [pc, #12]	; (8003238 <HAL_RCC_GetHCLKFreq+0x14>)
 800322a:	681b      	ldr	r3, [r3, #0]
}
 800322c:	4618      	mov	r0, r3
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	20000000 	.word	0x20000000

0800323c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003240:	f7ff fff0 	bl	8003224 <HAL_RCC_GetHCLKFreq>
 8003244:	4602      	mov	r2, r0
 8003246:	4b06      	ldr	r3, [pc, #24]	; (8003260 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	0a1b      	lsrs	r3, r3, #8
 800324c:	f003 0307 	and.w	r3, r3, #7
 8003250:	4904      	ldr	r1, [pc, #16]	; (8003264 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003252:	5ccb      	ldrb	r3, [r1, r3]
 8003254:	f003 031f 	and.w	r3, r3, #31
 8003258:	fa22 f303 	lsr.w	r3, r2, r3
}
 800325c:	4618      	mov	r0, r3
 800325e:	bd80      	pop	{r7, pc}
 8003260:	40021000 	.word	0x40021000
 8003264:	08007134 	.word	0x08007134

08003268 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800326c:	f7ff ffda 	bl	8003224 <HAL_RCC_GetHCLKFreq>
 8003270:	4602      	mov	r2, r0
 8003272:	4b06      	ldr	r3, [pc, #24]	; (800328c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	0adb      	lsrs	r3, r3, #11
 8003278:	f003 0307 	and.w	r3, r3, #7
 800327c:	4904      	ldr	r1, [pc, #16]	; (8003290 <HAL_RCC_GetPCLK2Freq+0x28>)
 800327e:	5ccb      	ldrb	r3, [r1, r3]
 8003280:	f003 031f 	and.w	r3, r3, #31
 8003284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003288:	4618      	mov	r0, r3
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40021000 	.word	0x40021000
 8003290:	08007134 	.word	0x08007134

08003294 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800329c:	2300      	movs	r3, #0
 800329e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032a0:	4b2a      	ldr	r3, [pc, #168]	; (800334c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d003      	beq.n	80032b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80032ac:	f7ff f9b6 	bl	800261c <HAL_PWREx_GetVoltageRange>
 80032b0:	6178      	str	r0, [r7, #20]
 80032b2:	e014      	b.n	80032de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032b4:	4b25      	ldr	r3, [pc, #148]	; (800334c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b8:	4a24      	ldr	r2, [pc, #144]	; (800334c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032be:	6593      	str	r3, [r2, #88]	; 0x58
 80032c0:	4b22      	ldr	r3, [pc, #136]	; (800334c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032cc:	f7ff f9a6 	bl	800261c <HAL_PWREx_GetVoltageRange>
 80032d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032d2:	4b1e      	ldr	r3, [pc, #120]	; (800334c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d6:	4a1d      	ldr	r2, [pc, #116]	; (800334c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032dc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032e4:	d10b      	bne.n	80032fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b80      	cmp	r3, #128	; 0x80
 80032ea:	d919      	bls.n	8003320 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2ba0      	cmp	r3, #160	; 0xa0
 80032f0:	d902      	bls.n	80032f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032f2:	2302      	movs	r3, #2
 80032f4:	613b      	str	r3, [r7, #16]
 80032f6:	e013      	b.n	8003320 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032f8:	2301      	movs	r3, #1
 80032fa:	613b      	str	r3, [r7, #16]
 80032fc:	e010      	b.n	8003320 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b80      	cmp	r3, #128	; 0x80
 8003302:	d902      	bls.n	800330a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003304:	2303      	movs	r3, #3
 8003306:	613b      	str	r3, [r7, #16]
 8003308:	e00a      	b.n	8003320 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2b80      	cmp	r3, #128	; 0x80
 800330e:	d102      	bne.n	8003316 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003310:	2302      	movs	r3, #2
 8003312:	613b      	str	r3, [r7, #16]
 8003314:	e004      	b.n	8003320 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b70      	cmp	r3, #112	; 0x70
 800331a:	d101      	bne.n	8003320 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800331c:	2301      	movs	r3, #1
 800331e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003320:	4b0b      	ldr	r3, [pc, #44]	; (8003350 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f023 0207 	bic.w	r2, r3, #7
 8003328:	4909      	ldr	r1, [pc, #36]	; (8003350 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	4313      	orrs	r3, r2
 800332e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003330:	4b07      	ldr	r3, [pc, #28]	; (8003350 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	429a      	cmp	r2, r3
 800333c:	d001      	beq.n	8003342 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3718      	adds	r7, #24
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	40021000 	.word	0x40021000
 8003350:	40022000 	.word	0x40022000

08003354 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800335c:	2300      	movs	r3, #0
 800335e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003360:	2300      	movs	r3, #0
 8003362:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800336c:	2b00      	cmp	r3, #0
 800336e:	d031      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003374:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003378:	d01a      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800337a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800337e:	d814      	bhi.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d009      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003384:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003388:	d10f      	bne.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800338a:	4b5d      	ldr	r3, [pc, #372]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	4a5c      	ldr	r2, [pc, #368]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003394:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003396:	e00c      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3304      	adds	r3, #4
 800339c:	2100      	movs	r1, #0
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 fa22 	bl	80037e8 <RCCEx_PLLSAI1_Config>
 80033a4:	4603      	mov	r3, r0
 80033a6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033a8:	e003      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	74fb      	strb	r3, [r7, #19]
      break;
 80033ae:	e000      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80033b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033b2:	7cfb      	ldrb	r3, [r7, #19]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d10b      	bne.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033b8:	4b51      	ldr	r3, [pc, #324]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80033ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033be:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c6:	494e      	ldr	r1, [pc, #312]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80033ce:	e001      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033d0:	7cfb      	ldrb	r3, [r7, #19]
 80033d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f000 809e 	beq.w	800351e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033e2:	2300      	movs	r3, #0
 80033e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033e6:	4b46      	ldr	r3, [pc, #280]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80033e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80033f6:	2300      	movs	r3, #0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00d      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033fc:	4b40      	ldr	r3, [pc, #256]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80033fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003400:	4a3f      	ldr	r2, [pc, #252]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003406:	6593      	str	r3, [r2, #88]	; 0x58
 8003408:	4b3d      	ldr	r3, [pc, #244]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800340a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800340c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003414:	2301      	movs	r3, #1
 8003416:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003418:	4b3a      	ldr	r3, [pc, #232]	; (8003504 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a39      	ldr	r2, [pc, #228]	; (8003504 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800341e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003422:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003424:	f7fe fe52 	bl	80020cc <HAL_GetTick>
 8003428:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800342a:	e009      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800342c:	f7fe fe4e 	bl	80020cc <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d902      	bls.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	74fb      	strb	r3, [r7, #19]
        break;
 800343e:	e005      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003440:	4b30      	ldr	r3, [pc, #192]	; (8003504 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003448:	2b00      	cmp	r3, #0
 800344a:	d0ef      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800344c:	7cfb      	ldrb	r3, [r7, #19]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d15a      	bne.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003452:	4b2b      	ldr	r3, [pc, #172]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003458:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800345c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d01e      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003468:	697a      	ldr	r2, [r7, #20]
 800346a:	429a      	cmp	r2, r3
 800346c:	d019      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800346e:	4b24      	ldr	r3, [pc, #144]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003478:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800347a:	4b21      	ldr	r3, [pc, #132]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800347c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003480:	4a1f      	ldr	r2, [pc, #124]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003482:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003486:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800348a:	4b1d      	ldr	r3, [pc, #116]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800348c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003490:	4a1b      	ldr	r2, [pc, #108]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003492:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003496:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800349a:	4a19      	ldr	r2, [pc, #100]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d016      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ac:	f7fe fe0e 	bl	80020cc <HAL_GetTick>
 80034b0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034b2:	e00b      	b.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034b4:	f7fe fe0a 	bl	80020cc <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d902      	bls.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	74fb      	strb	r3, [r7, #19]
            break;
 80034ca:	e006      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034cc:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0ec      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80034da:	7cfb      	ldrb	r3, [r7, #19]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10b      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034e0:	4b07      	ldr	r3, [pc, #28]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ee:	4904      	ldr	r1, [pc, #16]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80034f6:	e009      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034f8:	7cfb      	ldrb	r3, [r7, #19]
 80034fa:	74bb      	strb	r3, [r7, #18]
 80034fc:	e006      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80034fe:	bf00      	nop
 8003500:	40021000 	.word	0x40021000
 8003504:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003508:	7cfb      	ldrb	r3, [r7, #19]
 800350a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800350c:	7c7b      	ldrb	r3, [r7, #17]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d105      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003512:	4b8d      	ldr	r3, [pc, #564]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003516:	4a8c      	ldr	r2, [pc, #560]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003518:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800351c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800352a:	4b87      	ldr	r3, [pc, #540]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	f023 0203 	bic.w	r2, r3, #3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	4983      	ldr	r1, [pc, #524]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800354c:	4b7e      	ldr	r3, [pc, #504]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003552:	f023 020c 	bic.w	r2, r3, #12
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355a:	497b      	ldr	r1, [pc, #492]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0304 	and.w	r3, r3, #4
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800356e:	4b76      	ldr	r3, [pc, #472]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003574:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357c:	4972      	ldr	r1, [pc, #456]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0320 	and.w	r3, r3, #32
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003590:	4b6d      	ldr	r3, [pc, #436]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003596:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359e:	496a      	ldr	r1, [pc, #424]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035b2:	4b65      	ldr	r3, [pc, #404]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80035b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c0:	4961      	ldr	r1, [pc, #388]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80035d4:	4b5c      	ldr	r3, [pc, #368]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e2:	4959      	ldr	r1, [pc, #356]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035f6:	4b54      	ldr	r3, [pc, #336]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80035f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003604:	4950      	ldr	r1, [pc, #320]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003606:	4313      	orrs	r3, r2
 8003608:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003618:	4b4b      	ldr	r3, [pc, #300]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800361a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800361e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003626:	4948      	ldr	r1, [pc, #288]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003628:	4313      	orrs	r3, r2
 800362a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800363a:	4b43      	ldr	r3, [pc, #268]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800363c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003640:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003648:	493f      	ldr	r1, [pc, #252]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d028      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800365c:	4b3a      	ldr	r3, [pc, #232]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800365e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003662:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800366a:	4937      	ldr	r1, [pc, #220]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003676:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800367a:	d106      	bne.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800367c:	4b32      	ldr	r3, [pc, #200]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	4a31      	ldr	r2, [pc, #196]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003682:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003686:	60d3      	str	r3, [r2, #12]
 8003688:	e011      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800368e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003692:	d10c      	bne.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	3304      	adds	r3, #4
 8003698:	2101      	movs	r1, #1
 800369a:	4618      	mov	r0, r3
 800369c:	f000 f8a4 	bl	80037e8 <RCCEx_PLLSAI1_Config>
 80036a0:	4603      	mov	r3, r0
 80036a2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80036a4:	7cfb      	ldrb	r3, [r7, #19]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80036aa:	7cfb      	ldrb	r3, [r7, #19]
 80036ac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d028      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036ba:	4b23      	ldr	r3, [pc, #140]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036c8:	491f      	ldr	r1, [pc, #124]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036d8:	d106      	bne.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036da:	4b1b      	ldr	r3, [pc, #108]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	4a1a      	ldr	r2, [pc, #104]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036e4:	60d3      	str	r3, [r2, #12]
 80036e6:	e011      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036f0:	d10c      	bne.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	3304      	adds	r3, #4
 80036f6:	2101      	movs	r1, #1
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 f875 	bl	80037e8 <RCCEx_PLLSAI1_Config>
 80036fe:	4603      	mov	r3, r0
 8003700:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003702:	7cfb      	ldrb	r3, [r7, #19]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8003708:	7cfb      	ldrb	r3, [r7, #19]
 800370a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d02b      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003718:	4b0b      	ldr	r3, [pc, #44]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003726:	4908      	ldr	r1, [pc, #32]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003732:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003736:	d109      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003738:	4b03      	ldr	r3, [pc, #12]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4a02      	ldr	r2, [pc, #8]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800373e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003742:	60d3      	str	r3, [r2, #12]
 8003744:	e014      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003750:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003754:	d10c      	bne.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	3304      	adds	r3, #4
 800375a:	2101      	movs	r1, #1
 800375c:	4618      	mov	r0, r3
 800375e:	f000 f843 	bl	80037e8 <RCCEx_PLLSAI1_Config>
 8003762:	4603      	mov	r3, r0
 8003764:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003766:	7cfb      	ldrb	r3, [r7, #19]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800376c:	7cfb      	ldrb	r3, [r7, #19]
 800376e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d01c      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800377c:	4b19      	ldr	r3, [pc, #100]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800377e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003782:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800378a:	4916      	ldr	r1, [pc, #88]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800378c:	4313      	orrs	r3, r2
 800378e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003796:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800379a:	d10c      	bne.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	3304      	adds	r3, #4
 80037a0:	2102      	movs	r1, #2
 80037a2:	4618      	mov	r0, r3
 80037a4:	f000 f820 	bl	80037e8 <RCCEx_PLLSAI1_Config>
 80037a8:	4603      	mov	r3, r0
 80037aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037ac:	7cfb      	ldrb	r3, [r7, #19]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80037b2:	7cfb      	ldrb	r3, [r7, #19]
 80037b4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00a      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037c2:	4b08      	ldr	r3, [pc, #32]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c8:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d0:	4904      	ldr	r1, [pc, #16]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80037d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3718      	adds	r7, #24
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	40021000 	.word	0x40021000

080037e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037f2:	2300      	movs	r3, #0
 80037f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037f6:	4b74      	ldr	r3, [pc, #464]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	f003 0303 	and.w	r3, r3, #3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d018      	beq.n	8003834 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003802:	4b71      	ldr	r3, [pc, #452]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	f003 0203 	and.w	r2, r3, #3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	429a      	cmp	r2, r3
 8003810:	d10d      	bne.n	800382e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
       ||
 8003816:	2b00      	cmp	r3, #0
 8003818:	d009      	beq.n	800382e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800381a:	4b6b      	ldr	r3, [pc, #428]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	091b      	lsrs	r3, r3, #4
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
       ||
 800382a:	429a      	cmp	r2, r3
 800382c:	d047      	beq.n	80038be <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	73fb      	strb	r3, [r7, #15]
 8003832:	e044      	b.n	80038be <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b03      	cmp	r3, #3
 800383a:	d018      	beq.n	800386e <RCCEx_PLLSAI1_Config+0x86>
 800383c:	2b03      	cmp	r3, #3
 800383e:	d825      	bhi.n	800388c <RCCEx_PLLSAI1_Config+0xa4>
 8003840:	2b01      	cmp	r3, #1
 8003842:	d002      	beq.n	800384a <RCCEx_PLLSAI1_Config+0x62>
 8003844:	2b02      	cmp	r3, #2
 8003846:	d009      	beq.n	800385c <RCCEx_PLLSAI1_Config+0x74>
 8003848:	e020      	b.n	800388c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800384a:	4b5f      	ldr	r3, [pc, #380]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d11d      	bne.n	8003892 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800385a:	e01a      	b.n	8003892 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800385c:	4b5a      	ldr	r3, [pc, #360]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003864:	2b00      	cmp	r3, #0
 8003866:	d116      	bne.n	8003896 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800386c:	e013      	b.n	8003896 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800386e:	4b56      	ldr	r3, [pc, #344]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10f      	bne.n	800389a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800387a:	4b53      	ldr	r3, [pc, #332]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d109      	bne.n	800389a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800388a:	e006      	b.n	800389a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	73fb      	strb	r3, [r7, #15]
      break;
 8003890:	e004      	b.n	800389c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003892:	bf00      	nop
 8003894:	e002      	b.n	800389c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003896:	bf00      	nop
 8003898:	e000      	b.n	800389c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800389a:	bf00      	nop
    }

    if(status == HAL_OK)
 800389c:	7bfb      	ldrb	r3, [r7, #15]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10d      	bne.n	80038be <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80038a2:	4b49      	ldr	r3, [pc, #292]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6819      	ldr	r1, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	3b01      	subs	r3, #1
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	430b      	orrs	r3, r1
 80038b8:	4943      	ldr	r1, [pc, #268]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80038be:	7bfb      	ldrb	r3, [r7, #15]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d17c      	bne.n	80039be <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80038c4:	4b40      	ldr	r3, [pc, #256]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a3f      	ldr	r2, [pc, #252]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038d0:	f7fe fbfc 	bl	80020cc <HAL_GetTick>
 80038d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038d6:	e009      	b.n	80038ec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038d8:	f7fe fbf8 	bl	80020cc <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d902      	bls.n	80038ec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	73fb      	strb	r3, [r7, #15]
        break;
 80038ea:	e005      	b.n	80038f8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038ec:	4b36      	ldr	r3, [pc, #216]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1ef      	bne.n	80038d8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d15f      	bne.n	80039be <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d110      	bne.n	8003926 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003904:	4b30      	ldr	r3, [pc, #192]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003906:	691b      	ldr	r3, [r3, #16]
 8003908:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800390c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6892      	ldr	r2, [r2, #8]
 8003914:	0211      	lsls	r1, r2, #8
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	68d2      	ldr	r2, [r2, #12]
 800391a:	06d2      	lsls	r2, r2, #27
 800391c:	430a      	orrs	r2, r1
 800391e:	492a      	ldr	r1, [pc, #168]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003920:	4313      	orrs	r3, r2
 8003922:	610b      	str	r3, [r1, #16]
 8003924:	e027      	b.n	8003976 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d112      	bne.n	8003952 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800392c:	4b26      	ldr	r3, [pc, #152]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003934:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	6892      	ldr	r2, [r2, #8]
 800393c:	0211      	lsls	r1, r2, #8
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6912      	ldr	r2, [r2, #16]
 8003942:	0852      	lsrs	r2, r2, #1
 8003944:	3a01      	subs	r2, #1
 8003946:	0552      	lsls	r2, r2, #21
 8003948:	430a      	orrs	r2, r1
 800394a:	491f      	ldr	r1, [pc, #124]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800394c:	4313      	orrs	r3, r2
 800394e:	610b      	str	r3, [r1, #16]
 8003950:	e011      	b.n	8003976 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003952:	4b1d      	ldr	r3, [pc, #116]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800395a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6892      	ldr	r2, [r2, #8]
 8003962:	0211      	lsls	r1, r2, #8
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6952      	ldr	r2, [r2, #20]
 8003968:	0852      	lsrs	r2, r2, #1
 800396a:	3a01      	subs	r2, #1
 800396c:	0652      	lsls	r2, r2, #25
 800396e:	430a      	orrs	r2, r1
 8003970:	4915      	ldr	r1, [pc, #84]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003972:	4313      	orrs	r3, r2
 8003974:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003976:	4b14      	ldr	r3, [pc, #80]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a13      	ldr	r2, [pc, #76]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800397c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003980:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003982:	f7fe fba3 	bl	80020cc <HAL_GetTick>
 8003986:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003988:	e009      	b.n	800399e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800398a:	f7fe fb9f 	bl	80020cc <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d902      	bls.n	800399e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	73fb      	strb	r3, [r7, #15]
          break;
 800399c:	e005      	b.n	80039aa <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800399e:	4b0a      	ldr	r3, [pc, #40]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0ef      	beq.n	800398a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80039aa:	7bfb      	ldrb	r3, [r7, #15]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d106      	bne.n	80039be <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80039b0:	4b05      	ldr	r3, [pc, #20]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039b2:	691a      	ldr	r2, [r3, #16]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	4903      	ldr	r1, [pc, #12]	; (80039c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80039be:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	40021000 	.word	0x40021000

080039cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e095      	b.n	8003b0a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d108      	bne.n	80039f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039ee:	d009      	beq.n	8003a04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	61da      	str	r2, [r3, #28]
 80039f6:	e005      	b.n	8003a04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d106      	bne.n	8003a24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7fd fd04 	bl	800142c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2202      	movs	r2, #2
 8003a28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a3a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a44:	d902      	bls.n	8003a4c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a46:	2300      	movs	r3, #0
 8003a48:	60fb      	str	r3, [r7, #12]
 8003a4a:	e002      	b.n	8003a52 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003a4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a50:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003a5a:	d007      	beq.n	8003a6c <HAL_SPI_Init+0xa0>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a64:	d002      	beq.n	8003a6c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a7c:	431a      	orrs	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	431a      	orrs	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	69db      	ldr	r3, [r3, #28]
 8003aa0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aae:	ea42 0103 	orr.w	r1, r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	0c1b      	lsrs	r3, r3, #16
 8003ac8:	f003 0204 	and.w	r2, r3, #4
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad0:	f003 0310 	and.w	r3, r3, #16
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ada:	f003 0308 	and.w	r3, r3, #8
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003ae8:	ea42 0103 	orr.w	r1, r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b08a      	sub	sp, #40	; 0x28
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	60f8      	str	r0, [r7, #12]
 8003b1a:	60b9      	str	r1, [r7, #8]
 8003b1c:	607a      	str	r2, [r7, #4]
 8003b1e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003b20:	2301      	movs	r3, #1
 8003b22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d101      	bne.n	8003b38 <HAL_SPI_TransmitReceive+0x26>
 8003b34:	2302      	movs	r3, #2
 8003b36:	e1fb      	b.n	8003f30 <HAL_SPI_TransmitReceive+0x41e>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b40:	f7fe fac4 	bl	80020cc <HAL_GetTick>
 8003b44:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b4c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003b54:	887b      	ldrh	r3, [r7, #2]
 8003b56:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003b58:	887b      	ldrh	r3, [r7, #2]
 8003b5a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b5c:	7efb      	ldrb	r3, [r7, #27]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d00e      	beq.n	8003b80 <HAL_SPI_TransmitReceive+0x6e>
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b68:	d106      	bne.n	8003b78 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d102      	bne.n	8003b78 <HAL_SPI_TransmitReceive+0x66>
 8003b72:	7efb      	ldrb	r3, [r7, #27]
 8003b74:	2b04      	cmp	r3, #4
 8003b76:	d003      	beq.n	8003b80 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003b78:	2302      	movs	r3, #2
 8003b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003b7e:	e1cd      	b.n	8003f1c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d005      	beq.n	8003b92 <HAL_SPI_TransmitReceive+0x80>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d002      	beq.n	8003b92 <HAL_SPI_TransmitReceive+0x80>
 8003b8c:	887b      	ldrh	r3, [r7, #2]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d103      	bne.n	8003b9a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003b98:	e1c0      	b.n	8003f1c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d003      	beq.n	8003bae <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2205      	movs	r2, #5
 8003baa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	887a      	ldrh	r2, [r7, #2]
 8003bbe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	887a      	ldrh	r2, [r7, #2]
 8003bc6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	887a      	ldrh	r2, [r7, #2]
 8003bd4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	887a      	ldrh	r2, [r7, #2]
 8003bda:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003bf0:	d802      	bhi.n	8003bf8 <HAL_SPI_TransmitReceive+0xe6>
 8003bf2:	8a3b      	ldrh	r3, [r7, #16]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d908      	bls.n	8003c0a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	685a      	ldr	r2, [r3, #4]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003c06:	605a      	str	r2, [r3, #4]
 8003c08:	e007      	b.n	8003c1a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c18:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c24:	2b40      	cmp	r3, #64	; 0x40
 8003c26:	d007      	beq.n	8003c38 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c40:	d97c      	bls.n	8003d3c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d002      	beq.n	8003c50 <HAL_SPI_TransmitReceive+0x13e>
 8003c4a:	8a7b      	ldrh	r3, [r7, #18]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d169      	bne.n	8003d24 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c54:	881a      	ldrh	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c60:	1c9a      	adds	r2, r3, #2
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c74:	e056      	b.n	8003d24 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d11b      	bne.n	8003cbc <HAL_SPI_TransmitReceive+0x1aa>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d016      	beq.n	8003cbc <HAL_SPI_TransmitReceive+0x1aa>
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d113      	bne.n	8003cbc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c98:	881a      	ldrh	r2, [r3, #0]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca4:	1c9a      	adds	r2, r3, #2
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d11c      	bne.n	8003d04 <HAL_SPI_TransmitReceive+0x1f2>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d016      	beq.n	8003d04 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68da      	ldr	r2, [r3, #12]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce0:	b292      	uxth	r2, r2
 8003ce2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce8:	1c9a      	adds	r2, r3, #2
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d00:	2301      	movs	r3, #1
 8003d02:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003d04:	f7fe f9e2 	bl	80020cc <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d807      	bhi.n	8003d24 <HAL_SPI_TransmitReceive+0x212>
 8003d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1a:	d003      	beq.n	8003d24 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003d22:	e0fb      	b.n	8003f1c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d1a3      	bne.n	8003c76 <HAL_SPI_TransmitReceive+0x164>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d19d      	bne.n	8003c76 <HAL_SPI_TransmitReceive+0x164>
 8003d3a:	e0df      	b.n	8003efc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <HAL_SPI_TransmitReceive+0x23a>
 8003d44:	8a7b      	ldrh	r3, [r7, #18]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	f040 80cb 	bne.w	8003ee2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d912      	bls.n	8003d7c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d5a:	881a      	ldrh	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d66:	1c9a      	adds	r2, r3, #2
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b02      	subs	r3, #2
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003d7a:	e0b2      	b.n	8003ee2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	330c      	adds	r3, #12
 8003d86:	7812      	ldrb	r2, [r2, #0]
 8003d88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003da2:	e09e      	b.n	8003ee2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d134      	bne.n	8003e1c <HAL_SPI_TransmitReceive+0x30a>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d02f      	beq.n	8003e1c <HAL_SPI_TransmitReceive+0x30a>
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d12c      	bne.n	8003e1c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d912      	bls.n	8003df2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd0:	881a      	ldrh	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ddc:	1c9a      	adds	r2, r3, #2
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	3b02      	subs	r3, #2
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003df0:	e012      	b.n	8003e18 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	330c      	adds	r3, #12
 8003dfc:	7812      	ldrb	r2, [r2, #0]
 8003dfe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e04:	1c5a      	adds	r2, r3, #1
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	3b01      	subs	r3, #1
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d148      	bne.n	8003ebc <HAL_SPI_TransmitReceive+0x3aa>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d042      	beq.n	8003ebc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d923      	bls.n	8003e8a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68da      	ldr	r2, [r3, #12]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4c:	b292      	uxth	r2, r2
 8003e4e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e54:	1c9a      	adds	r2, r3, #2
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	3b02      	subs	r3, #2
 8003e64:	b29a      	uxth	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d81f      	bhi.n	8003eb8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e86:	605a      	str	r2, [r3, #4]
 8003e88:	e016      	b.n	8003eb8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f103 020c 	add.w	r2, r3, #12
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e96:	7812      	ldrb	r2, [r2, #0]
 8003e98:	b2d2      	uxtb	r2, r2
 8003e9a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea0:	1c5a      	adds	r2, r3, #1
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	b29a      	uxth	r2, r3
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ebc:	f7fe f906 	bl	80020cc <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d803      	bhi.n	8003ed4 <HAL_SPI_TransmitReceive+0x3c2>
 8003ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed2:	d102      	bne.n	8003eda <HAL_SPI_TransmitReceive+0x3c8>
 8003ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d103      	bne.n	8003ee2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003ee0:	e01c      	b.n	8003f1c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f47f af5b 	bne.w	8003da4 <HAL_SPI_TransmitReceive+0x292>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f47f af54 	bne.w	8003da4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003efc:	69fa      	ldr	r2, [r7, #28]
 8003efe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f000 f937 	bl	8004174 <SPI_EndRxTxTransaction>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d006      	beq.n	8003f1a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2220      	movs	r2, #32
 8003f16:	661a      	str	r2, [r3, #96]	; 0x60
 8003f18:	e000      	b.n	8003f1c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003f1a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003f2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3728      	adds	r7, #40	; 0x28
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b088      	sub	sp, #32
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	4613      	mov	r3, r2
 8003f46:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f48:	f7fe f8c0 	bl	80020cc <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	4413      	add	r3, r2
 8003f56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f58:	f7fe f8b8 	bl	80020cc <HAL_GetTick>
 8003f5c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f5e:	4b39      	ldr	r3, [pc, #228]	; (8004044 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	015b      	lsls	r3, r3, #5
 8003f64:	0d1b      	lsrs	r3, r3, #20
 8003f66:	69fa      	ldr	r2, [r7, #28]
 8003f68:	fb02 f303 	mul.w	r3, r2, r3
 8003f6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f6e:	e054      	b.n	800401a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f76:	d050      	beq.n	800401a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f78:	f7fe f8a8 	bl	80020cc <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	69fa      	ldr	r2, [r7, #28]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d902      	bls.n	8003f8e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d13d      	bne.n	800400a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fa6:	d111      	bne.n	8003fcc <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fb0:	d004      	beq.n	8003fbc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fba:	d107      	bne.n	8003fcc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fd4:	d10f      	bne.n	8003ff6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ff4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e017      	b.n	800403a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004010:	2300      	movs	r3, #0
 8004012:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	3b01      	subs	r3, #1
 8004018:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	689a      	ldr	r2, [r3, #8]
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	4013      	ands	r3, r2
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	429a      	cmp	r2, r3
 8004028:	bf0c      	ite	eq
 800402a:	2301      	moveq	r3, #1
 800402c:	2300      	movne	r3, #0
 800402e:	b2db      	uxtb	r3, r3
 8004030:	461a      	mov	r2, r3
 8004032:	79fb      	ldrb	r3, [r7, #7]
 8004034:	429a      	cmp	r2, r3
 8004036:	d19b      	bne.n	8003f70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3720      	adds	r7, #32
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	20000000 	.word	0x20000000

08004048 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b08a      	sub	sp, #40	; 0x28
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
 8004054:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004056:	2300      	movs	r3, #0
 8004058:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800405a:	f7fe f837 	bl	80020cc <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004062:	1a9b      	subs	r3, r3, r2
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	4413      	add	r3, r2
 8004068:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800406a:	f7fe f82f 	bl	80020cc <HAL_GetTick>
 800406e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	330c      	adds	r3, #12
 8004076:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004078:	4b3d      	ldr	r3, [pc, #244]	; (8004170 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	4613      	mov	r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	4413      	add	r3, r2
 8004082:	00da      	lsls	r2, r3, #3
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	0d1b      	lsrs	r3, r3, #20
 8004088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800408a:	fb02 f303 	mul.w	r3, r2, r3
 800408e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004090:	e060      	b.n	8004154 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004098:	d107      	bne.n	80040aa <SPI_WaitFifoStateUntilTimeout+0x62>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d104      	bne.n	80040aa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80040a8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b0:	d050      	beq.n	8004154 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040b2:	f7fe f80b 	bl	80020cc <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	6a3b      	ldr	r3, [r7, #32]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040be:	429a      	cmp	r2, r3
 80040c0:	d902      	bls.n	80040c8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80040c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d13d      	bne.n	8004144 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	685a      	ldr	r2, [r3, #4]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80040d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040e0:	d111      	bne.n	8004106 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040ea:	d004      	beq.n	80040f6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040f4:	d107      	bne.n	8004106 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004104:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800410e:	d10f      	bne.n	8004130 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800412e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e010      	b.n	8004166 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800414a:	2300      	movs	r3, #0
 800414c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	3b01      	subs	r3, #1
 8004152:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689a      	ldr	r2, [r3, #8]
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	4013      	ands	r3, r2
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	429a      	cmp	r2, r3
 8004162:	d196      	bne.n	8004092 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3728      	adds	r7, #40	; 0x28
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20000000 	.word	0x20000000

08004174 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af02      	add	r7, sp, #8
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	9300      	str	r3, [sp, #0]
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	2200      	movs	r2, #0
 8004188:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	f7ff ff5b 	bl	8004048 <SPI_WaitFifoStateUntilTimeout>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d007      	beq.n	80041a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800419c:	f043 0220 	orr.w	r2, r3, #32
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e027      	b.n	80041f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2200      	movs	r2, #0
 80041b0:	2180      	movs	r1, #128	; 0x80
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f7ff fec0 	bl	8003f38 <SPI_WaitFlagStateUntilTimeout>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d007      	beq.n	80041ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041c2:	f043 0220 	orr.w	r2, r3, #32
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e014      	b.n	80041f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f7ff ff34 	bl	8004048 <SPI_WaitFifoStateUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d007      	beq.n	80041f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ea:	f043 0220 	orr.w	r2, r3, #32
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e000      	b.n	80041f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e049      	b.n	80042a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d106      	bne.n	800422c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7fd fb5c 	bl	80018e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	3304      	adds	r3, #4
 800423c:	4619      	mov	r1, r3
 800423e:	4610      	mov	r0, r2
 8004240:	f000 fba0 	bl	8004984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3708      	adds	r7, #8
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
	...

080042b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d001      	beq.n	80042c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e033      	b.n	8004330 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2202      	movs	r2, #2
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a19      	ldr	r2, [pc, #100]	; (800433c <HAL_TIM_Base_Start+0x8c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d009      	beq.n	80042ee <HAL_TIM_Base_Start+0x3e>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e2:	d004      	beq.n	80042ee <HAL_TIM_Base_Start+0x3e>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a15      	ldr	r2, [pc, #84]	; (8004340 <HAL_TIM_Base_Start+0x90>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d115      	bne.n	800431a <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689a      	ldr	r2, [r3, #8]
 80042f4:	4b13      	ldr	r3, [pc, #76]	; (8004344 <HAL_TIM_Base_Start+0x94>)
 80042f6:	4013      	ands	r3, r2
 80042f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2b06      	cmp	r3, #6
 80042fe:	d015      	beq.n	800432c <HAL_TIM_Base_Start+0x7c>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004306:	d011      	beq.n	800432c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0201 	orr.w	r2, r2, #1
 8004316:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004318:	e008      	b.n	800432c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f042 0201 	orr.w	r2, r2, #1
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	e000      	b.n	800432e <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800432c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	40012c00 	.word	0x40012c00
 8004340:	40014000 	.word	0x40014000
 8004344:	00010007 	.word	0x00010007

08004348 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e049      	b.n	80043ee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d106      	bne.n	8004374 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 f841 	bl	80043f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	3304      	adds	r3, #4
 8004384:	4619      	mov	r1, r3
 8004386:	4610      	mov	r0, r2
 8004388:	f000 fafc 	bl	8004984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3708      	adds	r7, #8
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043f6:	b480      	push	{r7}
 80043f8:	b083      	sub	sp, #12
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043fe:	bf00      	nop
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
	...

0800440c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d109      	bne.n	8004430 <HAL_TIM_PWM_Start+0x24>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004422:	b2db      	uxtb	r3, r3
 8004424:	2b01      	cmp	r3, #1
 8004426:	bf14      	ite	ne
 8004428:	2301      	movne	r3, #1
 800442a:	2300      	moveq	r3, #0
 800442c:	b2db      	uxtb	r3, r3
 800442e:	e03c      	b.n	80044aa <HAL_TIM_PWM_Start+0x9e>
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	2b04      	cmp	r3, #4
 8004434:	d109      	bne.n	800444a <HAL_TIM_PWM_Start+0x3e>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b01      	cmp	r3, #1
 8004440:	bf14      	ite	ne
 8004442:	2301      	movne	r3, #1
 8004444:	2300      	moveq	r3, #0
 8004446:	b2db      	uxtb	r3, r3
 8004448:	e02f      	b.n	80044aa <HAL_TIM_PWM_Start+0x9e>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	2b08      	cmp	r3, #8
 800444e:	d109      	bne.n	8004464 <HAL_TIM_PWM_Start+0x58>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b01      	cmp	r3, #1
 800445a:	bf14      	ite	ne
 800445c:	2301      	movne	r3, #1
 800445e:	2300      	moveq	r3, #0
 8004460:	b2db      	uxtb	r3, r3
 8004462:	e022      	b.n	80044aa <HAL_TIM_PWM_Start+0x9e>
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	2b0c      	cmp	r3, #12
 8004468:	d109      	bne.n	800447e <HAL_TIM_PWM_Start+0x72>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b01      	cmp	r3, #1
 8004474:	bf14      	ite	ne
 8004476:	2301      	movne	r3, #1
 8004478:	2300      	moveq	r3, #0
 800447a:	b2db      	uxtb	r3, r3
 800447c:	e015      	b.n	80044aa <HAL_TIM_PWM_Start+0x9e>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	2b10      	cmp	r3, #16
 8004482:	d109      	bne.n	8004498 <HAL_TIM_PWM_Start+0x8c>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b01      	cmp	r3, #1
 800448e:	bf14      	ite	ne
 8004490:	2301      	movne	r3, #1
 8004492:	2300      	moveq	r3, #0
 8004494:	b2db      	uxtb	r3, r3
 8004496:	e008      	b.n	80044aa <HAL_TIM_PWM_Start+0x9e>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	bf14      	ite	ne
 80044a4:	2301      	movne	r3, #1
 80044a6:	2300      	moveq	r3, #0
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e07e      	b.n	80045b0 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d104      	bne.n	80044c2 <HAL_TIM_PWM_Start+0xb6>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044c0:	e023      	b.n	800450a <HAL_TIM_PWM_Start+0xfe>
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b04      	cmp	r3, #4
 80044c6:	d104      	bne.n	80044d2 <HAL_TIM_PWM_Start+0xc6>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044d0:	e01b      	b.n	800450a <HAL_TIM_PWM_Start+0xfe>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b08      	cmp	r3, #8
 80044d6:	d104      	bne.n	80044e2 <HAL_TIM_PWM_Start+0xd6>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044e0:	e013      	b.n	800450a <HAL_TIM_PWM_Start+0xfe>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b0c      	cmp	r3, #12
 80044e6:	d104      	bne.n	80044f2 <HAL_TIM_PWM_Start+0xe6>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2202      	movs	r2, #2
 80044ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80044f0:	e00b      	b.n	800450a <HAL_TIM_PWM_Start+0xfe>
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b10      	cmp	r3, #16
 80044f6:	d104      	bne.n	8004502 <HAL_TIM_PWM_Start+0xf6>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004500:	e003      	b.n	800450a <HAL_TIM_PWM_Start+0xfe>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2202      	movs	r2, #2
 8004506:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2201      	movs	r2, #1
 8004510:	6839      	ldr	r1, [r7, #0]
 8004512:	4618      	mov	r0, r3
 8004514:	f000 fdb2 	bl	800507c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a26      	ldr	r2, [pc, #152]	; (80045b8 <HAL_TIM_PWM_Start+0x1ac>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d009      	beq.n	8004536 <HAL_TIM_PWM_Start+0x12a>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a25      	ldr	r2, [pc, #148]	; (80045bc <HAL_TIM_PWM_Start+0x1b0>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d004      	beq.n	8004536 <HAL_TIM_PWM_Start+0x12a>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a23      	ldr	r2, [pc, #140]	; (80045c0 <HAL_TIM_PWM_Start+0x1b4>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d101      	bne.n	800453a <HAL_TIM_PWM_Start+0x12e>
 8004536:	2301      	movs	r3, #1
 8004538:	e000      	b.n	800453c <HAL_TIM_PWM_Start+0x130>
 800453a:	2300      	movs	r3, #0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d007      	beq.n	8004550 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800454e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a18      	ldr	r2, [pc, #96]	; (80045b8 <HAL_TIM_PWM_Start+0x1ac>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d009      	beq.n	800456e <HAL_TIM_PWM_Start+0x162>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004562:	d004      	beq.n	800456e <HAL_TIM_PWM_Start+0x162>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a14      	ldr	r2, [pc, #80]	; (80045bc <HAL_TIM_PWM_Start+0x1b0>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d115      	bne.n	800459a <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	689a      	ldr	r2, [r3, #8]
 8004574:	4b13      	ldr	r3, [pc, #76]	; (80045c4 <HAL_TIM_PWM_Start+0x1b8>)
 8004576:	4013      	ands	r3, r2
 8004578:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2b06      	cmp	r3, #6
 800457e:	d015      	beq.n	80045ac <HAL_TIM_PWM_Start+0x1a0>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004586:	d011      	beq.n	80045ac <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f042 0201 	orr.w	r2, r2, #1
 8004596:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004598:	e008      	b.n	80045ac <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f042 0201 	orr.w	r2, r2, #1
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	e000      	b.n	80045ae <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3710      	adds	r7, #16
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	40012c00 	.word	0x40012c00
 80045bc:	40014000 	.word	0x40014000
 80045c0:	40014400 	.word	0x40014400
 80045c4:	00010007 	.word	0x00010007

080045c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b086      	sub	sp, #24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d4:	2300      	movs	r3, #0
 80045d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d101      	bne.n	80045e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045e2:	2302      	movs	r3, #2
 80045e4:	e0ff      	b.n	80047e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b14      	cmp	r3, #20
 80045f2:	f200 80f0 	bhi.w	80047d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80045f6:	a201      	add	r2, pc, #4	; (adr r2, 80045fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fc:	08004651 	.word	0x08004651
 8004600:	080047d7 	.word	0x080047d7
 8004604:	080047d7 	.word	0x080047d7
 8004608:	080047d7 	.word	0x080047d7
 800460c:	08004691 	.word	0x08004691
 8004610:	080047d7 	.word	0x080047d7
 8004614:	080047d7 	.word	0x080047d7
 8004618:	080047d7 	.word	0x080047d7
 800461c:	080046d3 	.word	0x080046d3
 8004620:	080047d7 	.word	0x080047d7
 8004624:	080047d7 	.word	0x080047d7
 8004628:	080047d7 	.word	0x080047d7
 800462c:	08004713 	.word	0x08004713
 8004630:	080047d7 	.word	0x080047d7
 8004634:	080047d7 	.word	0x080047d7
 8004638:	080047d7 	.word	0x080047d7
 800463c:	08004755 	.word	0x08004755
 8004640:	080047d7 	.word	0x080047d7
 8004644:	080047d7 	.word	0x080047d7
 8004648:	080047d7 	.word	0x080047d7
 800464c:	08004795 	.word	0x08004795
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 f9f8 	bl	8004a4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	699a      	ldr	r2, [r3, #24]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 0208 	orr.w	r2, r2, #8
 800466a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699a      	ldr	r2, [r3, #24]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0204 	bic.w	r2, r2, #4
 800467a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6999      	ldr	r1, [r3, #24]
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	691a      	ldr	r2, [r3, #16]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	430a      	orrs	r2, r1
 800468c:	619a      	str	r2, [r3, #24]
      break;
 800468e:	e0a5      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68b9      	ldr	r1, [r7, #8]
 8004696:	4618      	mov	r0, r3
 8004698:	f000 fa54 	bl	8004b44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699a      	ldr	r2, [r3, #24]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699a      	ldr	r2, [r3, #24]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6999      	ldr	r1, [r3, #24]
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	021a      	lsls	r2, r3, #8
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	619a      	str	r2, [r3, #24]
      break;
 80046d0:	e084      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68b9      	ldr	r1, [r7, #8]
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 faad 	bl	8004c38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	69da      	ldr	r2, [r3, #28]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f042 0208 	orr.w	r2, r2, #8
 80046ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69da      	ldr	r2, [r3, #28]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 0204 	bic.w	r2, r2, #4
 80046fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69d9      	ldr	r1, [r3, #28]
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	61da      	str	r2, [r3, #28]
      break;
 8004710:	e064      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68b9      	ldr	r1, [r7, #8]
 8004718:	4618      	mov	r0, r3
 800471a:	f000 fb05 	bl	8004d28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	69da      	ldr	r2, [r3, #28]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800472c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	69da      	ldr	r2, [r3, #28]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800473c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	69d9      	ldr	r1, [r3, #28]
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	021a      	lsls	r2, r3, #8
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	430a      	orrs	r2, r1
 8004750:	61da      	str	r2, [r3, #28]
      break;
 8004752:	e043      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68b9      	ldr	r1, [r7, #8]
 800475a:	4618      	mov	r0, r3
 800475c:	f000 fb42 	bl	8004de4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f042 0208 	orr.w	r2, r2, #8
 800476e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0204 	bic.w	r2, r2, #4
 800477e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	691a      	ldr	r2, [r3, #16]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004792:	e023      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68b9      	ldr	r1, [r7, #8]
 800479a:	4618      	mov	r0, r3
 800479c:	f000 fb7a 	bl	8004e94 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047ae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	021a      	lsls	r2, r3, #8
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80047d4:	e002      	b.n	80047dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	75fb      	strb	r3, [r7, #23]
      break;
 80047da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3718      	adds	r7, #24
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop

080047f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047fa:	2300      	movs	r3, #0
 80047fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004804:	2b01      	cmp	r3, #1
 8004806:	d101      	bne.n	800480c <HAL_TIM_ConfigClockSource+0x1c>
 8004808:	2302      	movs	r3, #2
 800480a:	e0b6      	b.n	800497a <HAL_TIM_ConfigClockSource+0x18a>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800482a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800482e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004836:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004848:	d03e      	beq.n	80048c8 <HAL_TIM_ConfigClockSource+0xd8>
 800484a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800484e:	f200 8087 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004852:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004856:	f000 8086 	beq.w	8004966 <HAL_TIM_ConfigClockSource+0x176>
 800485a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800485e:	d87f      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004860:	2b70      	cmp	r3, #112	; 0x70
 8004862:	d01a      	beq.n	800489a <HAL_TIM_ConfigClockSource+0xaa>
 8004864:	2b70      	cmp	r3, #112	; 0x70
 8004866:	d87b      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004868:	2b60      	cmp	r3, #96	; 0x60
 800486a:	d050      	beq.n	800490e <HAL_TIM_ConfigClockSource+0x11e>
 800486c:	2b60      	cmp	r3, #96	; 0x60
 800486e:	d877      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004870:	2b50      	cmp	r3, #80	; 0x50
 8004872:	d03c      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0xfe>
 8004874:	2b50      	cmp	r3, #80	; 0x50
 8004876:	d873      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004878:	2b40      	cmp	r3, #64	; 0x40
 800487a:	d058      	beq.n	800492e <HAL_TIM_ConfigClockSource+0x13e>
 800487c:	2b40      	cmp	r3, #64	; 0x40
 800487e:	d86f      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004880:	2b30      	cmp	r3, #48	; 0x30
 8004882:	d064      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15e>
 8004884:	2b30      	cmp	r3, #48	; 0x30
 8004886:	d86b      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004888:	2b20      	cmp	r3, #32
 800488a:	d060      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15e>
 800488c:	2b20      	cmp	r3, #32
 800488e:	d867      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
 8004890:	2b00      	cmp	r3, #0
 8004892:	d05c      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15e>
 8004894:	2b10      	cmp	r3, #16
 8004896:	d05a      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x15e>
 8004898:	e062      	b.n	8004960 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6818      	ldr	r0, [r3, #0]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	6899      	ldr	r1, [r3, #8]
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	f000 fbc7 	bl	800503c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80048bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	609a      	str	r2, [r3, #8]
      break;
 80048c6:	e04f      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6818      	ldr	r0, [r3, #0]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	6899      	ldr	r1, [r3, #8]
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685a      	ldr	r2, [r3, #4]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f000 fbb0 	bl	800503c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689a      	ldr	r2, [r3, #8]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048ea:	609a      	str	r2, [r3, #8]
      break;
 80048ec:	e03c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6818      	ldr	r0, [r3, #0]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	6859      	ldr	r1, [r3, #4]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	461a      	mov	r2, r3
 80048fc:	f000 fb24 	bl	8004f48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2150      	movs	r1, #80	; 0x50
 8004906:	4618      	mov	r0, r3
 8004908:	f000 fb7d 	bl	8005006 <TIM_ITRx_SetConfig>
      break;
 800490c:	e02c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6818      	ldr	r0, [r3, #0]
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	6859      	ldr	r1, [r3, #4]
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	461a      	mov	r2, r3
 800491c:	f000 fb43 	bl	8004fa6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2160      	movs	r1, #96	; 0x60
 8004926:	4618      	mov	r0, r3
 8004928:	f000 fb6d 	bl	8005006 <TIM_ITRx_SetConfig>
      break;
 800492c:	e01c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6818      	ldr	r0, [r3, #0]
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	6859      	ldr	r1, [r3, #4]
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	461a      	mov	r2, r3
 800493c:	f000 fb04 	bl	8004f48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2140      	movs	r1, #64	; 0x40
 8004946:	4618      	mov	r0, r3
 8004948:	f000 fb5d 	bl	8005006 <TIM_ITRx_SetConfig>
      break;
 800494c:	e00c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4619      	mov	r1, r3
 8004958:	4610      	mov	r0, r2
 800495a:	f000 fb54 	bl	8005006 <TIM_ITRx_SetConfig>
      break;
 800495e:	e003      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	73fb      	strb	r3, [r7, #15]
      break;
 8004964:	e000      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004966:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004978:	7bfb      	ldrb	r3, [r7, #15]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
	...

08004984 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a2a      	ldr	r2, [pc, #168]	; (8004a40 <TIM_Base_SetConfig+0xbc>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d003      	beq.n	80049a4 <TIM_Base_SetConfig+0x20>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049a2:	d108      	bne.n	80049b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a21      	ldr	r2, [pc, #132]	; (8004a40 <TIM_Base_SetConfig+0xbc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00b      	beq.n	80049d6 <TIM_Base_SetConfig+0x52>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c4:	d007      	beq.n	80049d6 <TIM_Base_SetConfig+0x52>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a1e      	ldr	r2, [pc, #120]	; (8004a44 <TIM_Base_SetConfig+0xc0>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d003      	beq.n	80049d6 <TIM_Base_SetConfig+0x52>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a1d      	ldr	r2, [pc, #116]	; (8004a48 <TIM_Base_SetConfig+0xc4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d108      	bne.n	80049e8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a0c      	ldr	r2, [pc, #48]	; (8004a40 <TIM_Base_SetConfig+0xbc>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d007      	beq.n	8004a24 <TIM_Base_SetConfig+0xa0>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a0b      	ldr	r2, [pc, #44]	; (8004a44 <TIM_Base_SetConfig+0xc0>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <TIM_Base_SetConfig+0xa0>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a0a      	ldr	r2, [pc, #40]	; (8004a48 <TIM_Base_SetConfig+0xc4>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d103      	bne.n	8004a2c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	691a      	ldr	r2, [r3, #16]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	615a      	str	r2, [r3, #20]
}
 8004a32:	bf00      	nop
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	40012c00 	.word	0x40012c00
 8004a44:	40014000 	.word	0x40014000
 8004a48:	40014400 	.word	0x40014400

08004a4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b087      	sub	sp, #28
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	f023 0201 	bic.w	r2, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0303 	bic.w	r3, r3, #3
 8004a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	f023 0302 	bic.w	r3, r3, #2
 8004a98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a24      	ldr	r2, [pc, #144]	; (8004b38 <TIM_OC1_SetConfig+0xec>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d007      	beq.n	8004abc <TIM_OC1_SetConfig+0x70>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a23      	ldr	r2, [pc, #140]	; (8004b3c <TIM_OC1_SetConfig+0xf0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d003      	beq.n	8004abc <TIM_OC1_SetConfig+0x70>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a22      	ldr	r2, [pc, #136]	; (8004b40 <TIM_OC1_SetConfig+0xf4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d10c      	bne.n	8004ad6 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f023 0308 	bic.w	r3, r3, #8
 8004ac2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f023 0304 	bic.w	r3, r3, #4
 8004ad4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a17      	ldr	r2, [pc, #92]	; (8004b38 <TIM_OC1_SetConfig+0xec>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d007      	beq.n	8004aee <TIM_OC1_SetConfig+0xa2>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a16      	ldr	r2, [pc, #88]	; (8004b3c <TIM_OC1_SetConfig+0xf0>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d003      	beq.n	8004aee <TIM_OC1_SetConfig+0xa2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a15      	ldr	r2, [pc, #84]	; (8004b40 <TIM_OC1_SetConfig+0xf4>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d111      	bne.n	8004b12 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	699b      	ldr	r3, [r3, #24]
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	685a      	ldr	r2, [r3, #4]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	621a      	str	r2, [r3, #32]
}
 8004b2c:	bf00      	nop
 8004b2e:	371c      	adds	r7, #28
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr
 8004b38:	40012c00 	.word	0x40012c00
 8004b3c:	40014000 	.word	0x40014000
 8004b40:	40014400 	.word	0x40014400

08004b44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b087      	sub	sp, #28
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	f023 0210 	bic.w	r2, r3, #16
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	021b      	lsls	r3, r3, #8
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	f023 0320 	bic.w	r3, r3, #32
 8004b92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a22      	ldr	r2, [pc, #136]	; (8004c2c <TIM_OC2_SetConfig+0xe8>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d10d      	bne.n	8004bc4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	697a      	ldr	r2, [r7, #20]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a19      	ldr	r2, [pc, #100]	; (8004c2c <TIM_OC2_SetConfig+0xe8>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d007      	beq.n	8004bdc <TIM_OC2_SetConfig+0x98>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	4a18      	ldr	r2, [pc, #96]	; (8004c30 <TIM_OC2_SetConfig+0xec>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d003      	beq.n	8004bdc <TIM_OC2_SetConfig+0x98>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a17      	ldr	r2, [pc, #92]	; (8004c34 <TIM_OC2_SetConfig+0xf0>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d113      	bne.n	8004c04 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004be2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	621a      	str	r2, [r3, #32]
}
 8004c1e:	bf00      	nop
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	40012c00 	.word	0x40012c00
 8004c30:	40014000 	.word	0x40014000
 8004c34:	40014400 	.word	0x40014400

08004c38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b087      	sub	sp, #28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0303 	bic.w	r3, r3, #3
 8004c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	021b      	lsls	r3, r3, #8
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a21      	ldr	r2, [pc, #132]	; (8004d1c <TIM_OC3_SetConfig+0xe4>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d10d      	bne.n	8004cb6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	021b      	lsls	r3, r3, #8
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a18      	ldr	r2, [pc, #96]	; (8004d1c <TIM_OC3_SetConfig+0xe4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d007      	beq.n	8004cce <TIM_OC3_SetConfig+0x96>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a17      	ldr	r2, [pc, #92]	; (8004d20 <TIM_OC3_SetConfig+0xe8>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d003      	beq.n	8004cce <TIM_OC3_SetConfig+0x96>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a16      	ldr	r2, [pc, #88]	; (8004d24 <TIM_OC3_SetConfig+0xec>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d113      	bne.n	8004cf6 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	011b      	lsls	r3, r3, #4
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	621a      	str	r2, [r3, #32]
}
 8004d10:	bf00      	nop
 8004d12:	371c      	adds	r7, #28
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	40012c00 	.word	0x40012c00
 8004d20:	40014000 	.word	0x40014000
 8004d24:	40014400 	.word	0x40014400

08004d28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b087      	sub	sp, #28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	69db      	ldr	r3, [r3, #28]
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	021b      	lsls	r3, r3, #8
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	031b      	lsls	r3, r3, #12
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a14      	ldr	r2, [pc, #80]	; (8004dd8 <TIM_OC4_SetConfig+0xb0>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d007      	beq.n	8004d9c <TIM_OC4_SetConfig+0x74>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a13      	ldr	r2, [pc, #76]	; (8004ddc <TIM_OC4_SetConfig+0xb4>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d003      	beq.n	8004d9c <TIM_OC4_SetConfig+0x74>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a12      	ldr	r2, [pc, #72]	; (8004de0 <TIM_OC4_SetConfig+0xb8>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d109      	bne.n	8004db0 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004da2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	019b      	lsls	r3, r3, #6
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	621a      	str	r2, [r3, #32]
}
 8004dca:	bf00      	nop
 8004dcc:	371c      	adds	r7, #28
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	40012c00 	.word	0x40012c00
 8004ddc:	40014000 	.word	0x40014000
 8004de0:	40014400 	.word	0x40014400

08004de4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004e28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	041b      	lsls	r3, r3, #16
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a13      	ldr	r2, [pc, #76]	; (8004e88 <TIM_OC5_SetConfig+0xa4>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d007      	beq.n	8004e4e <TIM_OC5_SetConfig+0x6a>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a12      	ldr	r2, [pc, #72]	; (8004e8c <TIM_OC5_SetConfig+0xa8>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d003      	beq.n	8004e4e <TIM_OC5_SetConfig+0x6a>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a11      	ldr	r2, [pc, #68]	; (8004e90 <TIM_OC5_SetConfig+0xac>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d109      	bne.n	8004e62 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	021b      	lsls	r3, r3, #8
 8004e5c:	697a      	ldr	r2, [r7, #20]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	685a      	ldr	r2, [r3, #4]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	621a      	str	r2, [r3, #32]
}
 8004e7c:	bf00      	nop
 8004e7e:	371c      	adds	r7, #28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr
 8004e88:	40012c00 	.word	0x40012c00
 8004e8c:	40014000 	.word	0x40014000
 8004e90:	40014400 	.word	0x40014400

08004e94 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ec2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ec6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	021b      	lsls	r3, r3, #8
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004eda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	051b      	lsls	r3, r3, #20
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a14      	ldr	r2, [pc, #80]	; (8004f3c <TIM_OC6_SetConfig+0xa8>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d007      	beq.n	8004f00 <TIM_OC6_SetConfig+0x6c>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a13      	ldr	r2, [pc, #76]	; (8004f40 <TIM_OC6_SetConfig+0xac>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d003      	beq.n	8004f00 <TIM_OC6_SetConfig+0x6c>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a12      	ldr	r2, [pc, #72]	; (8004f44 <TIM_OC6_SetConfig+0xb0>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d109      	bne.n	8004f14 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	029b      	lsls	r3, r3, #10
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	621a      	str	r2, [r3, #32]
}
 8004f2e:	bf00      	nop
 8004f30:	371c      	adds	r7, #28
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	40012c00 	.word	0x40012c00
 8004f40:	40014000 	.word	0x40014000
 8004f44:	40014400 	.word	0x40014400

08004f48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	f023 0201 	bic.w	r2, r3, #1
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	011b      	lsls	r3, r3, #4
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f023 030a 	bic.w	r3, r3, #10
 8004f84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f86:	697a      	ldr	r2, [r7, #20]
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	697a      	ldr	r2, [r7, #20]
 8004f98:	621a      	str	r2, [r3, #32]
}
 8004f9a:	bf00      	nop
 8004f9c:	371c      	adds	r7, #28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b087      	sub	sp, #28
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	60f8      	str	r0, [r7, #12]
 8004fae:	60b9      	str	r1, [r7, #8]
 8004fb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6a1b      	ldr	r3, [r3, #32]
 8004fb6:	f023 0210 	bic.w	r2, r3, #16
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	031b      	lsls	r3, r3, #12
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004fe2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	621a      	str	r2, [r3, #32]
}
 8004ffa:	bf00      	nop
 8004ffc:	371c      	adds	r7, #28
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr

08005006 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005006:	b480      	push	{r7}
 8005008:	b085      	sub	sp, #20
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
 800500e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800501c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	4313      	orrs	r3, r2
 8005024:	f043 0307 	orr.w	r3, r3, #7
 8005028:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	609a      	str	r2, [r3, #8]
}
 8005030:	bf00      	nop
 8005032:	3714      	adds	r7, #20
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800503c:	b480      	push	{r7}
 800503e:	b087      	sub	sp, #28
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
 8005048:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005056:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	021a      	lsls	r2, r3, #8
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	431a      	orrs	r2, r3
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	4313      	orrs	r3, r2
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	4313      	orrs	r3, r2
 8005068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	609a      	str	r2, [r3, #8]
}
 8005070:	bf00      	nop
 8005072:	371c      	adds	r7, #28
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	f003 031f 	and.w	r3, r3, #31
 800508e:	2201      	movs	r2, #1
 8005090:	fa02 f303 	lsl.w	r3, r2, r3
 8005094:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6a1a      	ldr	r2, [r3, #32]
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	43db      	mvns	r3, r3
 800509e:	401a      	ands	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6a1a      	ldr	r2, [r3, #32]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f003 031f 	and.w	r3, r3, #31
 80050ae:	6879      	ldr	r1, [r7, #4]
 80050b0:	fa01 f303 	lsl.w	r3, r1, r3
 80050b4:	431a      	orrs	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	621a      	str	r2, [r3, #32]
}
 80050ba:	bf00      	nop
 80050bc:	371c      	adds	r7, #28
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
	...

080050c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d101      	bne.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050dc:	2302      	movs	r3, #2
 80050de:	e04f      	b.n	8005180 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a21      	ldr	r2, [pc, #132]	; (800518c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d108      	bne.n	800511c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005110:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	4313      	orrs	r3, r2
 800511a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005122:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	4313      	orrs	r3, r2
 800512c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a14      	ldr	r2, [pc, #80]	; (800518c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d009      	beq.n	8005154 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005148:	d004      	beq.n	8005154 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a10      	ldr	r2, [pc, #64]	; (8005190 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d10c      	bne.n	800516e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800515a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	68ba      	ldr	r2, [r7, #8]
 8005162:	4313      	orrs	r3, r2
 8005164:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68ba      	ldr	r2, [r7, #8]
 800516c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3714      	adds	r7, #20
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr
 800518c:	40012c00 	.word	0x40012c00
 8005190:	40014000 	.word	0x40014000

08005194 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e040      	b.n	8005228 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d106      	bne.n	80051bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f7fc fc2c 	bl	8001a14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2224      	movs	r2, #36	; 0x24
 80051c0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f022 0201 	bic.w	r2, r2, #1
 80051d0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f8c0 	bl	8005358 <UART_SetConfig>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d101      	bne.n	80051e2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e022      	b.n	8005228 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d002      	beq.n	80051f0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 fb0e 	bl	800580c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	685a      	ldr	r2, [r3, #4]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	689a      	ldr	r2, [r3, #8]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800520e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f042 0201 	orr.w	r2, r2, #1
 800521e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 fb95 	bl	8005950 <UART_CheckIdleState>
 8005226:	4603      	mov	r3, r0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3708      	adds	r7, #8
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b08a      	sub	sp, #40	; 0x28
 8005234:	af02      	add	r7, sp, #8
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	603b      	str	r3, [r7, #0]
 800523c:	4613      	mov	r3, r2
 800523e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005244:	2b20      	cmp	r3, #32
 8005246:	f040 8082 	bne.w	800534e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d002      	beq.n	8005256 <HAL_UART_Transmit+0x26>
 8005250:	88fb      	ldrh	r3, [r7, #6]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e07a      	b.n	8005350 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005260:	2b01      	cmp	r3, #1
 8005262:	d101      	bne.n	8005268 <HAL_UART_Transmit+0x38>
 8005264:	2302      	movs	r3, #2
 8005266:	e073      	b.n	8005350 <HAL_UART_Transmit+0x120>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2221      	movs	r2, #33	; 0x21
 800527c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800527e:	f7fc ff25 	bl	80020cc <HAL_GetTick>
 8005282:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	88fa      	ldrh	r2, [r7, #6]
 8005288:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	88fa      	ldrh	r2, [r7, #6]
 8005290:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800529c:	d108      	bne.n	80052b0 <HAL_UART_Transmit+0x80>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d104      	bne.n	80052b0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80052a6:	2300      	movs	r3, #0
 80052a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	61bb      	str	r3, [r7, #24]
 80052ae:	e003      	b.n	80052b8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052b4:	2300      	movs	r3, #0
 80052b6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80052c0:	e02d      	b.n	800531e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	9300      	str	r3, [sp, #0]
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2200      	movs	r2, #0
 80052ca:	2180      	movs	r1, #128	; 0x80
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 fb88 	bl	80059e2 <UART_WaitOnFlagUntilTimeout>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e039      	b.n	8005350 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10b      	bne.n	80052fa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	881a      	ldrh	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052ee:	b292      	uxth	r2, r2
 80052f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	3302      	adds	r3, #2
 80052f6:	61bb      	str	r3, [r7, #24]
 80052f8:	e008      	b.n	800530c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	781a      	ldrb	r2, [r3, #0]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	b292      	uxth	r2, r2
 8005304:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	3301      	adds	r3, #1
 800530a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005312:	b29b      	uxth	r3, r3
 8005314:	3b01      	subs	r3, #1
 8005316:	b29a      	uxth	r2, r3
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005324:	b29b      	uxth	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d1cb      	bne.n	80052c2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	9300      	str	r3, [sp, #0]
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2200      	movs	r2, #0
 8005332:	2140      	movs	r1, #64	; 0x40
 8005334:	68f8      	ldr	r0, [r7, #12]
 8005336:	f000 fb54 	bl	80059e2 <UART_WaitOnFlagUntilTimeout>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d001      	beq.n	8005344 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e005      	b.n	8005350 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2220      	movs	r2, #32
 8005348:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800534a:	2300      	movs	r3, #0
 800534c:	e000      	b.n	8005350 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800534e:	2302      	movs	r3, #2
  }
}
 8005350:	4618      	mov	r0, r3
 8005352:	3720      	adds	r7, #32
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800535c:	b08a      	sub	sp, #40	; 0x28
 800535e:	af00      	add	r7, sp, #0
 8005360:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005362:	2300      	movs	r3, #0
 8005364:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	689a      	ldr	r2, [r3, #8]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	431a      	orrs	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	431a      	orrs	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	69db      	ldr	r3, [r3, #28]
 800537c:	4313      	orrs	r3, r2
 800537e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	4b9e      	ldr	r3, [pc, #632]	; (8005600 <UART_SetConfig+0x2a8>)
 8005388:	4013      	ands	r3, r2
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	6812      	ldr	r2, [r2, #0]
 800538e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005390:	430b      	orrs	r3, r1
 8005392:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	68da      	ldr	r2, [r3, #12]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	699b      	ldr	r3, [r3, #24]
 80053ae:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a93      	ldr	r2, [pc, #588]	; (8005604 <UART_SetConfig+0x2ac>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d004      	beq.n	80053c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6a1b      	ldr	r3, [r3, #32]
 80053be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053c0:	4313      	orrs	r3, r2
 80053c2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053d4:	430a      	orrs	r2, r1
 80053d6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a8a      	ldr	r2, [pc, #552]	; (8005608 <UART_SetConfig+0x2b0>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d126      	bne.n	8005430 <UART_SetConfig+0xd8>
 80053e2:	4b8a      	ldr	r3, [pc, #552]	; (800560c <UART_SetConfig+0x2b4>)
 80053e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053e8:	f003 0303 	and.w	r3, r3, #3
 80053ec:	2b03      	cmp	r3, #3
 80053ee:	d81b      	bhi.n	8005428 <UART_SetConfig+0xd0>
 80053f0:	a201      	add	r2, pc, #4	; (adr r2, 80053f8 <UART_SetConfig+0xa0>)
 80053f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f6:	bf00      	nop
 80053f8:	08005409 	.word	0x08005409
 80053fc:	08005419 	.word	0x08005419
 8005400:	08005411 	.word	0x08005411
 8005404:	08005421 	.word	0x08005421
 8005408:	2301      	movs	r3, #1
 800540a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800540e:	e0ab      	b.n	8005568 <UART_SetConfig+0x210>
 8005410:	2302      	movs	r3, #2
 8005412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005416:	e0a7      	b.n	8005568 <UART_SetConfig+0x210>
 8005418:	2304      	movs	r3, #4
 800541a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800541e:	e0a3      	b.n	8005568 <UART_SetConfig+0x210>
 8005420:	2308      	movs	r3, #8
 8005422:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005426:	e09f      	b.n	8005568 <UART_SetConfig+0x210>
 8005428:	2310      	movs	r3, #16
 800542a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800542e:	e09b      	b.n	8005568 <UART_SetConfig+0x210>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a76      	ldr	r2, [pc, #472]	; (8005610 <UART_SetConfig+0x2b8>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d138      	bne.n	80054ac <UART_SetConfig+0x154>
 800543a:	4b74      	ldr	r3, [pc, #464]	; (800560c <UART_SetConfig+0x2b4>)
 800543c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005440:	f003 030c 	and.w	r3, r3, #12
 8005444:	2b0c      	cmp	r3, #12
 8005446:	d82d      	bhi.n	80054a4 <UART_SetConfig+0x14c>
 8005448:	a201      	add	r2, pc, #4	; (adr r2, 8005450 <UART_SetConfig+0xf8>)
 800544a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800544e:	bf00      	nop
 8005450:	08005485 	.word	0x08005485
 8005454:	080054a5 	.word	0x080054a5
 8005458:	080054a5 	.word	0x080054a5
 800545c:	080054a5 	.word	0x080054a5
 8005460:	08005495 	.word	0x08005495
 8005464:	080054a5 	.word	0x080054a5
 8005468:	080054a5 	.word	0x080054a5
 800546c:	080054a5 	.word	0x080054a5
 8005470:	0800548d 	.word	0x0800548d
 8005474:	080054a5 	.word	0x080054a5
 8005478:	080054a5 	.word	0x080054a5
 800547c:	080054a5 	.word	0x080054a5
 8005480:	0800549d 	.word	0x0800549d
 8005484:	2300      	movs	r3, #0
 8005486:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800548a:	e06d      	b.n	8005568 <UART_SetConfig+0x210>
 800548c:	2302      	movs	r3, #2
 800548e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005492:	e069      	b.n	8005568 <UART_SetConfig+0x210>
 8005494:	2304      	movs	r3, #4
 8005496:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800549a:	e065      	b.n	8005568 <UART_SetConfig+0x210>
 800549c:	2308      	movs	r3, #8
 800549e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054a2:	e061      	b.n	8005568 <UART_SetConfig+0x210>
 80054a4:	2310      	movs	r3, #16
 80054a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054aa:	e05d      	b.n	8005568 <UART_SetConfig+0x210>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a58      	ldr	r2, [pc, #352]	; (8005614 <UART_SetConfig+0x2bc>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d125      	bne.n	8005502 <UART_SetConfig+0x1aa>
 80054b6:	4b55      	ldr	r3, [pc, #340]	; (800560c <UART_SetConfig+0x2b4>)
 80054b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054bc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80054c0:	2b30      	cmp	r3, #48	; 0x30
 80054c2:	d016      	beq.n	80054f2 <UART_SetConfig+0x19a>
 80054c4:	2b30      	cmp	r3, #48	; 0x30
 80054c6:	d818      	bhi.n	80054fa <UART_SetConfig+0x1a2>
 80054c8:	2b20      	cmp	r3, #32
 80054ca:	d00a      	beq.n	80054e2 <UART_SetConfig+0x18a>
 80054cc:	2b20      	cmp	r3, #32
 80054ce:	d814      	bhi.n	80054fa <UART_SetConfig+0x1a2>
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d002      	beq.n	80054da <UART_SetConfig+0x182>
 80054d4:	2b10      	cmp	r3, #16
 80054d6:	d008      	beq.n	80054ea <UART_SetConfig+0x192>
 80054d8:	e00f      	b.n	80054fa <UART_SetConfig+0x1a2>
 80054da:	2300      	movs	r3, #0
 80054dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054e0:	e042      	b.n	8005568 <UART_SetConfig+0x210>
 80054e2:	2302      	movs	r3, #2
 80054e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054e8:	e03e      	b.n	8005568 <UART_SetConfig+0x210>
 80054ea:	2304      	movs	r3, #4
 80054ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054f0:	e03a      	b.n	8005568 <UART_SetConfig+0x210>
 80054f2:	2308      	movs	r3, #8
 80054f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054f8:	e036      	b.n	8005568 <UART_SetConfig+0x210>
 80054fa:	2310      	movs	r3, #16
 80054fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005500:	e032      	b.n	8005568 <UART_SetConfig+0x210>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a3f      	ldr	r2, [pc, #252]	; (8005604 <UART_SetConfig+0x2ac>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d12a      	bne.n	8005562 <UART_SetConfig+0x20a>
 800550c:	4b3f      	ldr	r3, [pc, #252]	; (800560c <UART_SetConfig+0x2b4>)
 800550e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005512:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005516:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800551a:	d01a      	beq.n	8005552 <UART_SetConfig+0x1fa>
 800551c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005520:	d81b      	bhi.n	800555a <UART_SetConfig+0x202>
 8005522:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005526:	d00c      	beq.n	8005542 <UART_SetConfig+0x1ea>
 8005528:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800552c:	d815      	bhi.n	800555a <UART_SetConfig+0x202>
 800552e:	2b00      	cmp	r3, #0
 8005530:	d003      	beq.n	800553a <UART_SetConfig+0x1e2>
 8005532:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005536:	d008      	beq.n	800554a <UART_SetConfig+0x1f2>
 8005538:	e00f      	b.n	800555a <UART_SetConfig+0x202>
 800553a:	2300      	movs	r3, #0
 800553c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005540:	e012      	b.n	8005568 <UART_SetConfig+0x210>
 8005542:	2302      	movs	r3, #2
 8005544:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005548:	e00e      	b.n	8005568 <UART_SetConfig+0x210>
 800554a:	2304      	movs	r3, #4
 800554c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005550:	e00a      	b.n	8005568 <UART_SetConfig+0x210>
 8005552:	2308      	movs	r3, #8
 8005554:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005558:	e006      	b.n	8005568 <UART_SetConfig+0x210>
 800555a:	2310      	movs	r3, #16
 800555c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005560:	e002      	b.n	8005568 <UART_SetConfig+0x210>
 8005562:	2310      	movs	r3, #16
 8005564:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a25      	ldr	r2, [pc, #148]	; (8005604 <UART_SetConfig+0x2ac>)
 800556e:	4293      	cmp	r3, r2
 8005570:	f040 808a 	bne.w	8005688 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005574:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005578:	2b08      	cmp	r3, #8
 800557a:	d824      	bhi.n	80055c6 <UART_SetConfig+0x26e>
 800557c:	a201      	add	r2, pc, #4	; (adr r2, 8005584 <UART_SetConfig+0x22c>)
 800557e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005582:	bf00      	nop
 8005584:	080055a9 	.word	0x080055a9
 8005588:	080055c7 	.word	0x080055c7
 800558c:	080055b1 	.word	0x080055b1
 8005590:	080055c7 	.word	0x080055c7
 8005594:	080055b7 	.word	0x080055b7
 8005598:	080055c7 	.word	0x080055c7
 800559c:	080055c7 	.word	0x080055c7
 80055a0:	080055c7 	.word	0x080055c7
 80055a4:	080055bf 	.word	0x080055bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055a8:	f7fd fe48 	bl	800323c <HAL_RCC_GetPCLK1Freq>
 80055ac:	61f8      	str	r0, [r7, #28]
        break;
 80055ae:	e010      	b.n	80055d2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055b0:	4b19      	ldr	r3, [pc, #100]	; (8005618 <UART_SetConfig+0x2c0>)
 80055b2:	61fb      	str	r3, [r7, #28]
        break;
 80055b4:	e00d      	b.n	80055d2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055b6:	f7fd fda9 	bl	800310c <HAL_RCC_GetSysClockFreq>
 80055ba:	61f8      	str	r0, [r7, #28]
        break;
 80055bc:	e009      	b.n	80055d2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055c2:	61fb      	str	r3, [r7, #28]
        break;
 80055c4:	e005      	b.n	80055d2 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 80055c6:	2300      	movs	r3, #0
 80055c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80055d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 8109 	beq.w	80057ec <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	685a      	ldr	r2, [r3, #4]
 80055de:	4613      	mov	r3, r2
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	4413      	add	r3, r2
 80055e4:	69fa      	ldr	r2, [r7, #28]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d305      	bcc.n	80055f6 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80055f0:	69fa      	ldr	r2, [r7, #28]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d912      	bls.n	800561c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80055fc:	e0f6      	b.n	80057ec <UART_SetConfig+0x494>
 80055fe:	bf00      	nop
 8005600:	efff69f3 	.word	0xefff69f3
 8005604:	40008000 	.word	0x40008000
 8005608:	40013800 	.word	0x40013800
 800560c:	40021000 	.word	0x40021000
 8005610:	40004400 	.word	0x40004400
 8005614:	40004800 	.word	0x40004800
 8005618:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	2200      	movs	r2, #0
 8005620:	461c      	mov	r4, r3
 8005622:	4615      	mov	r5, r2
 8005624:	f04f 0200 	mov.w	r2, #0
 8005628:	f04f 0300 	mov.w	r3, #0
 800562c:	022b      	lsls	r3, r5, #8
 800562e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005632:	0222      	lsls	r2, r4, #8
 8005634:	68f9      	ldr	r1, [r7, #12]
 8005636:	6849      	ldr	r1, [r1, #4]
 8005638:	0849      	lsrs	r1, r1, #1
 800563a:	2000      	movs	r0, #0
 800563c:	4688      	mov	r8, r1
 800563e:	4681      	mov	r9, r0
 8005640:	eb12 0a08 	adds.w	sl, r2, r8
 8005644:	eb43 0b09 	adc.w	fp, r3, r9
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	603b      	str	r3, [r7, #0]
 8005650:	607a      	str	r2, [r7, #4]
 8005652:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005656:	4650      	mov	r0, sl
 8005658:	4659      	mov	r1, fp
 800565a:	f7fb fa67 	bl	8000b2c <__aeabi_uldivmod>
 800565e:	4602      	mov	r2, r0
 8005660:	460b      	mov	r3, r1
 8005662:	4613      	mov	r3, r2
 8005664:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800566c:	d308      	bcc.n	8005680 <UART_SetConfig+0x328>
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005674:	d204      	bcs.n	8005680 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	69ba      	ldr	r2, [r7, #24]
 800567c:	60da      	str	r2, [r3, #12]
 800567e:	e0b5      	b.n	80057ec <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005686:	e0b1      	b.n	80057ec <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005690:	d15d      	bne.n	800574e <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8005692:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005696:	2b08      	cmp	r3, #8
 8005698:	d827      	bhi.n	80056ea <UART_SetConfig+0x392>
 800569a:	a201      	add	r2, pc, #4	; (adr r2, 80056a0 <UART_SetConfig+0x348>)
 800569c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a0:	080056c5 	.word	0x080056c5
 80056a4:	080056cd 	.word	0x080056cd
 80056a8:	080056d5 	.word	0x080056d5
 80056ac:	080056eb 	.word	0x080056eb
 80056b0:	080056db 	.word	0x080056db
 80056b4:	080056eb 	.word	0x080056eb
 80056b8:	080056eb 	.word	0x080056eb
 80056bc:	080056eb 	.word	0x080056eb
 80056c0:	080056e3 	.word	0x080056e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056c4:	f7fd fdba 	bl	800323c <HAL_RCC_GetPCLK1Freq>
 80056c8:	61f8      	str	r0, [r7, #28]
        break;
 80056ca:	e014      	b.n	80056f6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056cc:	f7fd fdcc 	bl	8003268 <HAL_RCC_GetPCLK2Freq>
 80056d0:	61f8      	str	r0, [r7, #28]
        break;
 80056d2:	e010      	b.n	80056f6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056d4:	4b4c      	ldr	r3, [pc, #304]	; (8005808 <UART_SetConfig+0x4b0>)
 80056d6:	61fb      	str	r3, [r7, #28]
        break;
 80056d8:	e00d      	b.n	80056f6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056da:	f7fd fd17 	bl	800310c <HAL_RCC_GetSysClockFreq>
 80056de:	61f8      	str	r0, [r7, #28]
        break;
 80056e0:	e009      	b.n	80056f6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056e6:	61fb      	str	r3, [r7, #28]
        break;
 80056e8:	e005      	b.n	80056f6 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80056f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d077      	beq.n	80057ec <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	005a      	lsls	r2, r3, #1
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	085b      	lsrs	r3, r3, #1
 8005706:	441a      	add	r2, r3
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005710:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	2b0f      	cmp	r3, #15
 8005716:	d916      	bls.n	8005746 <UART_SetConfig+0x3ee>
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800571e:	d212      	bcs.n	8005746 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	b29b      	uxth	r3, r3
 8005724:	f023 030f 	bic.w	r3, r3, #15
 8005728:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	085b      	lsrs	r3, r3, #1
 800572e:	b29b      	uxth	r3, r3
 8005730:	f003 0307 	and.w	r3, r3, #7
 8005734:	b29a      	uxth	r2, r3
 8005736:	8afb      	ldrh	r3, [r7, #22]
 8005738:	4313      	orrs	r3, r2
 800573a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	8afa      	ldrh	r2, [r7, #22]
 8005742:	60da      	str	r2, [r3, #12]
 8005744:	e052      	b.n	80057ec <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800574c:	e04e      	b.n	80057ec <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800574e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005752:	2b08      	cmp	r3, #8
 8005754:	d827      	bhi.n	80057a6 <UART_SetConfig+0x44e>
 8005756:	a201      	add	r2, pc, #4	; (adr r2, 800575c <UART_SetConfig+0x404>)
 8005758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575c:	08005781 	.word	0x08005781
 8005760:	08005789 	.word	0x08005789
 8005764:	08005791 	.word	0x08005791
 8005768:	080057a7 	.word	0x080057a7
 800576c:	08005797 	.word	0x08005797
 8005770:	080057a7 	.word	0x080057a7
 8005774:	080057a7 	.word	0x080057a7
 8005778:	080057a7 	.word	0x080057a7
 800577c:	0800579f 	.word	0x0800579f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005780:	f7fd fd5c 	bl	800323c <HAL_RCC_GetPCLK1Freq>
 8005784:	61f8      	str	r0, [r7, #28]
        break;
 8005786:	e014      	b.n	80057b2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005788:	f7fd fd6e 	bl	8003268 <HAL_RCC_GetPCLK2Freq>
 800578c:	61f8      	str	r0, [r7, #28]
        break;
 800578e:	e010      	b.n	80057b2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005790:	4b1d      	ldr	r3, [pc, #116]	; (8005808 <UART_SetConfig+0x4b0>)
 8005792:	61fb      	str	r3, [r7, #28]
        break;
 8005794:	e00d      	b.n	80057b2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005796:	f7fd fcb9 	bl	800310c <HAL_RCC_GetSysClockFreq>
 800579a:	61f8      	str	r0, [r7, #28]
        break;
 800579c:	e009      	b.n	80057b2 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800579e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057a2:	61fb      	str	r3, [r7, #28]
        break;
 80057a4:	e005      	b.n	80057b2 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80057b0:	bf00      	nop
    }

    if (pclk != 0U)
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d019      	beq.n	80057ec <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	085a      	lsrs	r2, r3, #1
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	441a      	add	r2, r3
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	2b0f      	cmp	r3, #15
 80057d0:	d909      	bls.n	80057e6 <UART_SetConfig+0x48e>
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057d8:	d205      	bcs.n	80057e6 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	b29a      	uxth	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	60da      	str	r2, [r3, #12]
 80057e4:	e002      	b.n	80057ec <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80057f8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3728      	adds	r7, #40	; 0x28
 8005800:	46bd      	mov	sp, r7
 8005802:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005806:	bf00      	nop
 8005808:	00f42400 	.word	0x00f42400

0800580c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00a      	beq.n	8005836 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583a:	f003 0302 	and.w	r3, r3, #2
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00a      	beq.n	8005858 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585c:	f003 0304 	and.w	r3, r3, #4
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00a      	beq.n	800587a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	430a      	orrs	r2, r1
 8005878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587e:	f003 0308 	and.w	r3, r3, #8
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00a      	beq.n	800589c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	430a      	orrs	r2, r1
 800589a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a0:	f003 0310 	and.w	r3, r3, #16
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00a      	beq.n	80058be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	430a      	orrs	r2, r1
 80058bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c2:	f003 0320 	and.w	r3, r3, #32
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00a      	beq.n	80058e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d01a      	beq.n	8005922 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800590a:	d10a      	bne.n	8005922 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	430a      	orrs	r2, r1
 8005920:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00a      	beq.n	8005944 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	430a      	orrs	r2, r1
 8005942:	605a      	str	r2, [r3, #4]
  }
}
 8005944:	bf00      	nop
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af02      	add	r7, sp, #8
 8005956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005960:	f7fc fbb4 	bl	80020cc <HAL_GetTick>
 8005964:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0308 	and.w	r3, r3, #8
 8005970:	2b08      	cmp	r3, #8
 8005972:	d10e      	bne.n	8005992 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005974:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005978:	9300      	str	r3, [sp, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f82d 	bl	80059e2 <UART_WaitOnFlagUntilTimeout>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e023      	b.n	80059da <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0304 	and.w	r3, r3, #4
 800599c:	2b04      	cmp	r3, #4
 800599e:	d10e      	bne.n	80059be <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f817 	bl	80059e2 <UART_WaitOnFlagUntilTimeout>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e00d      	b.n	80059da <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2220      	movs	r2, #32
 80059c2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2220      	movs	r2, #32
 80059c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b09c      	sub	sp, #112	; 0x70
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	60f8      	str	r0, [r7, #12]
 80059ea:	60b9      	str	r1, [r7, #8]
 80059ec:	603b      	str	r3, [r7, #0]
 80059ee:	4613      	mov	r3, r2
 80059f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059f2:	e0a5      	b.n	8005b40 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fa:	f000 80a1 	beq.w	8005b40 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059fe:	f7fc fb65 	bl	80020cc <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d302      	bcc.n	8005a14 <UART_WaitOnFlagUntilTimeout+0x32>
 8005a0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d13e      	bne.n	8005a92 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a1c:	e853 3f00 	ldrex	r3, [r3]
 8005a20:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005a22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a24:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005a28:	667b      	str	r3, [r7, #100]	; 0x64
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a32:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a34:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a36:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005a38:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005a3a:	e841 2300 	strex	r3, r2, [r1]
 8005a3e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005a40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1e6      	bne.n	8005a14 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	3308      	adds	r3, #8
 8005a4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a50:	e853 3f00 	ldrex	r3, [r3]
 8005a54:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a58:	f023 0301 	bic.w	r3, r3, #1
 8005a5c:	663b      	str	r3, [r7, #96]	; 0x60
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3308      	adds	r3, #8
 8005a64:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005a66:	64ba      	str	r2, [r7, #72]	; 0x48
 8005a68:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a6e:	e841 2300 	strex	r3, r2, [r1]
 8005a72:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005a74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1e5      	bne.n	8005a46 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2220      	movs	r2, #32
 8005a7e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2220      	movs	r2, #32
 8005a84:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e067      	b.n	8005b62 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d04f      	beq.n	8005b40 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	69db      	ldr	r3, [r3, #28]
 8005aa6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005aaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005aae:	d147      	bne.n	8005b40 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ab8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ac2:	e853 3f00 	ldrex	r3, [r3]
 8005ac6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005ace:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ad8:	637b      	str	r3, [r7, #52]	; 0x34
 8005ada:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005adc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ade:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ae0:	e841 2300 	strex	r3, r2, [r1]
 8005ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1e6      	bne.n	8005aba <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	3308      	adds	r3, #8
 8005af2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	e853 3f00 	ldrex	r3, [r3]
 8005afa:	613b      	str	r3, [r7, #16]
   return(result);
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	f023 0301 	bic.w	r3, r3, #1
 8005b02:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3308      	adds	r3, #8
 8005b0a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005b0c:	623a      	str	r2, [r7, #32]
 8005b0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b10:	69f9      	ldr	r1, [r7, #28]
 8005b12:	6a3a      	ldr	r2, [r7, #32]
 8005b14:	e841 2300 	strex	r3, r2, [r1]
 8005b18:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1e5      	bne.n	8005aec <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2220      	movs	r2, #32
 8005b24:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2220      	movs	r2, #32
 8005b30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e010      	b.n	8005b62 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	69da      	ldr	r2, [r3, #28]
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	4013      	ands	r3, r2
 8005b4a:	68ba      	ldr	r2, [r7, #8]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	bf0c      	ite	eq
 8005b50:	2301      	moveq	r3, #1
 8005b52:	2300      	movne	r3, #0
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	461a      	mov	r2, r3
 8005b58:	79fb      	ldrb	r3, [r7, #7]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	f43f af4a 	beq.w	80059f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3770      	adds	r7, #112	; 0x70
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <setCSLine>:
#define RES14           14

#define AMT22_DELAY     10

void setCSLine (GPIO_TypeDef* encoderPort, uint16_t encoderPin, GPIO_PinState csLine)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b082      	sub	sp, #8
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
 8005b72:	460b      	mov	r3, r1
 8005b74:	807b      	strh	r3, [r7, #2]
 8005b76:	4613      	mov	r3, r2
 8005b78:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 8005b7a:	787a      	ldrb	r2, [r7, #1]
 8005b7c:	887b      	ldrh	r3, [r7, #2]
 8005b7e:	4619      	mov	r1, r3
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7fc fd33 	bl	80025ec <HAL_GPIO_WritePin>
}
 8005b86:	bf00      	nop
 8005b88:	3708      	adds	r7, #8
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}

08005b8e <spiWriteRead>:

uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t releaseLine, TIM_HandleTypeDef *timer)
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b088      	sub	sp, #32
 8005b92:	af02      	add	r7, sp, #8
 8005b94:	60f8      	str	r0, [r7, #12]
 8005b96:	607a      	str	r2, [r7, #4]
 8005b98:	461a      	mov	r2, r3
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	72fb      	strb	r3, [r7, #11]
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	813b      	strh	r3, [r7, #8]
  //to hold received data  
  uint8_t data;

  //set cs low, cs may already be low but there's no issue calling it again except for extra time
  setCSLine(encoderPort, encoderPin , GPIO_PIN_RESET);
 8005ba2:	893b      	ldrh	r3, [r7, #8]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f7ff ffde 	bl	8005b6a <setCSLine>

  //There is a minimum time requirement after CS goes low before data can be clocked out of the encoder.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8005bae:	200a      	movs	r0, #10
 8005bb0:	f000 f8d2 	bl	8005d58 <delay_us_AMT22>

  //send the command and receive response of the slave
  HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8005bb4:	f107 0217 	add.w	r2, r7, #23
 8005bb8:	f107 010b 	add.w	r1, r7, #11
 8005bbc:	230a      	movs	r3, #10
 8005bbe:	9300      	str	r3, [sp, #0]
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f7fd ffa5 	bl	8003b12 <HAL_SPI_TransmitReceive>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
  //  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8005bc8:	200a      	movs	r0, #10
 8005bca:	f000 f8c5 	bl	8005d58 <delay_us_AMT22>

  setCSLine(encoderPort, encoderPin, releaseLine); //if releaseLine is high set it high else it stays low
 8005bce:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005bd2:	893b      	ldrh	r3, [r7, #8]
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f7ff ffc7 	bl	8005b6a <setCSLine>

  return data;
 8005bdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3718      	adds	r7, #24
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b08c      	sub	sp, #48	; 0x30
 8005bea:	af02      	add	r7, sp, #8
 8005bec:	60f8      	str	r0, [r7, #12]
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	4611      	mov	r1, r2
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	80fb      	strh	r3, [r7, #6]
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	717b      	strb	r3, [r7, #5]
  uint16_t currentPosition;       //16-bit response from encoder
  uint8_t binaryArray[16];        //after receiving the position we will populate this array and use it for calculating the checksum

  //get first byte which is the high byte, shift it 8 bits. don't release line for the first byte
  currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8;
 8005bfc:	88fa      	ldrh	r2, [r7, #6]
 8005bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c00:	9301      	str	r3, [sp, #4]
 8005c02:	2300      	movs	r3, #0
 8005c04:	9300      	str	r3, [sp, #0]
 8005c06:	4613      	mov	r3, r2
 8005c08:	68ba      	ldr	r2, [r7, #8]
 8005c0a:	2100      	movs	r1, #0
 8005c0c:	68f8      	ldr	r0, [r7, #12]
 8005c0e:	f7ff ffbe 	bl	8005b8e <spiWriteRead>
 8005c12:	4603      	mov	r3, r0
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	021b      	lsls	r3, r3, #8
 8005c18:	84fb      	strh	r3, [r7, #38]	; 0x26

  //this is the time required between bytes as specified in the datasheet.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8005c1a:	200a      	movs	r0, #10
 8005c1c:	f000 f89c 	bl	8005d58 <delay_us_AMT22>

  //OR the low byte with the currentPosition variable. release line after second byte
  currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer);
 8005c20:	88fa      	ldrh	r2, [r7, #6]
 8005c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c24:	9301      	str	r3, [sp, #4]
 8005c26:	2301      	movs	r3, #1
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	68ba      	ldr	r2, [r7, #8]
 8005c2e:	2100      	movs	r1, #0
 8005c30:	68f8      	ldr	r0, [r7, #12]
 8005c32:	f7ff ffac 	bl	8005b8e <spiWriteRead>
 8005c36:	4603      	mov	r3, r0
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	84fb      	strh	r3, [r7, #38]	; 0x26

  //run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
  for(int i = 0; i < 16; i++) binaryArray[i] = (0x01) & (currentPosition >> (i));
 8005c40:	2300      	movs	r3, #0
 8005c42:	623b      	str	r3, [r7, #32]
 8005c44:	e010      	b.n	8005c68 <getPositionSPI+0x82>
 8005c46:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005c48:	6a3b      	ldr	r3, [r7, #32]
 8005c4a:	fa42 f303 	asr.w	r3, r2, r3
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	b2d9      	uxtb	r1, r3
 8005c56:	f107 0210 	add.w	r2, r7, #16
 8005c5a:	6a3b      	ldr	r3, [r7, #32]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	460a      	mov	r2, r1
 8005c60:	701a      	strb	r2, [r3, #0]
 8005c62:	6a3b      	ldr	r3, [r7, #32]
 8005c64:	3301      	adds	r3, #1
 8005c66:	623b      	str	r3, [r7, #32]
 8005c68:	6a3b      	ldr	r3, [r7, #32]
 8005c6a:	2b0f      	cmp	r3, #15
 8005c6c:	ddeb      	ble.n	8005c46 <getPositionSPI+0x60>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
 if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 8005c6e:	7ffb      	ldrb	r3, [r7, #31]
 8005c70:	4619      	mov	r1, r3
 8005c72:	7f7a      	ldrb	r2, [r7, #29]
 8005c74:	7efb      	ldrb	r3, [r7, #27]
 8005c76:	4053      	eors	r3, r2
 8005c78:	b2da      	uxtb	r2, r3
 8005c7a:	7e7b      	ldrb	r3, [r7, #25]
 8005c7c:	4053      	eors	r3, r2
 8005c7e:	b2da      	uxtb	r2, r3
 8005c80:	7dfb      	ldrb	r3, [r7, #23]
 8005c82:	4053      	eors	r3, r2
 8005c84:	b2da      	uxtb	r2, r3
 8005c86:	7d7b      	ldrb	r3, [r7, #21]
 8005c88:	4053      	eors	r3, r2
 8005c8a:	b2da      	uxtb	r2, r3
 8005c8c:	7cfb      	ldrb	r3, [r7, #19]
 8005c8e:	4053      	eors	r3, r2
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	7c7b      	ldrb	r3, [r7, #17]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	bf0c      	ite	eq
 8005c98:	2301      	moveq	r3, #1
 8005c9a:	2300      	movne	r3, #0
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	4299      	cmp	r1, r3
 8005ca0:	d11e      	bne.n	8005ce0 <getPositionSPI+0xfa>
         && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8005ca2:	7fbb      	ldrb	r3, [r7, #30]
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	7f3a      	ldrb	r2, [r7, #28]
 8005ca8:	7ebb      	ldrb	r3, [r7, #26]
 8005caa:	4053      	eors	r3, r2
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	7e3b      	ldrb	r3, [r7, #24]
 8005cb0:	4053      	eors	r3, r2
 8005cb2:	b2da      	uxtb	r2, r3
 8005cb4:	7dbb      	ldrb	r3, [r7, #22]
 8005cb6:	4053      	eors	r3, r2
 8005cb8:	b2da      	uxtb	r2, r3
 8005cba:	7d3b      	ldrb	r3, [r7, #20]
 8005cbc:	4053      	eors	r3, r2
 8005cbe:	b2da      	uxtb	r2, r3
 8005cc0:	7cbb      	ldrb	r3, [r7, #18]
 8005cc2:	4053      	eors	r3, r2
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	7c3b      	ldrb	r3, [r7, #16]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	bf0c      	ite	eq
 8005ccc:	2301      	moveq	r3, #1
 8005cce:	2300      	movne	r3, #0
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	4299      	cmp	r1, r3
 8005cd4:	d104      	bne.n	8005ce0 <getPositionSPI+0xfa>
   {
     //we got back a good position, so just mask away the checkbits
     currentPosition &= 0x3FFF;
 8005cd6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005cd8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005cdc:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005cde:	e002      	b.n	8005ce6 <getPositionSPI+0x100>
   }
 else
 {
   currentPosition = 0xFFFF; //bad position
 8005ce0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005ce4:	84fb      	strh	r3, [r7, #38]	; 0x26
 }
  // currentPosition &= 0x3FFF;
  //If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (currentPosition != 0xFFFF)) currentPosition = currentPosition >> 2;
 8005ce6:	797b      	ldrb	r3, [r7, #5]
 8005ce8:	2b0c      	cmp	r3, #12
 8005cea:	d107      	bne.n	8005cfc <getPositionSPI+0x116>
 8005cec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005cee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d002      	beq.n	8005cfc <getPositionSPI+0x116>
 8005cf6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005cf8:	089b      	lsrs	r3, r3, #2
 8005cfa:	84fb      	strh	r3, [r7, #38]	; 0x26
  return currentPosition;
 8005cfc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3728      	adds	r7, #40	; 0x28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <resetAMT22>:
//  delay(timer, 250);
  delay_us_AMT22(250);
}

void resetAMT22(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, TIM_HandleTypeDef *timer)
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b086      	sub	sp, #24
 8005d0a:	af02      	add	r7, sp, #8
 8005d0c:	60f8      	str	r0, [r7, #12]
 8005d0e:	60b9      	str	r1, [r7, #8]
 8005d10:	603b      	str	r3, [r7, #0]
 8005d12:	4613      	mov	r3, r2
 8005d14:	80fb      	strh	r3, [r7, #6]
  spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer);
 8005d16:	88fa      	ldrh	r2, [r7, #6]
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	9301      	str	r3, [sp, #4]
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	4613      	mov	r3, r2
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	2100      	movs	r1, #0
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f7ff ff31 	bl	8005b8e <spiWriteRead>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8005d2c:	200a      	movs	r0, #10
 8005d2e:	f000 f813 	bl	8005d58 <delay_us_AMT22>

  spiWriteRead(hspi, AMT22_RESET, encoderPort, encoderPin, 1, timer);
 8005d32:	88fa      	ldrh	r2, [r7, #6]
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	9301      	str	r3, [sp, #4]
 8005d38:	2301      	movs	r3, #1
 8005d3a:	9300      	str	r3, [sp, #0]
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	2160      	movs	r1, #96	; 0x60
 8005d42:	68f8      	ldr	r0, [r7, #12]
 8005d44:	f7ff ff23 	bl	8005b8e <spiWriteRead>

//  delay(timer, 250);
  delay_us_AMT22(250);
 8005d48:	20fa      	movs	r0, #250	; 0xfa
 8005d4a:	f000 f805 	bl	8005d58 <delay_us_AMT22>
}
 8005d4e:	bf00      	nop
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
	...

08005d58 <delay_us_AMT22>:
			passedTime +=timer->Init.Period;
		}
	}
}
void delay_us_AMT22 (uint16_t us)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	4603      	mov	r3, r0
 8005d60:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8005d62:	4b09      	ldr	r3, [pc, #36]	; (8005d88 <delay_us_AMT22+0x30>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2200      	movs	r2, #0
 8005d68:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8005d6a:	bf00      	nop
 8005d6c:	4b06      	ldr	r3, [pc, #24]	; (8005d88 <delay_us_AMT22+0x30>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d72:	88fb      	ldrh	r3, [r7, #6]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d3f9      	bcc.n	8005d6c <delay_us_AMT22+0x14>
}
 8005d78:	bf00      	nop
 8005d7a:	bf00      	nop
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	200001bc 	.word	0x200001bc

08005d8c <__errno>:
 8005d8c:	4b01      	ldr	r3, [pc, #4]	; (8005d94 <__errno+0x8>)
 8005d8e:	6818      	ldr	r0, [r3, #0]
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	2000000c 	.word	0x2000000c

08005d98 <__libc_init_array>:
 8005d98:	b570      	push	{r4, r5, r6, lr}
 8005d9a:	4d0d      	ldr	r5, [pc, #52]	; (8005dd0 <__libc_init_array+0x38>)
 8005d9c:	4c0d      	ldr	r4, [pc, #52]	; (8005dd4 <__libc_init_array+0x3c>)
 8005d9e:	1b64      	subs	r4, r4, r5
 8005da0:	10a4      	asrs	r4, r4, #2
 8005da2:	2600      	movs	r6, #0
 8005da4:	42a6      	cmp	r6, r4
 8005da6:	d109      	bne.n	8005dbc <__libc_init_array+0x24>
 8005da8:	4d0b      	ldr	r5, [pc, #44]	; (8005dd8 <__libc_init_array+0x40>)
 8005daa:	4c0c      	ldr	r4, [pc, #48]	; (8005ddc <__libc_init_array+0x44>)
 8005dac:	f001 f998 	bl	80070e0 <_init>
 8005db0:	1b64      	subs	r4, r4, r5
 8005db2:	10a4      	asrs	r4, r4, #2
 8005db4:	2600      	movs	r6, #0
 8005db6:	42a6      	cmp	r6, r4
 8005db8:	d105      	bne.n	8005dc6 <__libc_init_array+0x2e>
 8005dba:	bd70      	pop	{r4, r5, r6, pc}
 8005dbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dc0:	4798      	blx	r3
 8005dc2:	3601      	adds	r6, #1
 8005dc4:	e7ee      	b.n	8005da4 <__libc_init_array+0xc>
 8005dc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dca:	4798      	blx	r3
 8005dcc:	3601      	adds	r6, #1
 8005dce:	e7f2      	b.n	8005db6 <__libc_init_array+0x1e>
 8005dd0:	080078a8 	.word	0x080078a8
 8005dd4:	080078a8 	.word	0x080078a8
 8005dd8:	080078a8 	.word	0x080078a8
 8005ddc:	080078ac 	.word	0x080078ac

08005de0 <memset>:
 8005de0:	4402      	add	r2, r0
 8005de2:	4603      	mov	r3, r0
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d100      	bne.n	8005dea <memset+0xa>
 8005de8:	4770      	bx	lr
 8005dea:	f803 1b01 	strb.w	r1, [r3], #1
 8005dee:	e7f9      	b.n	8005de4 <memset+0x4>

08005df0 <_free_r>:
 8005df0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005df2:	2900      	cmp	r1, #0
 8005df4:	d044      	beq.n	8005e80 <_free_r+0x90>
 8005df6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dfa:	9001      	str	r0, [sp, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f1a1 0404 	sub.w	r4, r1, #4
 8005e02:	bfb8      	it	lt
 8005e04:	18e4      	addlt	r4, r4, r3
 8005e06:	f000 fd97 	bl	8006938 <__malloc_lock>
 8005e0a:	4a1e      	ldr	r2, [pc, #120]	; (8005e84 <_free_r+0x94>)
 8005e0c:	9801      	ldr	r0, [sp, #4]
 8005e0e:	6813      	ldr	r3, [r2, #0]
 8005e10:	b933      	cbnz	r3, 8005e20 <_free_r+0x30>
 8005e12:	6063      	str	r3, [r4, #4]
 8005e14:	6014      	str	r4, [r2, #0]
 8005e16:	b003      	add	sp, #12
 8005e18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e1c:	f000 bd92 	b.w	8006944 <__malloc_unlock>
 8005e20:	42a3      	cmp	r3, r4
 8005e22:	d908      	bls.n	8005e36 <_free_r+0x46>
 8005e24:	6825      	ldr	r5, [r4, #0]
 8005e26:	1961      	adds	r1, r4, r5
 8005e28:	428b      	cmp	r3, r1
 8005e2a:	bf01      	itttt	eq
 8005e2c:	6819      	ldreq	r1, [r3, #0]
 8005e2e:	685b      	ldreq	r3, [r3, #4]
 8005e30:	1949      	addeq	r1, r1, r5
 8005e32:	6021      	streq	r1, [r4, #0]
 8005e34:	e7ed      	b.n	8005e12 <_free_r+0x22>
 8005e36:	461a      	mov	r2, r3
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	b10b      	cbz	r3, 8005e40 <_free_r+0x50>
 8005e3c:	42a3      	cmp	r3, r4
 8005e3e:	d9fa      	bls.n	8005e36 <_free_r+0x46>
 8005e40:	6811      	ldr	r1, [r2, #0]
 8005e42:	1855      	adds	r5, r2, r1
 8005e44:	42a5      	cmp	r5, r4
 8005e46:	d10b      	bne.n	8005e60 <_free_r+0x70>
 8005e48:	6824      	ldr	r4, [r4, #0]
 8005e4a:	4421      	add	r1, r4
 8005e4c:	1854      	adds	r4, r2, r1
 8005e4e:	42a3      	cmp	r3, r4
 8005e50:	6011      	str	r1, [r2, #0]
 8005e52:	d1e0      	bne.n	8005e16 <_free_r+0x26>
 8005e54:	681c      	ldr	r4, [r3, #0]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	6053      	str	r3, [r2, #4]
 8005e5a:	4421      	add	r1, r4
 8005e5c:	6011      	str	r1, [r2, #0]
 8005e5e:	e7da      	b.n	8005e16 <_free_r+0x26>
 8005e60:	d902      	bls.n	8005e68 <_free_r+0x78>
 8005e62:	230c      	movs	r3, #12
 8005e64:	6003      	str	r3, [r0, #0]
 8005e66:	e7d6      	b.n	8005e16 <_free_r+0x26>
 8005e68:	6825      	ldr	r5, [r4, #0]
 8005e6a:	1961      	adds	r1, r4, r5
 8005e6c:	428b      	cmp	r3, r1
 8005e6e:	bf04      	itt	eq
 8005e70:	6819      	ldreq	r1, [r3, #0]
 8005e72:	685b      	ldreq	r3, [r3, #4]
 8005e74:	6063      	str	r3, [r4, #4]
 8005e76:	bf04      	itt	eq
 8005e78:	1949      	addeq	r1, r1, r5
 8005e7a:	6021      	streq	r1, [r4, #0]
 8005e7c:	6054      	str	r4, [r2, #4]
 8005e7e:	e7ca      	b.n	8005e16 <_free_r+0x26>
 8005e80:	b003      	add	sp, #12
 8005e82:	bd30      	pop	{r4, r5, pc}
 8005e84:	200002dc 	.word	0x200002dc

08005e88 <sbrk_aligned>:
 8005e88:	b570      	push	{r4, r5, r6, lr}
 8005e8a:	4e0e      	ldr	r6, [pc, #56]	; (8005ec4 <sbrk_aligned+0x3c>)
 8005e8c:	460c      	mov	r4, r1
 8005e8e:	6831      	ldr	r1, [r6, #0]
 8005e90:	4605      	mov	r5, r0
 8005e92:	b911      	cbnz	r1, 8005e9a <sbrk_aligned+0x12>
 8005e94:	f000 f92e 	bl	80060f4 <_sbrk_r>
 8005e98:	6030      	str	r0, [r6, #0]
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	f000 f929 	bl	80060f4 <_sbrk_r>
 8005ea2:	1c43      	adds	r3, r0, #1
 8005ea4:	d00a      	beq.n	8005ebc <sbrk_aligned+0x34>
 8005ea6:	1cc4      	adds	r4, r0, #3
 8005ea8:	f024 0403 	bic.w	r4, r4, #3
 8005eac:	42a0      	cmp	r0, r4
 8005eae:	d007      	beq.n	8005ec0 <sbrk_aligned+0x38>
 8005eb0:	1a21      	subs	r1, r4, r0
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	f000 f91e 	bl	80060f4 <_sbrk_r>
 8005eb8:	3001      	adds	r0, #1
 8005eba:	d101      	bne.n	8005ec0 <sbrk_aligned+0x38>
 8005ebc:	f04f 34ff 	mov.w	r4, #4294967295
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	bd70      	pop	{r4, r5, r6, pc}
 8005ec4:	200002e0 	.word	0x200002e0

08005ec8 <_malloc_r>:
 8005ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ecc:	1ccd      	adds	r5, r1, #3
 8005ece:	f025 0503 	bic.w	r5, r5, #3
 8005ed2:	3508      	adds	r5, #8
 8005ed4:	2d0c      	cmp	r5, #12
 8005ed6:	bf38      	it	cc
 8005ed8:	250c      	movcc	r5, #12
 8005eda:	2d00      	cmp	r5, #0
 8005edc:	4607      	mov	r7, r0
 8005ede:	db01      	blt.n	8005ee4 <_malloc_r+0x1c>
 8005ee0:	42a9      	cmp	r1, r5
 8005ee2:	d905      	bls.n	8005ef0 <_malloc_r+0x28>
 8005ee4:	230c      	movs	r3, #12
 8005ee6:	603b      	str	r3, [r7, #0]
 8005ee8:	2600      	movs	r6, #0
 8005eea:	4630      	mov	r0, r6
 8005eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ef0:	4e2e      	ldr	r6, [pc, #184]	; (8005fac <_malloc_r+0xe4>)
 8005ef2:	f000 fd21 	bl	8006938 <__malloc_lock>
 8005ef6:	6833      	ldr	r3, [r6, #0]
 8005ef8:	461c      	mov	r4, r3
 8005efa:	bb34      	cbnz	r4, 8005f4a <_malloc_r+0x82>
 8005efc:	4629      	mov	r1, r5
 8005efe:	4638      	mov	r0, r7
 8005f00:	f7ff ffc2 	bl	8005e88 <sbrk_aligned>
 8005f04:	1c43      	adds	r3, r0, #1
 8005f06:	4604      	mov	r4, r0
 8005f08:	d14d      	bne.n	8005fa6 <_malloc_r+0xde>
 8005f0a:	6834      	ldr	r4, [r6, #0]
 8005f0c:	4626      	mov	r6, r4
 8005f0e:	2e00      	cmp	r6, #0
 8005f10:	d140      	bne.n	8005f94 <_malloc_r+0xcc>
 8005f12:	6823      	ldr	r3, [r4, #0]
 8005f14:	4631      	mov	r1, r6
 8005f16:	4638      	mov	r0, r7
 8005f18:	eb04 0803 	add.w	r8, r4, r3
 8005f1c:	f000 f8ea 	bl	80060f4 <_sbrk_r>
 8005f20:	4580      	cmp	r8, r0
 8005f22:	d13a      	bne.n	8005f9a <_malloc_r+0xd2>
 8005f24:	6821      	ldr	r1, [r4, #0]
 8005f26:	3503      	adds	r5, #3
 8005f28:	1a6d      	subs	r5, r5, r1
 8005f2a:	f025 0503 	bic.w	r5, r5, #3
 8005f2e:	3508      	adds	r5, #8
 8005f30:	2d0c      	cmp	r5, #12
 8005f32:	bf38      	it	cc
 8005f34:	250c      	movcc	r5, #12
 8005f36:	4629      	mov	r1, r5
 8005f38:	4638      	mov	r0, r7
 8005f3a:	f7ff ffa5 	bl	8005e88 <sbrk_aligned>
 8005f3e:	3001      	adds	r0, #1
 8005f40:	d02b      	beq.n	8005f9a <_malloc_r+0xd2>
 8005f42:	6823      	ldr	r3, [r4, #0]
 8005f44:	442b      	add	r3, r5
 8005f46:	6023      	str	r3, [r4, #0]
 8005f48:	e00e      	b.n	8005f68 <_malloc_r+0xa0>
 8005f4a:	6822      	ldr	r2, [r4, #0]
 8005f4c:	1b52      	subs	r2, r2, r5
 8005f4e:	d41e      	bmi.n	8005f8e <_malloc_r+0xc6>
 8005f50:	2a0b      	cmp	r2, #11
 8005f52:	d916      	bls.n	8005f82 <_malloc_r+0xba>
 8005f54:	1961      	adds	r1, r4, r5
 8005f56:	42a3      	cmp	r3, r4
 8005f58:	6025      	str	r5, [r4, #0]
 8005f5a:	bf18      	it	ne
 8005f5c:	6059      	strne	r1, [r3, #4]
 8005f5e:	6863      	ldr	r3, [r4, #4]
 8005f60:	bf08      	it	eq
 8005f62:	6031      	streq	r1, [r6, #0]
 8005f64:	5162      	str	r2, [r4, r5]
 8005f66:	604b      	str	r3, [r1, #4]
 8005f68:	4638      	mov	r0, r7
 8005f6a:	f104 060b 	add.w	r6, r4, #11
 8005f6e:	f000 fce9 	bl	8006944 <__malloc_unlock>
 8005f72:	f026 0607 	bic.w	r6, r6, #7
 8005f76:	1d23      	adds	r3, r4, #4
 8005f78:	1af2      	subs	r2, r6, r3
 8005f7a:	d0b6      	beq.n	8005eea <_malloc_r+0x22>
 8005f7c:	1b9b      	subs	r3, r3, r6
 8005f7e:	50a3      	str	r3, [r4, r2]
 8005f80:	e7b3      	b.n	8005eea <_malloc_r+0x22>
 8005f82:	6862      	ldr	r2, [r4, #4]
 8005f84:	42a3      	cmp	r3, r4
 8005f86:	bf0c      	ite	eq
 8005f88:	6032      	streq	r2, [r6, #0]
 8005f8a:	605a      	strne	r2, [r3, #4]
 8005f8c:	e7ec      	b.n	8005f68 <_malloc_r+0xa0>
 8005f8e:	4623      	mov	r3, r4
 8005f90:	6864      	ldr	r4, [r4, #4]
 8005f92:	e7b2      	b.n	8005efa <_malloc_r+0x32>
 8005f94:	4634      	mov	r4, r6
 8005f96:	6876      	ldr	r6, [r6, #4]
 8005f98:	e7b9      	b.n	8005f0e <_malloc_r+0x46>
 8005f9a:	230c      	movs	r3, #12
 8005f9c:	603b      	str	r3, [r7, #0]
 8005f9e:	4638      	mov	r0, r7
 8005fa0:	f000 fcd0 	bl	8006944 <__malloc_unlock>
 8005fa4:	e7a1      	b.n	8005eea <_malloc_r+0x22>
 8005fa6:	6025      	str	r5, [r4, #0]
 8005fa8:	e7de      	b.n	8005f68 <_malloc_r+0xa0>
 8005faa:	bf00      	nop
 8005fac:	200002dc 	.word	0x200002dc

08005fb0 <_perror_r>:
 8005fb0:	6983      	ldr	r3, [r0, #24]
 8005fb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fb4:	68c4      	ldr	r4, [r0, #12]
 8005fb6:	4605      	mov	r5, r0
 8005fb8:	460e      	mov	r6, r1
 8005fba:	b90b      	cbnz	r3, 8005fc0 <_perror_r+0x10>
 8005fbc:	f000 fc1c 	bl	80067f8 <__sinit>
 8005fc0:	4b43      	ldr	r3, [pc, #268]	; (80060d0 <_perror_r+0x120>)
 8005fc2:	429c      	cmp	r4, r3
 8005fc4:	d132      	bne.n	800602c <_perror_r+0x7c>
 8005fc6:	686c      	ldr	r4, [r5, #4]
 8005fc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fca:	07d8      	lsls	r0, r3, #31
 8005fcc:	d405      	bmi.n	8005fda <_perror_r+0x2a>
 8005fce:	89a3      	ldrh	r3, [r4, #12]
 8005fd0:	0599      	lsls	r1, r3, #22
 8005fd2:	d402      	bmi.n	8005fda <_perror_r+0x2a>
 8005fd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fd6:	f000 fcad 	bl	8006934 <__retarget_lock_acquire_recursive>
 8005fda:	4621      	mov	r1, r4
 8005fdc:	4628      	mov	r0, r5
 8005fde:	f000 fb39 	bl	8006654 <_fflush_r>
 8005fe2:	bb6e      	cbnz	r6, 8006040 <_perror_r+0x90>
 8005fe4:	6829      	ldr	r1, [r5, #0]
 8005fe6:	ab01      	add	r3, sp, #4
 8005fe8:	2201      	movs	r2, #1
 8005fea:	4628      	mov	r0, r5
 8005fec:	f000 f892 	bl	8006114 <_strerror_r>
 8005ff0:	4607      	mov	r7, r0
 8005ff2:	2800      	cmp	r0, #0
 8005ff4:	d14f      	bne.n	8006096 <_perror_r+0xe6>
 8005ff6:	4837      	ldr	r0, [pc, #220]	; (80060d4 <_perror_r+0x124>)
 8005ff8:	4f36      	ldr	r7, [pc, #216]	; (80060d4 <_perror_r+0x124>)
 8005ffa:	f7fa f8e9 	bl	80001d0 <strlen>
 8005ffe:	4606      	mov	r6, r0
 8006000:	b156      	cbz	r6, 8006018 <_perror_r+0x68>
 8006002:	4620      	mov	r0, r4
 8006004:	f000 fb62 	bl	80066cc <fileno>
 8006008:	4633      	mov	r3, r6
 800600a:	4601      	mov	r1, r0
 800600c:	463a      	mov	r2, r7
 800600e:	4628      	mov	r0, r5
 8006010:	f000 fa88 	bl	8006524 <_write_r>
 8006014:	2800      	cmp	r0, #0
 8006016:	da51      	bge.n	80060bc <_perror_r+0x10c>
 8006018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800601c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800601e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006022:	07d2      	lsls	r2, r2, #31
 8006024:	81a3      	strh	r3, [r4, #12]
 8006026:	d54c      	bpl.n	80060c2 <_perror_r+0x112>
 8006028:	b003      	add	sp, #12
 800602a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800602c:	4b2a      	ldr	r3, [pc, #168]	; (80060d8 <_perror_r+0x128>)
 800602e:	429c      	cmp	r4, r3
 8006030:	d101      	bne.n	8006036 <_perror_r+0x86>
 8006032:	68ac      	ldr	r4, [r5, #8]
 8006034:	e7c8      	b.n	8005fc8 <_perror_r+0x18>
 8006036:	4b29      	ldr	r3, [pc, #164]	; (80060dc <_perror_r+0x12c>)
 8006038:	429c      	cmp	r4, r3
 800603a:	bf08      	it	eq
 800603c:	68ec      	ldreq	r4, [r5, #12]
 800603e:	e7c3      	b.n	8005fc8 <_perror_r+0x18>
 8006040:	7833      	ldrb	r3, [r6, #0]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d0ce      	beq.n	8005fe4 <_perror_r+0x34>
 8006046:	4630      	mov	r0, r6
 8006048:	f7fa f8c2 	bl	80001d0 <strlen>
 800604c:	4607      	mov	r7, r0
 800604e:	b157      	cbz	r7, 8006066 <_perror_r+0xb6>
 8006050:	4620      	mov	r0, r4
 8006052:	f000 fb3b 	bl	80066cc <fileno>
 8006056:	463b      	mov	r3, r7
 8006058:	4601      	mov	r1, r0
 800605a:	4632      	mov	r2, r6
 800605c:	4628      	mov	r0, r5
 800605e:	f000 fa61 	bl	8006524 <_write_r>
 8006062:	2800      	cmp	r0, #0
 8006064:	da14      	bge.n	8006090 <_perror_r+0xe0>
 8006066:	481e      	ldr	r0, [pc, #120]	; (80060e0 <_perror_r+0x130>)
 8006068:	4f1d      	ldr	r7, [pc, #116]	; (80060e0 <_perror_r+0x130>)
 800606a:	f7fa f8b1 	bl	80001d0 <strlen>
 800606e:	4606      	mov	r6, r0
 8006070:	2e00      	cmp	r6, #0
 8006072:	d0b7      	beq.n	8005fe4 <_perror_r+0x34>
 8006074:	4620      	mov	r0, r4
 8006076:	f000 fb29 	bl	80066cc <fileno>
 800607a:	4633      	mov	r3, r6
 800607c:	4601      	mov	r1, r0
 800607e:	463a      	mov	r2, r7
 8006080:	4628      	mov	r0, r5
 8006082:	f000 fa4f 	bl	8006524 <_write_r>
 8006086:	2800      	cmp	r0, #0
 8006088:	dbac      	blt.n	8005fe4 <_perror_r+0x34>
 800608a:	1a36      	subs	r6, r6, r0
 800608c:	4407      	add	r7, r0
 800608e:	e7ef      	b.n	8006070 <_perror_r+0xc0>
 8006090:	1a3f      	subs	r7, r7, r0
 8006092:	4406      	add	r6, r0
 8006094:	e7db      	b.n	800604e <_perror_r+0x9e>
 8006096:	f7fa f89b 	bl	80001d0 <strlen>
 800609a:	4606      	mov	r6, r0
 800609c:	2e00      	cmp	r6, #0
 800609e:	d0aa      	beq.n	8005ff6 <_perror_r+0x46>
 80060a0:	4620      	mov	r0, r4
 80060a2:	f000 fb13 	bl	80066cc <fileno>
 80060a6:	4633      	mov	r3, r6
 80060a8:	4601      	mov	r1, r0
 80060aa:	463a      	mov	r2, r7
 80060ac:	4628      	mov	r0, r5
 80060ae:	f000 fa39 	bl	8006524 <_write_r>
 80060b2:	2800      	cmp	r0, #0
 80060b4:	db9f      	blt.n	8005ff6 <_perror_r+0x46>
 80060b6:	1a36      	subs	r6, r6, r0
 80060b8:	4407      	add	r7, r0
 80060ba:	e7ef      	b.n	800609c <_perror_r+0xec>
 80060bc:	1a36      	subs	r6, r6, r0
 80060be:	4407      	add	r7, r0
 80060c0:	e79e      	b.n	8006000 <_perror_r+0x50>
 80060c2:	059b      	lsls	r3, r3, #22
 80060c4:	d4b0      	bmi.n	8006028 <_perror_r+0x78>
 80060c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060c8:	f000 fc35 	bl	8006936 <__retarget_lock_release_recursive>
 80060cc:	e7ac      	b.n	8006028 <_perror_r+0x78>
 80060ce:	bf00      	nop
 80060d0:	0800782c 	.word	0x0800782c
 80060d4:	08007173 	.word	0x08007173
 80060d8:	0800784c 	.word	0x0800784c
 80060dc:	0800780c 	.word	0x0800780c
 80060e0:	08007170 	.word	0x08007170

080060e4 <perror>:
 80060e4:	4b02      	ldr	r3, [pc, #8]	; (80060f0 <perror+0xc>)
 80060e6:	4601      	mov	r1, r0
 80060e8:	6818      	ldr	r0, [r3, #0]
 80060ea:	f7ff bf61 	b.w	8005fb0 <_perror_r>
 80060ee:	bf00      	nop
 80060f0:	2000000c 	.word	0x2000000c

080060f4 <_sbrk_r>:
 80060f4:	b538      	push	{r3, r4, r5, lr}
 80060f6:	4d06      	ldr	r5, [pc, #24]	; (8006110 <_sbrk_r+0x1c>)
 80060f8:	2300      	movs	r3, #0
 80060fa:	4604      	mov	r4, r0
 80060fc:	4608      	mov	r0, r1
 80060fe:	602b      	str	r3, [r5, #0]
 8006100:	f7fb fade 	bl	80016c0 <_sbrk>
 8006104:	1c43      	adds	r3, r0, #1
 8006106:	d102      	bne.n	800610e <_sbrk_r+0x1a>
 8006108:	682b      	ldr	r3, [r5, #0]
 800610a:	b103      	cbz	r3, 800610e <_sbrk_r+0x1a>
 800610c:	6023      	str	r3, [r4, #0]
 800610e:	bd38      	pop	{r3, r4, r5, pc}
 8006110:	200002e8 	.word	0x200002e8

08006114 <_strerror_r>:
 8006114:	b510      	push	{r4, lr}
 8006116:	4604      	mov	r4, r0
 8006118:	4608      	mov	r0, r1
 800611a:	4611      	mov	r1, r2
 800611c:	288e      	cmp	r0, #142	; 0x8e
 800611e:	f200 8130 	bhi.w	8006382 <_strerror_r+0x26e>
 8006122:	e8df f010 	tbh	[pc, r0, lsl #1]
 8006126:	0139      	.short	0x0139
 8006128:	0092008f 	.word	0x0092008f
 800612c:	00960094 	.word	0x00960094
 8006130:	009a0098 	.word	0x009a0098
 8006134:	009e009c 	.word	0x009e009c
 8006138:	00a400a2 	.word	0x00a400a2
 800613c:	00aa00a8 	.word	0x00aa00a8
 8006140:	00ae00ac 	.word	0x00ae00ac
 8006144:	00b0012e 	.word	0x00b0012e
 8006148:	00b400b2 	.word	0x00b400b2
 800614c:	00b800b6 	.word	0x00b800b6
 8006150:	00c000be 	.word	0x00c000be
 8006154:	00c800c6 	.word	0x00c800c6
 8006158:	00cc00ca 	.word	0x00cc00ca
 800615c:	00d200ce 	.word	0x00d200ce
 8006160:	00d800d6 	.word	0x00d800d6
 8006164:	00dc00da 	.word	0x00dc00da
 8006168:	00e000de 	.word	0x00e000de
 800616c:	00e400e2 	.word	0x00e400e2
 8006170:	012e012e 	.word	0x012e012e
 8006174:	012e012e 	.word	0x012e012e
 8006178:	012e012e 	.word	0x012e012e
 800617c:	012e012e 	.word	0x012e012e
 8006180:	00ec00e8 	.word	0x00ec00e8
 8006184:	012e012e 	.word	0x012e012e
 8006188:	012e012e 	.word	0x012e012e
 800618c:	012e012e 	.word	0x012e012e
 8006190:	012e012e 	.word	0x012e012e
 8006194:	012e012e 	.word	0x012e012e
 8006198:	012e012e 	.word	0x012e012e
 800619c:	00ee012e 	.word	0x00ee012e
 80061a0:	00f00108 	.word	0x00f00108
 80061a4:	012e00f2 	.word	0x012e00f2
 80061a8:	012e012e 	.word	0x012e012e
 80061ac:	012e00f4 	.word	0x012e00f4
 80061b0:	012e012e 	.word	0x012e012e
 80061b4:	012e00f6 	.word	0x012e00f6
 80061b8:	00fa012e 	.word	0x00fa012e
 80061bc:	012e012e 	.word	0x012e012e
 80061c0:	012e00fc 	.word	0x012e00fc
 80061c4:	012e012e 	.word	0x012e012e
 80061c8:	012e012e 	.word	0x012e012e
 80061cc:	012e012e 	.word	0x012e012e
 80061d0:	012e012e 	.word	0x012e012e
 80061d4:	00fe012e 	.word	0x00fe012e
 80061d8:	0100012e 	.word	0x0100012e
 80061dc:	01040102 	.word	0x01040102
 80061e0:	012e012e 	.word	0x012e012e
 80061e4:	012e0126 	.word	0x012e0126
 80061e8:	012e012e 	.word	0x012e012e
 80061ec:	012e012e 	.word	0x012e012e
 80061f0:	012e012e 	.word	0x012e012e
 80061f4:	0114012e 	.word	0x0114012e
 80061f8:	010a0106 	.word	0x010a0106
 80061fc:	010e010c 	.word	0x010e010c
 8006200:	012e0110 	.word	0x012e0110
 8006204:	01160112 	.word	0x01160112
 8006208:	00ea011a 	.word	0x00ea011a
 800620c:	012c00c2 	.word	0x012c00c2
 8006210:	00d000ba 	.word	0x00d000ba
 8006214:	00a000bc 	.word	0x00a000bc
 8006218:	012a00a6 	.word	0x012a00a6
 800621c:	012e00f8 	.word	0x012e00f8
 8006220:	00c40118 	.word	0x00c40118
 8006224:	011c011e 	.word	0x011c011e
 8006228:	012e012e 	.word	0x012e012e
 800622c:	012e012e 	.word	0x012e012e
 8006230:	00d4012e 	.word	0x00d4012e
 8006234:	012e012e 	.word	0x012e012e
 8006238:	00e6012e 	.word	0x00e6012e
 800623c:	01200128 	.word	0x01200128
 8006240:	01240122 	.word	0x01240122
 8006244:	4b55      	ldr	r3, [pc, #340]	; (800639c <_strerror_r+0x288>)
 8006246:	4618      	mov	r0, r3
 8006248:	bd10      	pop	{r4, pc}
 800624a:	4b55      	ldr	r3, [pc, #340]	; (80063a0 <_strerror_r+0x28c>)
 800624c:	e7fb      	b.n	8006246 <_strerror_r+0x132>
 800624e:	4b55      	ldr	r3, [pc, #340]	; (80063a4 <_strerror_r+0x290>)
 8006250:	e7f9      	b.n	8006246 <_strerror_r+0x132>
 8006252:	4b55      	ldr	r3, [pc, #340]	; (80063a8 <_strerror_r+0x294>)
 8006254:	e7f7      	b.n	8006246 <_strerror_r+0x132>
 8006256:	4b55      	ldr	r3, [pc, #340]	; (80063ac <_strerror_r+0x298>)
 8006258:	e7f5      	b.n	8006246 <_strerror_r+0x132>
 800625a:	4b55      	ldr	r3, [pc, #340]	; (80063b0 <_strerror_r+0x29c>)
 800625c:	e7f3      	b.n	8006246 <_strerror_r+0x132>
 800625e:	4b55      	ldr	r3, [pc, #340]	; (80063b4 <_strerror_r+0x2a0>)
 8006260:	e7f1      	b.n	8006246 <_strerror_r+0x132>
 8006262:	4b55      	ldr	r3, [pc, #340]	; (80063b8 <_strerror_r+0x2a4>)
 8006264:	e7ef      	b.n	8006246 <_strerror_r+0x132>
 8006266:	4b55      	ldr	r3, [pc, #340]	; (80063bc <_strerror_r+0x2a8>)
 8006268:	e7ed      	b.n	8006246 <_strerror_r+0x132>
 800626a:	4b55      	ldr	r3, [pc, #340]	; (80063c0 <_strerror_r+0x2ac>)
 800626c:	e7eb      	b.n	8006246 <_strerror_r+0x132>
 800626e:	4b55      	ldr	r3, [pc, #340]	; (80063c4 <_strerror_r+0x2b0>)
 8006270:	e7e9      	b.n	8006246 <_strerror_r+0x132>
 8006272:	4b55      	ldr	r3, [pc, #340]	; (80063c8 <_strerror_r+0x2b4>)
 8006274:	e7e7      	b.n	8006246 <_strerror_r+0x132>
 8006276:	4b55      	ldr	r3, [pc, #340]	; (80063cc <_strerror_r+0x2b8>)
 8006278:	e7e5      	b.n	8006246 <_strerror_r+0x132>
 800627a:	4b55      	ldr	r3, [pc, #340]	; (80063d0 <_strerror_r+0x2bc>)
 800627c:	e7e3      	b.n	8006246 <_strerror_r+0x132>
 800627e:	4b55      	ldr	r3, [pc, #340]	; (80063d4 <_strerror_r+0x2c0>)
 8006280:	e7e1      	b.n	8006246 <_strerror_r+0x132>
 8006282:	4b55      	ldr	r3, [pc, #340]	; (80063d8 <_strerror_r+0x2c4>)
 8006284:	e7df      	b.n	8006246 <_strerror_r+0x132>
 8006286:	4b55      	ldr	r3, [pc, #340]	; (80063dc <_strerror_r+0x2c8>)
 8006288:	e7dd      	b.n	8006246 <_strerror_r+0x132>
 800628a:	4b55      	ldr	r3, [pc, #340]	; (80063e0 <_strerror_r+0x2cc>)
 800628c:	e7db      	b.n	8006246 <_strerror_r+0x132>
 800628e:	4b55      	ldr	r3, [pc, #340]	; (80063e4 <_strerror_r+0x2d0>)
 8006290:	e7d9      	b.n	8006246 <_strerror_r+0x132>
 8006292:	4b55      	ldr	r3, [pc, #340]	; (80063e8 <_strerror_r+0x2d4>)
 8006294:	e7d7      	b.n	8006246 <_strerror_r+0x132>
 8006296:	4b55      	ldr	r3, [pc, #340]	; (80063ec <_strerror_r+0x2d8>)
 8006298:	e7d5      	b.n	8006246 <_strerror_r+0x132>
 800629a:	4b55      	ldr	r3, [pc, #340]	; (80063f0 <_strerror_r+0x2dc>)
 800629c:	e7d3      	b.n	8006246 <_strerror_r+0x132>
 800629e:	4b55      	ldr	r3, [pc, #340]	; (80063f4 <_strerror_r+0x2e0>)
 80062a0:	e7d1      	b.n	8006246 <_strerror_r+0x132>
 80062a2:	4b55      	ldr	r3, [pc, #340]	; (80063f8 <_strerror_r+0x2e4>)
 80062a4:	e7cf      	b.n	8006246 <_strerror_r+0x132>
 80062a6:	4b55      	ldr	r3, [pc, #340]	; (80063fc <_strerror_r+0x2e8>)
 80062a8:	e7cd      	b.n	8006246 <_strerror_r+0x132>
 80062aa:	4b55      	ldr	r3, [pc, #340]	; (8006400 <_strerror_r+0x2ec>)
 80062ac:	e7cb      	b.n	8006246 <_strerror_r+0x132>
 80062ae:	4b55      	ldr	r3, [pc, #340]	; (8006404 <_strerror_r+0x2f0>)
 80062b0:	e7c9      	b.n	8006246 <_strerror_r+0x132>
 80062b2:	4b55      	ldr	r3, [pc, #340]	; (8006408 <_strerror_r+0x2f4>)
 80062b4:	e7c7      	b.n	8006246 <_strerror_r+0x132>
 80062b6:	4b55      	ldr	r3, [pc, #340]	; (800640c <_strerror_r+0x2f8>)
 80062b8:	e7c5      	b.n	8006246 <_strerror_r+0x132>
 80062ba:	4b55      	ldr	r3, [pc, #340]	; (8006410 <_strerror_r+0x2fc>)
 80062bc:	e7c3      	b.n	8006246 <_strerror_r+0x132>
 80062be:	4b55      	ldr	r3, [pc, #340]	; (8006414 <_strerror_r+0x300>)
 80062c0:	e7c1      	b.n	8006246 <_strerror_r+0x132>
 80062c2:	4b55      	ldr	r3, [pc, #340]	; (8006418 <_strerror_r+0x304>)
 80062c4:	e7bf      	b.n	8006246 <_strerror_r+0x132>
 80062c6:	4b55      	ldr	r3, [pc, #340]	; (800641c <_strerror_r+0x308>)
 80062c8:	e7bd      	b.n	8006246 <_strerror_r+0x132>
 80062ca:	4b55      	ldr	r3, [pc, #340]	; (8006420 <_strerror_r+0x30c>)
 80062cc:	e7bb      	b.n	8006246 <_strerror_r+0x132>
 80062ce:	4b55      	ldr	r3, [pc, #340]	; (8006424 <_strerror_r+0x310>)
 80062d0:	e7b9      	b.n	8006246 <_strerror_r+0x132>
 80062d2:	4b55      	ldr	r3, [pc, #340]	; (8006428 <_strerror_r+0x314>)
 80062d4:	e7b7      	b.n	8006246 <_strerror_r+0x132>
 80062d6:	4b55      	ldr	r3, [pc, #340]	; (800642c <_strerror_r+0x318>)
 80062d8:	e7b5      	b.n	8006246 <_strerror_r+0x132>
 80062da:	4b55      	ldr	r3, [pc, #340]	; (8006430 <_strerror_r+0x31c>)
 80062dc:	e7b3      	b.n	8006246 <_strerror_r+0x132>
 80062de:	4b55      	ldr	r3, [pc, #340]	; (8006434 <_strerror_r+0x320>)
 80062e0:	e7b1      	b.n	8006246 <_strerror_r+0x132>
 80062e2:	4b55      	ldr	r3, [pc, #340]	; (8006438 <_strerror_r+0x324>)
 80062e4:	e7af      	b.n	8006246 <_strerror_r+0x132>
 80062e6:	4b55      	ldr	r3, [pc, #340]	; (800643c <_strerror_r+0x328>)
 80062e8:	e7ad      	b.n	8006246 <_strerror_r+0x132>
 80062ea:	4b55      	ldr	r3, [pc, #340]	; (8006440 <_strerror_r+0x32c>)
 80062ec:	e7ab      	b.n	8006246 <_strerror_r+0x132>
 80062ee:	4b55      	ldr	r3, [pc, #340]	; (8006444 <_strerror_r+0x330>)
 80062f0:	e7a9      	b.n	8006246 <_strerror_r+0x132>
 80062f2:	4b55      	ldr	r3, [pc, #340]	; (8006448 <_strerror_r+0x334>)
 80062f4:	e7a7      	b.n	8006246 <_strerror_r+0x132>
 80062f6:	4b55      	ldr	r3, [pc, #340]	; (800644c <_strerror_r+0x338>)
 80062f8:	e7a5      	b.n	8006246 <_strerror_r+0x132>
 80062fa:	4b55      	ldr	r3, [pc, #340]	; (8006450 <_strerror_r+0x33c>)
 80062fc:	e7a3      	b.n	8006246 <_strerror_r+0x132>
 80062fe:	4b55      	ldr	r3, [pc, #340]	; (8006454 <_strerror_r+0x340>)
 8006300:	e7a1      	b.n	8006246 <_strerror_r+0x132>
 8006302:	4b55      	ldr	r3, [pc, #340]	; (8006458 <_strerror_r+0x344>)
 8006304:	e79f      	b.n	8006246 <_strerror_r+0x132>
 8006306:	4b55      	ldr	r3, [pc, #340]	; (800645c <_strerror_r+0x348>)
 8006308:	e79d      	b.n	8006246 <_strerror_r+0x132>
 800630a:	4b55      	ldr	r3, [pc, #340]	; (8006460 <_strerror_r+0x34c>)
 800630c:	e79b      	b.n	8006246 <_strerror_r+0x132>
 800630e:	4b55      	ldr	r3, [pc, #340]	; (8006464 <_strerror_r+0x350>)
 8006310:	e799      	b.n	8006246 <_strerror_r+0x132>
 8006312:	4b55      	ldr	r3, [pc, #340]	; (8006468 <_strerror_r+0x354>)
 8006314:	e797      	b.n	8006246 <_strerror_r+0x132>
 8006316:	4b55      	ldr	r3, [pc, #340]	; (800646c <_strerror_r+0x358>)
 8006318:	e795      	b.n	8006246 <_strerror_r+0x132>
 800631a:	4b55      	ldr	r3, [pc, #340]	; (8006470 <_strerror_r+0x35c>)
 800631c:	e793      	b.n	8006246 <_strerror_r+0x132>
 800631e:	4b55      	ldr	r3, [pc, #340]	; (8006474 <_strerror_r+0x360>)
 8006320:	e791      	b.n	8006246 <_strerror_r+0x132>
 8006322:	4b55      	ldr	r3, [pc, #340]	; (8006478 <_strerror_r+0x364>)
 8006324:	e78f      	b.n	8006246 <_strerror_r+0x132>
 8006326:	4b55      	ldr	r3, [pc, #340]	; (800647c <_strerror_r+0x368>)
 8006328:	e78d      	b.n	8006246 <_strerror_r+0x132>
 800632a:	4b55      	ldr	r3, [pc, #340]	; (8006480 <_strerror_r+0x36c>)
 800632c:	e78b      	b.n	8006246 <_strerror_r+0x132>
 800632e:	4b55      	ldr	r3, [pc, #340]	; (8006484 <_strerror_r+0x370>)
 8006330:	e789      	b.n	8006246 <_strerror_r+0x132>
 8006332:	4b55      	ldr	r3, [pc, #340]	; (8006488 <_strerror_r+0x374>)
 8006334:	e787      	b.n	8006246 <_strerror_r+0x132>
 8006336:	4b55      	ldr	r3, [pc, #340]	; (800648c <_strerror_r+0x378>)
 8006338:	e785      	b.n	8006246 <_strerror_r+0x132>
 800633a:	4b55      	ldr	r3, [pc, #340]	; (8006490 <_strerror_r+0x37c>)
 800633c:	e783      	b.n	8006246 <_strerror_r+0x132>
 800633e:	4b55      	ldr	r3, [pc, #340]	; (8006494 <_strerror_r+0x380>)
 8006340:	e781      	b.n	8006246 <_strerror_r+0x132>
 8006342:	4b55      	ldr	r3, [pc, #340]	; (8006498 <_strerror_r+0x384>)
 8006344:	e77f      	b.n	8006246 <_strerror_r+0x132>
 8006346:	4b55      	ldr	r3, [pc, #340]	; (800649c <_strerror_r+0x388>)
 8006348:	e77d      	b.n	8006246 <_strerror_r+0x132>
 800634a:	4b55      	ldr	r3, [pc, #340]	; (80064a0 <_strerror_r+0x38c>)
 800634c:	e77b      	b.n	8006246 <_strerror_r+0x132>
 800634e:	4b55      	ldr	r3, [pc, #340]	; (80064a4 <_strerror_r+0x390>)
 8006350:	e779      	b.n	8006246 <_strerror_r+0x132>
 8006352:	4b55      	ldr	r3, [pc, #340]	; (80064a8 <_strerror_r+0x394>)
 8006354:	e777      	b.n	8006246 <_strerror_r+0x132>
 8006356:	4b55      	ldr	r3, [pc, #340]	; (80064ac <_strerror_r+0x398>)
 8006358:	e775      	b.n	8006246 <_strerror_r+0x132>
 800635a:	4b55      	ldr	r3, [pc, #340]	; (80064b0 <_strerror_r+0x39c>)
 800635c:	e773      	b.n	8006246 <_strerror_r+0x132>
 800635e:	4b55      	ldr	r3, [pc, #340]	; (80064b4 <_strerror_r+0x3a0>)
 8006360:	e771      	b.n	8006246 <_strerror_r+0x132>
 8006362:	4b55      	ldr	r3, [pc, #340]	; (80064b8 <_strerror_r+0x3a4>)
 8006364:	e76f      	b.n	8006246 <_strerror_r+0x132>
 8006366:	4b55      	ldr	r3, [pc, #340]	; (80064bc <_strerror_r+0x3a8>)
 8006368:	e76d      	b.n	8006246 <_strerror_r+0x132>
 800636a:	4b55      	ldr	r3, [pc, #340]	; (80064c0 <_strerror_r+0x3ac>)
 800636c:	e76b      	b.n	8006246 <_strerror_r+0x132>
 800636e:	4b55      	ldr	r3, [pc, #340]	; (80064c4 <_strerror_r+0x3b0>)
 8006370:	e769      	b.n	8006246 <_strerror_r+0x132>
 8006372:	4b55      	ldr	r3, [pc, #340]	; (80064c8 <_strerror_r+0x3b4>)
 8006374:	e767      	b.n	8006246 <_strerror_r+0x132>
 8006376:	4b55      	ldr	r3, [pc, #340]	; (80064cc <_strerror_r+0x3b8>)
 8006378:	e765      	b.n	8006246 <_strerror_r+0x132>
 800637a:	4b55      	ldr	r3, [pc, #340]	; (80064d0 <_strerror_r+0x3bc>)
 800637c:	e763      	b.n	8006246 <_strerror_r+0x132>
 800637e:	4b55      	ldr	r3, [pc, #340]	; (80064d4 <_strerror_r+0x3c0>)
 8006380:	e761      	b.n	8006246 <_strerror_r+0x132>
 8006382:	2b00      	cmp	r3, #0
 8006384:	bf14      	ite	ne
 8006386:	461a      	movne	r2, r3
 8006388:	4622      	moveq	r2, r4
 800638a:	f000 f8a9 	bl	80064e0 <_user_strerror>
 800638e:	4b52      	ldr	r3, [pc, #328]	; (80064d8 <_strerror_r+0x3c4>)
 8006390:	2800      	cmp	r0, #0
 8006392:	bf18      	it	ne
 8006394:	4603      	movne	r3, r0
 8006396:	e756      	b.n	8006246 <_strerror_r+0x132>
 8006398:	4b50      	ldr	r3, [pc, #320]	; (80064dc <_strerror_r+0x3c8>)
 800639a:	e754      	b.n	8006246 <_strerror_r+0x132>
 800639c:	08007175 	.word	0x08007175
 80063a0:	0800717f 	.word	0x0800717f
 80063a4:	08007199 	.word	0x08007199
 80063a8:	080071a9 	.word	0x080071a9
 80063ac:	080071c1 	.word	0x080071c1
 80063b0:	080071cb 	.word	0x080071cb
 80063b4:	080071e5 	.word	0x080071e5
 80063b8:	080071f7 	.word	0x080071f7
 80063bc:	08007209 	.word	0x08007209
 80063c0:	08007222 	.word	0x08007222
 80063c4:	08007232 	.word	0x08007232
 80063c8:	0800723e 	.word	0x0800723e
 80063cc:	0800725b 	.word	0x0800725b
 80063d0:	0800726d 	.word	0x0800726d
 80063d4:	0800727e 	.word	0x0800727e
 80063d8:	08007290 	.word	0x08007290
 80063dc:	0800729c 	.word	0x0800729c
 80063e0:	080072b4 	.word	0x080072b4
 80063e4:	080072c0 	.word	0x080072c0
 80063e8:	080072d2 	.word	0x080072d2
 80063ec:	080072e1 	.word	0x080072e1
 80063f0:	080072f1 	.word	0x080072f1
 80063f4:	080072fe 	.word	0x080072fe
 80063f8:	0800731d 	.word	0x0800731d
 80063fc:	0800732c 	.word	0x0800732c
 8006400:	0800733d 	.word	0x0800733d
 8006404:	08007361 	.word	0x08007361
 8006408:	0800737f 	.word	0x0800737f
 800640c:	0800739d 	.word	0x0800739d
 8006410:	080073bd 	.word	0x080073bd
 8006414:	080073d4 	.word	0x080073d4
 8006418:	080073e3 	.word	0x080073e3
 800641c:	080073f2 	.word	0x080073f2
 8006420:	08007406 	.word	0x08007406
 8006424:	0800741e 	.word	0x0800741e
 8006428:	0800742c 	.word	0x0800742c
 800642c:	08007439 	.word	0x08007439
 8006430:	0800744f 	.word	0x0800744f
 8006434:	0800745e 	.word	0x0800745e
 8006438:	0800746a 	.word	0x0800746a
 800643c:	08007499 	.word	0x08007499
 8006440:	080074aa 	.word	0x080074aa
 8006444:	080074c5 	.word	0x080074c5
 8006448:	080074d8 	.word	0x080074d8
 800644c:	080074ee 	.word	0x080074ee
 8006450:	080074f7 	.word	0x080074f7
 8006454:	0800750e 	.word	0x0800750e
 8006458:	08007516 	.word	0x08007516
 800645c:	08007523 	.word	0x08007523
 8006460:	08007538 	.word	0x08007538
 8006464:	0800754c 	.word	0x0800754c
 8006468:	08007564 	.word	0x08007564
 800646c:	08007573 	.word	0x08007573
 8006470:	08007584 	.word	0x08007584
 8006474:	08007597 	.word	0x08007597
 8006478:	080075a3 	.word	0x080075a3
 800647c:	080075bc 	.word	0x080075bc
 8006480:	080075d0 	.word	0x080075d0
 8006484:	080075eb 	.word	0x080075eb
 8006488:	08007603 	.word	0x08007603
 800648c:	0800761d 	.word	0x0800761d
 8006490:	08007625 	.word	0x08007625
 8006494:	08007655 	.word	0x08007655
 8006498:	08007674 	.word	0x08007674
 800649c:	08007693 	.word	0x08007693
 80064a0:	080076aa 	.word	0x080076aa
 80064a4:	080076bd 	.word	0x080076bd
 80064a8:	080076d6 	.word	0x080076d6
 80064ac:	080076ed 	.word	0x080076ed
 80064b0:	08007703 	.word	0x08007703
 80064b4:	08007724 	.word	0x08007724
 80064b8:	0800773c 	.word	0x0800773c
 80064bc:	08007758 	.word	0x08007758
 80064c0:	0800776b 	.word	0x0800776b
 80064c4:	08007781 	.word	0x08007781
 80064c8:	08007795 	.word	0x08007795
 80064cc:	080077b7 	.word	0x080077b7
 80064d0:	080077dd 	.word	0x080077dd
 80064d4:	080077ee 	.word	0x080077ee
 80064d8:	08007174 	.word	0x08007174
 80064dc:	08007803 	.word	0x08007803

080064e0 <_user_strerror>:
 80064e0:	2000      	movs	r0, #0
 80064e2:	4770      	bx	lr

080064e4 <_vsiprintf_r>:
 80064e4:	b500      	push	{lr}
 80064e6:	b09b      	sub	sp, #108	; 0x6c
 80064e8:	9100      	str	r1, [sp, #0]
 80064ea:	9104      	str	r1, [sp, #16]
 80064ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80064f0:	9105      	str	r1, [sp, #20]
 80064f2:	9102      	str	r1, [sp, #8]
 80064f4:	4905      	ldr	r1, [pc, #20]	; (800650c <_vsiprintf_r+0x28>)
 80064f6:	9103      	str	r1, [sp, #12]
 80064f8:	4669      	mov	r1, sp
 80064fa:	f000 fa85 	bl	8006a08 <_svfiprintf_r>
 80064fe:	9b00      	ldr	r3, [sp, #0]
 8006500:	2200      	movs	r2, #0
 8006502:	701a      	strb	r2, [r3, #0]
 8006504:	b01b      	add	sp, #108	; 0x6c
 8006506:	f85d fb04 	ldr.w	pc, [sp], #4
 800650a:	bf00      	nop
 800650c:	ffff0208 	.word	0xffff0208

08006510 <vsiprintf>:
 8006510:	4613      	mov	r3, r2
 8006512:	460a      	mov	r2, r1
 8006514:	4601      	mov	r1, r0
 8006516:	4802      	ldr	r0, [pc, #8]	; (8006520 <vsiprintf+0x10>)
 8006518:	6800      	ldr	r0, [r0, #0]
 800651a:	f7ff bfe3 	b.w	80064e4 <_vsiprintf_r>
 800651e:	bf00      	nop
 8006520:	2000000c 	.word	0x2000000c

08006524 <_write_r>:
 8006524:	b538      	push	{r3, r4, r5, lr}
 8006526:	4d07      	ldr	r5, [pc, #28]	; (8006544 <_write_r+0x20>)
 8006528:	4604      	mov	r4, r0
 800652a:	4608      	mov	r0, r1
 800652c:	4611      	mov	r1, r2
 800652e:	2200      	movs	r2, #0
 8006530:	602a      	str	r2, [r5, #0]
 8006532:	461a      	mov	r2, r3
 8006534:	f7fb f88f 	bl	8001656 <_write>
 8006538:	1c43      	adds	r3, r0, #1
 800653a:	d102      	bne.n	8006542 <_write_r+0x1e>
 800653c:	682b      	ldr	r3, [r5, #0]
 800653e:	b103      	cbz	r3, 8006542 <_write_r+0x1e>
 8006540:	6023      	str	r3, [r4, #0]
 8006542:	bd38      	pop	{r3, r4, r5, pc}
 8006544:	200002e8 	.word	0x200002e8

08006548 <__sflush_r>:
 8006548:	898a      	ldrh	r2, [r1, #12]
 800654a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800654e:	4605      	mov	r5, r0
 8006550:	0710      	lsls	r0, r2, #28
 8006552:	460c      	mov	r4, r1
 8006554:	d458      	bmi.n	8006608 <__sflush_r+0xc0>
 8006556:	684b      	ldr	r3, [r1, #4]
 8006558:	2b00      	cmp	r3, #0
 800655a:	dc05      	bgt.n	8006568 <__sflush_r+0x20>
 800655c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800655e:	2b00      	cmp	r3, #0
 8006560:	dc02      	bgt.n	8006568 <__sflush_r+0x20>
 8006562:	2000      	movs	r0, #0
 8006564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006568:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800656a:	2e00      	cmp	r6, #0
 800656c:	d0f9      	beq.n	8006562 <__sflush_r+0x1a>
 800656e:	2300      	movs	r3, #0
 8006570:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006574:	682f      	ldr	r7, [r5, #0]
 8006576:	602b      	str	r3, [r5, #0]
 8006578:	d032      	beq.n	80065e0 <__sflush_r+0x98>
 800657a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800657c:	89a3      	ldrh	r3, [r4, #12]
 800657e:	075a      	lsls	r2, r3, #29
 8006580:	d505      	bpl.n	800658e <__sflush_r+0x46>
 8006582:	6863      	ldr	r3, [r4, #4]
 8006584:	1ac0      	subs	r0, r0, r3
 8006586:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006588:	b10b      	cbz	r3, 800658e <__sflush_r+0x46>
 800658a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800658c:	1ac0      	subs	r0, r0, r3
 800658e:	2300      	movs	r3, #0
 8006590:	4602      	mov	r2, r0
 8006592:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006594:	6a21      	ldr	r1, [r4, #32]
 8006596:	4628      	mov	r0, r5
 8006598:	47b0      	blx	r6
 800659a:	1c43      	adds	r3, r0, #1
 800659c:	89a3      	ldrh	r3, [r4, #12]
 800659e:	d106      	bne.n	80065ae <__sflush_r+0x66>
 80065a0:	6829      	ldr	r1, [r5, #0]
 80065a2:	291d      	cmp	r1, #29
 80065a4:	d82c      	bhi.n	8006600 <__sflush_r+0xb8>
 80065a6:	4a2a      	ldr	r2, [pc, #168]	; (8006650 <__sflush_r+0x108>)
 80065a8:	40ca      	lsrs	r2, r1
 80065aa:	07d6      	lsls	r6, r2, #31
 80065ac:	d528      	bpl.n	8006600 <__sflush_r+0xb8>
 80065ae:	2200      	movs	r2, #0
 80065b0:	6062      	str	r2, [r4, #4]
 80065b2:	04d9      	lsls	r1, r3, #19
 80065b4:	6922      	ldr	r2, [r4, #16]
 80065b6:	6022      	str	r2, [r4, #0]
 80065b8:	d504      	bpl.n	80065c4 <__sflush_r+0x7c>
 80065ba:	1c42      	adds	r2, r0, #1
 80065bc:	d101      	bne.n	80065c2 <__sflush_r+0x7a>
 80065be:	682b      	ldr	r3, [r5, #0]
 80065c0:	b903      	cbnz	r3, 80065c4 <__sflush_r+0x7c>
 80065c2:	6560      	str	r0, [r4, #84]	; 0x54
 80065c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065c6:	602f      	str	r7, [r5, #0]
 80065c8:	2900      	cmp	r1, #0
 80065ca:	d0ca      	beq.n	8006562 <__sflush_r+0x1a>
 80065cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065d0:	4299      	cmp	r1, r3
 80065d2:	d002      	beq.n	80065da <__sflush_r+0x92>
 80065d4:	4628      	mov	r0, r5
 80065d6:	f7ff fc0b 	bl	8005df0 <_free_r>
 80065da:	2000      	movs	r0, #0
 80065dc:	6360      	str	r0, [r4, #52]	; 0x34
 80065de:	e7c1      	b.n	8006564 <__sflush_r+0x1c>
 80065e0:	6a21      	ldr	r1, [r4, #32]
 80065e2:	2301      	movs	r3, #1
 80065e4:	4628      	mov	r0, r5
 80065e6:	47b0      	blx	r6
 80065e8:	1c41      	adds	r1, r0, #1
 80065ea:	d1c7      	bne.n	800657c <__sflush_r+0x34>
 80065ec:	682b      	ldr	r3, [r5, #0]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d0c4      	beq.n	800657c <__sflush_r+0x34>
 80065f2:	2b1d      	cmp	r3, #29
 80065f4:	d001      	beq.n	80065fa <__sflush_r+0xb2>
 80065f6:	2b16      	cmp	r3, #22
 80065f8:	d101      	bne.n	80065fe <__sflush_r+0xb6>
 80065fa:	602f      	str	r7, [r5, #0]
 80065fc:	e7b1      	b.n	8006562 <__sflush_r+0x1a>
 80065fe:	89a3      	ldrh	r3, [r4, #12]
 8006600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006604:	81a3      	strh	r3, [r4, #12]
 8006606:	e7ad      	b.n	8006564 <__sflush_r+0x1c>
 8006608:	690f      	ldr	r7, [r1, #16]
 800660a:	2f00      	cmp	r7, #0
 800660c:	d0a9      	beq.n	8006562 <__sflush_r+0x1a>
 800660e:	0793      	lsls	r3, r2, #30
 8006610:	680e      	ldr	r6, [r1, #0]
 8006612:	bf08      	it	eq
 8006614:	694b      	ldreq	r3, [r1, #20]
 8006616:	600f      	str	r7, [r1, #0]
 8006618:	bf18      	it	ne
 800661a:	2300      	movne	r3, #0
 800661c:	eba6 0807 	sub.w	r8, r6, r7
 8006620:	608b      	str	r3, [r1, #8]
 8006622:	f1b8 0f00 	cmp.w	r8, #0
 8006626:	dd9c      	ble.n	8006562 <__sflush_r+0x1a>
 8006628:	6a21      	ldr	r1, [r4, #32]
 800662a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800662c:	4643      	mov	r3, r8
 800662e:	463a      	mov	r2, r7
 8006630:	4628      	mov	r0, r5
 8006632:	47b0      	blx	r6
 8006634:	2800      	cmp	r0, #0
 8006636:	dc06      	bgt.n	8006646 <__sflush_r+0xfe>
 8006638:	89a3      	ldrh	r3, [r4, #12]
 800663a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800663e:	81a3      	strh	r3, [r4, #12]
 8006640:	f04f 30ff 	mov.w	r0, #4294967295
 8006644:	e78e      	b.n	8006564 <__sflush_r+0x1c>
 8006646:	4407      	add	r7, r0
 8006648:	eba8 0800 	sub.w	r8, r8, r0
 800664c:	e7e9      	b.n	8006622 <__sflush_r+0xda>
 800664e:	bf00      	nop
 8006650:	20400001 	.word	0x20400001

08006654 <_fflush_r>:
 8006654:	b538      	push	{r3, r4, r5, lr}
 8006656:	690b      	ldr	r3, [r1, #16]
 8006658:	4605      	mov	r5, r0
 800665a:	460c      	mov	r4, r1
 800665c:	b913      	cbnz	r3, 8006664 <_fflush_r+0x10>
 800665e:	2500      	movs	r5, #0
 8006660:	4628      	mov	r0, r5
 8006662:	bd38      	pop	{r3, r4, r5, pc}
 8006664:	b118      	cbz	r0, 800666e <_fflush_r+0x1a>
 8006666:	6983      	ldr	r3, [r0, #24]
 8006668:	b90b      	cbnz	r3, 800666e <_fflush_r+0x1a>
 800666a:	f000 f8c5 	bl	80067f8 <__sinit>
 800666e:	4b14      	ldr	r3, [pc, #80]	; (80066c0 <_fflush_r+0x6c>)
 8006670:	429c      	cmp	r4, r3
 8006672:	d11b      	bne.n	80066ac <_fflush_r+0x58>
 8006674:	686c      	ldr	r4, [r5, #4]
 8006676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d0ef      	beq.n	800665e <_fflush_r+0xa>
 800667e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006680:	07d0      	lsls	r0, r2, #31
 8006682:	d404      	bmi.n	800668e <_fflush_r+0x3a>
 8006684:	0599      	lsls	r1, r3, #22
 8006686:	d402      	bmi.n	800668e <_fflush_r+0x3a>
 8006688:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800668a:	f000 f953 	bl	8006934 <__retarget_lock_acquire_recursive>
 800668e:	4628      	mov	r0, r5
 8006690:	4621      	mov	r1, r4
 8006692:	f7ff ff59 	bl	8006548 <__sflush_r>
 8006696:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006698:	07da      	lsls	r2, r3, #31
 800669a:	4605      	mov	r5, r0
 800669c:	d4e0      	bmi.n	8006660 <_fflush_r+0xc>
 800669e:	89a3      	ldrh	r3, [r4, #12]
 80066a0:	059b      	lsls	r3, r3, #22
 80066a2:	d4dd      	bmi.n	8006660 <_fflush_r+0xc>
 80066a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066a6:	f000 f946 	bl	8006936 <__retarget_lock_release_recursive>
 80066aa:	e7d9      	b.n	8006660 <_fflush_r+0xc>
 80066ac:	4b05      	ldr	r3, [pc, #20]	; (80066c4 <_fflush_r+0x70>)
 80066ae:	429c      	cmp	r4, r3
 80066b0:	d101      	bne.n	80066b6 <_fflush_r+0x62>
 80066b2:	68ac      	ldr	r4, [r5, #8]
 80066b4:	e7df      	b.n	8006676 <_fflush_r+0x22>
 80066b6:	4b04      	ldr	r3, [pc, #16]	; (80066c8 <_fflush_r+0x74>)
 80066b8:	429c      	cmp	r4, r3
 80066ba:	bf08      	it	eq
 80066bc:	68ec      	ldreq	r4, [r5, #12]
 80066be:	e7da      	b.n	8006676 <_fflush_r+0x22>
 80066c0:	0800782c 	.word	0x0800782c
 80066c4:	0800784c 	.word	0x0800784c
 80066c8:	0800780c 	.word	0x0800780c

080066cc <fileno>:
 80066cc:	b570      	push	{r4, r5, r6, lr}
 80066ce:	4e1a      	ldr	r6, [pc, #104]	; (8006738 <fileno+0x6c>)
 80066d0:	6835      	ldr	r5, [r6, #0]
 80066d2:	4604      	mov	r4, r0
 80066d4:	b125      	cbz	r5, 80066e0 <fileno+0x14>
 80066d6:	69ab      	ldr	r3, [r5, #24]
 80066d8:	b913      	cbnz	r3, 80066e0 <fileno+0x14>
 80066da:	4628      	mov	r0, r5
 80066dc:	f000 f88c 	bl	80067f8 <__sinit>
 80066e0:	4b16      	ldr	r3, [pc, #88]	; (800673c <fileno+0x70>)
 80066e2:	429c      	cmp	r4, r3
 80066e4:	d118      	bne.n	8006718 <fileno+0x4c>
 80066e6:	686c      	ldr	r4, [r5, #4]
 80066e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066ea:	07d8      	lsls	r0, r3, #31
 80066ec:	d405      	bmi.n	80066fa <fileno+0x2e>
 80066ee:	89a3      	ldrh	r3, [r4, #12]
 80066f0:	0599      	lsls	r1, r3, #22
 80066f2:	d402      	bmi.n	80066fa <fileno+0x2e>
 80066f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066f6:	f000 f91d 	bl	8006934 <__retarget_lock_acquire_recursive>
 80066fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066fe:	b1ab      	cbz	r3, 800672c <fileno+0x60>
 8006700:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 8006704:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006706:	07d2      	lsls	r2, r2, #31
 8006708:	d404      	bmi.n	8006714 <fileno+0x48>
 800670a:	059b      	lsls	r3, r3, #22
 800670c:	d402      	bmi.n	8006714 <fileno+0x48>
 800670e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006710:	f000 f911 	bl	8006936 <__retarget_lock_release_recursive>
 8006714:	4628      	mov	r0, r5
 8006716:	bd70      	pop	{r4, r5, r6, pc}
 8006718:	4b09      	ldr	r3, [pc, #36]	; (8006740 <fileno+0x74>)
 800671a:	429c      	cmp	r4, r3
 800671c:	d101      	bne.n	8006722 <fileno+0x56>
 800671e:	68ac      	ldr	r4, [r5, #8]
 8006720:	e7e2      	b.n	80066e8 <fileno+0x1c>
 8006722:	4b08      	ldr	r3, [pc, #32]	; (8006744 <fileno+0x78>)
 8006724:	429c      	cmp	r4, r3
 8006726:	bf08      	it	eq
 8006728:	68ec      	ldreq	r4, [r5, #12]
 800672a:	e7dd      	b.n	80066e8 <fileno+0x1c>
 800672c:	6832      	ldr	r2, [r6, #0]
 800672e:	2109      	movs	r1, #9
 8006730:	6011      	str	r1, [r2, #0]
 8006732:	f04f 35ff 	mov.w	r5, #4294967295
 8006736:	e7e5      	b.n	8006704 <fileno+0x38>
 8006738:	2000000c 	.word	0x2000000c
 800673c:	0800782c 	.word	0x0800782c
 8006740:	0800784c 	.word	0x0800784c
 8006744:	0800780c 	.word	0x0800780c

08006748 <std>:
 8006748:	2300      	movs	r3, #0
 800674a:	b510      	push	{r4, lr}
 800674c:	4604      	mov	r4, r0
 800674e:	e9c0 3300 	strd	r3, r3, [r0]
 8006752:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006756:	6083      	str	r3, [r0, #8]
 8006758:	8181      	strh	r1, [r0, #12]
 800675a:	6643      	str	r3, [r0, #100]	; 0x64
 800675c:	81c2      	strh	r2, [r0, #14]
 800675e:	6183      	str	r3, [r0, #24]
 8006760:	4619      	mov	r1, r3
 8006762:	2208      	movs	r2, #8
 8006764:	305c      	adds	r0, #92	; 0x5c
 8006766:	f7ff fb3b 	bl	8005de0 <memset>
 800676a:	4b05      	ldr	r3, [pc, #20]	; (8006780 <std+0x38>)
 800676c:	6263      	str	r3, [r4, #36]	; 0x24
 800676e:	4b05      	ldr	r3, [pc, #20]	; (8006784 <std+0x3c>)
 8006770:	62a3      	str	r3, [r4, #40]	; 0x28
 8006772:	4b05      	ldr	r3, [pc, #20]	; (8006788 <std+0x40>)
 8006774:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006776:	4b05      	ldr	r3, [pc, #20]	; (800678c <std+0x44>)
 8006778:	6224      	str	r4, [r4, #32]
 800677a:	6323      	str	r3, [r4, #48]	; 0x30
 800677c:	bd10      	pop	{r4, pc}
 800677e:	bf00      	nop
 8006780:	08006f31 	.word	0x08006f31
 8006784:	08006f53 	.word	0x08006f53
 8006788:	08006f8b 	.word	0x08006f8b
 800678c:	08006faf 	.word	0x08006faf

08006790 <_cleanup_r>:
 8006790:	4901      	ldr	r1, [pc, #4]	; (8006798 <_cleanup_r+0x8>)
 8006792:	f000 b8af 	b.w	80068f4 <_fwalk_reent>
 8006796:	bf00      	nop
 8006798:	08006655 	.word	0x08006655

0800679c <__sfmoreglue>:
 800679c:	b570      	push	{r4, r5, r6, lr}
 800679e:	2268      	movs	r2, #104	; 0x68
 80067a0:	1e4d      	subs	r5, r1, #1
 80067a2:	4355      	muls	r5, r2
 80067a4:	460e      	mov	r6, r1
 80067a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80067aa:	f7ff fb8d 	bl	8005ec8 <_malloc_r>
 80067ae:	4604      	mov	r4, r0
 80067b0:	b140      	cbz	r0, 80067c4 <__sfmoreglue+0x28>
 80067b2:	2100      	movs	r1, #0
 80067b4:	e9c0 1600 	strd	r1, r6, [r0]
 80067b8:	300c      	adds	r0, #12
 80067ba:	60a0      	str	r0, [r4, #8]
 80067bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80067c0:	f7ff fb0e 	bl	8005de0 <memset>
 80067c4:	4620      	mov	r0, r4
 80067c6:	bd70      	pop	{r4, r5, r6, pc}

080067c8 <__sfp_lock_acquire>:
 80067c8:	4801      	ldr	r0, [pc, #4]	; (80067d0 <__sfp_lock_acquire+0x8>)
 80067ca:	f000 b8b3 	b.w	8006934 <__retarget_lock_acquire_recursive>
 80067ce:	bf00      	nop
 80067d0:	200002e5 	.word	0x200002e5

080067d4 <__sfp_lock_release>:
 80067d4:	4801      	ldr	r0, [pc, #4]	; (80067dc <__sfp_lock_release+0x8>)
 80067d6:	f000 b8ae 	b.w	8006936 <__retarget_lock_release_recursive>
 80067da:	bf00      	nop
 80067dc:	200002e5 	.word	0x200002e5

080067e0 <__sinit_lock_acquire>:
 80067e0:	4801      	ldr	r0, [pc, #4]	; (80067e8 <__sinit_lock_acquire+0x8>)
 80067e2:	f000 b8a7 	b.w	8006934 <__retarget_lock_acquire_recursive>
 80067e6:	bf00      	nop
 80067e8:	200002e6 	.word	0x200002e6

080067ec <__sinit_lock_release>:
 80067ec:	4801      	ldr	r0, [pc, #4]	; (80067f4 <__sinit_lock_release+0x8>)
 80067ee:	f000 b8a2 	b.w	8006936 <__retarget_lock_release_recursive>
 80067f2:	bf00      	nop
 80067f4:	200002e6 	.word	0x200002e6

080067f8 <__sinit>:
 80067f8:	b510      	push	{r4, lr}
 80067fa:	4604      	mov	r4, r0
 80067fc:	f7ff fff0 	bl	80067e0 <__sinit_lock_acquire>
 8006800:	69a3      	ldr	r3, [r4, #24]
 8006802:	b11b      	cbz	r3, 800680c <__sinit+0x14>
 8006804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006808:	f7ff bff0 	b.w	80067ec <__sinit_lock_release>
 800680c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006810:	6523      	str	r3, [r4, #80]	; 0x50
 8006812:	4b13      	ldr	r3, [pc, #76]	; (8006860 <__sinit+0x68>)
 8006814:	4a13      	ldr	r2, [pc, #76]	; (8006864 <__sinit+0x6c>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	62a2      	str	r2, [r4, #40]	; 0x28
 800681a:	42a3      	cmp	r3, r4
 800681c:	bf04      	itt	eq
 800681e:	2301      	moveq	r3, #1
 8006820:	61a3      	streq	r3, [r4, #24]
 8006822:	4620      	mov	r0, r4
 8006824:	f000 f820 	bl	8006868 <__sfp>
 8006828:	6060      	str	r0, [r4, #4]
 800682a:	4620      	mov	r0, r4
 800682c:	f000 f81c 	bl	8006868 <__sfp>
 8006830:	60a0      	str	r0, [r4, #8]
 8006832:	4620      	mov	r0, r4
 8006834:	f000 f818 	bl	8006868 <__sfp>
 8006838:	2200      	movs	r2, #0
 800683a:	60e0      	str	r0, [r4, #12]
 800683c:	2104      	movs	r1, #4
 800683e:	6860      	ldr	r0, [r4, #4]
 8006840:	f7ff ff82 	bl	8006748 <std>
 8006844:	68a0      	ldr	r0, [r4, #8]
 8006846:	2201      	movs	r2, #1
 8006848:	2109      	movs	r1, #9
 800684a:	f7ff ff7d 	bl	8006748 <std>
 800684e:	68e0      	ldr	r0, [r4, #12]
 8006850:	2202      	movs	r2, #2
 8006852:	2112      	movs	r1, #18
 8006854:	f7ff ff78 	bl	8006748 <std>
 8006858:	2301      	movs	r3, #1
 800685a:	61a3      	str	r3, [r4, #24]
 800685c:	e7d2      	b.n	8006804 <__sinit+0xc>
 800685e:	bf00      	nop
 8006860:	0800716c 	.word	0x0800716c
 8006864:	08006791 	.word	0x08006791

08006868 <__sfp>:
 8006868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800686a:	4607      	mov	r7, r0
 800686c:	f7ff ffac 	bl	80067c8 <__sfp_lock_acquire>
 8006870:	4b1e      	ldr	r3, [pc, #120]	; (80068ec <__sfp+0x84>)
 8006872:	681e      	ldr	r6, [r3, #0]
 8006874:	69b3      	ldr	r3, [r6, #24]
 8006876:	b913      	cbnz	r3, 800687e <__sfp+0x16>
 8006878:	4630      	mov	r0, r6
 800687a:	f7ff ffbd 	bl	80067f8 <__sinit>
 800687e:	3648      	adds	r6, #72	; 0x48
 8006880:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006884:	3b01      	subs	r3, #1
 8006886:	d503      	bpl.n	8006890 <__sfp+0x28>
 8006888:	6833      	ldr	r3, [r6, #0]
 800688a:	b30b      	cbz	r3, 80068d0 <__sfp+0x68>
 800688c:	6836      	ldr	r6, [r6, #0]
 800688e:	e7f7      	b.n	8006880 <__sfp+0x18>
 8006890:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006894:	b9d5      	cbnz	r5, 80068cc <__sfp+0x64>
 8006896:	4b16      	ldr	r3, [pc, #88]	; (80068f0 <__sfp+0x88>)
 8006898:	60e3      	str	r3, [r4, #12]
 800689a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800689e:	6665      	str	r5, [r4, #100]	; 0x64
 80068a0:	f000 f847 	bl	8006932 <__retarget_lock_init_recursive>
 80068a4:	f7ff ff96 	bl	80067d4 <__sfp_lock_release>
 80068a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80068ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80068b0:	6025      	str	r5, [r4, #0]
 80068b2:	61a5      	str	r5, [r4, #24]
 80068b4:	2208      	movs	r2, #8
 80068b6:	4629      	mov	r1, r5
 80068b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80068bc:	f7ff fa90 	bl	8005de0 <memset>
 80068c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80068c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80068c8:	4620      	mov	r0, r4
 80068ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068cc:	3468      	adds	r4, #104	; 0x68
 80068ce:	e7d9      	b.n	8006884 <__sfp+0x1c>
 80068d0:	2104      	movs	r1, #4
 80068d2:	4638      	mov	r0, r7
 80068d4:	f7ff ff62 	bl	800679c <__sfmoreglue>
 80068d8:	4604      	mov	r4, r0
 80068da:	6030      	str	r0, [r6, #0]
 80068dc:	2800      	cmp	r0, #0
 80068de:	d1d5      	bne.n	800688c <__sfp+0x24>
 80068e0:	f7ff ff78 	bl	80067d4 <__sfp_lock_release>
 80068e4:	230c      	movs	r3, #12
 80068e6:	603b      	str	r3, [r7, #0]
 80068e8:	e7ee      	b.n	80068c8 <__sfp+0x60>
 80068ea:	bf00      	nop
 80068ec:	0800716c 	.word	0x0800716c
 80068f0:	ffff0001 	.word	0xffff0001

080068f4 <_fwalk_reent>:
 80068f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068f8:	4606      	mov	r6, r0
 80068fa:	4688      	mov	r8, r1
 80068fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006900:	2700      	movs	r7, #0
 8006902:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006906:	f1b9 0901 	subs.w	r9, r9, #1
 800690a:	d505      	bpl.n	8006918 <_fwalk_reent+0x24>
 800690c:	6824      	ldr	r4, [r4, #0]
 800690e:	2c00      	cmp	r4, #0
 8006910:	d1f7      	bne.n	8006902 <_fwalk_reent+0xe>
 8006912:	4638      	mov	r0, r7
 8006914:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006918:	89ab      	ldrh	r3, [r5, #12]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d907      	bls.n	800692e <_fwalk_reent+0x3a>
 800691e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006922:	3301      	adds	r3, #1
 8006924:	d003      	beq.n	800692e <_fwalk_reent+0x3a>
 8006926:	4629      	mov	r1, r5
 8006928:	4630      	mov	r0, r6
 800692a:	47c0      	blx	r8
 800692c:	4307      	orrs	r7, r0
 800692e:	3568      	adds	r5, #104	; 0x68
 8006930:	e7e9      	b.n	8006906 <_fwalk_reent+0x12>

08006932 <__retarget_lock_init_recursive>:
 8006932:	4770      	bx	lr

08006934 <__retarget_lock_acquire_recursive>:
 8006934:	4770      	bx	lr

08006936 <__retarget_lock_release_recursive>:
 8006936:	4770      	bx	lr

08006938 <__malloc_lock>:
 8006938:	4801      	ldr	r0, [pc, #4]	; (8006940 <__malloc_lock+0x8>)
 800693a:	f7ff bffb 	b.w	8006934 <__retarget_lock_acquire_recursive>
 800693e:	bf00      	nop
 8006940:	200002e4 	.word	0x200002e4

08006944 <__malloc_unlock>:
 8006944:	4801      	ldr	r0, [pc, #4]	; (800694c <__malloc_unlock+0x8>)
 8006946:	f7ff bff6 	b.w	8006936 <__retarget_lock_release_recursive>
 800694a:	bf00      	nop
 800694c:	200002e4 	.word	0x200002e4

08006950 <__ssputs_r>:
 8006950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006954:	688e      	ldr	r6, [r1, #8]
 8006956:	429e      	cmp	r6, r3
 8006958:	4682      	mov	sl, r0
 800695a:	460c      	mov	r4, r1
 800695c:	4690      	mov	r8, r2
 800695e:	461f      	mov	r7, r3
 8006960:	d838      	bhi.n	80069d4 <__ssputs_r+0x84>
 8006962:	898a      	ldrh	r2, [r1, #12]
 8006964:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006968:	d032      	beq.n	80069d0 <__ssputs_r+0x80>
 800696a:	6825      	ldr	r5, [r4, #0]
 800696c:	6909      	ldr	r1, [r1, #16]
 800696e:	eba5 0901 	sub.w	r9, r5, r1
 8006972:	6965      	ldr	r5, [r4, #20]
 8006974:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006978:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800697c:	3301      	adds	r3, #1
 800697e:	444b      	add	r3, r9
 8006980:	106d      	asrs	r5, r5, #1
 8006982:	429d      	cmp	r5, r3
 8006984:	bf38      	it	cc
 8006986:	461d      	movcc	r5, r3
 8006988:	0553      	lsls	r3, r2, #21
 800698a:	d531      	bpl.n	80069f0 <__ssputs_r+0xa0>
 800698c:	4629      	mov	r1, r5
 800698e:	f7ff fa9b 	bl	8005ec8 <_malloc_r>
 8006992:	4606      	mov	r6, r0
 8006994:	b950      	cbnz	r0, 80069ac <__ssputs_r+0x5c>
 8006996:	230c      	movs	r3, #12
 8006998:	f8ca 3000 	str.w	r3, [sl]
 800699c:	89a3      	ldrh	r3, [r4, #12]
 800699e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069a2:	81a3      	strh	r3, [r4, #12]
 80069a4:	f04f 30ff 	mov.w	r0, #4294967295
 80069a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ac:	6921      	ldr	r1, [r4, #16]
 80069ae:	464a      	mov	r2, r9
 80069b0:	f000 fb24 	bl	8006ffc <memcpy>
 80069b4:	89a3      	ldrh	r3, [r4, #12]
 80069b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80069ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069be:	81a3      	strh	r3, [r4, #12]
 80069c0:	6126      	str	r6, [r4, #16]
 80069c2:	6165      	str	r5, [r4, #20]
 80069c4:	444e      	add	r6, r9
 80069c6:	eba5 0509 	sub.w	r5, r5, r9
 80069ca:	6026      	str	r6, [r4, #0]
 80069cc:	60a5      	str	r5, [r4, #8]
 80069ce:	463e      	mov	r6, r7
 80069d0:	42be      	cmp	r6, r7
 80069d2:	d900      	bls.n	80069d6 <__ssputs_r+0x86>
 80069d4:	463e      	mov	r6, r7
 80069d6:	6820      	ldr	r0, [r4, #0]
 80069d8:	4632      	mov	r2, r6
 80069da:	4641      	mov	r1, r8
 80069dc:	f000 fb1c 	bl	8007018 <memmove>
 80069e0:	68a3      	ldr	r3, [r4, #8]
 80069e2:	1b9b      	subs	r3, r3, r6
 80069e4:	60a3      	str	r3, [r4, #8]
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	4433      	add	r3, r6
 80069ea:	6023      	str	r3, [r4, #0]
 80069ec:	2000      	movs	r0, #0
 80069ee:	e7db      	b.n	80069a8 <__ssputs_r+0x58>
 80069f0:	462a      	mov	r2, r5
 80069f2:	f000 fb2b 	bl	800704c <_realloc_r>
 80069f6:	4606      	mov	r6, r0
 80069f8:	2800      	cmp	r0, #0
 80069fa:	d1e1      	bne.n	80069c0 <__ssputs_r+0x70>
 80069fc:	6921      	ldr	r1, [r4, #16]
 80069fe:	4650      	mov	r0, sl
 8006a00:	f7ff f9f6 	bl	8005df0 <_free_r>
 8006a04:	e7c7      	b.n	8006996 <__ssputs_r+0x46>
	...

08006a08 <_svfiprintf_r>:
 8006a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0c:	4698      	mov	r8, r3
 8006a0e:	898b      	ldrh	r3, [r1, #12]
 8006a10:	061b      	lsls	r3, r3, #24
 8006a12:	b09d      	sub	sp, #116	; 0x74
 8006a14:	4607      	mov	r7, r0
 8006a16:	460d      	mov	r5, r1
 8006a18:	4614      	mov	r4, r2
 8006a1a:	d50e      	bpl.n	8006a3a <_svfiprintf_r+0x32>
 8006a1c:	690b      	ldr	r3, [r1, #16]
 8006a1e:	b963      	cbnz	r3, 8006a3a <_svfiprintf_r+0x32>
 8006a20:	2140      	movs	r1, #64	; 0x40
 8006a22:	f7ff fa51 	bl	8005ec8 <_malloc_r>
 8006a26:	6028      	str	r0, [r5, #0]
 8006a28:	6128      	str	r0, [r5, #16]
 8006a2a:	b920      	cbnz	r0, 8006a36 <_svfiprintf_r+0x2e>
 8006a2c:	230c      	movs	r3, #12
 8006a2e:	603b      	str	r3, [r7, #0]
 8006a30:	f04f 30ff 	mov.w	r0, #4294967295
 8006a34:	e0d1      	b.n	8006bda <_svfiprintf_r+0x1d2>
 8006a36:	2340      	movs	r3, #64	; 0x40
 8006a38:	616b      	str	r3, [r5, #20]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	9309      	str	r3, [sp, #36]	; 0x24
 8006a3e:	2320      	movs	r3, #32
 8006a40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a44:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a48:	2330      	movs	r3, #48	; 0x30
 8006a4a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006bf4 <_svfiprintf_r+0x1ec>
 8006a4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a52:	f04f 0901 	mov.w	r9, #1
 8006a56:	4623      	mov	r3, r4
 8006a58:	469a      	mov	sl, r3
 8006a5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a5e:	b10a      	cbz	r2, 8006a64 <_svfiprintf_r+0x5c>
 8006a60:	2a25      	cmp	r2, #37	; 0x25
 8006a62:	d1f9      	bne.n	8006a58 <_svfiprintf_r+0x50>
 8006a64:	ebba 0b04 	subs.w	fp, sl, r4
 8006a68:	d00b      	beq.n	8006a82 <_svfiprintf_r+0x7a>
 8006a6a:	465b      	mov	r3, fp
 8006a6c:	4622      	mov	r2, r4
 8006a6e:	4629      	mov	r1, r5
 8006a70:	4638      	mov	r0, r7
 8006a72:	f7ff ff6d 	bl	8006950 <__ssputs_r>
 8006a76:	3001      	adds	r0, #1
 8006a78:	f000 80aa 	beq.w	8006bd0 <_svfiprintf_r+0x1c8>
 8006a7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a7e:	445a      	add	r2, fp
 8006a80:	9209      	str	r2, [sp, #36]	; 0x24
 8006a82:	f89a 3000 	ldrb.w	r3, [sl]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 80a2 	beq.w	8006bd0 <_svfiprintf_r+0x1c8>
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a96:	f10a 0a01 	add.w	sl, sl, #1
 8006a9a:	9304      	str	r3, [sp, #16]
 8006a9c:	9307      	str	r3, [sp, #28]
 8006a9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006aa2:	931a      	str	r3, [sp, #104]	; 0x68
 8006aa4:	4654      	mov	r4, sl
 8006aa6:	2205      	movs	r2, #5
 8006aa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aac:	4851      	ldr	r0, [pc, #324]	; (8006bf4 <_svfiprintf_r+0x1ec>)
 8006aae:	f7f9 fb97 	bl	80001e0 <memchr>
 8006ab2:	9a04      	ldr	r2, [sp, #16]
 8006ab4:	b9d8      	cbnz	r0, 8006aee <_svfiprintf_r+0xe6>
 8006ab6:	06d0      	lsls	r0, r2, #27
 8006ab8:	bf44      	itt	mi
 8006aba:	2320      	movmi	r3, #32
 8006abc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ac0:	0711      	lsls	r1, r2, #28
 8006ac2:	bf44      	itt	mi
 8006ac4:	232b      	movmi	r3, #43	; 0x2b
 8006ac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006aca:	f89a 3000 	ldrb.w	r3, [sl]
 8006ace:	2b2a      	cmp	r3, #42	; 0x2a
 8006ad0:	d015      	beq.n	8006afe <_svfiprintf_r+0xf6>
 8006ad2:	9a07      	ldr	r2, [sp, #28]
 8006ad4:	4654      	mov	r4, sl
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	f04f 0c0a 	mov.w	ip, #10
 8006adc:	4621      	mov	r1, r4
 8006ade:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ae2:	3b30      	subs	r3, #48	; 0x30
 8006ae4:	2b09      	cmp	r3, #9
 8006ae6:	d94e      	bls.n	8006b86 <_svfiprintf_r+0x17e>
 8006ae8:	b1b0      	cbz	r0, 8006b18 <_svfiprintf_r+0x110>
 8006aea:	9207      	str	r2, [sp, #28]
 8006aec:	e014      	b.n	8006b18 <_svfiprintf_r+0x110>
 8006aee:	eba0 0308 	sub.w	r3, r0, r8
 8006af2:	fa09 f303 	lsl.w	r3, r9, r3
 8006af6:	4313      	orrs	r3, r2
 8006af8:	9304      	str	r3, [sp, #16]
 8006afa:	46a2      	mov	sl, r4
 8006afc:	e7d2      	b.n	8006aa4 <_svfiprintf_r+0x9c>
 8006afe:	9b03      	ldr	r3, [sp, #12]
 8006b00:	1d19      	adds	r1, r3, #4
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	9103      	str	r1, [sp, #12]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	bfbb      	ittet	lt
 8006b0a:	425b      	neglt	r3, r3
 8006b0c:	f042 0202 	orrlt.w	r2, r2, #2
 8006b10:	9307      	strge	r3, [sp, #28]
 8006b12:	9307      	strlt	r3, [sp, #28]
 8006b14:	bfb8      	it	lt
 8006b16:	9204      	strlt	r2, [sp, #16]
 8006b18:	7823      	ldrb	r3, [r4, #0]
 8006b1a:	2b2e      	cmp	r3, #46	; 0x2e
 8006b1c:	d10c      	bne.n	8006b38 <_svfiprintf_r+0x130>
 8006b1e:	7863      	ldrb	r3, [r4, #1]
 8006b20:	2b2a      	cmp	r3, #42	; 0x2a
 8006b22:	d135      	bne.n	8006b90 <_svfiprintf_r+0x188>
 8006b24:	9b03      	ldr	r3, [sp, #12]
 8006b26:	1d1a      	adds	r2, r3, #4
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	9203      	str	r2, [sp, #12]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	bfb8      	it	lt
 8006b30:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b34:	3402      	adds	r4, #2
 8006b36:	9305      	str	r3, [sp, #20]
 8006b38:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006c04 <_svfiprintf_r+0x1fc>
 8006b3c:	7821      	ldrb	r1, [r4, #0]
 8006b3e:	2203      	movs	r2, #3
 8006b40:	4650      	mov	r0, sl
 8006b42:	f7f9 fb4d 	bl	80001e0 <memchr>
 8006b46:	b140      	cbz	r0, 8006b5a <_svfiprintf_r+0x152>
 8006b48:	2340      	movs	r3, #64	; 0x40
 8006b4a:	eba0 000a 	sub.w	r0, r0, sl
 8006b4e:	fa03 f000 	lsl.w	r0, r3, r0
 8006b52:	9b04      	ldr	r3, [sp, #16]
 8006b54:	4303      	orrs	r3, r0
 8006b56:	3401      	adds	r4, #1
 8006b58:	9304      	str	r3, [sp, #16]
 8006b5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b5e:	4826      	ldr	r0, [pc, #152]	; (8006bf8 <_svfiprintf_r+0x1f0>)
 8006b60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b64:	2206      	movs	r2, #6
 8006b66:	f7f9 fb3b 	bl	80001e0 <memchr>
 8006b6a:	2800      	cmp	r0, #0
 8006b6c:	d038      	beq.n	8006be0 <_svfiprintf_r+0x1d8>
 8006b6e:	4b23      	ldr	r3, [pc, #140]	; (8006bfc <_svfiprintf_r+0x1f4>)
 8006b70:	bb1b      	cbnz	r3, 8006bba <_svfiprintf_r+0x1b2>
 8006b72:	9b03      	ldr	r3, [sp, #12]
 8006b74:	3307      	adds	r3, #7
 8006b76:	f023 0307 	bic.w	r3, r3, #7
 8006b7a:	3308      	adds	r3, #8
 8006b7c:	9303      	str	r3, [sp, #12]
 8006b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b80:	4433      	add	r3, r6
 8006b82:	9309      	str	r3, [sp, #36]	; 0x24
 8006b84:	e767      	b.n	8006a56 <_svfiprintf_r+0x4e>
 8006b86:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b8a:	460c      	mov	r4, r1
 8006b8c:	2001      	movs	r0, #1
 8006b8e:	e7a5      	b.n	8006adc <_svfiprintf_r+0xd4>
 8006b90:	2300      	movs	r3, #0
 8006b92:	3401      	adds	r4, #1
 8006b94:	9305      	str	r3, [sp, #20]
 8006b96:	4619      	mov	r1, r3
 8006b98:	f04f 0c0a 	mov.w	ip, #10
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ba2:	3a30      	subs	r2, #48	; 0x30
 8006ba4:	2a09      	cmp	r2, #9
 8006ba6:	d903      	bls.n	8006bb0 <_svfiprintf_r+0x1a8>
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d0c5      	beq.n	8006b38 <_svfiprintf_r+0x130>
 8006bac:	9105      	str	r1, [sp, #20]
 8006bae:	e7c3      	b.n	8006b38 <_svfiprintf_r+0x130>
 8006bb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bb4:	4604      	mov	r4, r0
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e7f0      	b.n	8006b9c <_svfiprintf_r+0x194>
 8006bba:	ab03      	add	r3, sp, #12
 8006bbc:	9300      	str	r3, [sp, #0]
 8006bbe:	462a      	mov	r2, r5
 8006bc0:	4b0f      	ldr	r3, [pc, #60]	; (8006c00 <_svfiprintf_r+0x1f8>)
 8006bc2:	a904      	add	r1, sp, #16
 8006bc4:	4638      	mov	r0, r7
 8006bc6:	f3af 8000 	nop.w
 8006bca:	1c42      	adds	r2, r0, #1
 8006bcc:	4606      	mov	r6, r0
 8006bce:	d1d6      	bne.n	8006b7e <_svfiprintf_r+0x176>
 8006bd0:	89ab      	ldrh	r3, [r5, #12]
 8006bd2:	065b      	lsls	r3, r3, #25
 8006bd4:	f53f af2c 	bmi.w	8006a30 <_svfiprintf_r+0x28>
 8006bd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bda:	b01d      	add	sp, #116	; 0x74
 8006bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006be0:	ab03      	add	r3, sp, #12
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	462a      	mov	r2, r5
 8006be6:	4b06      	ldr	r3, [pc, #24]	; (8006c00 <_svfiprintf_r+0x1f8>)
 8006be8:	a904      	add	r1, sp, #16
 8006bea:	4638      	mov	r0, r7
 8006bec:	f000 f87a 	bl	8006ce4 <_printf_i>
 8006bf0:	e7eb      	b.n	8006bca <_svfiprintf_r+0x1c2>
 8006bf2:	bf00      	nop
 8006bf4:	0800786c 	.word	0x0800786c
 8006bf8:	08007876 	.word	0x08007876
 8006bfc:	00000000 	.word	0x00000000
 8006c00:	08006951 	.word	0x08006951
 8006c04:	08007872 	.word	0x08007872

08006c08 <_printf_common>:
 8006c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c0c:	4616      	mov	r6, r2
 8006c0e:	4699      	mov	r9, r3
 8006c10:	688a      	ldr	r2, [r1, #8]
 8006c12:	690b      	ldr	r3, [r1, #16]
 8006c14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	bfb8      	it	lt
 8006c1c:	4613      	movlt	r3, r2
 8006c1e:	6033      	str	r3, [r6, #0]
 8006c20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c24:	4607      	mov	r7, r0
 8006c26:	460c      	mov	r4, r1
 8006c28:	b10a      	cbz	r2, 8006c2e <_printf_common+0x26>
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	6033      	str	r3, [r6, #0]
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	0699      	lsls	r1, r3, #26
 8006c32:	bf42      	ittt	mi
 8006c34:	6833      	ldrmi	r3, [r6, #0]
 8006c36:	3302      	addmi	r3, #2
 8006c38:	6033      	strmi	r3, [r6, #0]
 8006c3a:	6825      	ldr	r5, [r4, #0]
 8006c3c:	f015 0506 	ands.w	r5, r5, #6
 8006c40:	d106      	bne.n	8006c50 <_printf_common+0x48>
 8006c42:	f104 0a19 	add.w	sl, r4, #25
 8006c46:	68e3      	ldr	r3, [r4, #12]
 8006c48:	6832      	ldr	r2, [r6, #0]
 8006c4a:	1a9b      	subs	r3, r3, r2
 8006c4c:	42ab      	cmp	r3, r5
 8006c4e:	dc26      	bgt.n	8006c9e <_printf_common+0x96>
 8006c50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c54:	1e13      	subs	r3, r2, #0
 8006c56:	6822      	ldr	r2, [r4, #0]
 8006c58:	bf18      	it	ne
 8006c5a:	2301      	movne	r3, #1
 8006c5c:	0692      	lsls	r2, r2, #26
 8006c5e:	d42b      	bmi.n	8006cb8 <_printf_common+0xb0>
 8006c60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c64:	4649      	mov	r1, r9
 8006c66:	4638      	mov	r0, r7
 8006c68:	47c0      	blx	r8
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	d01e      	beq.n	8006cac <_printf_common+0xa4>
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	68e5      	ldr	r5, [r4, #12]
 8006c72:	6832      	ldr	r2, [r6, #0]
 8006c74:	f003 0306 	and.w	r3, r3, #6
 8006c78:	2b04      	cmp	r3, #4
 8006c7a:	bf08      	it	eq
 8006c7c:	1aad      	subeq	r5, r5, r2
 8006c7e:	68a3      	ldr	r3, [r4, #8]
 8006c80:	6922      	ldr	r2, [r4, #16]
 8006c82:	bf0c      	ite	eq
 8006c84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c88:	2500      	movne	r5, #0
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	bfc4      	itt	gt
 8006c8e:	1a9b      	subgt	r3, r3, r2
 8006c90:	18ed      	addgt	r5, r5, r3
 8006c92:	2600      	movs	r6, #0
 8006c94:	341a      	adds	r4, #26
 8006c96:	42b5      	cmp	r5, r6
 8006c98:	d11a      	bne.n	8006cd0 <_printf_common+0xc8>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	e008      	b.n	8006cb0 <_printf_common+0xa8>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	4652      	mov	r2, sl
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	4638      	mov	r0, r7
 8006ca6:	47c0      	blx	r8
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d103      	bne.n	8006cb4 <_printf_common+0xac>
 8006cac:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb4:	3501      	adds	r5, #1
 8006cb6:	e7c6      	b.n	8006c46 <_printf_common+0x3e>
 8006cb8:	18e1      	adds	r1, r4, r3
 8006cba:	1c5a      	adds	r2, r3, #1
 8006cbc:	2030      	movs	r0, #48	; 0x30
 8006cbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cc2:	4422      	add	r2, r4
 8006cc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ccc:	3302      	adds	r3, #2
 8006cce:	e7c7      	b.n	8006c60 <_printf_common+0x58>
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	4649      	mov	r1, r9
 8006cd6:	4638      	mov	r0, r7
 8006cd8:	47c0      	blx	r8
 8006cda:	3001      	adds	r0, #1
 8006cdc:	d0e6      	beq.n	8006cac <_printf_common+0xa4>
 8006cde:	3601      	adds	r6, #1
 8006ce0:	e7d9      	b.n	8006c96 <_printf_common+0x8e>
	...

08006ce4 <_printf_i>:
 8006ce4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ce8:	7e0f      	ldrb	r7, [r1, #24]
 8006cea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006cec:	2f78      	cmp	r7, #120	; 0x78
 8006cee:	4691      	mov	r9, r2
 8006cf0:	4680      	mov	r8, r0
 8006cf2:	460c      	mov	r4, r1
 8006cf4:	469a      	mov	sl, r3
 8006cf6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006cfa:	d807      	bhi.n	8006d0c <_printf_i+0x28>
 8006cfc:	2f62      	cmp	r7, #98	; 0x62
 8006cfe:	d80a      	bhi.n	8006d16 <_printf_i+0x32>
 8006d00:	2f00      	cmp	r7, #0
 8006d02:	f000 80d8 	beq.w	8006eb6 <_printf_i+0x1d2>
 8006d06:	2f58      	cmp	r7, #88	; 0x58
 8006d08:	f000 80a3 	beq.w	8006e52 <_printf_i+0x16e>
 8006d0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d14:	e03a      	b.n	8006d8c <_printf_i+0xa8>
 8006d16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d1a:	2b15      	cmp	r3, #21
 8006d1c:	d8f6      	bhi.n	8006d0c <_printf_i+0x28>
 8006d1e:	a101      	add	r1, pc, #4	; (adr r1, 8006d24 <_printf_i+0x40>)
 8006d20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d24:	08006d7d 	.word	0x08006d7d
 8006d28:	08006d91 	.word	0x08006d91
 8006d2c:	08006d0d 	.word	0x08006d0d
 8006d30:	08006d0d 	.word	0x08006d0d
 8006d34:	08006d0d 	.word	0x08006d0d
 8006d38:	08006d0d 	.word	0x08006d0d
 8006d3c:	08006d91 	.word	0x08006d91
 8006d40:	08006d0d 	.word	0x08006d0d
 8006d44:	08006d0d 	.word	0x08006d0d
 8006d48:	08006d0d 	.word	0x08006d0d
 8006d4c:	08006d0d 	.word	0x08006d0d
 8006d50:	08006e9d 	.word	0x08006e9d
 8006d54:	08006dc1 	.word	0x08006dc1
 8006d58:	08006e7f 	.word	0x08006e7f
 8006d5c:	08006d0d 	.word	0x08006d0d
 8006d60:	08006d0d 	.word	0x08006d0d
 8006d64:	08006ebf 	.word	0x08006ebf
 8006d68:	08006d0d 	.word	0x08006d0d
 8006d6c:	08006dc1 	.word	0x08006dc1
 8006d70:	08006d0d 	.word	0x08006d0d
 8006d74:	08006d0d 	.word	0x08006d0d
 8006d78:	08006e87 	.word	0x08006e87
 8006d7c:	682b      	ldr	r3, [r5, #0]
 8006d7e:	1d1a      	adds	r2, r3, #4
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	602a      	str	r2, [r5, #0]
 8006d84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e0a3      	b.n	8006ed8 <_printf_i+0x1f4>
 8006d90:	6820      	ldr	r0, [r4, #0]
 8006d92:	6829      	ldr	r1, [r5, #0]
 8006d94:	0606      	lsls	r6, r0, #24
 8006d96:	f101 0304 	add.w	r3, r1, #4
 8006d9a:	d50a      	bpl.n	8006db2 <_printf_i+0xce>
 8006d9c:	680e      	ldr	r6, [r1, #0]
 8006d9e:	602b      	str	r3, [r5, #0]
 8006da0:	2e00      	cmp	r6, #0
 8006da2:	da03      	bge.n	8006dac <_printf_i+0xc8>
 8006da4:	232d      	movs	r3, #45	; 0x2d
 8006da6:	4276      	negs	r6, r6
 8006da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dac:	485e      	ldr	r0, [pc, #376]	; (8006f28 <_printf_i+0x244>)
 8006dae:	230a      	movs	r3, #10
 8006db0:	e019      	b.n	8006de6 <_printf_i+0x102>
 8006db2:	680e      	ldr	r6, [r1, #0]
 8006db4:	602b      	str	r3, [r5, #0]
 8006db6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006dba:	bf18      	it	ne
 8006dbc:	b236      	sxthne	r6, r6
 8006dbe:	e7ef      	b.n	8006da0 <_printf_i+0xbc>
 8006dc0:	682b      	ldr	r3, [r5, #0]
 8006dc2:	6820      	ldr	r0, [r4, #0]
 8006dc4:	1d19      	adds	r1, r3, #4
 8006dc6:	6029      	str	r1, [r5, #0]
 8006dc8:	0601      	lsls	r1, r0, #24
 8006dca:	d501      	bpl.n	8006dd0 <_printf_i+0xec>
 8006dcc:	681e      	ldr	r6, [r3, #0]
 8006dce:	e002      	b.n	8006dd6 <_printf_i+0xf2>
 8006dd0:	0646      	lsls	r6, r0, #25
 8006dd2:	d5fb      	bpl.n	8006dcc <_printf_i+0xe8>
 8006dd4:	881e      	ldrh	r6, [r3, #0]
 8006dd6:	4854      	ldr	r0, [pc, #336]	; (8006f28 <_printf_i+0x244>)
 8006dd8:	2f6f      	cmp	r7, #111	; 0x6f
 8006dda:	bf0c      	ite	eq
 8006ddc:	2308      	moveq	r3, #8
 8006dde:	230a      	movne	r3, #10
 8006de0:	2100      	movs	r1, #0
 8006de2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006de6:	6865      	ldr	r5, [r4, #4]
 8006de8:	60a5      	str	r5, [r4, #8]
 8006dea:	2d00      	cmp	r5, #0
 8006dec:	bfa2      	ittt	ge
 8006dee:	6821      	ldrge	r1, [r4, #0]
 8006df0:	f021 0104 	bicge.w	r1, r1, #4
 8006df4:	6021      	strge	r1, [r4, #0]
 8006df6:	b90e      	cbnz	r6, 8006dfc <_printf_i+0x118>
 8006df8:	2d00      	cmp	r5, #0
 8006dfa:	d04d      	beq.n	8006e98 <_printf_i+0x1b4>
 8006dfc:	4615      	mov	r5, r2
 8006dfe:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e02:	fb03 6711 	mls	r7, r3, r1, r6
 8006e06:	5dc7      	ldrb	r7, [r0, r7]
 8006e08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e0c:	4637      	mov	r7, r6
 8006e0e:	42bb      	cmp	r3, r7
 8006e10:	460e      	mov	r6, r1
 8006e12:	d9f4      	bls.n	8006dfe <_printf_i+0x11a>
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d10b      	bne.n	8006e30 <_printf_i+0x14c>
 8006e18:	6823      	ldr	r3, [r4, #0]
 8006e1a:	07de      	lsls	r6, r3, #31
 8006e1c:	d508      	bpl.n	8006e30 <_printf_i+0x14c>
 8006e1e:	6923      	ldr	r3, [r4, #16]
 8006e20:	6861      	ldr	r1, [r4, #4]
 8006e22:	4299      	cmp	r1, r3
 8006e24:	bfde      	ittt	le
 8006e26:	2330      	movle	r3, #48	; 0x30
 8006e28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e30:	1b52      	subs	r2, r2, r5
 8006e32:	6122      	str	r2, [r4, #16]
 8006e34:	f8cd a000 	str.w	sl, [sp]
 8006e38:	464b      	mov	r3, r9
 8006e3a:	aa03      	add	r2, sp, #12
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	4640      	mov	r0, r8
 8006e40:	f7ff fee2 	bl	8006c08 <_printf_common>
 8006e44:	3001      	adds	r0, #1
 8006e46:	d14c      	bne.n	8006ee2 <_printf_i+0x1fe>
 8006e48:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4c:	b004      	add	sp, #16
 8006e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e52:	4835      	ldr	r0, [pc, #212]	; (8006f28 <_printf_i+0x244>)
 8006e54:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006e58:	6829      	ldr	r1, [r5, #0]
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e60:	6029      	str	r1, [r5, #0]
 8006e62:	061d      	lsls	r5, r3, #24
 8006e64:	d514      	bpl.n	8006e90 <_printf_i+0x1ac>
 8006e66:	07df      	lsls	r7, r3, #31
 8006e68:	bf44      	itt	mi
 8006e6a:	f043 0320 	orrmi.w	r3, r3, #32
 8006e6e:	6023      	strmi	r3, [r4, #0]
 8006e70:	b91e      	cbnz	r6, 8006e7a <_printf_i+0x196>
 8006e72:	6823      	ldr	r3, [r4, #0]
 8006e74:	f023 0320 	bic.w	r3, r3, #32
 8006e78:	6023      	str	r3, [r4, #0]
 8006e7a:	2310      	movs	r3, #16
 8006e7c:	e7b0      	b.n	8006de0 <_printf_i+0xfc>
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	f043 0320 	orr.w	r3, r3, #32
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	2378      	movs	r3, #120	; 0x78
 8006e88:	4828      	ldr	r0, [pc, #160]	; (8006f2c <_printf_i+0x248>)
 8006e8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e8e:	e7e3      	b.n	8006e58 <_printf_i+0x174>
 8006e90:	0659      	lsls	r1, r3, #25
 8006e92:	bf48      	it	mi
 8006e94:	b2b6      	uxthmi	r6, r6
 8006e96:	e7e6      	b.n	8006e66 <_printf_i+0x182>
 8006e98:	4615      	mov	r5, r2
 8006e9a:	e7bb      	b.n	8006e14 <_printf_i+0x130>
 8006e9c:	682b      	ldr	r3, [r5, #0]
 8006e9e:	6826      	ldr	r6, [r4, #0]
 8006ea0:	6961      	ldr	r1, [r4, #20]
 8006ea2:	1d18      	adds	r0, r3, #4
 8006ea4:	6028      	str	r0, [r5, #0]
 8006ea6:	0635      	lsls	r5, r6, #24
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	d501      	bpl.n	8006eb0 <_printf_i+0x1cc>
 8006eac:	6019      	str	r1, [r3, #0]
 8006eae:	e002      	b.n	8006eb6 <_printf_i+0x1d2>
 8006eb0:	0670      	lsls	r0, r6, #25
 8006eb2:	d5fb      	bpl.n	8006eac <_printf_i+0x1c8>
 8006eb4:	8019      	strh	r1, [r3, #0]
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	6123      	str	r3, [r4, #16]
 8006eba:	4615      	mov	r5, r2
 8006ebc:	e7ba      	b.n	8006e34 <_printf_i+0x150>
 8006ebe:	682b      	ldr	r3, [r5, #0]
 8006ec0:	1d1a      	adds	r2, r3, #4
 8006ec2:	602a      	str	r2, [r5, #0]
 8006ec4:	681d      	ldr	r5, [r3, #0]
 8006ec6:	6862      	ldr	r2, [r4, #4]
 8006ec8:	2100      	movs	r1, #0
 8006eca:	4628      	mov	r0, r5
 8006ecc:	f7f9 f988 	bl	80001e0 <memchr>
 8006ed0:	b108      	cbz	r0, 8006ed6 <_printf_i+0x1f2>
 8006ed2:	1b40      	subs	r0, r0, r5
 8006ed4:	6060      	str	r0, [r4, #4]
 8006ed6:	6863      	ldr	r3, [r4, #4]
 8006ed8:	6123      	str	r3, [r4, #16]
 8006eda:	2300      	movs	r3, #0
 8006edc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ee0:	e7a8      	b.n	8006e34 <_printf_i+0x150>
 8006ee2:	6923      	ldr	r3, [r4, #16]
 8006ee4:	462a      	mov	r2, r5
 8006ee6:	4649      	mov	r1, r9
 8006ee8:	4640      	mov	r0, r8
 8006eea:	47d0      	blx	sl
 8006eec:	3001      	adds	r0, #1
 8006eee:	d0ab      	beq.n	8006e48 <_printf_i+0x164>
 8006ef0:	6823      	ldr	r3, [r4, #0]
 8006ef2:	079b      	lsls	r3, r3, #30
 8006ef4:	d413      	bmi.n	8006f1e <_printf_i+0x23a>
 8006ef6:	68e0      	ldr	r0, [r4, #12]
 8006ef8:	9b03      	ldr	r3, [sp, #12]
 8006efa:	4298      	cmp	r0, r3
 8006efc:	bfb8      	it	lt
 8006efe:	4618      	movlt	r0, r3
 8006f00:	e7a4      	b.n	8006e4c <_printf_i+0x168>
 8006f02:	2301      	movs	r3, #1
 8006f04:	4632      	mov	r2, r6
 8006f06:	4649      	mov	r1, r9
 8006f08:	4640      	mov	r0, r8
 8006f0a:	47d0      	blx	sl
 8006f0c:	3001      	adds	r0, #1
 8006f0e:	d09b      	beq.n	8006e48 <_printf_i+0x164>
 8006f10:	3501      	adds	r5, #1
 8006f12:	68e3      	ldr	r3, [r4, #12]
 8006f14:	9903      	ldr	r1, [sp, #12]
 8006f16:	1a5b      	subs	r3, r3, r1
 8006f18:	42ab      	cmp	r3, r5
 8006f1a:	dcf2      	bgt.n	8006f02 <_printf_i+0x21e>
 8006f1c:	e7eb      	b.n	8006ef6 <_printf_i+0x212>
 8006f1e:	2500      	movs	r5, #0
 8006f20:	f104 0619 	add.w	r6, r4, #25
 8006f24:	e7f5      	b.n	8006f12 <_printf_i+0x22e>
 8006f26:	bf00      	nop
 8006f28:	0800787d 	.word	0x0800787d
 8006f2c:	0800788e 	.word	0x0800788e

08006f30 <__sread>:
 8006f30:	b510      	push	{r4, lr}
 8006f32:	460c      	mov	r4, r1
 8006f34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f38:	f000 f8b8 	bl	80070ac <_read_r>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	bfab      	itete	ge
 8006f40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f42:	89a3      	ldrhlt	r3, [r4, #12]
 8006f44:	181b      	addge	r3, r3, r0
 8006f46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f4a:	bfac      	ite	ge
 8006f4c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f4e:	81a3      	strhlt	r3, [r4, #12]
 8006f50:	bd10      	pop	{r4, pc}

08006f52 <__swrite>:
 8006f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f56:	461f      	mov	r7, r3
 8006f58:	898b      	ldrh	r3, [r1, #12]
 8006f5a:	05db      	lsls	r3, r3, #23
 8006f5c:	4605      	mov	r5, r0
 8006f5e:	460c      	mov	r4, r1
 8006f60:	4616      	mov	r6, r2
 8006f62:	d505      	bpl.n	8006f70 <__swrite+0x1e>
 8006f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f68:	2302      	movs	r3, #2
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f000 f834 	bl	8006fd8 <_lseek_r>
 8006f70:	89a3      	ldrh	r3, [r4, #12]
 8006f72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f7a:	81a3      	strh	r3, [r4, #12]
 8006f7c:	4632      	mov	r2, r6
 8006f7e:	463b      	mov	r3, r7
 8006f80:	4628      	mov	r0, r5
 8006f82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f86:	f7ff bacd 	b.w	8006524 <_write_r>

08006f8a <__sseek>:
 8006f8a:	b510      	push	{r4, lr}
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f92:	f000 f821 	bl	8006fd8 <_lseek_r>
 8006f96:	1c43      	adds	r3, r0, #1
 8006f98:	89a3      	ldrh	r3, [r4, #12]
 8006f9a:	bf15      	itete	ne
 8006f9c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006fa2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006fa6:	81a3      	strheq	r3, [r4, #12]
 8006fa8:	bf18      	it	ne
 8006faa:	81a3      	strhne	r3, [r4, #12]
 8006fac:	bd10      	pop	{r4, pc}

08006fae <__sclose>:
 8006fae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fb2:	f000 b801 	b.w	8006fb8 <_close_r>
	...

08006fb8 <_close_r>:
 8006fb8:	b538      	push	{r3, r4, r5, lr}
 8006fba:	4d06      	ldr	r5, [pc, #24]	; (8006fd4 <_close_r+0x1c>)
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	4604      	mov	r4, r0
 8006fc0:	4608      	mov	r0, r1
 8006fc2:	602b      	str	r3, [r5, #0]
 8006fc4:	f7fa fb63 	bl	800168e <_close>
 8006fc8:	1c43      	adds	r3, r0, #1
 8006fca:	d102      	bne.n	8006fd2 <_close_r+0x1a>
 8006fcc:	682b      	ldr	r3, [r5, #0]
 8006fce:	b103      	cbz	r3, 8006fd2 <_close_r+0x1a>
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	bd38      	pop	{r3, r4, r5, pc}
 8006fd4:	200002e8 	.word	0x200002e8

08006fd8 <_lseek_r>:
 8006fd8:	b538      	push	{r3, r4, r5, lr}
 8006fda:	4d07      	ldr	r5, [pc, #28]	; (8006ff8 <_lseek_r+0x20>)
 8006fdc:	4604      	mov	r4, r0
 8006fde:	4608      	mov	r0, r1
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	602a      	str	r2, [r5, #0]
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	f7fa fb5d 	bl	80016a6 <_lseek>
 8006fec:	1c43      	adds	r3, r0, #1
 8006fee:	d102      	bne.n	8006ff6 <_lseek_r+0x1e>
 8006ff0:	682b      	ldr	r3, [r5, #0]
 8006ff2:	b103      	cbz	r3, 8006ff6 <_lseek_r+0x1e>
 8006ff4:	6023      	str	r3, [r4, #0]
 8006ff6:	bd38      	pop	{r3, r4, r5, pc}
 8006ff8:	200002e8 	.word	0x200002e8

08006ffc <memcpy>:
 8006ffc:	440a      	add	r2, r1
 8006ffe:	4291      	cmp	r1, r2
 8007000:	f100 33ff 	add.w	r3, r0, #4294967295
 8007004:	d100      	bne.n	8007008 <memcpy+0xc>
 8007006:	4770      	bx	lr
 8007008:	b510      	push	{r4, lr}
 800700a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800700e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007012:	4291      	cmp	r1, r2
 8007014:	d1f9      	bne.n	800700a <memcpy+0xe>
 8007016:	bd10      	pop	{r4, pc}

08007018 <memmove>:
 8007018:	4288      	cmp	r0, r1
 800701a:	b510      	push	{r4, lr}
 800701c:	eb01 0402 	add.w	r4, r1, r2
 8007020:	d902      	bls.n	8007028 <memmove+0x10>
 8007022:	4284      	cmp	r4, r0
 8007024:	4623      	mov	r3, r4
 8007026:	d807      	bhi.n	8007038 <memmove+0x20>
 8007028:	1e43      	subs	r3, r0, #1
 800702a:	42a1      	cmp	r1, r4
 800702c:	d008      	beq.n	8007040 <memmove+0x28>
 800702e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007032:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007036:	e7f8      	b.n	800702a <memmove+0x12>
 8007038:	4402      	add	r2, r0
 800703a:	4601      	mov	r1, r0
 800703c:	428a      	cmp	r2, r1
 800703e:	d100      	bne.n	8007042 <memmove+0x2a>
 8007040:	bd10      	pop	{r4, pc}
 8007042:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007046:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800704a:	e7f7      	b.n	800703c <memmove+0x24>

0800704c <_realloc_r>:
 800704c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007050:	4680      	mov	r8, r0
 8007052:	4614      	mov	r4, r2
 8007054:	460e      	mov	r6, r1
 8007056:	b921      	cbnz	r1, 8007062 <_realloc_r+0x16>
 8007058:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800705c:	4611      	mov	r1, r2
 800705e:	f7fe bf33 	b.w	8005ec8 <_malloc_r>
 8007062:	b92a      	cbnz	r2, 8007070 <_realloc_r+0x24>
 8007064:	f7fe fec4 	bl	8005df0 <_free_r>
 8007068:	4625      	mov	r5, r4
 800706a:	4628      	mov	r0, r5
 800706c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007070:	f000 f82e 	bl	80070d0 <_malloc_usable_size_r>
 8007074:	4284      	cmp	r4, r0
 8007076:	4607      	mov	r7, r0
 8007078:	d802      	bhi.n	8007080 <_realloc_r+0x34>
 800707a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800707e:	d812      	bhi.n	80070a6 <_realloc_r+0x5a>
 8007080:	4621      	mov	r1, r4
 8007082:	4640      	mov	r0, r8
 8007084:	f7fe ff20 	bl	8005ec8 <_malloc_r>
 8007088:	4605      	mov	r5, r0
 800708a:	2800      	cmp	r0, #0
 800708c:	d0ed      	beq.n	800706a <_realloc_r+0x1e>
 800708e:	42bc      	cmp	r4, r7
 8007090:	4622      	mov	r2, r4
 8007092:	4631      	mov	r1, r6
 8007094:	bf28      	it	cs
 8007096:	463a      	movcs	r2, r7
 8007098:	f7ff ffb0 	bl	8006ffc <memcpy>
 800709c:	4631      	mov	r1, r6
 800709e:	4640      	mov	r0, r8
 80070a0:	f7fe fea6 	bl	8005df0 <_free_r>
 80070a4:	e7e1      	b.n	800706a <_realloc_r+0x1e>
 80070a6:	4635      	mov	r5, r6
 80070a8:	e7df      	b.n	800706a <_realloc_r+0x1e>
	...

080070ac <_read_r>:
 80070ac:	b538      	push	{r3, r4, r5, lr}
 80070ae:	4d07      	ldr	r5, [pc, #28]	; (80070cc <_read_r+0x20>)
 80070b0:	4604      	mov	r4, r0
 80070b2:	4608      	mov	r0, r1
 80070b4:	4611      	mov	r1, r2
 80070b6:	2200      	movs	r2, #0
 80070b8:	602a      	str	r2, [r5, #0]
 80070ba:	461a      	mov	r2, r3
 80070bc:	f7fa faae 	bl	800161c <_read>
 80070c0:	1c43      	adds	r3, r0, #1
 80070c2:	d102      	bne.n	80070ca <_read_r+0x1e>
 80070c4:	682b      	ldr	r3, [r5, #0]
 80070c6:	b103      	cbz	r3, 80070ca <_read_r+0x1e>
 80070c8:	6023      	str	r3, [r4, #0]
 80070ca:	bd38      	pop	{r3, r4, r5, pc}
 80070cc:	200002e8 	.word	0x200002e8

080070d0 <_malloc_usable_size_r>:
 80070d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070d4:	1f18      	subs	r0, r3, #4
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	bfbc      	itt	lt
 80070da:	580b      	ldrlt	r3, [r1, r0]
 80070dc:	18c0      	addlt	r0, r0, r3
 80070de:	4770      	bx	lr

080070e0 <_init>:
 80070e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e2:	bf00      	nop
 80070e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070e6:	bc08      	pop	{r3}
 80070e8:	469e      	mov	lr, r3
 80070ea:	4770      	bx	lr

080070ec <_fini>:
 80070ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ee:	bf00      	nop
 80070f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070f2:	bc08      	pop	{r3}
 80070f4:	469e      	mov	lr, r3
 80070f6:	4770      	bx	lr
