

================================================================
== Vitis HLS Report for 'B_IO_L3_in_x2'
================================================================
* Date:           Sat Sep 17 09:34:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10241|    10241|  34.133 us|  34.133 us|  10241|  10241|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L3_in_x2_loop_1   |    10240|    10240|         5|          -|          -|  2048|        no|
        | + B_IO_L3_in_x2_loop_2  |        2|        2|         1|          -|          -|     2|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       52|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       71|     -|
|Register             |        -|      -|      534|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      534|      123|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_126_p2     |         +|   0|  0|   9|           2|           1|
    |i_V_4_fu_109_p2         |         +|   0|  0|  19|          12|           1|
    |ap_block_state4         |       and|   0|  0|   2|           1|           1|
    |icmp_ln13571_fu_115_p2  |      icmp|   0|  0|  12|          12|          13|
    |icmp_ln878_fu_132_p2    |      icmp|   0|  0|   8|           2|           3|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  52|          30|          20|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  26|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_0_x214_blk_n  |   9|          2|    1|          2|
    |i_V_reg_78                      |   9|          2|   12|         24|
    |p_V_reg_89                      |   9|          2|    2|          4|
    |p_Val2_s_reg_100                |   9|          2|  503|       1006|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  71|         15|  520|       1043|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+-----+----+-----+-----------+
    |       Name       |  FF | LUT| Bits| Const Bits|
    +------------------+-----+----+-----+-----------+
    |ap_CS_fsm         |    4|   0|    4|          0|
    |ap_done_reg       |    1|   0|    1|          0|
    |i_V_4_reg_157     |   12|   0|   12|          0|
    |i_V_reg_78        |   12|   0|   12|          0|
    |p_V_reg_89        |    2|   0|    2|          0|
    |p_Val2_s_reg_100  |  503|   0|  503|          0|
    +------------------+-----+----+-----+-----------+
    |Total             |  534|   0|  534|          0|
    +------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|fifo_B_B_IO_L2_in_0_x214_din     |  out|  256|     ap_fifo|  fifo_B_B_IO_L2_in_0_x214|       pointer|
|fifo_B_B_IO_L2_in_0_x214_full_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_0_x214|       pointer|
|fifo_B_B_IO_L2_in_0_x214_write   |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_0_x214|       pointer|
|B_address1                       |  out|   12|   ap_memory|                         B|         array|
|B_ce1                            |  out|    1|   ap_memory|                         B|         array|
|B_q1                             |   in|  503|   ap_memory|                         B|         array|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i503 %B, void @p_str"   --->   Operation 5 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i503 %B, i32 1, void @p_str"   --->   Operation 6 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0_x214, void @empty_198, i32 0, i32 0, void @empty_647, i32 0, i32 0, void @empty_647, void @empty_647, void @empty_647, i32 0, i32 0, i32 0, i32 0, void @empty_647, void @empty_647"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln13571 = br void" [./dut.cpp:13571]   --->   Operation 8 'br' 'br_ln13571' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_V = phi i12 0, void, i12 %i_V_4, void"   --->   Operation 9 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.74ns)   --->   "%i_V_4 = add i12 %i_V, i12 1"   --->   Operation 10 'add' 'i_V_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.62ns)   --->   "%icmp_ln13571 = icmp_eq  i12 %i_V, i12 2048" [./dut.cpp:13571]   --->   Operation 11 'icmp' 'icmp_ln13571' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln13571 = br i1 %icmp_ln13571, void %.split2, void" [./dut.cpp:13571]   --->   Operation 13 'br' 'br_ln13571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i12 %i_V"   --->   Operation 14 'zext' 'zext_ln534' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i503 %B, i64 0, i64 %zext_ln534" [./dut.cpp:13574]   --->   Operation 15 'getelementptr' 'B_addr' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.64ns)   --->   "%mem_data_V = load i12 %B_addr" [./dut.cpp:13574]   --->   Operation 16 'load' 'mem_data_V' <Predicate = (!icmp_ln13571)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln13581 = ret" [./dut.cpp:13581]   --->   Operation 17 'ret' 'ret_ln13581' <Predicate = (icmp_ln13571)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln13571 = specloopname void @_ssdm_op_SpecLoopName, void @empty_445" [./dut.cpp:13571]   --->   Operation 18 'specloopname' 'specloopname_ln13571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (1.64ns)   --->   "%mem_data_V = load i12 %B_addr" [./dut.cpp:13574]   --->   Operation 19 'load' 'mem_data_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_3 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln13575 = br void" [./dut.cpp:13575]   --->   Operation 20 'br' 'br_ln13575' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%p_V = phi i2 %add_ln691, void %.split, i2 0, void %.split2"   --->   Operation 21 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i503 %zext_ln1497, void %.split, i503 %mem_data_V, void %.split2"   --->   Operation 22 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %p_V, i2 1"   --->   Operation 23 'add' 'add_ln691' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %p_V, i2 2"   --->   Operation 24 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln13575 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:13575]   --->   Operation 26 'br' 'br_ln13575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_433"   --->   Operation 27 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i503 %p_Val2_s"   --->   Operation 28 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%r = partselect i247 @_ssdm_op_PartSelect.i247.i503.i32.i32, i503 %p_Val2_s, i32 256, i32 502"   --->   Operation 29 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i247 %r"   --->   Operation 30 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x214, i256 %trunc_ln674" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 31 'write' 'write_ln174' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_0_x214]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[31]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specshared_ln0        (specshared       ) [ 00000]
specbindport_ln0      (specbindport     ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
br_ln13571            (br               ) [ 01111]
i_V                   (phi              ) [ 00100]
i_V_4                 (add              ) [ 01111]
icmp_ln13571          (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
br_ln13571            (br               ) [ 00000]
zext_ln534            (zext             ) [ 00000]
B_addr                (getelementptr    ) [ 00010]
ret_ln13581           (ret              ) [ 00000]
specloopname_ln13571  (specloopname     ) [ 00000]
mem_data_V            (load             ) [ 00111]
br_ln13575            (br               ) [ 00111]
p_V                   (phi              ) [ 00001]
p_Val2_s              (phi              ) [ 00001]
add_ln691             (add              ) [ 00111]
icmp_ln878            (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
br_ln13575            (br               ) [ 00000]
specloopname_ln674    (specloopname     ) [ 00000]
trunc_ln674           (trunc            ) [ 00000]
r                     (partselect       ) [ 00000]
zext_ln1497           (zext             ) [ 00111]
write_ln174           (write            ) [ 00000]
br_ln0                (br               ) [ 00111]
br_ln0                (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_0_x214">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_x214"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>3 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBindPort"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_198"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_647"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_445"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_433"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i247.i503.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln174_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="256" slack="0"/>
<pin id="57" dir="0" index="2" bw="256" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="B_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="503" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="12" slack="0"/>
<pin id="65" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="503" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="0"/>
<pin id="73" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="74" dir="0" index="5" bw="503" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="503" slack="2147483647"/>
<pin id="76" dir="1" index="7" bw="503" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_data_V/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i_V_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="1"/>
<pin id="80" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_V_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="p_V_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="1"/>
<pin id="91" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_V (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="p_V_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_V/4 "/>
</bind>
</comp>

<comp id="100" class="1005" name="p_Val2_s_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="503" slack="2147483647"/>
<pin id="102" dir="1" index="1" bw="503" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_Val2_s_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="247" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="503" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="503" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_V_4_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln13571_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="0" index="1" bw="12" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13571/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln534_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln691_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln878_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln674_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="503" slack="0"/>
<pin id="140" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="r_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="247" slack="0"/>
<pin id="145" dir="0" index="1" bw="503" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="0" index="3" bw="10" slack="0"/>
<pin id="148" dir="1" index="4" bw="247" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln1497_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="247" slack="0"/>
<pin id="155" dir="1" index="1" bw="503" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/4 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_V_4_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="B_addr_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="1"/>
<pin id="167" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="170" class="1005" name="mem_data_V_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="503" slack="1"/>
<pin id="172" dir="1" index="1" bw="503" slack="1"/>
</pin_list>
<bind>
<opset="mem_data_V "/>
</bind>
</comp>

<comp id="175" class="1005" name="add_ln691_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="183" class="1005" name="zext_ln1497_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="503" slack="0"/>
<pin id="185" dir="1" index="1" bw="503" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="52" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="77"><net_src comp="61" pin="3"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="113"><net_src comp="82" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="82" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="82" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="130"><net_src comp="93" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="93" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="103" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="103" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="109" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="168"><net_src comp="61" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="173"><net_src comp="68" pin="7"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="178"><net_src comp="126" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="186"><net_src comp="153" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_B_IO_L2_in_0_x214 | {4 }
	Port: B | {}
 - Input state : 
	Port: B_IO_L3_in_x2 : B | {2 3 }
  - Chain level:
	State 1
	State 2
		i_V_4 : 1
		icmp_ln13571 : 1
		br_ln13571 : 2
		zext_ln534 : 1
		B_addr : 2
		mem_data_V : 3
	State 3
	State 4
		add_ln691 : 1
		icmp_ln878 : 1
		br_ln13575 : 2
		trunc_ln674 : 1
		r : 1
		zext_ln1497 : 2
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       i_V_4_fu_109      |    0    |    19   |
|          |     add_ln691_fu_126    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   icmp   |   icmp_ln13571_fu_115   |    0    |    12   |
|          |    icmp_ln878_fu_132    |    0    |    8    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_54 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln534_fu_121    |    0    |    0    |
|          |    zext_ln1497_fu_153   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln674_fu_138   |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|         r_fu_143        |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    48   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   B_addr_reg_165  |   12   |
| add_ln691_reg_175 |    2   |
|   i_V_4_reg_157   |   12   |
|     i_V_reg_78    |   12   |
| mem_data_V_reg_170|   503  |
|     p_V_reg_89    |    2   |
|  p_Val2_s_reg_100 |   503  |
|zext_ln1497_reg_183|   503  |
+-------------------+--------+
|       Total       |  1549  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1549  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1549  |   57   |
+-----------+--------+--------+--------+
