/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 100000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("VGA_vlg_vec_tst|CLOCK_50")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|PUSH_BLUE")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|PUSH_GREEN")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|PUSH_RED")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|PUSH_YELLOW")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|BLANK")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|CLOCK_25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|SINC")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_B[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_G[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_HS")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_R[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|VGA_VS")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~dataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT18")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~dataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[2]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[3]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[5]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[7]~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[19]~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[24]~72")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[25]~73_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan12~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan17~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan9~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan10~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|LessThan1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan29~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan17~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan17~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~34_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan19~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan60~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~46_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~48_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~54_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan24~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan34~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~60_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan51~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan51~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan27~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~76_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~78_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~79_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan29~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~80_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~81_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~82_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~86_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~87_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[0]~75_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|PUSH_GREEN~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|PUSH_YELLOW~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CLKOUT~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[0]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[7]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[6]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[5]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|process_0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|LessThan0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[0]~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[1]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[1]~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[2]~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[3]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[3]~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[4]~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[5]~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[6]~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[7]~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[8]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[8]~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[9]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|process_0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[4]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[2]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|LessThan2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|process_0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|process_0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|process_0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[0]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[1]~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[2]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[2]~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[3]~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[4]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[4]~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[5]~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[6]~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[7]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[6]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan13~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[7]~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[8]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|LessThan1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|LessThan1~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[0]~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[1]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|process_0~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[3]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|process_0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan14~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~85_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan13~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[8]~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[9]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan39~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan39~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[5]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan13~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan61~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan61~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~50_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan25~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan25~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~61_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~62_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~64_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan60~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~77_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~56_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~58_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan49~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan49~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan57~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan11~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~67_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~68_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan22~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~70_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~66_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~73_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~84_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~74_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~71_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~72_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|process_0~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~37_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add1~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~dataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT18")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~52_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~dataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT14")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT18")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT12")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT10")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT8")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT6")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT4")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~5")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~7")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~9")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~11")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~13")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~15")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~23")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~25")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan8~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT21")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT20")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT19")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT18")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT17")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT16")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~27")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~29")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~31")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~33")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~35")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~41")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~43")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~44_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~40_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~42_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan17~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|comb~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~37")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~38_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~36_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan9~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan9~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan8~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan8~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Add2~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan8~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan8~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan13~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|comb~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan9~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan9~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan9~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan12~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan12~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~83_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan13~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|LessThan10~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[8]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[8]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|process_0~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~11clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[0]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[3]~33_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[8]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]~10clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[0]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[9]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[9]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|comb~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|comb~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|PUSH_BLUE~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[9]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|PUSH_RED~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[9]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[3]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[8]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[0]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[9]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[9]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[9]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[3]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|CLOCK_50~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|CLOCK_50~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[1]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[1]~26")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[2]~28")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[3]~30")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[4]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[4]~32")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[5]~34")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[6]~35_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[6]~36")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[7]~38")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[8]~39_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[8]~40")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[9]~42")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[10]~43_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[10]~44")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[11]~45_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[11]~46")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[12]~47_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[12]~48")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[13]~49_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[13]~50")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[14]~51_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[14]~52")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[15]~53_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[15]~54")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[16]~56")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[17]~57_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[17]~58")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[18]~60")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[19]~62")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[20]~63_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[20]~64")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[21]~66")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[22]~67_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[22]~68")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[23]~70")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[24]~71_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[23]~69_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[21]~65_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[18]~59_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|LessThan0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|LessThan0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[16]~55_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[9]~41_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|LessThan0~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|LessThan0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|LessThan0~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|LessThan0~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|LessThan0~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CLKOUT~regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|B[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|D1|CICLOS[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|VPOS[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|G[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C2|HPOS[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|R[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[35]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[34]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[33]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[32]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("VGA_vlg_vec_tst|CLOCK_50")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 99001.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|PUSH_BLUE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|PUSH_GREEN")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|PUSH_RED")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|PUSH_YELLOW")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|BLANK")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|CLOCK_25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|SINC")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_B[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_G[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_HS")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_R[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|VGA_VS")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 4.0;
		LEVEL 1 FOR 99001.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~dataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT18")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~dataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[2]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 99015.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[3]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 65.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 99055.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[5]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 305.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 99055.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[7]~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[19]~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[24]~72")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[25]~73_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan12~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan17~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan9~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan10~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|LessThan1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan29~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan17~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan17~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~34_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan19~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan60~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~46_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~48_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~54_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan24~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan34~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~60_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan51~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan51~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan27~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~76_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~78_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~79_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan29~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~80_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~81_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~82_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~86_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~87_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[0]~75_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 99005.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|PUSH_GREEN~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|PUSH_YELLOW~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CLKOUT~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[0]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[7]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[6]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[5]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|process_0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|LessThan0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[0]~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[1]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[1]~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[2]~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[3]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[3]~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[4]~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[5]~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[6]~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[7]~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[8]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[8]~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[9]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|process_0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[4]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[2]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|LessThan2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|process_0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|process_0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|process_0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[0]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[1]~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[2]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[2]~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[3]~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[4]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[4]~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[5]~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[6]~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[7]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[6]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan13~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[7]~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[8]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|LessThan1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|LessThan1~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[0]~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[1]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|process_0~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[3]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|process_0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan14~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~85_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan13~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[8]~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[9]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan39~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan39~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[5]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan13~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan61~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan61~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~50_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan25~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan25~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~61_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~62_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~64_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan60~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~77_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~56_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~58_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan49~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan49~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan57~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan11~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~67_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~68_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan22~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~70_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~66_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~73_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~84_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~74_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~71_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~72_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|process_0~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~37_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add1~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~dataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT18")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~52_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~dataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT14")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT18")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT12")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT10")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT8")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT6")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT4")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~5")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~7")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~9")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~11")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~13")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~15")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~23")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~25")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan8~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT21")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT20")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT19")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT18")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT17")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT16")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~27")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~29")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~31")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~33")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~35")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~41")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~43")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~44_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~40_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~42_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan17~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|comb~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~37")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~38_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~36_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan9~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan9~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan8~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan8~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Add2~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan8~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan8~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan13~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|comb~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan9~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan9~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan9~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan12~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan12~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~83_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan13~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|LessThan10~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[8]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[8]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|process_0~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~11clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[0]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[3]~33_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[8]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]~10clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[0]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[9]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[9]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|comb~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|comb~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|PUSH_BLUE~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[9]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|PUSH_RED~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[9]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[3]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[8]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[0]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[9]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[9]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[9]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[3]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|CLOCK_50~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 99001.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|CLOCK_50~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 99001.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[1]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 99015.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[1]~26")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 99005.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[2]~28")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 65.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 70.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 99045.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[3]~30")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 145.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 150.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 99045.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[4]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 145.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 99055.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[4]~32")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 305.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 310.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 310.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 99045.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[5]~34")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 625.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 99365.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[6]~35_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 625.0;
		LEVEL 1 FOR 99375.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[6]~36")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[7]~38")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[8]~39_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[8]~40")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[9]~42")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[10]~43_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[10]~44")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[11]~45_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[11]~46")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[12]~47_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[12]~48")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[13]~49_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[13]~50")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[14]~51_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[14]~52")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[15]~53_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[15]~54")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[16]~56")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[17]~57_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[17]~58")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[18]~60")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[19]~62")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[20]~63_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[20]~64")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[21]~66")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[22]~67_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[22]~68")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[23]~70")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[24]~71_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[23]~69_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[21]~65_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[18]~59_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|LessThan0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|LessThan0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[16]~55_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[9]~41_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|LessThan0~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 635.0;
		LEVEL 0 FOR 99365.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|LessThan0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|LessThan0~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|LessThan0~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|LessThan0~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CLKOUT~regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|B[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 635.0;
		LEVEL 1 FOR 99365.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 315.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 99045.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 155.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 99045.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 75.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 99045.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 35.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 99005.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 99005.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|D1|CICLOS[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 99005.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|VPOS[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|G[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C2|HPOS[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|R[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[35]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[34]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[33]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[32]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

TRANSITION_LIST("VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 100000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|CLOCK_50";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|PUSH_BLUE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|PUSH_GREEN";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|PUSH_RED";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|PUSH_YELLOW";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|BLANK";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|CLOCK_25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|SINC";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_B[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_G[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_HS";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_R[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|VGA_VS";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~dataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT18";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~dataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[2]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[3]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[5]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[7]~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[19]~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[24]~72";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[25]~73_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan12~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan17~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan9~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan10~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|LessThan1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan29~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan17~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan17~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~34_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan19~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan60~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~46_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~48_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~54_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan24~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan34~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~60_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan51~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan51~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan27~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~76_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~78_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~79_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan29~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~80_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~81_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~82_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~86_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~87_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[0]~75_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|PUSH_GREEN~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|PUSH_YELLOW~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CLKOUT~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[0]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[7]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[6]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[5]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|process_0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|LessThan0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[0]~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[1]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[1]~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[2]~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[3]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[3]~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[4]~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[5]~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[6]~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[7]~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[8]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[8]~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[9]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|process_0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[4]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[2]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|LessThan2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|process_0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|process_0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|process_0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[0]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[1]~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[2]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[2]~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[3]~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[4]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[4]~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[5]~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[6]~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[7]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[6]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan13~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[7]~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[8]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|LessThan1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|LessThan1~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[0]~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[1]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|process_0~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[3]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|process_0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan14~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~85_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan13~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[8]~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[9]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan39~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan39~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[5]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan13~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan61~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan61~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~50_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan25~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan25~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~61_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~62_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~64_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan60~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~77_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~56_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~58_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan49~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan49~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan57~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan11~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~67_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~68_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan22~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~70_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~66_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~73_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~84_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~74_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~71_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~72_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|process_0~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~37_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add1~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~dataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT18";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~DATAOUT21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~52_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~dataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT14";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT18";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~DATAOUT21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 371;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 372;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 373;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 374;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 375;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 376;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 377;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 378;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 379;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 380;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 381;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 382;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 383;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 384;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 385;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT12";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 386;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 387;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT10";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 388;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 389;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT8";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 390;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 391;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT6";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 392;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 393;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT4";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 394;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 395;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 396;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 397;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 398;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~5";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 399;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~7";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 400;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~9";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 401;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~11";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 402;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~13";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 403;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~15";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 404;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 405;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 406;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 407;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~23";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 408;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~25";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 409;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 410;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 411;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 412;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan8~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 413;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT21";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 414;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT20";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 415;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT19";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 416;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT18";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 417;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2~DATAOUT17";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 418;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2~DATAOUT16";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 419;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~27";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 420;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~29";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 421;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~31";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 422;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~33";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 423;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~35";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 424;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~41";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 425;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~43";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 426;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~44_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 427;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~40_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 428;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 429;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~42_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 430;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan17~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 431;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 432;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|comb~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 433;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 434;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 435;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 436;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~37";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 437;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~38_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 438;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~36_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 439;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 440;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 441;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan9~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 442;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan9~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 443;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan8~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 444;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 445;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan8~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 446;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Add2~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 447;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan8~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 448;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan8~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 449;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 450;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan13~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 451;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 452;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 453;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 454;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 455;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|comb~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 456;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 457;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan9~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 458;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan9~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 459;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan9~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 460;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan12~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 461;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan12~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 462;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~83_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 463;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 464;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 465;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan13~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 466;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|LessThan10~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 467;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[8]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 468;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 469;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 470;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[8]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 471;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 472;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 473;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 474;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 475;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 476;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|process_0~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 477;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 478;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~11clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 479;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[0]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 480;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[3]~33_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 481;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[8]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 482;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]~10clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 483;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[0]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 484;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[9]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 485;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[9]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 486;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|comb~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 487;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|comb~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 488;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|PUSH_BLUE~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 489;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[9]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 490;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|PUSH_RED~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 491;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[9]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 492;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[3]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 493;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[8]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 494;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[0]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 495;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[9]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 496;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[9]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 497;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[9]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 498;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[3]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 499;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|CLOCK_50~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 500;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|CLOCK_50~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 501;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[1]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 502;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[1]~26";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 503;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[2]~28";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 504;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[3]~30";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 505;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[4]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 506;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[4]~32";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 507;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[5]~34";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 508;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[6]~35_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 509;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[6]~36";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 510;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[7]~38";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 511;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[8]~39_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 512;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[8]~40";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 513;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[9]~42";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 514;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[10]~43_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 515;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[10]~44";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 516;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[11]~45_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 517;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[11]~46";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 518;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[12]~47_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 519;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[12]~48";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 520;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[13]~49_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 521;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[13]~50";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 522;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[14]~51_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 523;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[14]~52";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 524;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[15]~53_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 525;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[15]~54";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 526;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[16]~56";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 527;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[17]~57_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 528;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[17]~58";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 529;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[18]~60";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 530;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[19]~62";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 531;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[20]~63_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 532;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[20]~64";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 533;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[21]~66";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 534;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[22]~67_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 535;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[22]~68";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 536;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[23]~70";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 537;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[24]~71_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 538;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[23]~69_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 539;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[21]~65_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 540;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[18]~59_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 541;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|LessThan0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 542;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|LessThan0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 543;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[16]~55_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 544;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[9]~41_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 545;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|LessThan0~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 546;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|LessThan0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 547;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|LessThan0~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 548;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|LessThan0~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 549;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|LessThan0~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 550;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CLKOUT~regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 551;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 552;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 553;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 554;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 555;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 556;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 557;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 558;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 559;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 560;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|B[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 561;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 562;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 563;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 564;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 565;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 566;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 567;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 568;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 569;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 570;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 571;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 572;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 573;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 574;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 575;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 576;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 577;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 578;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 579;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 580;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 581;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 582;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 583;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 584;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 585;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 586;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|D1|CICLOS[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 587;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 588;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 589;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 590;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 591;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 592;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 593;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 594;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 595;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 596;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|VPOS[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 597;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 598;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 599;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 600;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 601;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 602;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 603;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 604;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 605;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 606;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|G[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 607;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 608;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 609;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 610;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 611;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 612;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 613;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 614;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 615;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 616;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C2|HPOS[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 617;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 618;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 619;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 620;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 621;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 622;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 623;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 624;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 625;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 626;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|R[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 627;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 628;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 629;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 630;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 631;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 632;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 633;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 634;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 635;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 636;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 637;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 638;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 639;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 640;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 641;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 642;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 643;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 644;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 645;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 646;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 647;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 648;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 649;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 650;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 651;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 652;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 653;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 654;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 655;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 656;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 657;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 658;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 659;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 660;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 661;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 662;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_out2_DATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 663;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 664;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 665;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 666;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 667;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 668;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 669;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 670;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 671;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 672;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 673;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 674;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 675;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 676;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 677;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 678;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 679;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 680;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 681;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 682;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 683;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 684;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 685;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 686;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 687;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 688;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 689;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 690;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 691;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 692;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 693;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 694;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 695;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 696;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 697;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 698;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_out2_DATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 699;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 700;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 701;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 702;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 703;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 704;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 705;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 706;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 707;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 708;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 709;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 710;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 711;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 712;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 713;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 714;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 715;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 716;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 717;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 718;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 719;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 720;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 721;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 722;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 723;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 724;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 725;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 726;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 727;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 728;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 729;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 730;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 731;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 732;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 733;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 734;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult0|auto_generated|mac_mult1_DATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 735;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[35]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 736;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[34]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 737;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[33]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 738;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[32]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 739;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 740;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 741;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 742;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 743;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 744;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 745;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 746;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 747;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 748;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 749;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 750;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 751;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 752;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 753;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 754;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 755;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 756;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 757;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 758;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 759;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 760;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 761;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 762;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 763;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 764;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 765;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 766;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 767;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 768;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 769;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 770;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "VGA_vlg_vec_tst|i1|C3|Mult1|auto_generated|mac_mult1_DATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 771;
	TREE_LEVEL = 0;
}
;
