# do tx_serial_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/rafael.te/Projeto_Final_DLP1/gera_baudrate.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gera_baudrate
# -- Compiling architecture ifsc of gera_baudrate
# vcom -93 -work work {/home/rafael.te/Projeto_Final_DLP1/entrada.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity entrada
# -- Compiling architecture ifsc of entrada
# vcom -93 -work work {/home/rafael.te/Projeto_Final_DLP1/conv_paralelo_serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity conv_paralelo_serial
# -- Compiling architecture ifsc of conv_paralelo_serial
# vcom -93 -work work {/home/rafael.te/Projeto_Final_DLP1/tx_serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_serial
# -- Compiling architecture ifsc of tx_serial
# vcom -93 -work work {/home/rafael.te/Projeto_Final_DLP1/gerador_paridade.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gerador_paridade
# -- Compiling architecture gerador_paridade_v1 of gerador_paridade
# 
do tb.do
# vsim work.tx_serial 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 4.15.18-14-pve
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tx_serial(ifsc)
# Loading work.entrada(ifsc)
# Loading work.conv_paralelo_serial(ifsc)
# Loading work.gerador_paridade(gerador_paridade_v1)
# Loading work.gera_baudrate(ifsc)
force -freeze sim:/tx_serial/load_tx 1 0
do tb.do
# vsim work.tx_serial 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tx_serial(ifsc)
# Loading work.entrada(ifsc)
# Loading work.conv_paralelo_serial(ifsc)
# Loading work.gerador_paridade(gerador_paridade_v1)
# Loading work.gera_baudrate(ifsc)
force -freeze sim:/tx_serial/load_tx 1 0
run 50 ms
