;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 3
	MOV -1, <-20
	SUB -1, <0
	SLT 721, 10
	SLT 721, 10
	DJN -1, @-20
	SUB -207, <-120
	SUB #1, <-1
	SLT 721, 10
	SUB #1, <-1
	SPL -0, <402
	SUB @121, 103
	SUB #1, <-1
	SUB #0, @20
	DJN 0, #2
	ADD #130, 9
	SUB #1, <-1
	SUB #1, <-1
	ADD 210, 30
	SLT 721, 10
	SUB -1, 4
	ADD #130, 9
	SUB @121, 103
	SUB 21, 100
	SUB -1, 4
	DJN -1, @-20
	SUB 21, 100
	SUB 21, 100
	ADD 10, 3
	SPL @300, 90
	ADD 210, 30
	ADD 210, 30
	ADD 1, 0
	SUB @-127, 100
	SLT 30, 909
	DJN -1, @-20
	SUB #1, <-1
	ADD #3, 20
	JMN <-127, 100
	SLT 30, 909
	SLT 12, @10
	SLT 12, @10
	DJN -1, @-20
	SUB @121, 103
	CMP -207, <-120
	SUB #0, -40
	MOV -1, <-20
	ADD 1, 0
