{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720252378491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720252378492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 03:52:58 2024 " "Processing started: Sat Jul 06 03:52:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720252378492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720252378492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VeriogSingleCycleMIPS -c VeriogSingleCycleMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off VeriogSingleCycleMIPS -c VeriogSingleCycleMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720252378492 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720252378733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registernbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file registernbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerNbit " "Found entity 1: registerNbit" {  } { { "registerNbit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/registerNbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and1ton.sv 1 1 " "Found 1 design units, including 1 entities, in source file and1ton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and1toN " "Found entity 1: and1toN" {  } { { "and1toN.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/and1toN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378774 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "enARdFF_1.sv(9) " "Verilog HDL Event Control warning at enARdFF_1.sv(9): Event Control contains a complex event expression" {  } { { "enARdFF_1.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/enARdFF_1.sv" 9 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1720252378776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file enardff_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_1 " "Found entity 1: enARdFF_1" {  } { { "enARdFF_1.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/enARdFF_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and1to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file and1to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and1to1 " "Found entity 1: and1to1" {  } { { "and1to1.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/and1to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder1bit " "Found entity 1: fullAdder1bit" {  } { { "fullAdder1bit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/fullAdder1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdernbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladdernbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdderNbit " "Found entity 1: fullAdderNbit" {  } { { "fullAdderNbit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/fullAdderNbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1Nbit " "Found entity 1: mux2to1Nbit" {  } { { "mux2to1Nbit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/mux2to1Nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1nbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1nbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1Nbit " "Found entity 1: mux8to1Nbit" {  } { { "mux8to1Nbit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/mux8to1Nbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/decoder3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode5to32.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode5to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode5to32 " "Found entity 1: decode5to32" {  } { { "decode5to32.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/decode5to32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/registerFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadd4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcadd4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCAdd4 " "Found entity 1: PCAdd4" {  } { { "PCAdd4.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/PCAdd4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ornton.sv 1 1 " "Found 1 design units, including 1 entities, in source file ornton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orNtoN " "Found entity 1: orNtoN" {  } { { "orNtoN.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/orNtoN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1port.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM1Port " "Found entity 1: ROM1Port" {  } { { "ROM1Port.v" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ROM1Port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM1Port " "Found entity 1: RAM1Port" {  } { { "RAM1Port.v" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/RAM1Port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementernbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file complementernbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complementerNbit " "Found entity 1: complementerNbit" {  } { { "complementerNbit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/complementerNbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arthmeticunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file arthmeticunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArthmeticUnit " "Found entity 1: ArthmeticUnit" {  } { { "ArthmeticUnit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ArthmeticUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andnton.sv 1 1 " "Found 1 design units, including 1 entities, in source file andnton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andNtoN " "Found entity 1: andNtoN" {  } { { "andNtoN.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/andNtoN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicUnit " "Found entity 1: LogicUnit" {  } { { "LogicUnit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/LogicUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setlessthanunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file setlessthanunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SetLessThanUnit " "Found entity 1: SetLessThanUnit" {  } { { "SetLessThanUnit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/SetLessThanUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend32leftshift2.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend32leftshift2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend32LeftShift2 " "Found entity 1: extend32LeftShift2" {  } { { "extend32LeftShift2.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/extend32LeftShift2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpshiftcombpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file jumpshiftcombpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JumpShiftCombPC " "Found entity 1: JumpShiftCombPC" {  } { { "JumpShiftCombPC.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/JumpShiftCombPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorControl " "Found entity 1: ProcessorControl" {  } { { "ProcessorControl.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALUControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file combinedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combineData " "Found entity 1: combineData" {  } { { "combineData.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/combineData.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processormips.sv 1 1 " "Found 1 design units, including 1 entities, in source file processormips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorMIPS " "Found entity 1: ProcessorMIPS" {  } { { "ProcessorMIPS.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252378821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252378821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessorMIPS " "Elaborating entity \"ProcessorMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720252378844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerNbit registerNbit:PCReg " "Elaborating entity \"registerNbit\" for hierarchy \"registerNbit:PCReg\"" {  } { { "ProcessorMIPS.sv" "PCReg" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_1 registerNbit:PCReg\|enARdFF_1:inst_reg\[0\].reg_inst " "Elaborating entity \"enARdFF_1\" for hierarchy \"registerNbit:PCReg\|enARdFF_1:inst_reg\[0\].reg_inst\"" {  } { { "registerNbit.sv" "inst_reg\[0\].reg_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/registerNbit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1Port ROM1Port:ROMUnit " "Elaborating entity \"ROM1Port\" for hierarchy \"ROM1Port:ROMUnit\"" {  } { { "ProcessorMIPS.sv" "ROMUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM1Port:ROMUnit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM1Port:ROMUnit\|altsyncram:altsyncram_component\"" {  } { { "ROM1Port.v" "altsyncram_component" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ROM1Port.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1Port:ROMUnit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM1Port:ROMUnit\|altsyncram:altsyncram_component\"" {  } { { "ROM1Port.v" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ROM1Port.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720252378951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1Port:ROMUnit\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM1Port:ROMUnit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction.mif " "Parameter \"init_file\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252378952 ""}  } { { "ROM1Port.v" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ROM1Port.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720252378952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ia1 " "Found entity 1: altsyncram_4ia1" {  } { { "db/altsyncram_4ia1.tdf" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/db/altsyncram_4ia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252379000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252379000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ia1 ROM1Port:ROMUnit\|altsyncram:altsyncram_component\|altsyncram_4ia1:auto_generated " "Elaborating entity \"altsyncram_4ia1\" for hierarchy \"ROM1Port:ROMUnit\|altsyncram:altsyncram_component\|altsyncram_4ia1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCAdd4 PCAdd4:Add4Unit " "Elaborating entity \"PCAdd4\" for hierarchy \"PCAdd4:Add4Unit\"" {  } { { "ProcessorMIPS.sv" "Add4Unit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderNbit PCAdd4:Add4Unit\|fullAdderNbit:adder_inst " "Elaborating entity \"fullAdderNbit\" for hierarchy \"PCAdd4:Add4Unit\|fullAdderNbit:adder_inst\"" {  } { { "PCAdd4.sv" "adder_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/PCAdd4.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder1bit PCAdd4:Add4Unit\|fullAdderNbit:adder_inst\|fullAdder1bit:adderInst\[0\].adder_inst " "Elaborating entity \"fullAdder1bit\" for hierarchy \"PCAdd4:Add4Unit\|fullAdderNbit:adder_inst\|fullAdder1bit:adderInst\[0\].adder_inst\"" {  } { { "fullAdderNbit.sv" "adderInst\[0\].adder_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/fullAdderNbit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpShiftCombPC JumpShiftCombPC:JumpUnit " "Elaborating entity \"JumpShiftCombPC\" for hierarchy \"JumpShiftCombPC:JumpUnit\"" {  } { { "ProcessorMIPS.sv" "JumpUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1Nbit mux2to1Nbit:muxWriteReg " "Elaborating entity \"mux2to1Nbit\" for hierarchy \"mux2to1Nbit:muxWriteReg\"" {  } { { "ProcessorMIPS.sv" "muxWriteReg" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and1toN mux2to1Nbit:muxWriteReg\|and1toN:and1_inst " "Elaborating entity \"and1toN\" for hierarchy \"mux2to1Nbit:muxWriteReg\|and1toN:and1_inst\"" {  } { { "mux2to1Nbit.sv" "and1_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/mux2to1Nbit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and1to1 mux2to1Nbit:muxWriteReg\|and1toN:and1_inst\|and1to1:andInst\[0\].and_inst " "Elaborating entity \"and1to1\" for hierarchy \"mux2to1Nbit:muxWriteReg\|and1toN:and1_inst\|and1to1:andInst\[0\].and_inst\"" {  } { { "and1toN.sv" "andInst\[0\].and_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/and1toN.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:RegUnit " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:RegUnit\"" {  } { { "ProcessorMIPS.sv" "RegUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 registerFile:RegUnit\|decoder3to8:decodeWrite " "Elaborating entity \"decoder3to8\" for hierarchy \"registerFile:RegUnit\|decoder3to8:decodeWrite\"" {  } { { "registerFile.sv" "decodeWrite" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/registerFile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1Nbit registerFile:RegUnit\|mux8to1Nbit:readData1Mux " "Elaborating entity \"mux8to1Nbit\" for hierarchy \"registerFile:RegUnit\|mux8to1Nbit:readData1Mux\"" {  } { { "registerFile.sv" "readData1Mux" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/registerFile.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUUnit\"" {  } { { "ProcessorMIPS.sv" "ALUUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicUnit ALU:ALUUnit\|LogicUnit:LU_inst " "Elaborating entity \"LogicUnit\" for hierarchy \"ALU:ALUUnit\|LogicUnit:LU_inst\"" {  } { { "ALU.sv" "LU_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andNtoN ALU:ALUUnit\|LogicUnit:LU_inst\|andNtoN:andUnit " "Elaborating entity \"andNtoN\" for hierarchy \"ALU:ALUUnit\|LogicUnit:LU_inst\|andNtoN:andUnit\"" {  } { { "LogicUnit.sv" "andUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/LogicUnit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orNtoN ALU:ALUUnit\|LogicUnit:LU_inst\|orNtoN:orUnit " "Elaborating entity \"orNtoN\" for hierarchy \"ALU:ALUUnit\|LogicUnit:LU_inst\|orNtoN:orUnit\"" {  } { { "LogicUnit.sv" "orUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/LogicUnit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArthmeticUnit ALU:ALUUnit\|ArthmeticUnit:AU_inst " "Elaborating entity \"ArthmeticUnit\" for hierarchy \"ALU:ALUUnit\|ArthmeticUnit:AU_inst\"" {  } { { "ALU.sv" "AU_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementerNbit ALU:ALUUnit\|ArthmeticUnit:AU_inst\|complementerNbit:compAU " "Elaborating entity \"complementerNbit\" for hierarchy \"ALU:ALUUnit\|ArthmeticUnit:AU_inst\|complementerNbit:compAU\"" {  } { { "ArthmeticUnit.sv" "compAU" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ArthmeticUnit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_O complementerNbit.sv(9) " "Verilog HDL or VHDL warning at complementerNbit.sv(9): object \"int_O\" assigned a value but never read" {  } { { "complementerNbit.sv" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/complementerNbit.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720252379514 "|ProcessorMIPS|ALU:ALUUnit|ArthmeticUnit:AU_inst|complementerNbit:compAU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderNbit ALU:ALUUnit\|ArthmeticUnit:AU_inst\|complementerNbit:compAU\|fullAdderNbit:adder_inst " "Elaborating entity \"fullAdderNbit\" for hierarchy \"ALU:ALUUnit\|ArthmeticUnit:AU_inst\|complementerNbit:compAU\|fullAdderNbit:adder_inst\"" {  } { { "complementerNbit.sv" "adder_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/complementerNbit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetLessThanUnit ALU:ALUUnit\|SetLessThanUnit:SLT_inst " "Elaborating entity \"SetLessThanUnit\" for hierarchy \"ALU:ALUUnit\|SetLessThanUnit:SLT_inst\"" {  } { { "ALU.sv" "SLT_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUCntrlUnit " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUCntrlUnit\"" {  } { { "ProcessorMIPS.sv" "ALUCntrlUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorControl ProcessorControl:ProcCntrlUnit " "Elaborating entity \"ProcessorControl\" for hierarchy \"ProcessorControl:ProcCntrlUnit\"" {  } { { "ProcessorMIPS.sv" "ProcCntrlUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM1Port RAM1Port:RAMUnit " "Elaborating entity \"RAM1Port\" for hierarchy \"RAM1Port:RAMUnit\"" {  } { { "ProcessorMIPS.sv" "RAMUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM1Port:RAMUnit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM1Port:RAMUnit\|altsyncram:altsyncram_component\"" {  } { { "RAM1Port.v" "altsyncram_component" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/RAM1Port.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM1Port:RAMUnit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM1Port:RAMUnit\|altsyncram:altsyncram_component\"" {  } { { "RAM1Port.v" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/RAM1Port.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM1Port:RAMUnit\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM1Port:RAMUnit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379644 ""}  } { { "RAM1Port.v" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/RAM1Port.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720252379644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81h1 " "Found entity 1: altsyncram_81h1" {  } { { "db/altsyncram_81h1.tdf" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/db/altsyncram_81h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720252379693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720252379693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81h1 RAM1Port:RAMUnit\|altsyncram:altsyncram_component\|altsyncram_81h1:auto_generated " "Elaborating entity \"altsyncram_81h1\" for hierarchy \"RAM1Port:RAMUnit\|altsyncram:altsyncram_component\|altsyncram_81h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend32LeftShift2 extend32LeftShift2:extendAddrUnit " "Elaborating entity \"extend32LeftShift2\" for hierarchy \"extend32LeftShift2:extendAddrUnit\"" {  } { { "ProcessorMIPS.sv" "extendAddrUnit" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1Nbit mux2to1Nbit:BranchMulti " "Elaborating entity \"mux2to1Nbit\" for hierarchy \"mux2to1Nbit:BranchMulti\"" {  } { { "ProcessorMIPS.sv" "BranchMulti" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and1toN mux2to1Nbit:BranchMulti\|and1toN:and1_inst " "Elaborating entity \"and1toN\" for hierarchy \"mux2to1Nbit:BranchMulti\|and1toN:and1_inst\"" {  } { { "mux2to1Nbit.sv" "and1_inst" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/mux2to1Nbit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combineData combineData:outMix " "Elaborating entity \"combineData\" for hierarchy \"combineData:outMix\"" {  } { { "ProcessorMIPS.sv" "outMix" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1Nbit mux8to1Nbit:OutputMux " "Elaborating entity \"mux8to1Nbit\" for hierarchy \"mux8to1Nbit:OutputMux\"" {  } { { "ProcessorMIPS.sv" "OutputMux" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720252379958 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALUUnit\|int_AU\[7\] " "Net \"ALU:ALUUnit\|int_AU\[7\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "int_AU\[7\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALUUnit\|int_AU\[6\] " "Net \"ALU:ALUUnit\|int_AU\[6\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "int_AU\[6\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALUUnit\|int_AU\[5\] " "Net \"ALU:ALUUnit\|int_AU\[5\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "int_AU\[5\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALUUnit\|int_AU\[4\] " "Net \"ALU:ALUUnit\|int_AU\[4\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "int_AU\[4\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALUUnit\|int_AU\[3\] " "Net \"ALU:ALUUnit\|int_AU\[3\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "int_AU\[3\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALUUnit\|int_AU\[2\] " "Net \"ALU:ALUUnit\|int_AU\[2\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "int_AU\[2\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALUUnit\|int_AU\[1\] " "Net \"ALU:ALUUnit\|int_AU\[1\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "int_AU\[1\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ALU.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380140 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380140 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[31\] " "Net \"PC\[31\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[31\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[30\] " "Net \"PC\[30\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[30\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[29\] " "Net \"PC\[29\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[29\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[28\] " "Net \"PC\[28\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[28\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[27\] " "Net \"PC\[27\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[27\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[26\] " "Net \"PC\[26\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[26\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[25\] " "Net \"PC\[25\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[25\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[24\] " "Net \"PC\[24\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[24\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[23\] " "Net \"PC\[23\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[23\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[22\] " "Net \"PC\[22\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[22\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[21\] " "Net \"PC\[21\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[21\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[20\] " "Net \"PC\[20\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[20\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[19\] " "Net \"PC\[19\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[19\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[18\] " "Net \"PC\[18\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[18\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[17\] " "Net \"PC\[17\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[17\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[16\] " "Net \"PC\[16\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[16\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[15\] " "Net \"PC\[15\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[15\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[14\] " "Net \"PC\[14\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[14\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[13\] " "Net \"PC\[13\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[13\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[12\] " "Net \"PC\[12\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[12\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[11\] " "Net \"PC\[11\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[11\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[10\] " "Net \"PC\[10\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[10\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[9\] " "Net \"PC\[9\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[9\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC\[8\] " "Net \"PC\[8\]\" is missing source, defaulting to GND" {  } { { "ProcessorMIPS.sv" "PC\[8\]" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab2Sub/Lab2Processor8BitVerilog/ProcessorMIPS.sv" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1720252380158 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1720252380673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1720252380858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720252382133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720252382133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "268 " "Implemented 268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720252382195 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720252382195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720252382195 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1720252382195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720252382195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720252382220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 03:53:02 2024 " "Processing ended: Sat Jul 06 03:53:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720252382220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720252382220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720252382220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720252382220 ""}
