lappend auto_path "D:/lscc/diamond/3.12/data/script"
package require simulation_generation
set ::bali::simulation::Para(DEVICEFAMILYNAME) {ECP5U}
set ::bali::simulation::Para(PROJECT) {sim0512A}
set ::bali::simulation::Para(PROJECTPATH) {D:/Project/H100_FPGA/sim/sim_as6500_control}
set ::bali::simulation::Para(FILELIST) {"D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/opto_ram.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/time_stamp.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/division.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/index_calculate.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/parameter_init.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/time_stamp_ntp.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/ntp_calculate.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/ntp_send_make.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/ntp_receive_parser.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/datagram_parser_udp.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/packet_data_ram.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/eth_data_ram.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/datagram_parser.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/eth_send_ram.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/tcp_recv_fifo.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_master_eth.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_w5500_cmd.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_w5500_top_3.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/w5500_control.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_master.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_flash_cmd.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_flash_top.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/flash_control.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/sram_control.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/calib_packet.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_packet.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/distance_ram.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/data_process_3.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/div_rill.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/multiplier.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/rssi_cal.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_cal.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/index_cal.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/data_pre.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_calculate.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/SPI_Master_2.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/as6500_ctrl.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/as6500_control.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/measure_para.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_measure.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/laser_control.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/pluse_average.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_to_dist.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/multiplier3.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_to_temp.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_to_dac.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/DA_SPI.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/AD_SPI.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_control.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/self_inspection.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/random_number_generator.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/encoder_generate.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/motor_control_2.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/motor_control.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/opto_switch_filter.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/rotate_control.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/c25x_pll.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/c25x_fpga.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_filter.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/cache_opto_ram.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/c25x_fpga_ip.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/opto_packet.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/motor_drive.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/TB_as6500_control.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/datagram_cmd_defines.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/parameter_ident_define.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/w5500_cmd_defines.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/w5500_reg_defines.v" "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/USRMCLK.v" }
set ::bali::simulation::Para(GLBINCLIST) {}
set ::bali::simulation::Para(INCLIST) {"none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none"}
set ::bali::simulation::Para(WORKLIBLIST) {"work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" }
set ::bali::simulation::Para(COMPLIST) {"VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" }
set ::bali::simulation::Para(SIMLIBLIST) {pmi_work ovi_ecp5u}
set ::bali::simulation::Para(MACROLIST) {}
set ::bali::simulation::Para(SIMULATIONTOPMODULE) {c25x_fpga}
set ::bali::simulation::Para(SIMULATIONINSTANCE) {}
set ::bali::simulation::Para(LANGUAGE) {VERILOG}
set ::bali::simulation::Para(SDFPATH)  {}
set ::bali::simulation::Para(INSTALLATIONPATH) {D:/lscc/diamond/3.12}
set ::bali::simulation::Para(ADDTOPLEVELSIGNALSTOWAVEFORM)  {1}
set ::bali::simulation::Para(RUNSIMULATION)  {1}
set ::bali::simulation::Para(HDLPARAMETERS) {}
set ::bali::simulation::Para(POJO2LIBREFRESH)    {}
set ::bali::simulation::Para(POJO2MODELSIMLIB)   {}
::bali::simulation::ModelSim_Run
