Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.02 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: audio_generator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "audio_generator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "audio_generator"
Output Format                      : NGC
Target Device                      : xc2vp20-5-ff896

---- Source Options
Top Module Name                    : audio_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 50
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : audio_generator.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/MyProject/audio_test/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "C:/MyProject/audio_test/audio_generator.vhd" in Library work.
Entity <audio_generator> compiled.
Entity <audio_generator> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <audio_generator> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/MyProject/audio_test/audio_generator.vhd" line 404: The following signals are missing in the process sensitivity list:
   audio_data, sync_z, control_b1, parity_b1, ecc0, ecc1, ecc2, ecc3, ecc4, ecc5.
INFO:Xst:1304 - Contents of register <output_counter_buffer<2>> in unit <audio_generator> never changes during circuit operation. The register is replaced by logic.
Entity <audio_generator> analyzed. Unit <audio_generator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <audio_generator>.
    Related source file is "C:/MyProject/audio_test/audio_generator.vhd".
WARNING:Xst:647 - Input <fvh_i<2:1>> is never used.
WARNING:Xst:646 - Signal <audio_data> is assigned but never used.
WARNING:Xst:646 - Signal <audioclk_out> is assigned but never used.
WARNING:Xst:1780 - Signal <line_o> is never used or assigned.
WARNING:Xst:1780 - Signal <video_count> is never used or assigned.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_8>.
WARNING:Xst:737 - Found 13-bit latch for signal <next_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <audio_chroma_9>.
    Found 10-bit register for signal <audiochroma_o>.
    Found 10-bit register for signal <audioluma_o>.
    Found 13-bit 3-to-1 multiplexer for signal <$n0027> created at line 480.
    Found 1-bit xor8 for signal <$n0029> created at line 33.
    Found 1-bit xor5 for signal <$n0032> created at line 33.
    Found 10-bit 4-to-1 multiplexer for signal <$n0042> created at line 504.
    Found 1-bit xor8 for signal <$n0062> created at line 33.
    Found 1-bit xor8 for signal <$n0123> created at line 33.
    Found 1-bit xor8 for signal <$n0126> created at line 33.
    Found 1-bit xor8 for signal <$n0129> created at line 33.
    Found 1-bit xor8 for signal <$n0132> created at line 33.
    Found 1-bit xor8 for signal <$n0135> created at line 33.
    Found 1-bit xor8 for signal <$n0138> created at line 33.
    Found 8-bit 4-to-1 multiplexer for signal <$n0220>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0221>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0222>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0223>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0224>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0225>.
    Found 8-bit 4-to-1 multiplexer for signal <$n0226>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0230>.
    Found 10-bit 4-to-1 multiplexer for signal <$n0234>.
    Found 13-bit 4-to-1 multiplexer for signal <$n0242>.
    Found 8-bit adder for signal <$n0244> created at line 607.
    Found 6-bit adder for signal <$n0246> created at line 416.
    Found 9-bit adder for signal <$n0249>.
    Found 3-bit adder for signal <$n0250> created at line 619.
    Found 9-bit adder for signal <$n0251>.
    Found 12-bit adder for signal <$n0252> created at line 352.
    Found 2-bit adder for signal <$n0253> created at line 362.
    Found 23-bit adder for signal <$n0254>.
    Found 2-bit adder for signal <$n0255> created at line 615.
    Found 3-bit adder for signal <$n0256> created at line 558.
    Found 23-bit subtractor for signal <$n0257> created at line 360.
    Found 8-bit xor2 for signal <$n0281> created at line 387.
    Found 8-bit xor2 for signal <$n0282> created at line 385.
    Found 8-bit xor2 for signal <$n0283> created at line 384.
    Found 8-bit xor2 for signal <$n0284> created at line 383.
    Found 13-bit 4-to-1 multiplexer for signal <$n0288>.
    Found 23-bit comparator less for signal <$n0289> created at line 356.
    Found 2-bit comparator equal for signal <$n0293> created at line 607.
    Found 6-bit comparator less for signal <$n0313> created at line 418.
    Found 23-bit comparator greatequal for signal <$n0319> created at line 356.
    Found 8-bit register for signal <aes_count>.
    Found 3-bit register for signal <audio_chan>.
    Found 3-bit register for signal <audio_group>.
    Found 8-bit xor2 for signal <cksm>.
    Found 18-bit 4-to-1 multiplexer for signal <compare>.
    Found 1-bit 8-to-1 multiplexer for signal <control_point>.
    Found 23-bit register for signal <counter>.
    Found 39-bit register for signal <counter_buffer>.
    Found 9-bit register for signal <cs_chroma>.
    Found 9-bit register for signal <cs_luma>.
    Found 13-bit register for signal <current_state>.
    Found 8-bit register for signal <ecc0>.
    Found 8-bit register for signal <ecc1>.
    Found 8-bit register for signal <ecc2>.
    Found 8-bit register for signal <ecc3>.
    Found 8-bit register for signal <ecc4>.
    Found 8-bit register for signal <ecc5>.
    Found 1-bit register for signal <h_delayed_1>.
    Found 2-bit register for signal <index>.
    Found 7-bit 4-to-1 multiplexer for signal <interval>.
    Found 1-bit 4-to-1 multiplexer for signal <jump_point>.
    Found 26-bit register for signal <output_counter_buffer<0:1>>.
    Found 1-bit register for signal <sample_per_line<1>>.
    Found 2-bit register for signal <sample_pos>.
    Found 6-bit register for signal <state_count>.
    Found 1-bit 8-to-1 multiplexer for signal <switch_point>.
    Found 12-bit register for signal <temp_clk_counter>.
    Summary:
	inferred 206 D-type flip-flop(s).
	inferred  11 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred 155 Multiplexer(s).
	inferred   9 Xor(s).
Unit <audio_generator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 11
 12-bit adder                      : 1
 2-bit adder                       : 2
 23-bit adder                      : 1
 23-bit subtractor                 : 1
 3-bit adder                       : 2
 6-bit adder                       : 1
 8-bit adder                       : 1
 9-bit adder                       : 2
# Registers                        : 26
 1-bit register                    : 2
 10-bit register                   : 2
 12-bit register                   : 1
 13-bit register                   : 6
 2-bit register                    : 2
 23-bit register                   : 1
 3-bit register                    : 2
 6-bit register                    : 1
 8-bit register                    : 7
 9-bit register                    : 2
# Latches                          : 11
 1-bit latch                       : 10
 13-bit latch                      : 1
# Comparators                      : 4
 2-bit comparator equal            : 1
 23-bit comparator greatequal      : 1
 23-bit comparator less            : 1
 6-bit comparator less             : 1
# Multiplexers                     : 18
 1-bit 4-to-1 multiplexer          : 1
 1-bit 8-to-1 multiplexer          : 2
 10-bit 4-to-1 multiplexer         : 2
 12-bit 4-to-1 multiplexer         : 1
 13-bit 3-to-1 multiplexer         : 1
 13-bit 4-to-1 multiplexer         : 2
 18-bit 4-to-1 multiplexer         : 1
 7-bit 4-to-1 multiplexer          : 1
 8-bit 4-to-1 multiplexer          : 7
# Xors                             : 14
 1-bit xor5                        : 1
 1-bit xor8                        : 8
 8-bit xor2                        : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1988 - Unit <audio_generator>: instances <Mcompar__n0319>, <Mcompar__n0289> of unit <LPM_COMPARE_4> and unit <LPM_COMPARE_1> are dual, second instance is removed

Optimizing unit <audio_generator> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block audio_generator, actual ratio is 4.
FlipFlop current_state_10 has been replicated 2 time(s)
FlipFlop current_state_8 has been replicated 2 time(s)
FlipFlop current_state_9 has been replicated 2 time(s)
FlipFlop index_0 has been replicated 1 time(s)
FlipFlop index_1 has been replicated 1 time(s)
FlipFlop state_count_0 has been replicated 2 time(s)
FlipFlop state_count_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : audio_generator.ngr
Top Level Output File Name         : audio_generator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 46

Macro Statistics :
# Registers                        : 62
#      1-bit register              : 41
#      10-bit register             : 2
#      12-bit register             : 1
#      13-bit register             : 5
#      2-bit register              : 2
#      23-bit register             : 1
#      6-bit register              : 1
#      8-bit register              : 7
#      9-bit register              : 2
# Multiplexers                     : 18
#      1-bit 4-to-1 multiplexer    : 1
#      1-bit 8-to-1 multiplexer    : 2
#      10-bit 4-to-1 multiplexer   : 2
#      12-bit 4-to-1 multiplexer   : 1
#      13-bit 3-to-1 multiplexer   : 1
#      13-bit 4-to-1 multiplexer   : 2
#      18-bit 4-to-1 multiplexer   : 1
#      7-bit 4-to-1 multiplexer    : 1
#      8-bit 4-to-1 multiplexer    : 7
# Adders/Subtractors               : 7
#      12-bit adder                : 1
#      23-bit adder                : 1
#      23-bit subtractor           : 1
#      6-bit adder                 : 1
#      8-bit adder                 : 1
#      9-bit adder                 : 2
# Comparators                      : 3
#      23-bit comparator greatequal: 1
#      23-bit comparator less      : 1
#      6-bit comparator less       : 1
# Xors                             : 9
#      1-bit xor5                  : 1
#      1-bit xor8                  : 8

Cell Usage :
# BELS                             : 842
#      BUF                         : 3
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 14
#      LUT1_L                      : 17
#      LUT2                        : 114
#      LUT2_D                      : 3
#      LUT2_L                      : 38
#      LUT3                        : 64
#      LUT3_D                      : 6
#      LUT3_L                      : 39
#      LUT4                        : 222
#      LUT4_D                      : 20
#      LUT4_L                      : 84
#      MUXCY                       : 101
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 260
#      FDCE                        : 234
#      FDPE                        : 3
#      LD                          : 23
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 23
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                     353  out of   9280     3%  
 Number of Slice Flip Flops:           260  out of  18560     1%  
 Number of 4 input LUTs:               621  out of  18560     3%  
 Number of bonded IOBs:                 46  out of    556     8%  
 Number of GCLKs:                        2  out of     16    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
videoclk_i                         | BUFGP                  | 237   |
_n04471(_n04472:O)                 | BUFG(*)(audio_chroma_1)| 23    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.036ns (Maximum Frequency: 124.442MHz)
   Minimum input arrival time before clock: 10.583ns
   Maximum output required time after clock: 3.997ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'videoclk_i'
  Clock period: 8.036ns (frequency: 124.442MHz)
  Total number of paths / destination ports: 16710 / 324
-------------------------------------------------------------------------
Delay:               8.036ns (Levels of Logic = 44)
  Source:            counter_0 (FF)
  Destination:       counter_22 (FF)
  Source Clock:      videoclk_i rising
  Destination Clock: videoclk_i rising

  Data Path: counter_0 to counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.419   0.697  counter_0 (counter_0)
     LUT1_L:I0->LO         1   0.351   0.000  counter_0_rt (counter_0_rt)
     MUXCY:S->O            1   0.422   0.000  Andcy (And_cyo)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy (XNor_stage_cyo)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_0 (XNor_stage_cyo1)
     MUXCY:CI->O           1   0.044   0.000  norcy (nor_cyo)
     MUXCY:CI->O           1   0.044   0.000  Andcy_rn_0 (And_cyo1)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_0 (nor_cyo1)
     MUXCY:CI->O           1   0.044   0.000  Andcy_rn_1 (And_cyo2)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_1 (nor_cyo2)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_1 (XNor_stage_cyo2)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_2 (nor_cyo3)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_2 (XNor_stage_cyo3)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_3 (nor_cyo4)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_3 (XNor_stage_cyo4)
     MUXCY:CI->O           1   0.044   0.000  Andcy_rn_2 (And_cyo3)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_4 (nor_cyo5)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_4 (XNor_stage_cyo5)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_5 (nor_cyo6)
     MUXCY:CI->O          43   0.589   0.961  norcy_rn_6 (_n0319)
     LUT4_D:I2->LO         1   0.351   0.000  audio_generator__n0254<0>lut (N1858)
     MUXCY:S->O            1   0.422   0.000  audio_generator__n0254<0>cy (audio_generator__n0254<0>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<1>cy (audio_generator__n0254<1>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<2>cy (audio_generator__n0254<2>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<3>cy (audio_generator__n0254<3>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<4>cy (audio_generator__n0254<4>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<5>cy (audio_generator__n0254<5>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<6>cy (audio_generator__n0254<6>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<7>cy (audio_generator__n0254<7>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<8>cy (audio_generator__n0254<8>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<9>cy (audio_generator__n0254<9>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<10>cy (audio_generator__n0254<10>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<11>cy (audio_generator__n0254<11>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<12>cy (audio_generator__n0254<12>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<13>cy (audio_generator__n0254<13>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<14>cy (audio_generator__n0254<14>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<15>cy (audio_generator__n0254<15>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<16>cy (audio_generator__n0254<16>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<17>cy (audio_generator__n0254<17>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<18>cy (audio_generator__n0254<18>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<19>cy (audio_generator__n0254<19>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<20>cy (audio_generator__n0254<20>_cyo)
     MUXCY:CI->O           0   0.044   0.000  audio_generator__n0254<21>cy (audio_generator__n0254<21>_cyo)
     XORCY:CI->O           1   0.973   0.609  audio_generator__n0254<22>_xor (_n0254<22>)
     LUT2_L:I0->LO         1   0.351   0.000  _n0232<22>1 (_n0232<22>)
     FDCE:D                    0.263          counter_22
    ----------------------------------------
    Total                      8.036ns (5.769ns logic, 2.267ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_n04472:O'
  Clock period: 4.462ns (frequency: 224.137MHz)
  Total number of paths / destination ports: 17 / 2
-------------------------------------------------------------------------
Delay:               4.462ns (Levels of Logic = 4)
  Source:            audio_chroma_3 (LATCH)
  Destination:       audio_chroma_9 (LATCH)
  Source Clock:      _n04472:O falling
  Destination Clock: _n04472:O falling

  Data Path: audio_chroma_3 to audio_chroma_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.636   0.806  audio_chroma_3 (audio_chroma_3)
     LUT4:I0->O            1   0.351   0.579  Mxor__n0062_Xo<5>1 (Mxor__n0062_Xo<5>)
     LUT2:I1->O            2   0.351   0.642  Mxor__n0062_Xo<6>1 (_n0063<0>)
     LUT4_L:I1->LO         1   0.351   0.132  _n027854 (CHOICE212)
     LUT3_L:I2->LO         1   0.351   0.000  _n0278235 (_n0278)
     LD:D                      0.263          audio_chroma_9
    ----------------------------------------
    Total                      4.462ns (2.303ns logic, 2.159ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'videoclk_i'
  Total number of paths / destination ports: 40769 / 474
-------------------------------------------------------------------------
Offset:              10.583ns (Levels of Logic = 46)
  Source:            system_i<1> (PAD)
  Destination:       counter_22 (FF)
  Destination Clock: videoclk_i rising

  Data Path: system_i<1> to counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.969   0.697  system_i_1_IBUF (system_i_1_IBUF)
     LUT4:I0->O            1   0.351   0.503  _n0713_SW1 (N270)
     LUT4:I3->O           13   0.351   0.836  _n0713 (_n0427<1>)
     LUT4_L:I1->LO         1   0.351   0.000  XNor_stagelut (N30)
     MUXCY:S->O            1   0.422   0.000  XNor_stagecy (XNor_stage_cyo)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_0 (XNor_stage_cyo1)
     MUXCY:CI->O           1   0.044   0.000  norcy (nor_cyo)
     MUXCY:CI->O           1   0.044   0.000  Andcy_rn_0 (And_cyo1)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_0 (nor_cyo1)
     MUXCY:CI->O           1   0.044   0.000  Andcy_rn_1 (And_cyo2)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_1 (nor_cyo2)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_1 (XNor_stage_cyo2)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_2 (nor_cyo3)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_2 (XNor_stage_cyo3)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_3 (nor_cyo4)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_3 (XNor_stage_cyo4)
     MUXCY:CI->O           1   0.044   0.000  Andcy_rn_2 (And_cyo3)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_4 (nor_cyo5)
     MUXCY:CI->O           1   0.044   0.000  XNor_stagecy_rn_4 (XNor_stage_cyo5)
     MUXCY:CI->O           1   0.044   0.000  norcy_rn_5 (nor_cyo6)
     MUXCY:CI->O          43   0.589   0.961  norcy_rn_6 (_n0319)
     LUT4_D:I2->LO         1   0.351   0.000  audio_generator__n0254<0>lut (N1858)
     MUXCY:S->O            1   0.422   0.000  audio_generator__n0254<0>cy (audio_generator__n0254<0>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<1>cy (audio_generator__n0254<1>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<2>cy (audio_generator__n0254<2>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<3>cy (audio_generator__n0254<3>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<4>cy (audio_generator__n0254<4>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<5>cy (audio_generator__n0254<5>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<6>cy (audio_generator__n0254<6>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<7>cy (audio_generator__n0254<7>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<8>cy (audio_generator__n0254<8>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<9>cy (audio_generator__n0254<9>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<10>cy (audio_generator__n0254<10>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<11>cy (audio_generator__n0254<11>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<12>cy (audio_generator__n0254<12>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<13>cy (audio_generator__n0254<13>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<14>cy (audio_generator__n0254<14>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<15>cy (audio_generator__n0254<15>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<16>cy (audio_generator__n0254<16>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<17>cy (audio_generator__n0254<17>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<18>cy (audio_generator__n0254<18>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<19>cy (audio_generator__n0254<19>_cyo)
     MUXCY:CI->O           1   0.044   0.000  audio_generator__n0254<20>cy (audio_generator__n0254<20>_cyo)
     MUXCY:CI->O           0   0.044   0.000  audio_generator__n0254<21>cy (audio_generator__n0254<21>_cyo)
     XORCY:CI->O           1   0.973   0.609  audio_generator__n0254<22>_xor (_n0254<22>)
     LUT2_L:I0->LO         1   0.351   0.000  _n0232<22>1 (_n0232<22>)
     FDCE:D                    0.263          counter_22
    ----------------------------------------
    Total                     10.583ns (6.977ns logic, 3.606ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n04472:O'
  Total number of paths / destination ports: 50 / 2
-------------------------------------------------------------------------
Offset:              7.193ns (Levels of Logic = 7)
  Source:            line_i<5> (PAD)
  Destination:       next_state_12 (LATCH)
  Destination Clock: _n04472:O falling

  Data Path: line_i<5> to next_state_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.969   0.672  line_i_5_IBUF (line_i_5_IBUF)
     LUT4:I0->O            1   0.351   0.609  Ker19126 (CHOICE38)
     LUT4:I0->O            2   0.351   0.642  Ker19130 (CHOICE39)
     LUT4:I1->O            1   0.351   0.503  Ker202_SW1 (N1816)
     LUT4:I3->O            3   0.351   0.697  Ker202 (N202)
     LUT3:I0->O            6   0.351   0.733  Ker791 (N79)
     LUT4:I1->O            1   0.351   0.000  _n0277<12>1 (_n0277<12>)
     LD:D                      0.263          next_state_12
    ----------------------------------------
    Total                      7.193ns (3.338ns logic, 3.855ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'videoclk_i'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.997ns (Levels of Logic = 1)
  Source:            audiochroma_o_9 (FF)
  Destination:       audiochroma_o<9> (PAD)
  Source Clock:      videoclk_i rising

  Data Path: audiochroma_o_9 to audiochroma_o<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.419   0.448  audiochroma_o_9 (audiochroma_o_9)
     OBUF:I->O                 3.130          audiochroma_o_9_OBUF (audiochroma_o<9>)
    ----------------------------------------
    Total                      3.997ns (3.549ns logic, 0.448ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
CPU : 33.77 / 34.25 s | Elapsed : 34.00 / 34.00 s
 
--> 

Total memory usage is 141284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    2 (   0 filtered)

