Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : COMP_TOP
Version: Q-2019.12-SP5-5
Date   : Wed Nov 10 16:57:00 2021
****************************************


Library(s) Used:

    um28nchhlogl35hsl140f_ssgwc0p81vn40c (File: /media/0/LogicLibraries/UMC/28nm/35hs/hsl/hvt/latest/liberty/logic_synth/um28nchhlogl35hsl140f_ssgwc0p81vn40c.db)
    um28nchslogl35hsl140f_ssgwc0p81vn40c (File: /media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p81vn40c.db)
    um28nchllogl35hsl140f_ssgwc0p81vn40c (File: /media/0/LogicLibraries/UMC/28nm/35hs/hsl/lvt/latest/liberty/logic_synth/um28nchllogl35hsl140f_ssgwc0p81vn40c.db)


Operating Conditions: SSGWC0P81VN40C   Library: um28nchhlogl35hsl140f_ssgwc0p81vn40c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
COMP_TOP               ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
BPC_ENGINE             ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
BPC_CODEBUF            ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
FIFO_BITWIDTH64_STAGE16_STAGE_BITWIDTH4_2
                       ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
DBX_ENC_1              ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
MEMORY_ARRAY_BITWIDTH64_STAGE16_2
                       ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
FIFO_BITWIDTH64_STAGE16_STAGE_BITWIDTH4_0
                       ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
FIFO_BITWIDTH64_STAGE16_STAGE_BITWIDTH4_1
                       ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
MEMORY_ARRAY_BITWIDTH64_STAGE16_0
                       ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
MEMORY_ARRAY_BITWIDTH64_STAGE16_1
                       ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c
DBX_ENC_0              ZeroWLM           um28nchhlogl35hsl140f_ssgwc0p81vn40c


Global Operating Voltage = 0.81 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.1645 mW   (82%)
  Net Switching Power  = 254.8794 uW   (18%)
                         ---------
Total Dynamic Power    =   1.4194 mW  (100%)

Cell Leakage Power     = 230.8842 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         1.0722        6.2797e-03          130.4553            1.0786  (  75.97%)
combinational  9.2409e-02            0.2486          100.3914            0.3411  (  24.03%)
--------------------------------------------------------------------------------------------------
Total              1.1646 mW         0.2549 mW       230.8468 nW         1.4197 mW
1
