<def f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='89' ll='94' type='void llvm::LivePhysRegs::removeReg(llvm::MCPhysReg Reg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='87'>/// Removes a physical register, all its sub-registers, and all its
  /// super-registers from the set.</doc>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='53' u='c' c='_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='96' u='c' c='_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='191' u='c' c='_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='202' u='c' c='_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1134' u='c' c='_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='216' u='c' c='_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='812' u='c' c='_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='815' u='c' c='_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='828' u='c' c='_ZL20buildScratchExecCopyRN4llvm12LivePhysRegsERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEb'/>
