// Seed: 1986599005
module module_0 ();
  assign id_1 = 1;
  wand id_2;
  always begin : LABEL_0
    id_1 = 1'b0 - id_2;
  end
  supply1 id_3;
  tri1 id_4;
  id_5(
      .id_0(1),
      .id_1(id_1),
      .id_2(id_4 + 1'b0),
      .id_3((id_3)),
      .id_4(0),
      .id_5(1),
      .id_6(),
      .id_7(!id_3),
      .id_8(""),
      .id_9(id_4),
      .id_10(),
      .id_11(1 && 1),
      .id_12(1)
  );
  wire id_6;
  wire id_7;
  assign id_2 = 1'h0;
  wire id_8 = id_1++;
endmodule
module module_1 (
    input  wor   id_0,
    output tri1  id_1,
    input  logic id_2,
    input  logic id_3,
    output logic id_4,
    input  tri0  id_5,
    output logic id_6
);
  initial force id_6 = id_2;
  assign id_4 = 1;
  always begin : LABEL_0
    id_4 <= 1;
    id_6 <= id_3;
  end
  always @(1);
  xor primCall (id_1, id_2, id_3, id_5);
  module_0 modCall_1 ();
endmodule
