
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002982                       # Number of seconds simulated
sim_ticks                                  2982113645                       # Number of ticks simulated
final_tick                                 2982113645                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81881                       # Simulator instruction rate (inst/s)
host_op_rate                                   126891                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43776067                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671472                       # Number of bytes of host memory used
host_seconds                                    68.12                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2199040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2250624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          17297798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         737409858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             754707656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     17297798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17297798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10129728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10129728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10129728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         17297798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        737409858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            764837384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000508929898                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                415                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35166                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35166                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2250240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2250624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2982020932                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35166                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.167708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.769776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.345888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29532     93.66%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1742      5.52%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           84      0.27%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      0.15%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      0.06%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.06%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.03%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31531                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1293.481481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    345.099260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4805.033534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           24     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.350948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               22     81.48%     81.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.70%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     11.11%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      3.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2198656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 17297798.186359863728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 737281090.439462542534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9485889.328003795817                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25930760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1873823771                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12130157594                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32172.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54535.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25699486.43                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1240504531                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1899754531                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175800000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35281.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54031.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       754.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    754.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.10                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3712                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      83675.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113297520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60188700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125899620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2140200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         98342400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            308129460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2210880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       253060620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5912160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        415819440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1385001000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            464.436023                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2300695146                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       936602                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1730279299                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     15391767                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     638832274                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    555073703                       # Time in different power states
system.mem_ctrls_1.actEnergy                111919500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59471445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               125142780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         98342400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            305197950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3189600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       253990290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6355680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        415984140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1379760825                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            462.678821                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2304419009                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3531740                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1730965970                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     16546492                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     632357944                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    557111499                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530704                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530704                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2724                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527560                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1396                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527560                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508233                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19327                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1778                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      993884                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13468                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439157                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17543                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4470936                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              40161                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5659348                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530704                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509629                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4380786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5542                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           305                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17500                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1064                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4424199                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.987943                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.118568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2878845     65.07%     65.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   172702      3.90%     68.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   113332      2.56%     71.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   112857      2.55%     74.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   110891      2.51%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   109491      2.47%     79.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   113626      2.57%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   115298      2.61%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   697157     15.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4424199                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.118701                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.265808                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   467683                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2852311                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    154301                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                947133                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2771                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8771786                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2771                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   573573                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1508088                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2424                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    966845                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1370498                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8760746                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                142112                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1099956                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    332                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19410                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16313027                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20164179                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13396049                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             10925                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   135556                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 84                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3122386                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534760                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16334                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1051                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              238                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8740675                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9171327                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               672                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           96652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       140589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4424199                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.072992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.569688                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1153206     26.07%     26.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              390908      8.84%     34.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              898317     20.30%     55.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1202495     27.18%     82.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              626638     14.16%     96.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               82218      1.86%     98.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               44076      1.00%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               16526      0.37%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9815      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4424199                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4248      7.34%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.02%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.02%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  53160     91.79%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   435      0.75%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               31      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2196      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155831     88.93%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     88.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1150      0.01%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 127      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  368      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  761      0.01%     88.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     88.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  902      0.01%     88.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 587      0.01%     88.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                196      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               993858     10.84%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13562      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1334      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            425      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9171327                       # Type of FU issued
system.cpu.iq.rate                           2.051321                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       57912                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006314                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22815796                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8828156                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8693376                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9641                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9286                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4365                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9222210                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4833                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2386                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14488                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6579                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        464594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2771                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   52851                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5038                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8740752                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               123                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534760                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16334                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    595                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4206                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             42                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            694                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2771                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3465                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9165694                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                993864                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5633                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1007330                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518603                       # Number of branches executed
system.cpu.iew.exec_stores                      13466                       # Number of stores executed
system.cpu.iew.exec_rate                     2.050062                       # Inst execution rate
system.cpu.iew.wb_sent                        8699149                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697741                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7886278                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14461169                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.945396                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545342                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           96740                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2742                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4409685                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.960253                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.316242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2894947     65.65%     65.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       478050     10.84%     76.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9603      0.22%     76.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8756      0.20%     76.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3674      0.08%     76.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2691      0.06%     77.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1123      0.03%     77.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1042      0.02%     77.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009799     22.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4409685                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009799                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12140725                       # The number of ROB reads
system.cpu.rob.rob_writes                    17496361                       # The number of ROB writes
system.cpu.timesIdled                             487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.801545                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.801545                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.247591                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.247591                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14217706                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8163879                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6891                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3570                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101436                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068652                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2049345                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.870867                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493709                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077809                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.870867                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983272                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983272                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          659                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9074061                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9074061                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        29098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29098                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9317                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38415                       # number of overall hits
system.cpu.dcache.overall_hits::total           38415                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497419                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497857                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497857                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497857                       # number of overall misses
system.cpu.dcache.overall_misses::total        497857                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12071229932                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12071229932                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37627471                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37627471                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  12108857403                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12108857403                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12108857403                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12108857403                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536272                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536272                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536272                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536272                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.944735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.944735                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044900                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928367                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928367                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928367                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24267.729886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24267.729886                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85907.468037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85907.468037                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24321.958721                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24321.958721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24321.958721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24321.958721                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3854841                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            471709                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.172074                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          526                       # number of writebacks
system.cpu.dcache.writebacks::total               526                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4142                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4142                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4148                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493277                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          432                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493709                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11132062583                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11132062583                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36471560                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36471560                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11168534143                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11168534143                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11168534143                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11168534143                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.936868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.936868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.920632                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.920632                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.920632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.920632                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22567.568695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22567.568695                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84424.907407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84424.907407                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22621.694446                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22621.694446                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22621.694446                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22621.694446                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492685                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           688.405699                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17207                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.035452                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   688.405699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          730                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35818                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16389                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16389                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16389                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16389                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16389                       # number of overall hits
system.cpu.icache.overall_hits::total           16389                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1111                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1111                       # number of overall misses
system.cpu.icache.overall_misses::total          1111                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     90553920                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90553920                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     90553920                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90553920                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     90553920                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90553920                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17500                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17500                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063486                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063486                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063486                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063486                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063486                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063486                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81506.678668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81506.678668                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81506.678668                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81506.678668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81506.678668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81506.678668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.icache.writebacks::total                88                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          293                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          293                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          293                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71689826                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71689826                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71689826                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71689826                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71689826                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71689826                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046743                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046743                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046743                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046743                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046743                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046743                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87640.374083                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87640.374083                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87640.374083                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87640.374083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87640.374083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87640.374083                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26600.480856                       # Cycle average of tags in use
system.l2.tags.total_refs                      987294                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35191                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.055298                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.018631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       232.819435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26367.642789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.804677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.811782                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32615                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7933543                       # Number of tag accesses
system.l2.tags.data_accesses                  7933543                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              526                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           87                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               87                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459337                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459349                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459361                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              459349                       # number of overall hits
system.l2.overall_hits::total                  459361                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              806                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33940                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34360                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35166                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               806                       # number of overall misses
system.l2.overall_misses::.cpu.data             34360                       # number of overall misses
system.l2.overall_misses::total                 35166                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35428372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35428372                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69876921                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69876921                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3708187167                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3708187167                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     69876921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3743615539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3813492460                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69876921                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3743615539                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3813492460                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           87                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           87                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493709                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494527                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493709                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494527                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.972222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972222                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985330                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068805                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071110                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071110                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84353.266667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84353.266667                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86695.931762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86695.931762                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109257.135150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109257.135150                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86695.931762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108952.722322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108442.599670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86695.931762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108952.722322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108442.599670                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            420                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          806                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33940                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35166                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35166                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     29825572                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29825572                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59124881                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59124881                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3255427567                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3255427567                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     59124881                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3285253139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3344378020                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59124881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3285253139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3344378020                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.972222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068805                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071110                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071110                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71013.266667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71013.266667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73355.931762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73355.931762                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95917.135150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95917.135150                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73355.931762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95612.722322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95102.599670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73355.931762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95612.722322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95102.599670                       # average overall mshr miss latency
system.l2.replacements                           2423                       # number of replacements
system.membus.snoop_filter.tot_requests         36890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34746                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1252                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34746                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2280832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2280832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2280832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35166                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35166    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35166                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25864926                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          131475359                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987300                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            699                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2982113645                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           88                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493277                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1481827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31631040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31689024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2423                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           496950                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001419                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037638                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496245     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    705      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496950                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          659348176                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1636818                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         987911709                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            33.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
