-- Written by Gregg Guarino, Ph.D.

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity peripheral_on_external_bus is
  port (
    clk           : in  std_logic;
    reset_n       : in  std_logic;
    i_address     : in  std_logic_vector (10 downto 0);
    i_addressWave : in  std_logic_vector (7 downto 0);
    i_bus_enable  : in  std_logic;
    i_byte_enable : in  std_logic_vector (3 downto 0);
    i_rw_n        : in  std_logic;
    i_write_data  : in  std_logic_vector (31 downto 0);
    o_acknowledge : out std_logic;
    o_read_data   : out std_logic_vector (31 downto 0);
    o_wave_data   : out std_logic_vector (31 downto 0)
  );
end entity peripheral_on_external_bus;

architecture peripheral_on_external_bus_arch of peripheral_on_external_bus is
  -- signal and component declarations
  signal wren_a_sig : std_logic;
  signal address_a_sig : std_logic_vector(9 DOWNTO 0);
  signal data_a_sig : std_logic_vector(31 DOWNTO 0);
  signal q_a_sig : std_logic_vector(31 DOWNTO 0);
  component wave_ram is
    PORT
    (
        address_a : IN STD_LOGIC_VECTOR (9 DOWNTO 0);
        address_b : IN STD_LOGIC_VECTOR (9 DOWNTO 0);  -- READ ONLY
        clock     : IN STD_LOGIC  := '1';
        data_a    : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
        data_b    : IN STD_LOGIC_VECTOR (31 DOWNTO 0); -- READ ONLY
        wren_a    : IN STD_LOGIC  := '0';
        wren_b    : IN STD_LOGIC  := '0';              -- READ ONLY
        q_a       : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
        q_b       : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    );
  end component wave_ram;

begin

  wren_sig <= (NOT i_rw_n) AND i_bus_enable;
  
  process (clk) begin
    if (rising_edge(clk)) then
      if (reset_n = '0') then
        o_acknowledge <= '0';
      elsif (i_bus_enable = '1') then
        o_acknowledge <= '1';
      else
        o_acknowledge <= '0';
      end if;
    end if;
  end process;
  
  data_a_sig<=o_read_data;
  q_a_sig<=o_wave_data;
  address_a_sig <= '0'&i_address(10 DOWNTO 2);
  
  wave_ram_inst : wave_ram 
  PORT MAP (
        address_a => address_a_sig,
        address_b => address_b_sig, --
        clock     => clk,
        data_a    => data_a_sig,
        data_b    => data_b_sig, --
        wren_a    => wren_sig,
        wren_b    => wren_sig,
        q_a       => q_a_sig,
        q_b       => q_b_sig
    );

end peripheral_on_external_bus_arch;