// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PC(	// src/main/scala/PC.scala:7:7
  input         clock,	// src/main/scala/PC.scala:7:7
                reset,	// src/main/scala/PC.scala:7:7
  input  [31:0] io_npcState,	// src/main/scala/PC.scala:8:20
                io_dnpc,	// src/main/scala/PC.scala:8:20
  output [31:0] io_pc	// src/main/scala/PC.scala:8:20
);

  reg [31:0] pcReg;	// src/main/scala/PC.scala:15:28
  always @(posedge clock) begin	// src/main/scala/PC.scala:7:7
    if (reset)	// src/main/scala/PC.scala:7:7
      pcReg <= 32'h80000000;	// src/main/scala/PC.scala:15:28
    else if (io_npcState == 32'h0)	// src/main/scala/PC.scala:19:30
      pcReg <= io_dnpc;	// src/main/scala/PC.scala:15:28
    else if (~(|io_npcState))	// src/main/scala/PC.scala:20:30
      pcReg <= 32'h80000000;	// src/main/scala/PC.scala:15:28
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/PC.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/PC.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/PC.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/PC.scala:7:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/PC.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/PC.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/PC.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/PC.scala:7:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/PC.scala:7:7
        pcReg = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/PC.scala:7:7, :15:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/PC.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/PC.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pc = pcReg;	// src/main/scala/PC.scala:7:7, :15:28
endmodule

module IFU(	// src/main/scala/ifu/IFU.scala:7:7
  input  [31:0] io_memData,	// src/main/scala/ifu/IFU.scala:8:16
  output [31:0] io_cmd	// src/main/scala/ifu/IFU.scala:8:16
);

  assign io_cmd = io_memData;	// src/main/scala/ifu/IFU.scala:7:7
endmodule

module Riscv32BaseReg(	// src/main/scala/Riscv32BaseReg.scala:7:7
  input         clock,	// src/main/scala/Riscv32BaseReg.scala:7:7
                reset,	// src/main/scala/Riscv32BaseReg.scala:7:7
  input  [4:0]  io_rs1Index,	// src/main/scala/Riscv32BaseReg.scala:8:20
                io_rs2Index,	// src/main/scala/Riscv32BaseReg.scala:8:20
                io_rdIndex,	// src/main/scala/Riscv32BaseReg.scala:8:20
  input  [31:0] io_dataIn,	// src/main/scala/Riscv32BaseReg.scala:8:20
  input         io_regWR,	// src/main/scala/Riscv32BaseReg.scala:8:20
  output [31:0] io_rs1Data,	// src/main/scala/Riscv32BaseReg.scala:8:20
                io_rs2Data	// src/main/scala/Riscv32BaseReg.scala:8:20
);

  reg  [31:0]       riscv32BaseReg_0;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_1;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_2;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_3;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_4;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_5;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_6;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_7;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_8;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_9;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_10;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_11;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_12;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_13;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_14;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_15;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_16;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_17;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_18;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_19;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_20;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_21;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_22;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_23;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_24;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_25;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_26;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_27;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_28;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_29;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_30;	// src/main/scala/Riscv32BaseReg.scala:19:42
  reg  [31:0]       riscv32BaseReg_31;	// src/main/scala/Riscv32BaseReg.scala:19:42
  wire [31:0][31:0] _GEN =
    {{riscv32BaseReg_31},
     {riscv32BaseReg_30},
     {riscv32BaseReg_29},
     {riscv32BaseReg_28},
     {riscv32BaseReg_27},
     {riscv32BaseReg_26},
     {riscv32BaseReg_25},
     {riscv32BaseReg_24},
     {riscv32BaseReg_23},
     {riscv32BaseReg_22},
     {riscv32BaseReg_21},
     {riscv32BaseReg_20},
     {riscv32BaseReg_19},
     {riscv32BaseReg_18},
     {riscv32BaseReg_17},
     {riscv32BaseReg_16},
     {riscv32BaseReg_15},
     {riscv32BaseReg_14},
     {riscv32BaseReg_13},
     {riscv32BaseReg_12},
     {riscv32BaseReg_11},
     {riscv32BaseReg_10},
     {riscv32BaseReg_9},
     {riscv32BaseReg_8},
     {riscv32BaseReg_7},
     {riscv32BaseReg_6},
     {riscv32BaseReg_5},
     {riscv32BaseReg_4},
     {riscv32BaseReg_3},
     {riscv32BaseReg_2},
     {riscv32BaseReg_1},
     {riscv32BaseReg_0}};	// src/main/scala/Riscv32BaseReg.scala:19:42, :24:44
  always @(posedge clock) begin	// src/main/scala/Riscv32BaseReg.scala:7:7
    if (reset) begin	// src/main/scala/Riscv32BaseReg.scala:7:7
      riscv32BaseReg_0 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_1 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_2 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_3 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_4 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_5 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_6 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_7 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_8 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_9 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_10 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_11 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_12 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_13 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_14 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_15 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_16 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_17 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_18 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_19 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_20 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_21 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_22 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_23 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_24 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_25 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_26 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_27 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_28 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_29 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_30 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
      riscv32BaseReg_31 <= 32'h0;	// src/main/scala/Riscv32BaseReg.scala:19:{42,50}
    end
    else begin	// src/main/scala/Riscv32BaseReg.scala:7:7
      automatic logic [31:0] _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      _GEN_0 = io_regWR ? io_dataIn : _GEN[io_rdIndex];	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h0)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_0 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h1)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_1 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h2)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_2 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h3)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_3 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h4)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_4 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h5)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_5 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h6)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_6 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h7)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_7 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h8)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_8 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h9)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_9 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'hA)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_10 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'hB)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_11 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'hC)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_12 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'hD)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_13 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'hE)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_14 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'hF)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_15 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h10)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_16 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h11)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_17 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h12)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_18 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h13)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_19 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h14)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_20 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h15)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_21 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h16)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_22 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h17)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_23 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h18)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_24 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h19)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_25 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h1A)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_26 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h1B)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_27 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h1C)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_28 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h1D)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_29 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (io_rdIndex == 5'h1E)	// src/main/scala/Riscv32BaseReg.scala:7:7, :22:49
        riscv32BaseReg_30 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
      if (&io_rdIndex)	// src/main/scala/Riscv32BaseReg.scala:22:49
        riscv32BaseReg_31 <= _GEN_0;	// src/main/scala/Riscv32BaseReg.scala:19:42, :22:49, :24:44
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Riscv32BaseReg.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Riscv32BaseReg.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Riscv32BaseReg.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Riscv32BaseReg.scala:7:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/Riscv32BaseReg.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Riscv32BaseReg.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Riscv32BaseReg.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Riscv32BaseReg.scala:7:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/Riscv32BaseReg.scala:7:7
        end	// src/main/scala/Riscv32BaseReg.scala:7:7
        riscv32BaseReg_0 = _RANDOM[5'h0];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_1 = _RANDOM[5'h1];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_2 = _RANDOM[5'h2];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_3 = _RANDOM[5'h3];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_4 = _RANDOM[5'h4];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_5 = _RANDOM[5'h5];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_6 = _RANDOM[5'h6];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_7 = _RANDOM[5'h7];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_8 = _RANDOM[5'h8];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_9 = _RANDOM[5'h9];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_10 = _RANDOM[5'hA];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_11 = _RANDOM[5'hB];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_12 = _RANDOM[5'hC];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_13 = _RANDOM[5'hD];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_14 = _RANDOM[5'hE];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_15 = _RANDOM[5'hF];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_16 = _RANDOM[5'h10];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_17 = _RANDOM[5'h11];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_18 = _RANDOM[5'h12];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_19 = _RANDOM[5'h13];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_20 = _RANDOM[5'h14];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_21 = _RANDOM[5'h15];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_22 = _RANDOM[5'h16];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_23 = _RANDOM[5'h17];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_24 = _RANDOM[5'h18];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_25 = _RANDOM[5'h19];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_26 = _RANDOM[5'h1A];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_27 = _RANDOM[5'h1B];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_28 = _RANDOM[5'h1C];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_29 = _RANDOM[5'h1D];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_30 = _RANDOM[5'h1E];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
        riscv32BaseReg_31 = _RANDOM[5'h1F];	// src/main/scala/Riscv32BaseReg.scala:7:7, :19:42
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Riscv32BaseReg.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Riscv32BaseReg.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rs1Data = _GEN[io_rs1Index];	// src/main/scala/Riscv32BaseReg.scala:7:7, :24:44, :27:25
  assign io_rs2Data = _GEN[io_rs2Index];	// src/main/scala/Riscv32BaseReg.scala:7:7, :24:44, :28:25
endmodule

module ContrGen(	// src/main/scala/idu/ContrGen.scala:8:7
  input  [6:0] io_opcode,	// src/main/scala/idu/ContrGen.scala:9:20
  input  [2:0] io_func3,	// src/main/scala/idu/ContrGen.scala:9:20
  input  [6:0] io_func7,	// src/main/scala/idu/ContrGen.scala:9:20
  output [2:0] io_immType,	// src/main/scala/idu/ContrGen.scala:9:20
  output       io_regWR,	// src/main/scala/idu/ContrGen.scala:9:20
               io_srcAALU,	// src/main/scala/idu/ContrGen.scala:9:20
  output [1:0] io_srcBALU,	// src/main/scala/idu/ContrGen.scala:9:20
  output [3:0] io_ctrALU,	// src/main/scala/idu/ContrGen.scala:9:20
  output [2:0] io_branch	// src/main/scala/idu/ContrGen.scala:9:20
);

  wire       _instructionTypeWire_T = io_func7 == 7'h0;	// src/main/scala/idu/ContrGen.scala:30:28
  wire       _instructionTypeWire_T_14 = io_func3 == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:30:58
  wire       _instructionTypeWire_T_3 = io_opcode == 7'h33;	// src/main/scala/idu/ContrGen.scala:30:85
  wire       _instructionTypeWire_T_11 = io_opcode == 7'h13;	// src/main/scala/idu/ContrGen.scala:31:55
  wire       _instructionTypeWire_T_8 = io_opcode == 7'h37;	// src/main/scala/idu/ContrGen.scala:32:29
  wire       _instructionTypeWire_T_9 = io_opcode == 7'h17;	// src/main/scala/idu/ContrGen.scala:33:29
  wire       _instructionTypeWire_T_10 = io_func3 == 3'h2;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:34:28
  wire       _instructionTypeWire_T_13 = io_opcode == 7'h6F;	// src/main/scala/idu/ContrGen.scala:35:29
  wire       _instructionTypeWire_T_15 = io_opcode == 7'h63;	// src/main/scala/idu/ContrGen.scala:36:54
  wire [2:0] instructionFormatWire =
    _instructionTypeWire_T & _instructionTypeWire_T_14 & _instructionTypeWire_T_3
      ? 3'h0
      : _instructionTypeWire_T_14 & _instructionTypeWire_T_11
          ? 3'h1
          : _instructionTypeWire_T_8
              ? 3'h2
              : _instructionTypeWire_T_9
                  ? 3'h3
                  : _instructionTypeWire_T_10 & _instructionTypeWire_T_11
                      ? 3'h4
                      : _instructionTypeWire_T_13
                          ? 3'h5
                          : {2'h3,
                             ~(_instructionTypeWire_T_14 & _instructionTypeWire_T_15)};	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:30:{28,58,71,85}, :31:{41,55}, :32:29, :33:29, :34:{28,41}, :35:29, :36:{41,54}
  wire       _GEN = instructionFormatWire == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:59:39
  wire       _GEN_0 = instructionFormatWire == 3'h1;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:59:39
  wire       _GEN_1 = instructionFormatWire == 3'h2;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:59:39
  wire       _GEN_2 = instructionFormatWire == 3'h3;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:59:39
  wire       _GEN_3 = instructionFormatWire == 3'h5;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:59:39
  wire       _GEN_4 = instructionFormatWire == 3'h6;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:59:39
  wire       _GEN_5 = _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/idu/ContrGen.scala:59:39, :71:41, :81:41, :91:41
  wire       _GEN_6 = _GEN | _GEN_5;	// src/main/scala/idu/ContrGen.scala:59:39, :61:41, :71:41, :81:41, :91:41
  assign io_immType =
    _instructionTypeWire_T & _instructionTypeWire_T_14 & _instructionTypeWire_T_3
      ? 3'h0
      : _instructionTypeWire_T_14 & _instructionTypeWire_T_11
          ? 3'h1
          : _instructionTypeWire_T_8 | _instructionTypeWire_T_9
              ? 3'h4
              : _instructionTypeWire_T_10 & _instructionTypeWire_T_11
                  ? 3'h1
                  : _instructionTypeWire_T_13
                      ? 3'h5
                      : _instructionTypeWire_T_14 & _instructionTypeWire_T_15
                          ? 3'h3
                          : 3'h6;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:8:7, :30:{28,58,85}, :31:55, :32:29, :33:29, :34:28, :35:29, :36:54, :40:71, :41:41, :44:41, :46:41
  assign io_regWR = _GEN_6 | _GEN_3;	// src/main/scala/idu/ContrGen.scala:8:7, :59:39, :61:41, :71:41, :81:41, :91:41
  assign io_srcAALU = ~(_GEN | _GEN_0 | _GEN_1) & (_GEN_2 | _GEN_3);	// src/main/scala/idu/ContrGen.scala:8:7, :59:39, :62:41, :72:41, :82:41, :92:41
  assign io_srcBALU = _GEN ? 2'h0 : _GEN_5 ? 2'h1 : {_GEN_3, 1'h0};	// src/main/scala/idu/ContrGen.scala:8:7, :51:21, :59:39, :63:41, :71:41, :73:41, :81:41, :83:41, :91:41, :93:41, :103:41
  assign io_ctrALU =
    _GEN | _GEN_0 ? 4'h0 : _GEN_1 ? 4'h3 : _GEN_2 | _GEN_3 ? 4'h0 : {2'h0, _GEN_4, 1'h0};	// src/main/scala/idu/ContrGen.scala:8:7, :51:21, :52:21, :59:39, :64:41, :74:41, :84:41, :94:41, :103:41, :104:41, :114:41
  assign io_branch = _GEN_6 ? 3'h0 : _GEN_3 ? 3'h1 : {_GEN_4, 2'h0};	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ContrGen.scala:8:7, :51:21, :59:39, :61:41, :65:41, :71:41, :75:41, :81:41, :85:41, :91:41, :95:41, :105:41, :115:41
endmodule

module ImmGen(	// src/main/scala/idu/ImmGen.scala:6:7
  input  [11:0] io_iImm,	// src/main/scala/idu/ImmGen.scala:7:20
                io_sImm,	// src/main/scala/idu/ImmGen.scala:7:20
  input  [12:0] io_bImm,	// src/main/scala/idu/ImmGen.scala:7:20
  input  [31:0] io_uImm,	// src/main/scala/idu/ImmGen.scala:7:20
  input  [20:0] io_jImm,	// src/main/scala/idu/ImmGen.scala:7:20
  input  [2:0]  io_immType,	// src/main/scala/idu/ImmGen.scala:7:20
  output [31:0] io_imm	// src/main/scala/idu/ImmGen.scala:7:20
);

  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {{11'h0, io_jImm}},
     {io_uImm},
     {{19'h0, io_bImm}},
     {{20'h0, io_sImm}},
     {{20'h0, io_iImm}},
     {32'h0}};	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ImmGen.scala:18:30, :19:30, :20:30, :22:30, :26:70, :27:78, :28:78, :29:78, :30:78
  assign io_imm = _GEN[io_immType];	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/idu/ImmGen.scala:6:7, :26:70, :27:78, :28:78, :29:78, :30:78
endmodule

module IDU(	// src/main/scala/idu/IDU.scala:9:7
  input  [31:0] io_cmd,	// src/main/scala/idu/IDU.scala:10:16
  output        io_regWR,	// src/main/scala/idu/IDU.scala:10:16
                io_srcAALU,	// src/main/scala/idu/IDU.scala:10:16
  output [1:0]  io_srcBALU,	// src/main/scala/idu/IDU.scala:10:16
  output [3:0]  io_ctrALU,	// src/main/scala/idu/IDU.scala:10:16
  output [2:0]  io_branch,	// src/main/scala/idu/IDU.scala:10:16
  output [4:0]  io_rs1Index,	// src/main/scala/idu/IDU.scala:10:16
                io_rs2Index,	// src/main/scala/idu/IDU.scala:10:16
                io_rdIndex,	// src/main/scala/idu/IDU.scala:10:16
  output [31:0] io_imm	// src/main/scala/idu/IDU.scala:10:16
);

  wire [2:0] _contrGen_io_immType;	// src/main/scala/idu/IDU.scala:51:33
  ContrGen contrGen (	// src/main/scala/idu/IDU.scala:51:33
    .io_opcode  (io_cmd[6:0]),	// src/main/scala/idu/IDU.scala:43:33
    .io_func3   (io_cmd[14:12]),	// src/main/scala/idu/IDU.scala:41:33
    .io_func7   (io_cmd[31:25]),	// src/main/scala/idu/IDU.scala:38:33
    .io_immType (_contrGen_io_immType),
    .io_regWR   (io_regWR),
    .io_srcAALU (io_srcAALU),
    .io_srcBALU (io_srcBALU),
    .io_ctrALU  (io_ctrALU),
    .io_branch  (io_branch)
  );
  ImmGen immGen (	// src/main/scala/idu/IDU.scala:68:33
    .io_iImm    (io_cmd[31:20]),	// src/main/scala/idu/IDU.scala:44:33
    .io_sImm    ({io_cmd[31:25], io_cmd[11:7]}),	// src/main/scala/idu/IDU.scala:38:33, :42:41, :45:30
    .io_bImm    ({io_cmd[31], io_cmd[7], io_cmd[30:25], io_cmd[11:8], 1'h0}),	// src/main/scala/idu/IDU.scala:46:{30,37,49,60,76}
    .io_uImm    ({io_cmd[31:12], 12'h0}),	// src/main/scala/idu/IDU.scala:47:{30,37}
    .io_jImm    ({io_cmd[31], io_cmd[19:12], io_cmd[20], io_cmd[30:21], 1'h0}),	// src/main/scala/idu/IDU.scala:46:{30,37}, :48:{30,49,65,77}
    .io_immType (_contrGen_io_immType),	// src/main/scala/idu/IDU.scala:51:33
    .io_imm     (io_imm)
  );
  assign io_rs1Index = io_cmd[19:15];	// src/main/scala/idu/IDU.scala:9:7, :40:41
  assign io_rs2Index = io_cmd[24:20];	// src/main/scala/idu/IDU.scala:9:7, :39:41
  assign io_rdIndex = io_cmd[11:7];	// src/main/scala/idu/IDU.scala:9:7, :42:41
endmodule

module ALUControl(	// src/main/scala/exu/alu/ALUControl.scala:18:7
  input  [3:0] io_aluCtr,	// src/main/scala/exu/alu/ALUControl.scala:19:20
  output       io_aOrLCtr,	// src/main/scala/exu/alu/ALUControl.scala:19:20
               io_lOrRCtr,	// src/main/scala/exu/alu/ALUControl.scala:19:20
               io_uOrSCtr,	// src/main/scala/exu/alu/ALUControl.scala:19:20
               io_subOrAddCtr	// src/main/scala/exu/alu/ALUControl.scala:19:20
);

  wire [7:0][3:0] _GEN = '{4'h7, 4'h6, 4'h5, 4'h4, 4'h3, 4'h2, 4'h1, 4'h0};	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/alu/ALUControl.scala:29:33, :30:33, :31:33, :32:33, :33:33, :34:33, :35:33, :36:33
  wire [3:0]      aluCtrWire = _GEN[io_aluCtr[2:0]];	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/alu/ALUControl.scala:29:{27,33}, :30:33, :31:33, :32:33, :33:33, :34:33, :35:33, :36:33
  wire            _GEN_0 = aluCtrWire == 4'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/alu/ALUControl.scala:43:28
  wire            _GEN_1 = aluCtrWire == 4'h1;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/alu/ALUControl.scala:43:28
  wire            _GEN_2 = aluCtrWire == 4'h2;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/alu/ALUControl.scala:43:28
  assign io_aOrLCtr =
    ~(_GEN_0 | _GEN_1 | _GEN_2 | aluCtrWire == 4'h3 | aluCtrWire == 4'h4)
    & aluCtrWire == 4'h5 & io_aluCtr[3];	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/alu/ALUControl.scala:18:7, :43:28, :45:{39,52}, :58:41, :64:52, :77:41, :83:41
  assign io_lOrRCtr = ~_GEN_0 & _GEN_1;	// src/main/scala/exu/alu/ALUControl.scala:18:7, :43:28, :45:52
  assign io_uOrSCtr = ~(_GEN_0 | _GEN_1) & _GEN_2 & ~(io_aluCtr[3]);	// src/main/scala/exu/alu/ALUControl.scala:18:7, :43:28, :45:{39,52}, :60:41, :64:43
  assign io_subOrAddCtr = _GEN_0 ? io_aluCtr[3] : ~_GEN_1 & _GEN_2;	// src/main/scala/exu/alu/ALUControl.scala:18:7, :43:28, :45:{39,52}, :61:41
endmodule

module Shifter(	// src/main/scala/exu/alu/ALU.scala:98:7
  input         io_lOrR,	// src/main/scala/exu/alu/ALU.scala:99:20
                io_aOrL,	// src/main/scala/exu/alu/ALU.scala:99:20
  input  [31:0] io_dIn,	// src/main/scala/exu/alu/ALU.scala:99:20
  input  [4:0]  io_shamt,	// src/main/scala/exu/alu/ALU.scala:99:20
  output [31:0] io_dOut	// src/main/scala/exu/alu/ALU.scala:99:20
);

  wire [62:0] leftShiftedDataWire = {31'h0, io_dIn} << io_shamt;	// src/main/scala/exu/alu/ALU.scala:108:42
  wire [31:0] _GEN = {27'h0, io_shamt};	// src/main/scala/exu/alu/ALU.scala:110:32
  assign io_dOut =
    io_lOrR
      ? leftShiftedDataWire[31:0]
      : io_aOrL ? $signed($signed(io_dIn) >>> _GEN) : io_dIn >> _GEN;	// src/main/scala/exu/alu/ALU.scala:98:7, :108:42, :109:39, :110:32, :111:25, :114:23
endmodule

module FullAdder(	// src/main/scala/basemode/BaseEXU.scala:7:7
  input  io_a,	// src/main/scala/basemode/BaseEXU.scala:8:20
         io_b,	// src/main/scala/basemode/BaseEXU.scala:8:20
         io_cin,	// src/main/scala/basemode/BaseEXU.scala:8:20
  output io_s,	// src/main/scala/basemode/BaseEXU.scala:8:20
         io_p,	// src/main/scala/basemode/BaseEXU.scala:8:20
         io_g	// src/main/scala/basemode/BaseEXU.scala:8:20
);

  assign io_s = io_a ^ io_b ^ io_cin;	// src/main/scala/basemode/BaseEXU.scala:7:7, :17:29
  assign io_p = io_a | io_b;	// src/main/scala/basemode/BaseEXU.scala:7:7, :18:22
  assign io_g = io_a & io_b;	// src/main/scala/basemode/BaseEXU.scala:7:7, :19:22
endmodule

module CLAGen(	// src/main/scala/basemode/BaseEXU.scala:97:7
  input  [31:0] io_a,	// src/main/scala/basemode/BaseEXU.scala:98:14
                io_b,	// src/main/scala/basemode/BaseEXU.scala:98:14
  input         io_cin,	// src/main/scala/basemode/BaseEXU.scala:98:14
  output        io_cout,	// src/main/scala/basemode/BaseEXU.scala:98:14
  output [31:0] io_sum	// src/main/scala/basemode/BaseEXU.scala:98:14
);

  wire _FullAdder_31_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_31_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_31_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_30_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_30_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_30_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_29_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_29_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_29_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_28_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_28_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_28_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_27_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_27_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_27_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_26_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_26_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_26_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_25_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_25_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_25_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_24_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_24_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_24_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_23_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_23_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_23_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_22_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_22_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_22_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_21_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_21_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_21_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_20_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_20_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_20_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_19_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_19_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_19_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_18_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_18_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_18_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_17_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_17_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_17_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_16_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_16_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_16_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_15_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_15_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_15_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_14_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_14_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_14_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_13_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_13_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_13_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_12_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_12_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_12_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_11_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_11_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_11_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_10_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_10_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_10_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_9_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_9_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_9_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_8_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_8_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_8_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_7_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_7_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_7_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_6_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_6_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_6_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_5_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_5_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_5_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_4_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_4_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_4_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_3_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_3_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_3_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_2_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_2_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_2_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_1_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_1_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_1_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_io_s;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_io_p;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire _FullAdder_io_g;	// src/main/scala/basemode/BaseEXU.scala:108:42
  wire cs_1 = _FullAdder_io_g | _FullAdder_io_p & io_cin;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_2 = _FullAdder_1_io_g | _FullAdder_1_io_p & cs_1;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_3 = _FullAdder_2_io_g | _FullAdder_2_io_p & cs_2;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_4 = _FullAdder_3_io_g | _FullAdder_3_io_p & cs_3;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_5 = _FullAdder_4_io_g | _FullAdder_4_io_p & cs_4;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_6 = _FullAdder_5_io_g | _FullAdder_5_io_p & cs_5;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_7 = _FullAdder_6_io_g | _FullAdder_6_io_p & cs_6;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_8 = _FullAdder_7_io_g | _FullAdder_7_io_p & cs_7;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_9 = _FullAdder_8_io_g | _FullAdder_8_io_p & cs_8;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_10 = _FullAdder_9_io_g | _FullAdder_9_io_p & cs_9;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_11 = _FullAdder_10_io_g | _FullAdder_10_io_p & cs_10;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_12 = _FullAdder_11_io_g | _FullAdder_11_io_p & cs_11;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_13 = _FullAdder_12_io_g | _FullAdder_12_io_p & cs_12;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_14 = _FullAdder_13_io_g | _FullAdder_13_io_p & cs_13;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_15 = _FullAdder_14_io_g | _FullAdder_14_io_p & cs_14;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_16 = _FullAdder_15_io_g | _FullAdder_15_io_p & cs_15;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_17 = _FullAdder_16_io_g | _FullAdder_16_io_p & cs_16;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_18 = _FullAdder_17_io_g | _FullAdder_17_io_p & cs_17;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_19 = _FullAdder_18_io_g | _FullAdder_18_io_p & cs_18;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_20 = _FullAdder_19_io_g | _FullAdder_19_io_p & cs_19;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_21 = _FullAdder_20_io_g | _FullAdder_20_io_p & cs_20;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_22 = _FullAdder_21_io_g | _FullAdder_21_io_p & cs_21;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_23 = _FullAdder_22_io_g | _FullAdder_22_io_p & cs_22;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_24 = _FullAdder_23_io_g | _FullAdder_23_io_p & cs_23;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_25 = _FullAdder_24_io_g | _FullAdder_24_io_p & cs_24;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_26 = _FullAdder_25_io_g | _FullAdder_25_io_p & cs_25;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_27 = _FullAdder_26_io_g | _FullAdder_26_io_p & cs_26;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_28 = _FullAdder_27_io_g | _FullAdder_27_io_p & cs_27;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_29 = _FullAdder_28_io_g | _FullAdder_28_io_p & cs_28;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_30 = _FullAdder_29_io_g | _FullAdder_29_io_p & cs_29;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  wire cs_31 = _FullAdder_30_io_g | _FullAdder_30_io_p & cs_30;	// src/main/scala/basemode/BaseEXU.scala:108:42, :124:{24,33}
  FullAdder FullAdder (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[0]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[0]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (io_cin),
    .io_s   (_FullAdder_io_s),
    .io_p   (_FullAdder_io_p),
    .io_g   (_FullAdder_io_g)
  );
  FullAdder FullAdder_1 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[1]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[1]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_1),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_1_io_s),
    .io_p   (_FullAdder_1_io_p),
    .io_g   (_FullAdder_1_io_g)
  );
  FullAdder FullAdder_2 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[2]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[2]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_2),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_2_io_s),
    .io_p   (_FullAdder_2_io_p),
    .io_g   (_FullAdder_2_io_g)
  );
  FullAdder FullAdder_3 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[3]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[3]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_3),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_3_io_s),
    .io_p   (_FullAdder_3_io_p),
    .io_g   (_FullAdder_3_io_g)
  );
  FullAdder FullAdder_4 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[4]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[4]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_4),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_4_io_s),
    .io_p   (_FullAdder_4_io_p),
    .io_g   (_FullAdder_4_io_g)
  );
  FullAdder FullAdder_5 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[5]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[5]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_5),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_5_io_s),
    .io_p   (_FullAdder_5_io_p),
    .io_g   (_FullAdder_5_io_g)
  );
  FullAdder FullAdder_6 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[6]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[6]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_6),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_6_io_s),
    .io_p   (_FullAdder_6_io_p),
    .io_g   (_FullAdder_6_io_g)
  );
  FullAdder FullAdder_7 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[7]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[7]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_7),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_7_io_s),
    .io_p   (_FullAdder_7_io_p),
    .io_g   (_FullAdder_7_io_g)
  );
  FullAdder FullAdder_8 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[8]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[8]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_8),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_8_io_s),
    .io_p   (_FullAdder_8_io_p),
    .io_g   (_FullAdder_8_io_g)
  );
  FullAdder FullAdder_9 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[9]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[9]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_9),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_9_io_s),
    .io_p   (_FullAdder_9_io_p),
    .io_g   (_FullAdder_9_io_g)
  );
  FullAdder FullAdder_10 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[10]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[10]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_10),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_10_io_s),
    .io_p   (_FullAdder_10_io_p),
    .io_g   (_FullAdder_10_io_g)
  );
  FullAdder FullAdder_11 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[11]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[11]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_11),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_11_io_s),
    .io_p   (_FullAdder_11_io_p),
    .io_g   (_FullAdder_11_io_g)
  );
  FullAdder FullAdder_12 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[12]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[12]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_12),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_12_io_s),
    .io_p   (_FullAdder_12_io_p),
    .io_g   (_FullAdder_12_io_g)
  );
  FullAdder FullAdder_13 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[13]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[13]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_13),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_13_io_s),
    .io_p   (_FullAdder_13_io_p),
    .io_g   (_FullAdder_13_io_g)
  );
  FullAdder FullAdder_14 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[14]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[14]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_14),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_14_io_s),
    .io_p   (_FullAdder_14_io_p),
    .io_g   (_FullAdder_14_io_g)
  );
  FullAdder FullAdder_15 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[15]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[15]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_15),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_15_io_s),
    .io_p   (_FullAdder_15_io_p),
    .io_g   (_FullAdder_15_io_g)
  );
  FullAdder FullAdder_16 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[16]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[16]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_16),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_16_io_s),
    .io_p   (_FullAdder_16_io_p),
    .io_g   (_FullAdder_16_io_g)
  );
  FullAdder FullAdder_17 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[17]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[17]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_17),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_17_io_s),
    .io_p   (_FullAdder_17_io_p),
    .io_g   (_FullAdder_17_io_g)
  );
  FullAdder FullAdder_18 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[18]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[18]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_18),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_18_io_s),
    .io_p   (_FullAdder_18_io_p),
    .io_g   (_FullAdder_18_io_g)
  );
  FullAdder FullAdder_19 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[19]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[19]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_19),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_19_io_s),
    .io_p   (_FullAdder_19_io_p),
    .io_g   (_FullAdder_19_io_g)
  );
  FullAdder FullAdder_20 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[20]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[20]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_20),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_20_io_s),
    .io_p   (_FullAdder_20_io_p),
    .io_g   (_FullAdder_20_io_g)
  );
  FullAdder FullAdder_21 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[21]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[21]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_21),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_21_io_s),
    .io_p   (_FullAdder_21_io_p),
    .io_g   (_FullAdder_21_io_g)
  );
  FullAdder FullAdder_22 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[22]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[22]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_22),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_22_io_s),
    .io_p   (_FullAdder_22_io_p),
    .io_g   (_FullAdder_22_io_g)
  );
  FullAdder FullAdder_23 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[23]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[23]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_23),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_23_io_s),
    .io_p   (_FullAdder_23_io_p),
    .io_g   (_FullAdder_23_io_g)
  );
  FullAdder FullAdder_24 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[24]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[24]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_24),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_24_io_s),
    .io_p   (_FullAdder_24_io_p),
    .io_g   (_FullAdder_24_io_g)
  );
  FullAdder FullAdder_25 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[25]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[25]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_25),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_25_io_s),
    .io_p   (_FullAdder_25_io_p),
    .io_g   (_FullAdder_25_io_g)
  );
  FullAdder FullAdder_26 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[26]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[26]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_26),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_26_io_s),
    .io_p   (_FullAdder_26_io_p),
    .io_g   (_FullAdder_26_io_g)
  );
  FullAdder FullAdder_27 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[27]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[27]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_27),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_27_io_s),
    .io_p   (_FullAdder_27_io_p),
    .io_g   (_FullAdder_27_io_g)
  );
  FullAdder FullAdder_28 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[28]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[28]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_28),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_28_io_s),
    .io_p   (_FullAdder_28_io_p),
    .io_g   (_FullAdder_28_io_g)
  );
  FullAdder FullAdder_29 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[29]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[29]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_29),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_29_io_s),
    .io_p   (_FullAdder_29_io_p),
    .io_g   (_FullAdder_29_io_g)
  );
  FullAdder FullAdder_30 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[30]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[30]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_30),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_30_io_s),
    .io_p   (_FullAdder_30_io_p),
    .io_g   (_FullAdder_30_io_g)
  );
  FullAdder FullAdder_31 (	// src/main/scala/basemode/BaseEXU.scala:108:42
    .io_a   (io_a[31]),	// src/main/scala/basemode/BaseEXU.scala:118:24
    .io_b   (io_b[31]),	// src/main/scala/basemode/BaseEXU.scala:119:24
    .io_cin (cs_31),	// src/main/scala/basemode/BaseEXU.scala:124:24
    .io_s   (_FullAdder_31_io_s),
    .io_p   (_FullAdder_31_io_p),
    .io_g   (_FullAdder_31_io_g)
  );
  assign io_cout = _FullAdder_31_io_g | _FullAdder_31_io_p & cs_31;	// src/main/scala/basemode/BaseEXU.scala:97:7, :108:42, :124:{24,33}
  assign io_sum =
    {_FullAdder_31_io_s,
     _FullAdder_30_io_s,
     _FullAdder_29_io_s,
     _FullAdder_28_io_s,
     _FullAdder_27_io_s,
     _FullAdder_26_io_s,
     _FullAdder_25_io_s,
     _FullAdder_24_io_s,
     _FullAdder_23_io_s,
     _FullAdder_22_io_s,
     _FullAdder_21_io_s,
     _FullAdder_20_io_s,
     _FullAdder_19_io_s,
     _FullAdder_18_io_s,
     _FullAdder_17_io_s,
     _FullAdder_16_io_s,
     _FullAdder_15_io_s,
     _FullAdder_14_io_s,
     _FullAdder_13_io_s,
     _FullAdder_12_io_s,
     _FullAdder_11_io_s,
     _FullAdder_10_io_s,
     _FullAdder_9_io_s,
     _FullAdder_8_io_s,
     _FullAdder_7_io_s,
     _FullAdder_6_io_s,
     _FullAdder_5_io_s,
     _FullAdder_4_io_s,
     _FullAdder_3_io_s,
     _FullAdder_2_io_s,
     _FullAdder_1_io_s,
     _FullAdder_io_s};	// src/main/scala/basemode/BaseEXU.scala:97:7, :108:42, :127:18
endmodule

module ALUAdder(	// src/main/scala/exu/alu/ALU.scala:72:7
  input         io_subOrAdd,	// src/main/scala/exu/alu/ALU.scala:73:20
  input  [31:0] io_srcAData,	// src/main/scala/exu/alu/ALU.scala:73:20
                io_srcBData,	// src/main/scala/exu/alu/ALU.scala:73:20
  output        io_carry,	// src/main/scala/exu/alu/ALU.scala:73:20
                io_zero,	// src/main/scala/exu/alu/ALU.scala:73:20
                io_overflow,	// src/main/scala/exu/alu/ALU.scala:73:20
  output [31:0] io_result	// src/main/scala/exu/alu/ALU.scala:73:20
);

  wire [31:0] _cla32Add_io_sum;	// src/main/scala/exu/alu/ALU.scala:84:33
  CLAGen cla32Add (	// src/main/scala/exu/alu/ALU.scala:84:33
    .io_a    (io_srcAData),
    .io_b    (io_srcBData ^ {32{io_subOrAdd}}),	// src/main/scala/exu/alu/ALU.scala:85:30, :90:37
    .io_cin  (io_subOrAdd),
    .io_cout (io_carry),
    .io_sum  (_cla32Add_io_sum)
  );
  assign io_zero = _cla32Add_io_sum == 32'h0;	// src/main/scala/exu/alu/ALU.scala:72:7, :84:33, :93:56
  assign io_overflow =
    io_srcAData[31] == io_srcBData[31] & _cla32Add_io_sum[31] != io_srcAData[31];	// src/main/scala/exu/alu/ALU.scala:72:7, :84:33, :94:{45,50,62,68,87,92}
  assign io_result = _cla32Add_io_sum;	// src/main/scala/exu/alu/ALU.scala:72:7, :84:33
endmodule

module ALU(	// src/main/scala/exu/alu/ALU.scala:8:7
  input  [3:0]  io_aluCtr,	// src/main/scala/exu/alu/ALU.scala:9:20
  input  [31:0] io_srcAData,	// src/main/scala/exu/alu/ALU.scala:9:20
                io_srcBData,	// src/main/scala/exu/alu/ALU.scala:9:20
  output        io_less,	// src/main/scala/exu/alu/ALU.scala:9:20
                io_zero,	// src/main/scala/exu/alu/ALU.scala:9:20
  output [31:0] io_aluOut	// src/main/scala/exu/alu/ALU.scala:9:20
);

  wire             _aluAdder_io_carry;	// src/main/scala/exu/alu/ALU.scala:34:49
  wire             _aluAdder_io_overflow;	// src/main/scala/exu/alu/ALU.scala:34:49
  wire [31:0]      _aluAdder_io_result;	// src/main/scala/exu/alu/ALU.scala:34:49
  wire [31:0]      _shifter_io_dOut;	// src/main/scala/exu/alu/ALU.scala:27:57
  wire             _aluControl_io_aOrLCtr;	// src/main/scala/exu/alu/ALU.scala:19:49
  wire             _aluControl_io_lOrRCtr;	// src/main/scala/exu/alu/ALU.scala:19:49
  wire             _aluControl_io_uOrSCtr;	// src/main/scala/exu/alu/ALU.scala:19:49
  wire             _aluControl_io_subOrAddCtr;	// src/main/scala/exu/alu/ALU.scala:19:49
  wire             lessWire =
    _aluControl_io_uOrSCtr
      ? _aluAdder_io_carry ^ _aluControl_io_subOrAddCtr
      : _aluAdder_io_overflow ^ _aluAdder_io_result[31];	// src/main/scala/exu/alu/ALU.scala:19:49, :34:49, :43:{46,76}, :44:{77,88}
  wire [7:0][31:0] _GEN =
    {{io_srcAData & io_srcBData},
     {io_srcAData | io_srcBData},
     {_shifter_io_dOut},
     {io_srcAData ^ io_srcBData},
     {io_srcBData},
     {{31'h0, lessWire}},
     {_shifter_io_dOut},
     {_aluAdder_io_result}};	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/alu/ALU.scala:27:57, :34:49, :43:46, :47:{46,51}, :49:55, :50:55, :51:55, :53:29, :54:29, :55:29, :56:29, :57:29, :58:29, :59:29, :60:29
  ALUControl aluControl (	// src/main/scala/exu/alu/ALU.scala:19:49
    .io_aluCtr      (io_aluCtr),
    .io_aOrLCtr     (_aluControl_io_aOrLCtr),
    .io_lOrRCtr     (_aluControl_io_lOrRCtr),
    .io_uOrSCtr     (_aluControl_io_uOrSCtr),
    .io_subOrAddCtr (_aluControl_io_subOrAddCtr)
  );
  Shifter shifter (	// src/main/scala/exu/alu/ALU.scala:27:57
    .io_lOrR  (_aluControl_io_lOrRCtr),	// src/main/scala/exu/alu/ALU.scala:19:49
    .io_aOrL  (_aluControl_io_aOrLCtr),	// src/main/scala/exu/alu/ALU.scala:19:49
    .io_dIn   (io_srcAData),
    .io_shamt (io_srcBData[4:0]),	// src/main/scala/exu/alu/ALU.scala:31:55
    .io_dOut  (_shifter_io_dOut)
  );
  ALUAdder aluAdder (	// src/main/scala/exu/alu/ALU.scala:34:49
    .io_subOrAdd (_aluControl_io_subOrAddCtr),	// src/main/scala/exu/alu/ALU.scala:19:49
    .io_srcAData (io_srcAData),
    .io_srcBData (io_srcBData),
    .io_carry    (_aluAdder_io_carry),
    .io_zero     (io_zero),
    .io_overflow (_aluAdder_io_overflow),
    .io_result   (_aluAdder_io_result)
  );
  assign io_less = lessWire;	// src/main/scala/exu/alu/ALU.scala:8:7, :43:46
  assign io_aluOut = _GEN[io_aluCtr[2:0]];	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/alu/ALU.scala:8:7, :21:52, :53:29, :54:29, :55:29, :56:29, :57:29, :58:29, :59:29, :60:29
endmodule

module BranchCond(	// src/main/scala/exu/EXU.scala:134:7
  input  [2:0] io_branch,	// src/main/scala/exu/EXU.scala:135:20
  input        io_less,	// src/main/scala/exu/EXU.scala:135:20
               io_zero,	// src/main/scala/exu/EXU.scala:135:20
  output       io_pcASrc,	// src/main/scala/exu/EXU.scala:135:20
               io_pcBSrc	// src/main/scala/exu/EXU.scala:135:20
);

  wire _io_pcBSrc_T = io_branch == 3'h0;	// src/main/scala/exu/EXU.scala:151:29
  wire _io_pcBSrc_T_1 = io_branch == 3'h1;	// src/main/scala/exu/EXU.scala:152:29
  wire _io_pcBSrc_T_31 = io_branch == 3'h2;	// src/main/scala/exu/EXU.scala:153:29
  wire _io_pcBSrc_T_6 = io_branch == 3'h4;	// src/main/scala/exu/EXU.scala:154:29
  wire _io_pcBSrc_T_11 = io_branch == 3'h5;	// src/main/scala/exu/EXU.scala:156:29
  wire _io_pcBSrc_T_16 = io_branch == 3'h6;	// src/main/scala/exu/EXU.scala:158:29
  assign io_pcASrc =
    ~_io_pcBSrc_T
    & (_io_pcBSrc_T_1 | _io_pcBSrc_T_31 | ~(_io_pcBSrc_T_6 & ~io_zero)
       & (_io_pcBSrc_T_6 & io_zero | _io_pcBSrc_T_11 & ~io_zero
          | ~(_io_pcBSrc_T_11 & io_zero | _io_pcBSrc_T_16 & ~io_less)
          & (_io_pcBSrc_T_16 & io_less | (&io_branch) & ~io_less)));	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/EXU.scala:134:7, :151:29, :152:29, :153:29, :154:{29,42,44}, :155:42, :156:{29,42}, :157:42, :158:{29,42,44}, :159:42, :160:{29,42}
  assign io_pcBSrc = ~(_io_pcBSrc_T | _io_pcBSrc_T_1) & _io_pcBSrc_T_31;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/EXU.scala:134:7, :151:29, :152:29, :153:29
endmodule

module EXU(	// src/main/scala/exu/EXU.scala:12:7
  input  [31:0] io_rs1Data,	// src/main/scala/exu/EXU.scala:13:20
                io_rs2Data,	// src/main/scala/exu/EXU.scala:13:20
                io_immData,	// src/main/scala/exu/EXU.scala:13:20
                io_pc,	// src/main/scala/exu/EXU.scala:13:20
  input         io_aluASrcCtr,	// src/main/scala/exu/EXU.scala:13:20
  input  [1:0]  io_aluBSrcCtr,	// src/main/scala/exu/EXU.scala:13:20
  input  [3:0]  io_aluCtr,	// src/main/scala/exu/EXU.scala:13:20
  input  [2:0]  io_branchCtr,	// src/main/scala/exu/EXU.scala:13:20
  output [31:0] io_nextPC,	// src/main/scala/exu/EXU.scala:13:20
                io_rdData	// src/main/scala/exu/EXU.scala:13:20
);

  wire _branchCond_io_pcASrc;	// src/main/scala/exu/EXU.scala:66:41
  wire _branchCond_io_pcBSrc;	// src/main/scala/exu/EXU.scala:66:41
  wire _alu_io_less;	// src/main/scala/exu/EXU.scala:55:25
  wire _alu_io_zero;	// src/main/scala/exu/EXU.scala:55:25
  ALU alu (	// src/main/scala/exu/EXU.scala:55:25
    .io_aluCtr   (io_aluCtr),
    .io_srcAData (io_aluASrcCtr ? io_pc : io_rs1Data),	// src/main/scala/exu/EXU.scala:49:38
    .io_srcBData
      (io_aluBSrcCtr == 2'h0
         ? io_rs2Data
         : io_aluBSrcCtr == 2'h1 ? io_immData : {29'h0, io_aluBSrcCtr == 2'h2, 2'h0}),	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/EXU.scala:51:33, :52:33, :53:33
    .io_less     (_alu_io_less),
    .io_zero     (_alu_io_zero),
    .io_aluOut   (io_rdData)
  );
  BranchCond branchCond (	// src/main/scala/exu/EXU.scala:66:41
    .io_branch (io_branchCtr),
    .io_less   (_alu_io_less),	// src/main/scala/exu/EXU.scala:55:25
    .io_zero   (_alu_io_zero),	// src/main/scala/exu/EXU.scala:55:25
    .io_pcASrc (_branchCond_io_pcASrc),
    .io_pcBSrc (_branchCond_io_pcBSrc)
  );
  assign io_nextPC =
    (_branchCond_io_pcASrc ? io_immData : 32'h4)
    + (_branchCond_io_pcBSrc ? io_rs1Data : io_pc);	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/exu/EXU.scala:12:7, :66:41, :86:{31,69}, :87:12
endmodule

module top(	// src/main/scala/Main.scala:15:7
  input         clock,	// src/main/scala/Main.scala:15:7
                reset,	// src/main/scala/Main.scala:15:7
  input  [2:0]  io_npcState,	// src/main/scala/Main.scala:16:20
  input  [31:0] io_memData,	// src/main/scala/Main.scala:16:20
                io_pcInput,	// src/main/scala/Main.scala:16:20
  output [31:0] io_nextPC	// src/main/scala/Main.scala:16:20
);

  wire [31:0] _exu_io_nextPC;	// src/main/scala/Main.scala:26:49
  wire [31:0] _exu_io_rdData;	// src/main/scala/Main.scala:26:49
  wire        _idu_io_regWR;	// src/main/scala/Main.scala:25:49
  wire        _idu_io_srcAALU;	// src/main/scala/Main.scala:25:49
  wire [1:0]  _idu_io_srcBALU;	// src/main/scala/Main.scala:25:49
  wire [3:0]  _idu_io_ctrALU;	// src/main/scala/Main.scala:25:49
  wire [2:0]  _idu_io_branch;	// src/main/scala/Main.scala:25:49
  wire [4:0]  _idu_io_rs1Index;	// src/main/scala/Main.scala:25:49
  wire [4:0]  _idu_io_rs2Index;	// src/main/scala/Main.scala:25:49
  wire [4:0]  _idu_io_rdIndex;	// src/main/scala/Main.scala:25:49
  wire [31:0] _idu_io_imm;	// src/main/scala/Main.scala:25:49
  wire [31:0] _riscv32BaseReg_io_rs1Data;	// src/main/scala/Main.scala:24:41
  wire [31:0] _riscv32BaseReg_io_rs2Data;	// src/main/scala/Main.scala:24:41
  wire [31:0] _ifu_io_cmd;	// src/main/scala/Main.scala:23:49
  wire [31:0] _pc_io_pc;	// src/main/scala/Main.scala:22:49
  PC pc (	// src/main/scala/Main.scala:22:49
    .clock       (clock),
    .reset       (reset),
    .io_npcState ({29'h0, io_npcState}),	// src/main/scala/Main.scala:30:25
    .io_dnpc     (_exu_io_nextPC),	// src/main/scala/Main.scala:26:49
    .io_pc       (_pc_io_pc)
  );
  IFU ifu (	// src/main/scala/Main.scala:23:49
    .io_memData (io_memData),
    .io_cmd     (_ifu_io_cmd)
  );
  Riscv32BaseReg riscv32BaseReg (	// src/main/scala/Main.scala:24:41
    .clock       (clock),
    .reset       (reset),
    .io_rs1Index (_idu_io_rs1Index),	// src/main/scala/Main.scala:25:49
    .io_rs2Index (_idu_io_rs2Index),	// src/main/scala/Main.scala:25:49
    .io_rdIndex  (_idu_io_rdIndex),	// src/main/scala/Main.scala:25:49
    .io_dataIn   (_exu_io_rdData),	// src/main/scala/Main.scala:26:49
    .io_regWR    (_idu_io_regWR),	// src/main/scala/Main.scala:25:49
    .io_rs1Data  (_riscv32BaseReg_io_rs1Data),
    .io_rs2Data  (_riscv32BaseReg_io_rs2Data)
  );
  IDU idu (	// src/main/scala/Main.scala:25:49
    .io_cmd      (_ifu_io_cmd),	// src/main/scala/Main.scala:23:49
    .io_regWR    (_idu_io_regWR),
    .io_srcAALU  (_idu_io_srcAALU),
    .io_srcBALU  (_idu_io_srcBALU),
    .io_ctrALU   (_idu_io_ctrALU),
    .io_branch   (_idu_io_branch),
    .io_rs1Index (_idu_io_rs1Index),
    .io_rs2Index (_idu_io_rs2Index),
    .io_rdIndex  (_idu_io_rdIndex),
    .io_imm      (_idu_io_imm)
  );
  EXU exu (	// src/main/scala/Main.scala:26:49
    .io_rs1Data    (_riscv32BaseReg_io_rs1Data),	// src/main/scala/Main.scala:24:41
    .io_rs2Data    (_riscv32BaseReg_io_rs2Data),	// src/main/scala/Main.scala:24:41
    .io_immData    (_idu_io_imm),	// src/main/scala/Main.scala:25:49
    .io_pc         (_pc_io_pc),	// src/main/scala/Main.scala:22:49
    .io_aluASrcCtr (_idu_io_srcAALU),	// src/main/scala/Main.scala:25:49
    .io_aluBSrcCtr (_idu_io_srcBALU),	// src/main/scala/Main.scala:25:49
    .io_aluCtr     (_idu_io_ctrALU),	// src/main/scala/Main.scala:25:49
    .io_branchCtr  (_idu_io_branch),	// src/main/scala/Main.scala:25:49
    .io_nextPC     (_exu_io_nextPC),
    .io_rdData     (_exu_io_rdData)
  );
  assign io_nextPC = _exu_io_nextPC;	// src/main/scala/Main.scala:15:7, :26:49
endmodule

