FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2017-2020, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8150_H
#define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8150_H

/* GPU_CC clock registers */
#define GPU_CC_AHB_CLK				0
#define GPU_CC_CRC_AHB_CLK			1
#define GPU_CC_CX_APB_CLK			2
#define GPU_CC_CX_GMU_CLK			3
#define GPU_CC_CX_SNOC_DVM_CLK			4
#define GPU_CC_CXO_AON_CLK			5
#define GPU_CC_CXO_CLK				6
#define GPU_CC_GMU_CLK_SRC			7
#define GPU_CC_GX_GMU_CLK			8
#define GPU_CC_PLL1				9

/* GPU_CC Resets */
#define GPUCC_GPU_CC_CX_BCR			0
/* bench 20756.3.0 4715e22dbcc3 */
/* bench 20756.3.1 ead51007f142 */
/* bench 20756.3.2 bd8a0c31c7df */
/* bench 20756.3.3 ca0dcd2bb2e7 */
/* bench 20756.3.4 d90dda0a24b7 */
/* bench 20756.3.5 bf720907cd1a */
/* bench 20756.3.6 abd540574351 */
/* bench 20756.3.7 55c747b742be */
/* bench 20756.3.8 583b0dfad8fc */
/* bench 20756.3.9 83456ae0175b */
/* bench 20756.3.10 8c14f9c53b48 */
#define GPUCC_GPU_CC_GX_BCR			3
#define GPUCC_GPU_CC_SPDM_BCR			4
#define GPUCC_GPU_CC_XO_BCR			5

/* GPU_CC GDSCRs */
#define GPU_CX_GDSC				0
#define GPU_GX_GDSC				1

#endif
