

================================================================
== Vitis HLS Report for 'aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2'
================================================================
* Date:           Wed Apr 17 16:02:22 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_475_1_VITIS_LOOP_478_2  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln475_1_fu_131_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln475_fu_105_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln478_fu_194_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln479_1_fu_188_p2     |         +|   0|  0|  13|           4|           4|
    |add_ln479_fu_165_p2       |         +|   0|  0|  13|           4|           4|
    |icmp_ln475_fu_99_p2       |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln478_fu_117_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln475_1_fu_137_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln475_fu_123_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  88|          30|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_30_load            |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |i_30_fu_46                            |   9|          2|    3|          6|
    |indvar_flatten_fu_50                  |   9|          2|    5|         10|
    |j_fu_42                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   24|         48|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln479_1_reg_248      |  4|   0|    4|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_30_fu_46               |  3|   0|    3|          0|
    |indvar_flatten_fu_50     |  5|   0|    5|          0|
    |j_fu_42                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2|  return value|
|plaintext_array_address0  |  out|    4|   ap_memory|                                 plaintext_array|         array|
|plaintext_array_ce0       |  out|    1|   ap_memory|                                 plaintext_array|         array|
|plaintext_array_q0        |   in|    8|   ap_memory|                                 plaintext_array|         array|
|block_1_address0          |  out|    4|   ap_memory|                                         block_1|         array|
|block_1_ce0               |  out|    1|   ap_memory|                                         block_1|         array|
|block_1_we0               |  out|    1|   ap_memory|                                         block_1|         array|
|block_1_d0                |  out|    8|   ap_memory|                                         block_1|         array|
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_30 = alloca i32 1"   --->   Operation 6 'alloca' 'i_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_30"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln475 = icmp_eq  i5 %indvar_flatten_load, i5 16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 14 'icmp' 'icmp_ln475' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%add_ln475 = add i5 %indvar_flatten_load, i5 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 15 'add' 'add_ln475' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %icmp_ln475, void %for.inc12.i, void %for.end14.i.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 16 'br' 'br_ln475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_30_load = load i3 %i_30" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 18 'load' 'i_30_load' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.13ns)   --->   "%icmp_ln478 = icmp_eq  i3 %j_load, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478]   --->   Operation 19 'icmp' 'icmp_ln478' <Predicate = (!icmp_ln475)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.98ns)   --->   "%select_ln475 = select i1 %icmp_ln478, i3 0, i3 %j_load" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 20 'select' 'select_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.65ns)   --->   "%add_ln475_1 = add i3 %i_30_load, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 21 'add' 'add_ln475_1' <Predicate = (!icmp_ln475)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.98ns)   --->   "%select_ln475_1 = select i1 %icmp_ln478, i3 %add_ln475_1, i3 %i_30_load" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 22 'select' 'select_ln475_1' <Predicate = (!icmp_ln475)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln475 = zext i3 %select_ln475_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 23 'zext' 'zext_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln475 = trunc i3 %select_ln475_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 24 'trunc' 'trunc_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln475, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 25 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %select_ln475" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:475]   --->   Operation 26 'zext' 'j_cast' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln479 = add i4 %j_cast, i4 %p_mid2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 27 'add' 'add_ln479' <Predicate = (!icmp_ln475)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i4 %add_ln479" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 28 'zext' 'zext_ln479' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%plaintext_array_addr = getelementptr i8 %plaintext_array, i64 0, i64 %zext_ln479" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 29 'getelementptr' 'plaintext_array_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%plaintext_array_load = load i4 %plaintext_array_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 30 'load' 'plaintext_array_load' <Predicate = (!icmp_ln475)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln479 = trunc i3 %select_ln475" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 31 'trunc' 'trunc_ln479' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln479, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 32 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln479_1 = add i4 %shl_ln3, i4 %zext_ln475" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 33 'add' 'add_ln479_1' <Predicate = (!icmp_ln475)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.65ns)   --->   "%add_ln478 = add i3 %select_ln475, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478]   --->   Operation 34 'add' 'add_ln478' <Predicate = (!icmp_ln475)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln478 = store i5 %add_ln475, i5 %indvar_flatten" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478]   --->   Operation 35 'store' 'store_ln478' <Predicate = (!icmp_ln475)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln478 = store i3 %select_ln475_1, i3 %i_30" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478]   --->   Operation 36 'store' 'store_ln478' <Predicate = (!icmp_ln475)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln478 = store i3 %add_ln478, i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478]   --->   Operation 37 'store' 'store_ln478' <Predicate = (!icmp_ln475)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln475)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_475_1_VITIS_LOOP_478_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln444 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:444]   --->   Operation 41 'specloopname' 'specloopname_ln444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%plaintext_array_load = load i4 %plaintext_array_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 42 'load' 'plaintext_array_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln479_1 = zext i4 %add_ln479_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 43 'zext' 'zext_ln479_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%block_1_addr = getelementptr i8 %block_1, i64 0, i64 %zext_ln479_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 44 'getelementptr' 'block_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln479 = store i8 %plaintext_array_load, i4 %block_1_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:479]   --->   Operation 45 'store' 'store_ln479' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln478 = br void %for.inc.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:478]   --->   Operation 46 'br' 'br_ln478' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ plaintext_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 010]
i_30                 (alloca           ) [ 010]
indvar_flatten       (alloca           ) [ 010]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
br_ln0               (br               ) [ 000]
indvar_flatten_load  (load             ) [ 000]
specpipeline_ln0     (specpipeline     ) [ 000]
icmp_ln475           (icmp             ) [ 010]
add_ln475            (add              ) [ 000]
br_ln475             (br               ) [ 000]
j_load               (load             ) [ 000]
i_30_load            (load             ) [ 000]
icmp_ln478           (icmp             ) [ 000]
select_ln475         (select           ) [ 000]
add_ln475_1          (add              ) [ 000]
select_ln475_1       (select           ) [ 000]
zext_ln475           (zext             ) [ 000]
trunc_ln475          (trunc            ) [ 000]
p_mid2               (bitconcatenate   ) [ 000]
j_cast               (zext             ) [ 000]
add_ln479            (add              ) [ 000]
zext_ln479           (zext             ) [ 000]
plaintext_array_addr (getelementptr    ) [ 011]
trunc_ln479          (trunc            ) [ 000]
shl_ln3              (bitconcatenate   ) [ 000]
add_ln479_1          (add              ) [ 011]
add_ln478            (add              ) [ 000]
store_ln478          (store            ) [ 000]
store_ln478          (store            ) [ 000]
store_ln478          (store            ) [ 000]
specloopname_ln0     (specloopname     ) [ 000]
empty                (speclooptripcount) [ 000]
specpipeline_ln0     (specpipeline     ) [ 000]
specloopname_ln444   (specloopname     ) [ 000]
plaintext_array_load (load             ) [ 000]
zext_ln479_1         (zext             ) [ 000]
block_1_addr         (getelementptr    ) [ 000]
store_ln479          (store            ) [ 000]
br_ln478             (br               ) [ 000]
ret_ln0              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="plaintext_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_475_1_VITIS_LOOP_478_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_30_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_30/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="plaintext_array_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="plaintext_array_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="plaintext_array_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="block_1_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_1_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln479_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln479/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="5" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="3" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln475_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="5" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln475/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln475_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln475/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_30_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_30_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln478_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="3" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln478/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="select_ln475_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln475/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln475_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln475_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="select_ln475_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln475_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln475_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln475/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln475_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln475/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_mid2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid2/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln479_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln479/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln479_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln479_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln479/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="shl_ln3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln479_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln479_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln478_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln478_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln478/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln478_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln478/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln478_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln478/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln479_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479_1/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="j_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_30_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="233" class="1005" name="indvar_flatten_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="243" class="1005" name="plaintext_array_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_array_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="add_ln479_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="1"/>
<pin id="250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln479_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="111" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="114" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="117" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="131" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="114" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="137" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="123" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="153" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="179"><net_src comp="123" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="145" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="123" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="105" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="137" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="194" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="222"><net_src comp="42" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="229"><net_src comp="46" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="236"><net_src comp="50" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="246"><net_src comp="54" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="251"><net_src comp="188" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="215" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_1 | {2 }
 - Input state : 
	Port: aes_Pipeline_VITIS_LOOP_475_1_VITIS_LOOP_478_2 : plaintext_array | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln475 : 2
		add_ln475 : 2
		br_ln475 : 3
		j_load : 1
		i_30_load : 1
		icmp_ln478 : 2
		select_ln475 : 3
		add_ln475_1 : 2
		select_ln475_1 : 3
		zext_ln475 : 4
		trunc_ln475 : 4
		p_mid2 : 5
		j_cast : 4
		add_ln479 : 6
		zext_ln479 : 7
		plaintext_array_addr : 8
		plaintext_array_load : 9
		trunc_ln479 : 4
		shl_ln3 : 5
		add_ln479_1 : 6
		add_ln478 : 4
		store_ln478 : 3
		store_ln478 : 4
		store_ln478 : 5
	State 2
		block_1_addr : 1
		store_ln479 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln475_fu_105   |    0    |    13   |
|          |   add_ln475_1_fu_131  |    0    |    11   |
|    add   |    add_ln479_fu_165   |    0    |    13   |
|          |   add_ln479_1_fu_188  |    0    |    13   |
|          |    add_ln478_fu_194   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln475_fu_99   |    0    |    9    |
|          |   icmp_ln478_fu_117   |    0    |    8    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln475_fu_123  |    0    |    3    |
|          | select_ln475_1_fu_137 |    0    |    3    |
|----------|-----------------------|---------|---------|
|          |   zext_ln475_fu_145   |    0    |    0    |
|   zext   |     j_cast_fu_161     |    0    |    0    |
|          |   zext_ln479_fu_171   |    0    |    0    |
|          |  zext_ln479_1_fu_215  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln475_fu_149  |    0    |    0    |
|          |   trunc_ln479_fu_176  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     p_mid2_fu_153     |    0    |    0    |
|          |     shl_ln3_fu_180    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    84   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln479_1_reg_248    |    4   |
|        i_30_reg_226        |    3   |
|   indvar_flatten_reg_233   |    5   |
|          j_reg_219         |    3   |
|plaintext_array_addr_reg_243|    4   |
+----------------------------+--------+
|            Total           |   19   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   19   |   93   |
+-----------+--------+--------+--------+
