# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../SOFA/FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/run001/vpr_arch/counter/MIN_ROUTE_CHAN_WIDTH/counter_post_synthesis.v" \
"../../../../../SOFA/BENCHMARK/counter/primitives.v" \
"../../../../../SOFA/BENCHMARK/counter/counter_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
