!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ACTION_DEBUG_EXCEPTION	riscv/processor.h	/^  ACTION_DEBUG_EXCEPTION = MCONTROL_ACTION_DEBUG_EXCEPTION,$/;"	e	enum:__anon13
ACTION_DEBUG_MODE	riscv/processor.h	/^  ACTION_DEBUG_MODE = MCONTROL_ACTION_DEBUG_MODE,$/;"	e	enum:__anon13
ACTION_TRACE_EMIT	riscv/processor.h	/^  ACTION_TRACE_EMIT = MCONTROL_ACTION_TRACE_EMIT$/;"	e	enum:__anon13
ACTION_TRACE_START	riscv/processor.h	/^  ACTION_TRACE_START = MCONTROL_ACTION_TRACE_START,$/;"	e	enum:__anon13
ACTION_TRACE_STOP	riscv/processor.h	/^  ACTION_TRACE_STOP = MCONTROL_ACTION_TRACE_STOP,$/;"	e	enum:__anon13
AC_ACCESS_MEMORY	riscv/debug_defines.h	1666;"	d
AC_ACCESS_MEMORY_AAMPOSTINCREMENT	riscv/debug_defines.h	1707;"	d
AC_ACCESS_MEMORY_AAMPOSTINCREMENT_LENGTH	riscv/debug_defines.h	1706;"	d
AC_ACCESS_MEMORY_AAMPOSTINCREMENT_OFFSET	riscv/debug_defines.h	1705;"	d
AC_ACCESS_MEMORY_AAMSIZE	riscv/debug_defines.h	1699;"	d
AC_ACCESS_MEMORY_AAMSIZE_LENGTH	riscv/debug_defines.h	1698;"	d
AC_ACCESS_MEMORY_AAMSIZE_OFFSET	riscv/debug_defines.h	1697;"	d
AC_ACCESS_MEMORY_AAMVIRTUAL	riscv/debug_defines.h	1685;"	d
AC_ACCESS_MEMORY_AAMVIRTUAL_LENGTH	riscv/debug_defines.h	1684;"	d
AC_ACCESS_MEMORY_AAMVIRTUAL_OFFSET	riscv/debug_defines.h	1683;"	d
AC_ACCESS_MEMORY_CMDTYPE	riscv/debug_defines.h	1672;"	d
AC_ACCESS_MEMORY_CMDTYPE_LENGTH	riscv/debug_defines.h	1671;"	d
AC_ACCESS_MEMORY_CMDTYPE_OFFSET	riscv/debug_defines.h	1670;"	d
AC_ACCESS_MEMORY_TARGET_SPECIFIC	riscv/debug_defines.h	1724;"	d
AC_ACCESS_MEMORY_TARGET_SPECIFIC_LENGTH	riscv/debug_defines.h	1723;"	d
AC_ACCESS_MEMORY_TARGET_SPECIFIC_OFFSET	riscv/debug_defines.h	1722;"	d
AC_ACCESS_MEMORY_WRITE	riscv/debug_defines.h	1718;"	d
AC_ACCESS_MEMORY_WRITE_LENGTH	riscv/debug_defines.h	1717;"	d
AC_ACCESS_MEMORY_WRITE_OFFSET	riscv/debug_defines.h	1716;"	d
AC_ACCESS_REGISTER	riscv/debug_defines.h	1584;"	d
AC_ACCESS_REGISTER_AARPOSTINCREMENT	riscv/debug_defines.h	1616;"	d
AC_ACCESS_REGISTER_AARPOSTINCREMENT_LENGTH	riscv/debug_defines.h	1615;"	d
AC_ACCESS_REGISTER_AARPOSTINCREMENT_OFFSET	riscv/debug_defines.h	1614;"	d
AC_ACCESS_REGISTER_AARSIZE	riscv/debug_defines.h	1607;"	d
AC_ACCESS_REGISTER_AARSIZE_LENGTH	riscv/debug_defines.h	1606;"	d
AC_ACCESS_REGISTER_AARSIZE_OFFSET	riscv/debug_defines.h	1605;"	d
AC_ACCESS_REGISTER_CMDTYPE	riscv/debug_defines.h	1590;"	d
AC_ACCESS_REGISTER_CMDTYPE_LENGTH	riscv/debug_defines.h	1589;"	d
AC_ACCESS_REGISTER_CMDTYPE_OFFSET	riscv/debug_defines.h	1588;"	d
AC_ACCESS_REGISTER_POSTEXEC	riscv/debug_defines.h	1627;"	d
AC_ACCESS_REGISTER_POSTEXEC_LENGTH	riscv/debug_defines.h	1626;"	d
AC_ACCESS_REGISTER_POSTEXEC_OFFSET	riscv/debug_defines.h	1625;"	d
AC_ACCESS_REGISTER_REGNO	riscv/debug_defines.h	1658;"	d
AC_ACCESS_REGISTER_REGNO_LENGTH	riscv/debug_defines.h	1657;"	d
AC_ACCESS_REGISTER_REGNO_OFFSET	riscv/debug_defines.h	1656;"	d
AC_ACCESS_REGISTER_TRANSFER	riscv/debug_defines.h	1638;"	d
AC_ACCESS_REGISTER_TRANSFER_LENGTH	riscv/debug_defines.h	1637;"	d
AC_ACCESS_REGISTER_TRANSFER_OFFSET	riscv/debug_defines.h	1636;"	d
AC_ACCESS_REGISTER_WRITE	riscv/debug_defines.h	1649;"	d
AC_ACCESS_REGISTER_WRITE_LENGTH	riscv/debug_defines.h	1648;"	d
AC_ACCESS_REGISTER_WRITE_OFFSET	riscv/debug_defines.h	1647;"	d
AC_QUICK_ACCESS	riscv/debug_defines.h	1659;"	d
AC_QUICK_ACCESS_CMDTYPE	riscv/debug_defines.h	1665;"	d
AC_QUICK_ACCESS_CMDTYPE_LENGTH	riscv/debug_defines.h	1664;"	d
AC_QUICK_ACCESS_CMDTYPE_OFFSET	riscv/debug_defines.h	1663;"	d
BITS	riscv/processor.h	/^inline reg_t BITS(reg_t v, int hi, int lo){$/;"	f
BRANCH_TARGET	riscv/decode.h	191;"	d
BRANCH_TARGET	riscv/insns/beq.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/bge.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/bgeu.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/blt.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/bltu.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	riscv/insns/bne.h	/^  set_pc(BRANCH_TARGET);$/;"	v
CAPTURE_DR	riscv/jtag_dtm.h	/^  CAPTURE_DR,$/;"	e	enum:__anon10
CAPTURE_IR	riscv/jtag_dtm.h	/^  CAPTURE_IR,$/;"	e	enum:__anon10
CAUSE_BREAKPOINT	riscv/encoding.h	1767;"	d
CAUSE_FETCH_ACCESS	riscv/encoding.h	1765;"	d
CAUSE_FETCH_PAGE_FAULT	riscv/encoding.h	1776;"	d
CAUSE_HYPERVISOR_ECALL	riscv/encoding.h	1774;"	d
CAUSE_ILLEGAL_INSTRUCTION	riscv/encoding.h	1766;"	d
CAUSE_LOAD_ACCESS	riscv/encoding.h	1769;"	d
CAUSE_LOAD_PAGE_FAULT	riscv/encoding.h	1777;"	d
CAUSE_MACHINE_ECALL	riscv/encoding.h	1775;"	d
CAUSE_MISALIGNED_FETCH	riscv/encoding.h	1764;"	d
CAUSE_MISALIGNED_LOAD	riscv/encoding.h	1768;"	d
CAUSE_MISALIGNED_STORE	riscv/encoding.h	1770;"	d
CAUSE_STORE_ACCESS	riscv/encoding.h	1771;"	d
CAUSE_STORE_PAGE_FAULT	riscv/encoding.h	1778;"	d
CAUSE_SUPERVISOR_ECALL	riscv/encoding.h	1773;"	d
CAUSE_USER_ECALL	riscv/encoding.h	1772;"	d
CLINT_BASE	riscv/encoding.h	154;"	d
CLINT_SIZE	riscv/encoding.h	155;"	d
CMDERR_BUSY	riscv/debug_module.h	/^    CMDERR_BUSY = 1,$/;"	e	enum:cmderr
CMDERR_EXCEPTION	riscv/debug_module.h	/^    CMDERR_EXCEPTION = 3,$/;"	e	enum:cmderr
CMDERR_HALTRESUME	riscv/debug_module.h	/^    CMDERR_HALTRESUME = 4,$/;"	e	enum:cmderr
CMDERR_NONE	riscv/debug_module.h	/^    CMDERR_NONE = 0,$/;"	e	enum:cmderr
CMDERR_NOTSUP	riscv/debug_module.h	/^    CMDERR_NOTSUP = 2,$/;"	e	enum:cmderr
CMDERR_OTHER	riscv/debug_module.h	/^    CMDERR_OTHER = 7  $/;"	e	enum:cmderr
CPU_HZ	riscv/sim.h	/^  static const size_t CPU_HZ = 1000000000; \/\/ 1GHz CPU$/;"	m	class:sim_t
CSR_CYCLE	riscv/encoding.h	1525;"	d
CSR_CYCLEH	riscv/encoding.h	1701;"	d
CSR_DCSR	riscv/debug_defines.h	151;"	d
CSR_DCSR	riscv/encoding.h	1634;"	d
CSR_DCSR_CAUSE	riscv/debug_defines.h	254;"	d
CSR_DCSR_CAUSE_LENGTH	riscv/debug_defines.h	253;"	d
CSR_DCSR_CAUSE_OFFSET	riscv/debug_defines.h	252;"	d
CSR_DCSR_EBREAKM	riscv/debug_defines.h	171;"	d
CSR_DCSR_EBREAKM_LENGTH	riscv/debug_defines.h	170;"	d
CSR_DCSR_EBREAKM_OFFSET	riscv/debug_defines.h	169;"	d
CSR_DCSR_EBREAKS	riscv/debug_defines.h	180;"	d
CSR_DCSR_EBREAKS_LENGTH	riscv/debug_defines.h	179;"	d
CSR_DCSR_EBREAKS_OFFSET	riscv/debug_defines.h	178;"	d
CSR_DCSR_EBREAKU	riscv/debug_defines.h	189;"	d
CSR_DCSR_EBREAKU_LENGTH	riscv/debug_defines.h	188;"	d
CSR_DCSR_EBREAKU_OFFSET	riscv/debug_defines.h	187;"	d
CSR_DCSR_MPRVEN	riscv/debug_defines.h	264;"	d
CSR_DCSR_MPRVEN_LENGTH	riscv/debug_defines.h	263;"	d
CSR_DCSR_MPRVEN_OFFSET	riscv/debug_defines.h	262;"	d
CSR_DCSR_NMIP	riscv/debug_defines.h	274;"	d
CSR_DCSR_NMIP_LENGTH	riscv/debug_defines.h	273;"	d
CSR_DCSR_NMIP_OFFSET	riscv/debug_defines.h	272;"	d
CSR_DCSR_PRV	riscv/debug_defines.h	300;"	d
CSR_DCSR_PRV_LENGTH	riscv/debug_defines.h	299;"	d
CSR_DCSR_PRV_OFFSET	riscv/debug_defines.h	298;"	d
CSR_DCSR_STEP	riscv/debug_defines.h	287;"	d
CSR_DCSR_STEPIE	riscv/debug_defines.h	203;"	d
CSR_DCSR_STEPIE_LENGTH	riscv/debug_defines.h	202;"	d
CSR_DCSR_STEPIE_OFFSET	riscv/debug_defines.h	201;"	d
CSR_DCSR_STEP_LENGTH	riscv/debug_defines.h	286;"	d
CSR_DCSR_STEP_OFFSET	riscv/debug_defines.h	285;"	d
CSR_DCSR_STOPCOUNT	riscv/debug_defines.h	217;"	d
CSR_DCSR_STOPCOUNT_LENGTH	riscv/debug_defines.h	216;"	d
CSR_DCSR_STOPCOUNT_OFFSET	riscv/debug_defines.h	215;"	d
CSR_DCSR_STOPTIME	riscv/debug_defines.h	227;"	d
CSR_DCSR_STOPTIME_LENGTH	riscv/debug_defines.h	226;"	d
CSR_DCSR_STOPTIME_OFFSET	riscv/debug_defines.h	225;"	d
CSR_DCSR_XDEBUGVER	riscv/debug_defines.h	162;"	d
CSR_DCSR_XDEBUGVER_LENGTH	riscv/debug_defines.h	161;"	d
CSR_DCSR_XDEBUGVER_OFFSET	riscv/debug_defines.h	160;"	d
CSR_DPC	riscv/debug_defines.h	301;"	d
CSR_DPC	riscv/encoding.h	1635;"	d
CSR_DPC_DPC	riscv/debug_defines.h	304;"	d
CSR_DPC_DPC_LENGTH	riscv/debug_defines.h	303;"	d
CSR_DPC_DPC_OFFSET	riscv/debug_defines.h	302;"	d
CSR_DSCRATCH	riscv/encoding.h	1636;"	d
CSR_DSCRATCH0	riscv/debug_defines.h	305;"	d
CSR_DSCRATCH1	riscv/debug_defines.h	306;"	d
CSR_ETRIGGER	riscv/debug_defines.h	745;"	d
CSR_ETRIGGER_ACTION	riscv/debug_defines.h	796;"	d
CSR_ETRIGGER_ACTION_LENGTH	riscv/debug_defines.h	795;"	d
CSR_ETRIGGER_ACTION_OFFSET	riscv/debug_defines.h	794;"	d
CSR_ETRIGGER_DMODE	riscv/debug_defines.h	751;"	d
CSR_ETRIGGER_DMODE_LENGTH	riscv/debug_defines.h	750;"	d
CSR_ETRIGGER_DMODE_OFFSET	riscv/debug_defines.h	749;"	d
CSR_ETRIGGER_HIT	riscv/debug_defines.h	761;"	d
CSR_ETRIGGER_HIT_LENGTH	riscv/debug_defines.h	760;"	d
CSR_ETRIGGER_HIT_OFFSET	riscv/debug_defines.h	759;"	d
CSR_ETRIGGER_M	riscv/debug_defines.h	775;"	d
CSR_ETRIGGER_M_LENGTH	riscv/debug_defines.h	774;"	d
CSR_ETRIGGER_M_OFFSET	riscv/debug_defines.h	773;"	d
CSR_ETRIGGER_NMI	riscv/debug_defines.h	768;"	d
CSR_ETRIGGER_NMI_LENGTH	riscv/debug_defines.h	767;"	d
CSR_ETRIGGER_NMI_OFFSET	riscv/debug_defines.h	766;"	d
CSR_ETRIGGER_S	riscv/debug_defines.h	782;"	d
CSR_ETRIGGER_S_LENGTH	riscv/debug_defines.h	781;"	d
CSR_ETRIGGER_S_OFFSET	riscv/debug_defines.h	780;"	d
CSR_ETRIGGER_TYPE	riscv/debug_defines.h	748;"	d
CSR_ETRIGGER_TYPE_LENGTH	riscv/debug_defines.h	747;"	d
CSR_ETRIGGER_TYPE_OFFSET	riscv/debug_defines.h	746;"	d
CSR_ETRIGGER_U	riscv/debug_defines.h	789;"	d
CSR_ETRIGGER_U_LENGTH	riscv/debug_defines.h	788;"	d
CSR_ETRIGGER_U_OFFSET	riscv/debug_defines.h	787;"	d
CSR_FCSR	riscv/encoding.h	1513;"	d
CSR_FFLAGS	riscv/encoding.h	1511;"	d
CSR_FRM	riscv/encoding.h	1512;"	d
CSR_HCOUNTEREN	riscv/encoding.h	1581;"	d
CSR_HEDELEG	riscv/encoding.h	1579;"	d
CSR_HGATP	riscv/encoding.h	1582;"	d
CSR_HIDELEG	riscv/encoding.h	1580;"	d
CSR_HPMCOUNTER10	riscv/encoding.h	1535;"	d
CSR_HPMCOUNTER10H	riscv/encoding.h	1711;"	d
CSR_HPMCOUNTER11	riscv/encoding.h	1536;"	d
CSR_HPMCOUNTER11H	riscv/encoding.h	1712;"	d
CSR_HPMCOUNTER12	riscv/encoding.h	1537;"	d
CSR_HPMCOUNTER12H	riscv/encoding.h	1713;"	d
CSR_HPMCOUNTER13	riscv/encoding.h	1538;"	d
CSR_HPMCOUNTER13H	riscv/encoding.h	1714;"	d
CSR_HPMCOUNTER14	riscv/encoding.h	1539;"	d
CSR_HPMCOUNTER14H	riscv/encoding.h	1715;"	d
CSR_HPMCOUNTER15	riscv/encoding.h	1540;"	d
CSR_HPMCOUNTER15H	riscv/encoding.h	1716;"	d
CSR_HPMCOUNTER16	riscv/encoding.h	1541;"	d
CSR_HPMCOUNTER16H	riscv/encoding.h	1717;"	d
CSR_HPMCOUNTER17	riscv/encoding.h	1542;"	d
CSR_HPMCOUNTER17H	riscv/encoding.h	1718;"	d
CSR_HPMCOUNTER18	riscv/encoding.h	1543;"	d
CSR_HPMCOUNTER18H	riscv/encoding.h	1719;"	d
CSR_HPMCOUNTER19	riscv/encoding.h	1544;"	d
CSR_HPMCOUNTER19H	riscv/encoding.h	1720;"	d
CSR_HPMCOUNTER20	riscv/encoding.h	1545;"	d
CSR_HPMCOUNTER20H	riscv/encoding.h	1721;"	d
CSR_HPMCOUNTER21	riscv/encoding.h	1546;"	d
CSR_HPMCOUNTER21H	riscv/encoding.h	1722;"	d
CSR_HPMCOUNTER22	riscv/encoding.h	1547;"	d
CSR_HPMCOUNTER22H	riscv/encoding.h	1723;"	d
CSR_HPMCOUNTER23	riscv/encoding.h	1548;"	d
CSR_HPMCOUNTER23H	riscv/encoding.h	1724;"	d
CSR_HPMCOUNTER24	riscv/encoding.h	1549;"	d
CSR_HPMCOUNTER24H	riscv/encoding.h	1725;"	d
CSR_HPMCOUNTER25	riscv/encoding.h	1550;"	d
CSR_HPMCOUNTER25H	riscv/encoding.h	1726;"	d
CSR_HPMCOUNTER26	riscv/encoding.h	1551;"	d
CSR_HPMCOUNTER26H	riscv/encoding.h	1727;"	d
CSR_HPMCOUNTER27	riscv/encoding.h	1552;"	d
CSR_HPMCOUNTER27H	riscv/encoding.h	1728;"	d
CSR_HPMCOUNTER28	riscv/encoding.h	1553;"	d
CSR_HPMCOUNTER28H	riscv/encoding.h	1729;"	d
CSR_HPMCOUNTER29	riscv/encoding.h	1554;"	d
CSR_HPMCOUNTER29H	riscv/encoding.h	1730;"	d
CSR_HPMCOUNTER3	riscv/encoding.h	1528;"	d
CSR_HPMCOUNTER30	riscv/encoding.h	1555;"	d
CSR_HPMCOUNTER30H	riscv/encoding.h	1731;"	d
CSR_HPMCOUNTER31	riscv/encoding.h	1556;"	d
CSR_HPMCOUNTER31H	riscv/encoding.h	1732;"	d
CSR_HPMCOUNTER3H	riscv/encoding.h	1704;"	d
CSR_HPMCOUNTER4	riscv/encoding.h	1529;"	d
CSR_HPMCOUNTER4H	riscv/encoding.h	1705;"	d
CSR_HPMCOUNTER5	riscv/encoding.h	1530;"	d
CSR_HPMCOUNTER5H	riscv/encoding.h	1706;"	d
CSR_HPMCOUNTER6	riscv/encoding.h	1531;"	d
CSR_HPMCOUNTER6H	riscv/encoding.h	1707;"	d
CSR_HPMCOUNTER7	riscv/encoding.h	1532;"	d
CSR_HPMCOUNTER7H	riscv/encoding.h	1708;"	d
CSR_HPMCOUNTER8	riscv/encoding.h	1533;"	d
CSR_HPMCOUNTER8H	riscv/encoding.h	1709;"	d
CSR_HPMCOUNTER9	riscv/encoding.h	1534;"	d
CSR_HPMCOUNTER9H	riscv/encoding.h	1710;"	d
CSR_HSTATUS	riscv/encoding.h	1578;"	d
CSR_ICOUNT	riscv/debug_defines.h	646;"	d
CSR_ICOUNT_ACTION	riscv/debug_defines.h	699;"	d
CSR_ICOUNT_ACTION_LENGTH	riscv/debug_defines.h	698;"	d
CSR_ICOUNT_ACTION_OFFSET	riscv/debug_defines.h	697;"	d
CSR_ICOUNT_COUNT	riscv/debug_defines.h	671;"	d
CSR_ICOUNT_COUNT_LENGTH	riscv/debug_defines.h	670;"	d
CSR_ICOUNT_COUNT_OFFSET	riscv/debug_defines.h	669;"	d
CSR_ICOUNT_DMODE	riscv/debug_defines.h	652;"	d
CSR_ICOUNT_DMODE_LENGTH	riscv/debug_defines.h	651;"	d
CSR_ICOUNT_DMODE_OFFSET	riscv/debug_defines.h	650;"	d
CSR_ICOUNT_HIT	riscv/debug_defines.h	662;"	d
CSR_ICOUNT_HIT_LENGTH	riscv/debug_defines.h	661;"	d
CSR_ICOUNT_HIT_OFFSET	riscv/debug_defines.h	660;"	d
CSR_ICOUNT_M	riscv/debug_defines.h	678;"	d
CSR_ICOUNT_M_LENGTH	riscv/debug_defines.h	677;"	d
CSR_ICOUNT_M_OFFSET	riscv/debug_defines.h	676;"	d
CSR_ICOUNT_S	riscv/debug_defines.h	685;"	d
CSR_ICOUNT_S_LENGTH	riscv/debug_defines.h	684;"	d
CSR_ICOUNT_S_OFFSET	riscv/debug_defines.h	683;"	d
CSR_ICOUNT_TYPE	riscv/debug_defines.h	649;"	d
CSR_ICOUNT_TYPE_LENGTH	riscv/debug_defines.h	648;"	d
CSR_ICOUNT_TYPE_OFFSET	riscv/debug_defines.h	647;"	d
CSR_ICOUNT_U	riscv/debug_defines.h	692;"	d
CSR_ICOUNT_U_LENGTH	riscv/debug_defines.h	691;"	d
CSR_ICOUNT_U_OFFSET	riscv/debug_defines.h	690;"	d
CSR_INSTRET	riscv/encoding.h	1527;"	d
CSR_INSTRETH	riscv/encoding.h	1703;"	d
CSR_ITRIGGER	riscv/debug_defines.h	700;"	d
CSR_ITRIGGER_ACTION	riscv/debug_defines.h	744;"	d
CSR_ITRIGGER_ACTION_LENGTH	riscv/debug_defines.h	743;"	d
CSR_ITRIGGER_ACTION_OFFSET	riscv/debug_defines.h	742;"	d
CSR_ITRIGGER_DMODE	riscv/debug_defines.h	706;"	d
CSR_ITRIGGER_DMODE_LENGTH	riscv/debug_defines.h	705;"	d
CSR_ITRIGGER_DMODE_OFFSET	riscv/debug_defines.h	704;"	d
CSR_ITRIGGER_HIT	riscv/debug_defines.h	716;"	d
CSR_ITRIGGER_HIT_LENGTH	riscv/debug_defines.h	715;"	d
CSR_ITRIGGER_HIT_OFFSET	riscv/debug_defines.h	714;"	d
CSR_ITRIGGER_M	riscv/debug_defines.h	723;"	d
CSR_ITRIGGER_M_LENGTH	riscv/debug_defines.h	722;"	d
CSR_ITRIGGER_M_OFFSET	riscv/debug_defines.h	721;"	d
CSR_ITRIGGER_S	riscv/debug_defines.h	730;"	d
CSR_ITRIGGER_S_LENGTH	riscv/debug_defines.h	729;"	d
CSR_ITRIGGER_S_OFFSET	riscv/debug_defines.h	728;"	d
CSR_ITRIGGER_TYPE	riscv/debug_defines.h	703;"	d
CSR_ITRIGGER_TYPE_LENGTH	riscv/debug_defines.h	702;"	d
CSR_ITRIGGER_TYPE_OFFSET	riscv/debug_defines.h	701;"	d
CSR_ITRIGGER_U	riscv/debug_defines.h	737;"	d
CSR_ITRIGGER_U_LENGTH	riscv/debug_defines.h	736;"	d
CSR_ITRIGGER_U_OFFSET	riscv/debug_defines.h	735;"	d
CSR_MARCHID	riscv/encoding.h	1698;"	d
CSR_MCAUSE	riscv/encoding.h	1607;"	d
CSR_MCONTEXT	riscv/debug_defines.h	406;"	d
CSR_MCONTEXT_MCONTEXT	riscv/debug_defines.h	418;"	d
CSR_MCONTEXT_MCONTEXT_LENGTH	riscv/debug_defines.h	417;"	d
CSR_MCONTEXT_MCONTEXT_OFFSET	riscv/debug_defines.h	416;"	d
CSR_MCONTROL	riscv/debug_defines.h	432;"	d
CSR_MCONTROL_ACTION	riscv/debug_defines.h	550;"	d
CSR_MCONTROL_ACTION_LENGTH	riscv/debug_defines.h	549;"	d
CSR_MCONTROL_ACTION_OFFSET	riscv/debug_defines.h	548;"	d
CSR_MCONTROL_CHAIN	riscv/debug_defines.h	579;"	d
CSR_MCONTROL_CHAIN_LENGTH	riscv/debug_defines.h	578;"	d
CSR_MCONTROL_CHAIN_OFFSET	riscv/debug_defines.h	577;"	d
CSR_MCONTROL_DMODE	riscv/debug_defines.h	438;"	d
CSR_MCONTROL_DMODE_LENGTH	riscv/debug_defines.h	437;"	d
CSR_MCONTROL_DMODE_OFFSET	riscv/debug_defines.h	436;"	d
CSR_MCONTROL_EXECUTE	riscv/debug_defines.h	633;"	d
CSR_MCONTROL_EXECUTE_LENGTH	riscv/debug_defines.h	632;"	d
CSR_MCONTROL_EXECUTE_OFFSET	riscv/debug_defines.h	631;"	d
CSR_MCONTROL_HIT	riscv/debug_defines.h	468;"	d
CSR_MCONTROL_HIT_LENGTH	riscv/debug_defines.h	467;"	d
CSR_MCONTROL_HIT_OFFSET	riscv/debug_defines.h	466;"	d
CSR_MCONTROL_LOAD	riscv/debug_defines.h	645;"	d
CSR_MCONTROL_LOAD_LENGTH	riscv/debug_defines.h	644;"	d
CSR_MCONTROL_LOAD_OFFSET	riscv/debug_defines.h	643;"	d
CSR_MCONTROL_M	riscv/debug_defines.h	614;"	d
CSR_MCONTROL_MASKMAX	riscv/debug_defines.h	450;"	d
CSR_MCONTROL_MASKMAX_LENGTH	riscv/debug_defines.h	449;"	d
CSR_MCONTROL_MASKMAX_OFFSET	riscv/debug_defines.h	448;"	d
CSR_MCONTROL_MATCH	riscv/debug_defines.h	608;"	d
CSR_MCONTROL_MATCH_LENGTH	riscv/debug_defines.h	607;"	d
CSR_MCONTROL_MATCH_OFFSET	riscv/debug_defines.h	606;"	d
CSR_MCONTROL_M_LENGTH	riscv/debug_defines.h	613;"	d
CSR_MCONTROL_M_OFFSET	riscv/debug_defines.h	612;"	d
CSR_MCONTROL_S	riscv/debug_defines.h	620;"	d
CSR_MCONTROL_SELECT	riscv/debug_defines.h	478;"	d
CSR_MCONTROL_SELECT_LENGTH	riscv/debug_defines.h	477;"	d
CSR_MCONTROL_SELECT_OFFSET	riscv/debug_defines.h	476;"	d
CSR_MCONTROL_SIZEHI	riscv/debug_defines.h	458;"	d
CSR_MCONTROL_SIZEHI_LENGTH	riscv/debug_defines.h	457;"	d
CSR_MCONTROL_SIZEHI_OFFSET	riscv/debug_defines.h	456;"	d
CSR_MCONTROL_SIZELO	riscv/debug_defines.h	543;"	d
CSR_MCONTROL_SIZELO_LENGTH	riscv/debug_defines.h	542;"	d
CSR_MCONTROL_SIZELO_OFFSET	riscv/debug_defines.h	541;"	d
CSR_MCONTROL_STORE	riscv/debug_defines.h	639;"	d
CSR_MCONTROL_STORE_LENGTH	riscv/debug_defines.h	638;"	d
CSR_MCONTROL_STORE_OFFSET	riscv/debug_defines.h	637;"	d
CSR_MCONTROL_S_LENGTH	riscv/debug_defines.h	619;"	d
CSR_MCONTROL_S_OFFSET	riscv/debug_defines.h	618;"	d
CSR_MCONTROL_TIMING	riscv/debug_defines.h	510;"	d
CSR_MCONTROL_TIMING_LENGTH	riscv/debug_defines.h	509;"	d
CSR_MCONTROL_TIMING_OFFSET	riscv/debug_defines.h	508;"	d
CSR_MCONTROL_TYPE	riscv/debug_defines.h	435;"	d
CSR_MCONTROL_TYPE_LENGTH	riscv/debug_defines.h	434;"	d
CSR_MCONTROL_TYPE_OFFSET	riscv/debug_defines.h	433;"	d
CSR_MCONTROL_U	riscv/debug_defines.h	626;"	d
CSR_MCONTROL_U_LENGTH	riscv/debug_defines.h	625;"	d
CSR_MCONTROL_U_OFFSET	riscv/debug_defines.h	624;"	d
CSR_MCOUNTEREN	riscv/encoding.h	1604;"	d
CSR_MCYCLE	riscv/encoding.h	1637;"	d
CSR_MCYCLEH	riscv/encoding.h	1733;"	d
CSR_MEDELEG	riscv/encoding.h	1600;"	d
CSR_MEPC	riscv/encoding.h	1606;"	d
CSR_MHARTID	riscv/encoding.h	1700;"	d
CSR_MHPMCOUNTER10	riscv/encoding.h	1646;"	d
CSR_MHPMCOUNTER10H	riscv/encoding.h	1742;"	d
CSR_MHPMCOUNTER11	riscv/encoding.h	1647;"	d
CSR_MHPMCOUNTER11H	riscv/encoding.h	1743;"	d
CSR_MHPMCOUNTER12	riscv/encoding.h	1648;"	d
CSR_MHPMCOUNTER12H	riscv/encoding.h	1744;"	d
CSR_MHPMCOUNTER13	riscv/encoding.h	1649;"	d
CSR_MHPMCOUNTER13H	riscv/encoding.h	1745;"	d
CSR_MHPMCOUNTER14	riscv/encoding.h	1650;"	d
CSR_MHPMCOUNTER14H	riscv/encoding.h	1746;"	d
CSR_MHPMCOUNTER15	riscv/encoding.h	1651;"	d
CSR_MHPMCOUNTER15H	riscv/encoding.h	1747;"	d
CSR_MHPMCOUNTER16	riscv/encoding.h	1652;"	d
CSR_MHPMCOUNTER16H	riscv/encoding.h	1748;"	d
CSR_MHPMCOUNTER17	riscv/encoding.h	1653;"	d
CSR_MHPMCOUNTER17H	riscv/encoding.h	1749;"	d
CSR_MHPMCOUNTER18	riscv/encoding.h	1654;"	d
CSR_MHPMCOUNTER18H	riscv/encoding.h	1750;"	d
CSR_MHPMCOUNTER19	riscv/encoding.h	1655;"	d
CSR_MHPMCOUNTER19H	riscv/encoding.h	1751;"	d
CSR_MHPMCOUNTER20	riscv/encoding.h	1656;"	d
CSR_MHPMCOUNTER20H	riscv/encoding.h	1752;"	d
CSR_MHPMCOUNTER21	riscv/encoding.h	1657;"	d
CSR_MHPMCOUNTER21H	riscv/encoding.h	1753;"	d
CSR_MHPMCOUNTER22	riscv/encoding.h	1658;"	d
CSR_MHPMCOUNTER22H	riscv/encoding.h	1754;"	d
CSR_MHPMCOUNTER23	riscv/encoding.h	1659;"	d
CSR_MHPMCOUNTER23H	riscv/encoding.h	1755;"	d
CSR_MHPMCOUNTER24	riscv/encoding.h	1660;"	d
CSR_MHPMCOUNTER24H	riscv/encoding.h	1756;"	d
CSR_MHPMCOUNTER25	riscv/encoding.h	1661;"	d
CSR_MHPMCOUNTER25H	riscv/encoding.h	1757;"	d
CSR_MHPMCOUNTER26	riscv/encoding.h	1662;"	d
CSR_MHPMCOUNTER26H	riscv/encoding.h	1758;"	d
CSR_MHPMCOUNTER27	riscv/encoding.h	1663;"	d
CSR_MHPMCOUNTER27H	riscv/encoding.h	1759;"	d
CSR_MHPMCOUNTER28	riscv/encoding.h	1664;"	d
CSR_MHPMCOUNTER28H	riscv/encoding.h	1760;"	d
CSR_MHPMCOUNTER29	riscv/encoding.h	1665;"	d
CSR_MHPMCOUNTER29H	riscv/encoding.h	1761;"	d
CSR_MHPMCOUNTER3	riscv/encoding.h	1639;"	d
CSR_MHPMCOUNTER30	riscv/encoding.h	1666;"	d
CSR_MHPMCOUNTER30H	riscv/encoding.h	1762;"	d
CSR_MHPMCOUNTER31	riscv/encoding.h	1667;"	d
CSR_MHPMCOUNTER31H	riscv/encoding.h	1763;"	d
CSR_MHPMCOUNTER3H	riscv/encoding.h	1735;"	d
CSR_MHPMCOUNTER4	riscv/encoding.h	1640;"	d
CSR_MHPMCOUNTER4H	riscv/encoding.h	1736;"	d
CSR_MHPMCOUNTER5	riscv/encoding.h	1641;"	d
CSR_MHPMCOUNTER5H	riscv/encoding.h	1737;"	d
CSR_MHPMCOUNTER6	riscv/encoding.h	1642;"	d
CSR_MHPMCOUNTER6H	riscv/encoding.h	1738;"	d
CSR_MHPMCOUNTER7	riscv/encoding.h	1643;"	d
CSR_MHPMCOUNTER7H	riscv/encoding.h	1739;"	d
CSR_MHPMCOUNTER8	riscv/encoding.h	1644;"	d
CSR_MHPMCOUNTER8H	riscv/encoding.h	1740;"	d
CSR_MHPMCOUNTER9	riscv/encoding.h	1645;"	d
CSR_MHPMCOUNTER9H	riscv/encoding.h	1741;"	d
CSR_MHPMEVENT10	riscv/encoding.h	1675;"	d
CSR_MHPMEVENT11	riscv/encoding.h	1676;"	d
CSR_MHPMEVENT12	riscv/encoding.h	1677;"	d
CSR_MHPMEVENT13	riscv/encoding.h	1678;"	d
CSR_MHPMEVENT14	riscv/encoding.h	1679;"	d
CSR_MHPMEVENT15	riscv/encoding.h	1680;"	d
CSR_MHPMEVENT16	riscv/encoding.h	1681;"	d
CSR_MHPMEVENT17	riscv/encoding.h	1682;"	d
CSR_MHPMEVENT18	riscv/encoding.h	1683;"	d
CSR_MHPMEVENT19	riscv/encoding.h	1684;"	d
CSR_MHPMEVENT20	riscv/encoding.h	1685;"	d
CSR_MHPMEVENT21	riscv/encoding.h	1686;"	d
CSR_MHPMEVENT22	riscv/encoding.h	1687;"	d
CSR_MHPMEVENT23	riscv/encoding.h	1688;"	d
CSR_MHPMEVENT24	riscv/encoding.h	1689;"	d
CSR_MHPMEVENT25	riscv/encoding.h	1690;"	d
CSR_MHPMEVENT26	riscv/encoding.h	1691;"	d
CSR_MHPMEVENT27	riscv/encoding.h	1692;"	d
CSR_MHPMEVENT28	riscv/encoding.h	1693;"	d
CSR_MHPMEVENT29	riscv/encoding.h	1694;"	d
CSR_MHPMEVENT3	riscv/encoding.h	1668;"	d
CSR_MHPMEVENT30	riscv/encoding.h	1695;"	d
CSR_MHPMEVENT31	riscv/encoding.h	1696;"	d
CSR_MHPMEVENT4	riscv/encoding.h	1669;"	d
CSR_MHPMEVENT5	riscv/encoding.h	1670;"	d
CSR_MHPMEVENT6	riscv/encoding.h	1671;"	d
CSR_MHPMEVENT7	riscv/encoding.h	1672;"	d
CSR_MHPMEVENT8	riscv/encoding.h	1673;"	d
CSR_MHPMEVENT9	riscv/encoding.h	1674;"	d
CSR_MIDELEG	riscv/encoding.h	1601;"	d
CSR_MIE	riscv/encoding.h	1602;"	d
CSR_MIMPID	riscv/encoding.h	1699;"	d
CSR_MINSTRET	riscv/encoding.h	1638;"	d
CSR_MINSTRETH	riscv/encoding.h	1734;"	d
CSR_MINTSTATUS	riscv/encoding.h	1595;"	d
CSR_MIP	riscv/encoding.h	1609;"	d
CSR_MISA	riscv/encoding.h	1599;"	d
CSR_MNXTI	riscv/encoding.h	1594;"	d
CSR_MSCRATCH	riscv/encoding.h	1605;"	d
CSR_MSCRATCHCSW	riscv/encoding.h	1596;"	d
CSR_MSCRATCHCSWL	riscv/encoding.h	1597;"	d
CSR_MSTATUS	riscv/encoding.h	1598;"	d
CSR_MTVAL	riscv/encoding.h	1608;"	d
CSR_MTVEC	riscv/encoding.h	1603;"	d
CSR_MTVT	riscv/encoding.h	1593;"	d
CSR_MVENDORID	riscv/encoding.h	1697;"	d
CSR_PMPADDR0	riscv/encoding.h	1614;"	d
CSR_PMPADDR1	riscv/encoding.h	1615;"	d
CSR_PMPADDR10	riscv/encoding.h	1624;"	d
CSR_PMPADDR11	riscv/encoding.h	1625;"	d
CSR_PMPADDR12	riscv/encoding.h	1626;"	d
CSR_PMPADDR13	riscv/encoding.h	1627;"	d
CSR_PMPADDR14	riscv/encoding.h	1628;"	d
CSR_PMPADDR15	riscv/encoding.h	1629;"	d
CSR_PMPADDR2	riscv/encoding.h	1616;"	d
CSR_PMPADDR3	riscv/encoding.h	1617;"	d
CSR_PMPADDR4	riscv/encoding.h	1618;"	d
CSR_PMPADDR5	riscv/encoding.h	1619;"	d
CSR_PMPADDR6	riscv/encoding.h	1620;"	d
CSR_PMPADDR7	riscv/encoding.h	1621;"	d
CSR_PMPADDR8	riscv/encoding.h	1622;"	d
CSR_PMPADDR9	riscv/encoding.h	1623;"	d
CSR_PMPCFG0	riscv/encoding.h	1610;"	d
CSR_PMPCFG1	riscv/encoding.h	1611;"	d
CSR_PMPCFG2	riscv/encoding.h	1612;"	d
CSR_PMPCFG3	riscv/encoding.h	1613;"	d
CSR_SATP	riscv/encoding.h	1568;"	d
CSR_SCAUSE	riscv/encoding.h	1565;"	d
CSR_SCONTEXT	riscv/debug_defines.h	419;"	d
CSR_SCONTEXT_DATA	riscv/debug_defines.h	431;"	d
CSR_SCONTEXT_DATA_LENGTH	riscv/debug_defines.h	430;"	d
CSR_SCONTEXT_DATA_OFFSET	riscv/debug_defines.h	429;"	d
CSR_SCOUNTEREN	riscv/encoding.h	1562;"	d
CSR_SEPC	riscv/encoding.h	1564;"	d
CSR_SIE	riscv/encoding.h	1560;"	d
CSR_SINTSTATUS	riscv/encoding.h	1590;"	d
CSR_SIP	riscv/encoding.h	1567;"	d
CSR_SNXTI	riscv/encoding.h	1589;"	d
CSR_SSCRATCH	riscv/encoding.h	1563;"	d
CSR_SSCRATCHCSW	riscv/encoding.h	1591;"	d
CSR_SSCRATCHCSWL	riscv/encoding.h	1592;"	d
CSR_SSTATUS	riscv/encoding.h	1559;"	d
CSR_STVAL	riscv/encoding.h	1566;"	d
CSR_STVEC	riscv/encoding.h	1561;"	d
CSR_STVT	riscv/encoding.h	1588;"	d
CSR_TCONTROL	riscv/debug_defines.h	383;"	d
CSR_TCONTROL_MPTE	riscv/debug_defines.h	392;"	d
CSR_TCONTROL_MPTE_LENGTH	riscv/debug_defines.h	391;"	d
CSR_TCONTROL_MPTE_OFFSET	riscv/debug_defines.h	390;"	d
CSR_TCONTROL_MTE	riscv/debug_defines.h	405;"	d
CSR_TCONTROL_MTE_LENGTH	riscv/debug_defines.h	404;"	d
CSR_TCONTROL_MTE_OFFSET	riscv/debug_defines.h	403;"	d
CSR_TDATA1	riscv/debug_defines.h	311;"	d
CSR_TDATA1	riscv/encoding.h	1631;"	d
CSR_TDATA1_DATA	riscv/debug_defines.h	357;"	d
CSR_TDATA1_DATA_LENGTH	riscv/debug_defines.h	356;"	d
CSR_TDATA1_DATA_OFFSET	riscv/debug_defines.h	355;"	d
CSR_TDATA1_DMODE	riscv/debug_defines.h	351;"	d
CSR_TDATA1_DMODE_LENGTH	riscv/debug_defines.h	350;"	d
CSR_TDATA1_DMODE_OFFSET	riscv/debug_defines.h	349;"	d
CSR_TDATA1_TYPE	riscv/debug_defines.h	339;"	d
CSR_TDATA1_TYPE_LENGTH	riscv/debug_defines.h	338;"	d
CSR_TDATA1_TYPE_OFFSET	riscv/debug_defines.h	337;"	d
CSR_TDATA2	riscv/debug_defines.h	358;"	d
CSR_TDATA2	riscv/encoding.h	1632;"	d
CSR_TDATA2_DATA	riscv/debug_defines.h	361;"	d
CSR_TDATA2_DATA_LENGTH	riscv/debug_defines.h	360;"	d
CSR_TDATA2_DATA_OFFSET	riscv/debug_defines.h	359;"	d
CSR_TDATA3	riscv/debug_defines.h	362;"	d
CSR_TDATA3	riscv/encoding.h	1633;"	d
CSR_TDATA3_DATA	riscv/debug_defines.h	365;"	d
CSR_TDATA3_DATA_LENGTH	riscv/debug_defines.h	364;"	d
CSR_TDATA3_DATA_OFFSET	riscv/debug_defines.h	363;"	d
CSR_TEXTRA32	riscv/debug_defines.h	797;"	d
CSR_TEXTRA32_MSELECT	riscv/debug_defines.h	812;"	d
CSR_TEXTRA32_MSELECT_LENGTH	riscv/debug_defines.h	811;"	d
CSR_TEXTRA32_MSELECT_OFFSET	riscv/debug_defines.h	810;"	d
CSR_TEXTRA32_MVALUE	riscv/debug_defines.h	803;"	d
CSR_TEXTRA32_MVALUE_LENGTH	riscv/debug_defines.h	802;"	d
CSR_TEXTRA32_MVALUE_OFFSET	riscv/debug_defines.h	801;"	d
CSR_TEXTRA32_SSELECT	riscv/debug_defines.h	831;"	d
CSR_TEXTRA32_SSELECT_LENGTH	riscv/debug_defines.h	830;"	d
CSR_TEXTRA32_SSELECT_OFFSET	riscv/debug_defines.h	829;"	d
CSR_TEXTRA32_SVALUE	riscv/debug_defines.h	818;"	d
CSR_TEXTRA32_SVALUE_LENGTH	riscv/debug_defines.h	817;"	d
CSR_TEXTRA32_SVALUE_OFFSET	riscv/debug_defines.h	816;"	d
CSR_TEXTRA64	riscv/debug_defines.h	832;"	d
CSR_TEXTRA64_MSELECT	riscv/debug_defines.h	838;"	d
CSR_TEXTRA64_MSELECT_LENGTH	riscv/debug_defines.h	837;"	d
CSR_TEXTRA64_MSELECT_OFFSET	riscv/debug_defines.h	836;"	d
CSR_TEXTRA64_MVALUE	riscv/debug_defines.h	835;"	d
CSR_TEXTRA64_MVALUE_LENGTH	riscv/debug_defines.h	834;"	d
CSR_TEXTRA64_MVALUE_OFFSET	riscv/debug_defines.h	833;"	d
CSR_TEXTRA64_SSELECT	riscv/debug_defines.h	844;"	d
CSR_TEXTRA64_SSELECT_LENGTH	riscv/debug_defines.h	843;"	d
CSR_TEXTRA64_SSELECT_OFFSET	riscv/debug_defines.h	842;"	d
CSR_TEXTRA64_SVALUE	riscv/debug_defines.h	841;"	d
CSR_TEXTRA64_SVALUE_LENGTH	riscv/debug_defines.h	840;"	d
CSR_TEXTRA64_SVALUE_OFFSET	riscv/debug_defines.h	839;"	d
CSR_TIME	riscv/encoding.h	1526;"	d
CSR_TIMEH	riscv/encoding.h	1702;"	d
CSR_TINFO	riscv/debug_defines.h	366;"	d
CSR_TINFO_INFO	riscv/debug_defines.h	382;"	d
CSR_TINFO_INFO_LENGTH	riscv/debug_defines.h	381;"	d
CSR_TINFO_INFO_OFFSET	riscv/debug_defines.h	380;"	d
CSR_TSELECT	riscv/debug_defines.h	307;"	d
CSR_TSELECT	riscv/encoding.h	1630;"	d
CSR_TSELECT_INDEX	riscv/debug_defines.h	310;"	d
CSR_TSELECT_INDEX_LENGTH	riscv/debug_defines.h	309;"	d
CSR_TSELECT_INDEX_OFFSET	riscv/debug_defines.h	308;"	d
CSR_UCAUSE	riscv/encoding.h	1522;"	d
CSR_UEPC	riscv/encoding.h	1521;"	d
CSR_UIE	riscv/encoding.h	1515;"	d
CSR_UINTSTATUS	riscv/encoding.h	1585;"	d
CSR_UIP	riscv/encoding.h	1524;"	d
CSR_UNXTI	riscv/encoding.h	1584;"	d
CSR_USCRATCH	riscv/encoding.h	1520;"	d
CSR_USCRATCHCSW	riscv/encoding.h	1586;"	d
CSR_USCRATCHCSWL	riscv/encoding.h	1587;"	d
CSR_USTATUS	riscv/encoding.h	1514;"	d
CSR_UTVAL	riscv/encoding.h	1523;"	d
CSR_UTVEC	riscv/encoding.h	1516;"	d
CSR_UTVT	riscv/encoding.h	1583;"	d
CSR_VL	riscv/encoding.h	1557;"	d
CSR_VSATP	riscv/encoding.h	1577;"	d
CSR_VSCAUSE	riscv/encoding.h	1574;"	d
CSR_VSEPC	riscv/encoding.h	1573;"	d
CSR_VSIE	riscv/encoding.h	1570;"	d
CSR_VSIP	riscv/encoding.h	1576;"	d
CSR_VSSCRATCH	riscv/encoding.h	1572;"	d
CSR_VSSTATUS	riscv/encoding.h	1569;"	d
CSR_VSTART	riscv/encoding.h	1517;"	d
CSR_VSTVAL	riscv/encoding.h	1575;"	d
CSR_VSTVEC	riscv/encoding.h	1571;"	d
CSR_VTYPE	riscv/encoding.h	1558;"	d
CSR_VXRM	riscv/encoding.h	1519;"	d
CSR_VXSAT	riscv/encoding.h	1518;"	d
D	riscv/debug_module.cc	15;"	d	file:
D	riscv/jtag_dtm.cc	11;"	d	file:
D	riscv/remote_bitbang.cc	22;"	d	file:
D	riscv/remote_bitbang.cc	24;"	d	file:
DCSR_CAUSE	riscv/encoding.h	52;"	d
DCSR_CAUSE_DEBUGINT	riscv/encoding.h	61;"	d
DCSR_CAUSE_HALT	riscv/encoding.h	63;"	d
DCSR_CAUSE_HWBP	riscv/encoding.h	60;"	d
DCSR_CAUSE_NONE	riscv/encoding.h	58;"	d
DCSR_CAUSE_STEP	riscv/encoding.h	62;"	d
DCSR_CAUSE_SWBP	riscv/encoding.h	59;"	d
DCSR_DEBUGINT	riscv/encoding.h	53;"	d
DCSR_EBREAKH	riscv/encoding.h	47;"	d
DCSR_EBREAKM	riscv/encoding.h	46;"	d
DCSR_EBREAKS	riscv/encoding.h	48;"	d
DCSR_EBREAKU	riscv/encoding.h	49;"	d
DCSR_FULLRESET	riscv/encoding.h	45;"	d
DCSR_HALT	riscv/encoding.h	54;"	d
DCSR_NDRESET	riscv/encoding.h	44;"	d
DCSR_PRV	riscv/encoding.h	56;"	d
DCSR_STEP	riscv/encoding.h	55;"	d
DCSR_STOPCYCLE	riscv/encoding.h	50;"	d
DCSR_STOPTIME	riscv/encoding.h	51;"	d
DCSR_XDEBUGVER	riscv/encoding.h	43;"	d
DEBUG_END	riscv/decode.h	1736;"	d
DEBUG_ROM_DEFINES_H	riscv/debug_rom_defines.h	4;"	d
DEBUG_ROM_ENTRY	riscv/debug_rom_defines.h	20;"	d
DEBUG_ROM_EXCEPTION	riscv/debug_rom_defines.h	10;"	d
DEBUG_ROM_FLAGS	riscv/debug_rom_defines.h	14;"	d
DEBUG_ROM_FLAG_GO	riscv/debug_rom_defines.h	15;"	d
DEBUG_ROM_FLAG_RESUME	riscv/debug_rom_defines.h	16;"	d
DEBUG_ROM_GOING	riscv/debug_rom_defines.h	8;"	d
DEBUG_ROM_HALTED	riscv/debug_rom_defines.h	7;"	d
DEBUG_ROM_RESUMING	riscv/debug_rom_defines.h	9;"	d
DEBUG_ROM_TVEC	riscv/debug_rom_defines.h	21;"	d
DEBUG_ROM_WHERETO	riscv/debug_rom_defines.h	19;"	d
DEBUG_RVV	riscv/decode.h	316;"	d
DEBUG_RVV_FMA_VF	riscv/decode.h	325;"	d
DEBUG_RVV_FMA_VF	riscv/decode.h	331;"	d
DEBUG_RVV_FMA_VV	riscv/decode.h	323;"	d
DEBUG_RVV_FMA_VV	riscv/decode.h	330;"	d
DEBUG_RVV_FP_VF	riscv/decode.h	321;"	d
DEBUG_RVV_FP_VF	riscv/decode.h	329;"	d
DEBUG_RVV_FP_VV	riscv/decode.h	319;"	d
DEBUG_RVV_FP_VV	riscv/decode.h	328;"	d
DEBUG_START	riscv/decode.h	1735;"	d
DECLARE_CSR	riscv/interactive.cc	195;"	d	file:
DECLARE_CSR	riscv/interactive.cc	198;"	d	file:
DECLARE_CSR	riscv/regnames.cc	28;"	d	file:
DECLARE_CSR	riscv/regnames.cc	30;"	d	file:
DECLARE_INSN	riscv/processor.cc	1012;"	d	file:
DECLARE_INSN	riscv/processor.cc	1015;"	d	file:
DECLARE_MEM_TRAP	riscv/trap.h	41;"	d
DECLARE_TRAP	riscv/trap.h	35;"	d
DEFAULT_RSTVEC	riscv/encoding.h	153;"	d
DEFINE_INSN	riscv/processor.cc	1017;"	d	file:
DEFINE_INSN	riscv/processor.cc	1020;"	d	file:
DIRTY	riscv/cachesim.h	/^  static const uint64_t DIRTY = 1ULL << 62;$/;"	m	class:cache_sim_t
DMI_ABSTRACTAUTO	riscv/debug_defines.h	1267;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA	riscv/debug_defines.h	1283;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA_LENGTH	riscv/debug_defines.h	1282;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA_OFFSET	riscv/debug_defines.h	1281;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF	riscv/debug_defines.h	1275;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF_LENGTH	riscv/debug_defines.h	1274;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF_OFFSET	riscv/debug_defines.h	1273;"	d
DMI_ABSTRACTCS	riscv/debug_defines.h	1198;"	d
DMI_ABSTRACTCS_BUSY	riscv/debug_defines.h	1213;"	d
DMI_ABSTRACTCS_BUSY_LENGTH	riscv/debug_defines.h	1212;"	d
DMI_ABSTRACTCS_BUSY_OFFSET	riscv/debug_defines.h	1211;"	d
DMI_ABSTRACTCS_CMDERR	riscv/debug_defines.h	1244;"	d
DMI_ABSTRACTCS_CMDERR_LENGTH	riscv/debug_defines.h	1243;"	d
DMI_ABSTRACTCS_CMDERR_OFFSET	riscv/debug_defines.h	1242;"	d
DMI_ABSTRACTCS_DATACOUNT	riscv/debug_defines.h	1251;"	d
DMI_ABSTRACTCS_DATACOUNT_LENGTH	riscv/debug_defines.h	1250;"	d
DMI_ABSTRACTCS_DATACOUNT_OFFSET	riscv/debug_defines.h	1249;"	d
DMI_ABSTRACTCS_PROGBUFSIZE	riscv/debug_defines.h	1204;"	d
DMI_ABSTRACTCS_PROGBUFSIZE_LENGTH	riscv/debug_defines.h	1203;"	d
DMI_ABSTRACTCS_PROGBUFSIZE_OFFSET	riscv/debug_defines.h	1202;"	d
DMI_ADDRESS	riscv/jtag_dtm.cc	29;"	d	file:
DMI_AUTHDATA	riscv/debug_defines.h	1305;"	d
DMI_AUTHDATA_DATA	riscv/debug_defines.h	1308;"	d
DMI_AUTHDATA_DATA_LENGTH	riscv/debug_defines.h	1307;"	d
DMI_AUTHDATA_DATA_OFFSET	riscv/debug_defines.h	1306;"	d
DMI_COMMAND	riscv/debug_defines.h	1252;"	d
DMI_COMMAND_CMDTYPE	riscv/debug_defines.h	1259;"	d
DMI_COMMAND_CMDTYPE_LENGTH	riscv/debug_defines.h	1258;"	d
DMI_COMMAND_CMDTYPE_OFFSET	riscv/debug_defines.h	1257;"	d
DMI_COMMAND_CONTROL	riscv/debug_defines.h	1266;"	d
DMI_COMMAND_CONTROL_LENGTH	riscv/debug_defines.h	1265;"	d
DMI_COMMAND_CONTROL_OFFSET	riscv/debug_defines.h	1264;"	d
DMI_CONFSTRPTR0	riscv/debug_defines.h	1284;"	d
DMI_CONFSTRPTR0_ADDR	riscv/debug_defines.h	1287;"	d
DMI_CONFSTRPTR0_ADDR_LENGTH	riscv/debug_defines.h	1286;"	d
DMI_CONFSTRPTR0_ADDR_OFFSET	riscv/debug_defines.h	1285;"	d
DMI_CONFSTRPTR1	riscv/debug_defines.h	1288;"	d
DMI_CONFSTRPTR2	riscv/debug_defines.h	1289;"	d
DMI_CONFSTRPTR3	riscv/debug_defines.h	1290;"	d
DMI_CUSTOM	riscv/debug_defines.h	1574;"	d
DMI_CUSTOM0	riscv/debug_defines.h	1575;"	d
DMI_CUSTOM15	riscv/debug_defines.h	1576;"	d
DMI_DATA	riscv/jtag_dtm.cc	28;"	d	file:
DMI_DATA0	riscv/debug_defines.h	1295;"	d
DMI_DATA0_DATA	riscv/debug_defines.h	1298;"	d
DMI_DATA0_DATA_LENGTH	riscv/debug_defines.h	1297;"	d
DMI_DATA0_DATA_OFFSET	riscv/debug_defines.h	1296;"	d
DMI_DATA11	riscv/debug_defines.h	1299;"	d
DMI_DMCONTROL	riscv/debug_defines.h	992;"	d
DMI_DMCONTROL_ACKHAVERESET	riscv/debug_defines.h	1044;"	d
DMI_DMCONTROL_ACKHAVERESET_LENGTH	riscv/debug_defines.h	1043;"	d
DMI_DMCONTROL_ACKHAVERESET_OFFSET	riscv/debug_defines.h	1042;"	d
DMI_DMCONTROL_CLRRESETHALTREQ	riscv/debug_defines.h	1099;"	d
DMI_DMCONTROL_CLRRESETHALTREQ_LENGTH	riscv/debug_defines.h	1098;"	d
DMI_DMCONTROL_CLRRESETHALTREQ_OFFSET	riscv/debug_defines.h	1097;"	d
DMI_DMCONTROL_DMACTIVE	riscv/debug_defines.h	1140;"	d
DMI_DMCONTROL_DMACTIVE_LENGTH	riscv/debug_defines.h	1139;"	d
DMI_DMCONTROL_DMACTIVE_OFFSET	riscv/debug_defines.h	1138;"	d
DMI_DMCONTROL_HALTREQ	riscv/debug_defines.h	1005;"	d
DMI_DMCONTROL_HALTREQ_LENGTH	riscv/debug_defines.h	1004;"	d
DMI_DMCONTROL_HALTREQ_OFFSET	riscv/debug_defines.h	1003;"	d
DMI_DMCONTROL_HARTRESET	riscv/debug_defines.h	1034;"	d
DMI_DMCONTROL_HARTRESET_LENGTH	riscv/debug_defines.h	1033;"	d
DMI_DMCONTROL_HARTRESET_OFFSET	riscv/debug_defines.h	1032;"	d
DMI_DMCONTROL_HARTSELHI	riscv/debug_defines.h	1075;"	d
DMI_DMCONTROL_HARTSELHI_LENGTH	riscv/debug_defines.h	1074;"	d
DMI_DMCONTROL_HARTSELHI_OFFSET	riscv/debug_defines.h	1073;"	d
DMI_DMCONTROL_HARTSELLO	riscv/debug_defines.h	1068;"	d
DMI_DMCONTROL_HARTSELLO_LENGTH	riscv/debug_defines.h	1067;"	d
DMI_DMCONTROL_HARTSELLO_OFFSET	riscv/debug_defines.h	1066;"	d
DMI_DMCONTROL_HASEL	riscv/debug_defines.h	1061;"	d
DMI_DMCONTROL_HASEL_LENGTH	riscv/debug_defines.h	1060;"	d
DMI_DMCONTROL_HASEL_OFFSET	riscv/debug_defines.h	1059;"	d
DMI_DMCONTROL_NDMRESET	riscv/debug_defines.h	1111;"	d
DMI_DMCONTROL_NDMRESET_LENGTH	riscv/debug_defines.h	1110;"	d
DMI_DMCONTROL_NDMRESET_OFFSET	riscv/debug_defines.h	1109;"	d
DMI_DMCONTROL_RESUMEREQ	riscv/debug_defines.h	1017;"	d
DMI_DMCONTROL_RESUMEREQ_LENGTH	riscv/debug_defines.h	1016;"	d
DMI_DMCONTROL_RESUMEREQ_OFFSET	riscv/debug_defines.h	1015;"	d
DMI_DMCONTROL_SETRESETHALTREQ	riscv/debug_defines.h	1090;"	d
DMI_DMCONTROL_SETRESETHALTREQ_LENGTH	riscv/debug_defines.h	1089;"	d
DMI_DMCONTROL_SETRESETHALTREQ_OFFSET	riscv/debug_defines.h	1088;"	d
DMI_DMCS2	riscv/debug_defines.h	1309;"	d
DMI_DMCS2_EXTTRIGGER	riscv/debug_defines.h	1318;"	d
DMI_DMCS2_EXTTRIGGER_LENGTH	riscv/debug_defines.h	1317;"	d
DMI_DMCS2_EXTTRIGGER_OFFSET	riscv/debug_defines.h	1316;"	d
DMI_DMCS2_HALTGROUP	riscv/debug_defines.h	1334;"	d
DMI_DMCS2_HALTGROUP_LENGTH	riscv/debug_defines.h	1333;"	d
DMI_DMCS2_HALTGROUP_OFFSET	riscv/debug_defines.h	1332;"	d
DMI_DMCS2_HGSELECT	riscv/debug_defines.h	1357;"	d
DMI_DMCS2_HGSELECT_LENGTH	riscv/debug_defines.h	1356;"	d
DMI_DMCS2_HGSELECT_OFFSET	riscv/debug_defines.h	1355;"	d
DMI_DMCS2_HGWRITE	riscv/debug_defines.h	1347;"	d
DMI_DMCS2_HGWRITE_LENGTH	riscv/debug_defines.h	1346;"	d
DMI_DMCS2_HGWRITE_OFFSET	riscv/debug_defines.h	1345;"	d
DMI_DMSTATUS	riscv/debug_defines.h	845;"	d
DMI_DMSTATUS_ALLHALTED	riscv/debug_defines.h	928;"	d
DMI_DMSTATUS_ALLHALTED_LENGTH	riscv/debug_defines.h	927;"	d
DMI_DMSTATUS_ALLHALTED_OFFSET	riscv/debug_defines.h	926;"	d
DMI_DMSTATUS_ALLHAVERESET	riscv/debug_defines.h	863;"	d
DMI_DMSTATUS_ALLHAVERESET_LENGTH	riscv/debug_defines.h	862;"	d
DMI_DMSTATUS_ALLHAVERESET_OFFSET	riscv/debug_defines.h	861;"	d
DMI_DMSTATUS_ALLNONEXISTENT	riscv/debug_defines.h	891;"	d
DMI_DMSTATUS_ALLNONEXISTENT_LENGTH	riscv/debug_defines.h	890;"	d
DMI_DMSTATUS_ALLNONEXISTENT_OFFSET	riscv/debug_defines.h	889;"	d
DMI_DMSTATUS_ALLRESUMEACK	riscv/debug_defines.h	877;"	d
DMI_DMSTATUS_ALLRESUMEACK_LENGTH	riscv/debug_defines.h	876;"	d
DMI_DMSTATUS_ALLRESUMEACK_OFFSET	riscv/debug_defines.h	875;"	d
DMI_DMSTATUS_ALLRUNNING	riscv/debug_defines.h	916;"	d
DMI_DMSTATUS_ALLRUNNING_LENGTH	riscv/debug_defines.h	915;"	d
DMI_DMSTATUS_ALLRUNNING_OFFSET	riscv/debug_defines.h	914;"	d
DMI_DMSTATUS_ALLUNAVAIL	riscv/debug_defines.h	904;"	d
DMI_DMSTATUS_ALLUNAVAIL_LENGTH	riscv/debug_defines.h	903;"	d
DMI_DMSTATUS_ALLUNAVAIL_OFFSET	riscv/debug_defines.h	902;"	d
DMI_DMSTATUS_ANYHALTED	riscv/debug_defines.h	934;"	d
DMI_DMSTATUS_ANYHALTED_LENGTH	riscv/debug_defines.h	933;"	d
DMI_DMSTATUS_ANYHALTED_OFFSET	riscv/debug_defines.h	932;"	d
DMI_DMSTATUS_ANYHAVERESET	riscv/debug_defines.h	870;"	d
DMI_DMSTATUS_ANYHAVERESET_LENGTH	riscv/debug_defines.h	869;"	d
DMI_DMSTATUS_ANYHAVERESET_OFFSET	riscv/debug_defines.h	868;"	d
DMI_DMSTATUS_ANYNONEXISTENT	riscv/debug_defines.h	898;"	d
DMI_DMSTATUS_ANYNONEXISTENT_LENGTH	riscv/debug_defines.h	897;"	d
DMI_DMSTATUS_ANYNONEXISTENT_OFFSET	riscv/debug_defines.h	896;"	d
DMI_DMSTATUS_ANYRESUMEACK	riscv/debug_defines.h	884;"	d
DMI_DMSTATUS_ANYRESUMEACK_LENGTH	riscv/debug_defines.h	883;"	d
DMI_DMSTATUS_ANYRESUMEACK_OFFSET	riscv/debug_defines.h	882;"	d
DMI_DMSTATUS_ANYRUNNING	riscv/debug_defines.h	922;"	d
DMI_DMSTATUS_ANYRUNNING_LENGTH	riscv/debug_defines.h	921;"	d
DMI_DMSTATUS_ANYRUNNING_OFFSET	riscv/debug_defines.h	920;"	d
DMI_DMSTATUS_ANYUNAVAIL	riscv/debug_defines.h	910;"	d
DMI_DMSTATUS_ANYUNAVAIL_LENGTH	riscv/debug_defines.h	909;"	d
DMI_DMSTATUS_ANYUNAVAIL_OFFSET	riscv/debug_defines.h	908;"	d
DMI_DMSTATUS_AUTHBUSY	riscv/debug_defines.h	958;"	d
DMI_DMSTATUS_AUTHBUSY_LENGTH	riscv/debug_defines.h	957;"	d
DMI_DMSTATUS_AUTHBUSY_OFFSET	riscv/debug_defines.h	956;"	d
DMI_DMSTATUS_AUTHENTICATED	riscv/debug_defines.h	945;"	d
DMI_DMSTATUS_AUTHENTICATED_LENGTH	riscv/debug_defines.h	944;"	d
DMI_DMSTATUS_AUTHENTICATED_OFFSET	riscv/debug_defines.h	943;"	d
DMI_DMSTATUS_CONFSTRPTRVALID	riscv/debug_defines.h	976;"	d
DMI_DMSTATUS_CONFSTRPTRVALID_LENGTH	riscv/debug_defines.h	975;"	d
DMI_DMSTATUS_CONFSTRPTRVALID_OFFSET	riscv/debug_defines.h	974;"	d
DMI_DMSTATUS_HASRESETHALTREQ	riscv/debug_defines.h	966;"	d
DMI_DMSTATUS_HASRESETHALTREQ_LENGTH	riscv/debug_defines.h	965;"	d
DMI_DMSTATUS_HASRESETHALTREQ_OFFSET	riscv/debug_defines.h	964;"	d
DMI_DMSTATUS_IMPEBREAK	riscv/debug_defines.h	856;"	d
DMI_DMSTATUS_IMPEBREAK_LENGTH	riscv/debug_defines.h	855;"	d
DMI_DMSTATUS_IMPEBREAK_OFFSET	riscv/debug_defines.h	854;"	d
DMI_DMSTATUS_VERSION	riscv/debug_defines.h	991;"	d
DMI_DMSTATUS_VERSION_LENGTH	riscv/debug_defines.h	990;"	d
DMI_DMSTATUS_VERSION_OFFSET	riscv/debug_defines.h	989;"	d
DMI_HALTSUM0	riscv/debug_defines.h	1358;"	d
DMI_HALTSUM0_HALTSUM0	riscv/debug_defines.h	1361;"	d
DMI_HALTSUM0_HALTSUM0_LENGTH	riscv/debug_defines.h	1360;"	d
DMI_HALTSUM0_HALTSUM0_OFFSET	riscv/debug_defines.h	1359;"	d
DMI_HALTSUM1	riscv/debug_defines.h	1362;"	d
DMI_HALTSUM1_HALTSUM1	riscv/debug_defines.h	1365;"	d
DMI_HALTSUM1_HALTSUM1_LENGTH	riscv/debug_defines.h	1364;"	d
DMI_HALTSUM1_HALTSUM1_OFFSET	riscv/debug_defines.h	1363;"	d
DMI_HALTSUM2	riscv/debug_defines.h	1366;"	d
DMI_HALTSUM2_HALTSUM2	riscv/debug_defines.h	1369;"	d
DMI_HALTSUM2_HALTSUM2_LENGTH	riscv/debug_defines.h	1368;"	d
DMI_HALTSUM2_HALTSUM2_OFFSET	riscv/debug_defines.h	1367;"	d
DMI_HALTSUM3	riscv/debug_defines.h	1370;"	d
DMI_HALTSUM3_HALTSUM3	riscv/debug_defines.h	1373;"	d
DMI_HALTSUM3_HALTSUM3_LENGTH	riscv/debug_defines.h	1372;"	d
DMI_HALTSUM3_HALTSUM3_OFFSET	riscv/debug_defines.h	1371;"	d
DMI_HARTINFO	riscv/debug_defines.h	1141;"	d
DMI_HARTINFO_DATAACCESS	riscv/debug_defines.h	1161;"	d
DMI_HARTINFO_DATAACCESS_LENGTH	riscv/debug_defines.h	1160;"	d
DMI_HARTINFO_DATAACCESS_OFFSET	riscv/debug_defines.h	1159;"	d
DMI_HARTINFO_DATAADDR	riscv/debug_defines.h	1184;"	d
DMI_HARTINFO_DATAADDR_LENGTH	riscv/debug_defines.h	1183;"	d
DMI_HARTINFO_DATAADDR_OFFSET	riscv/debug_defines.h	1182;"	d
DMI_HARTINFO_DATASIZE	riscv/debug_defines.h	1174;"	d
DMI_HARTINFO_DATASIZE_LENGTH	riscv/debug_defines.h	1173;"	d
DMI_HARTINFO_DATASIZE_OFFSET	riscv/debug_defines.h	1172;"	d
DMI_HARTINFO_NSCRATCH	riscv/debug_defines.h	1150;"	d
DMI_HARTINFO_NSCRATCH_LENGTH	riscv/debug_defines.h	1149;"	d
DMI_HARTINFO_NSCRATCH_OFFSET	riscv/debug_defines.h	1148;"	d
DMI_HAWINDOW	riscv/debug_defines.h	1194;"	d
DMI_HAWINDOWSEL	riscv/debug_defines.h	1185;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL	riscv/debug_defines.h	1193;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL_LENGTH	riscv/debug_defines.h	1192;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL_OFFSET	riscv/debug_defines.h	1191;"	d
DMI_HAWINDOW_MASKDATA	riscv/debug_defines.h	1197;"	d
DMI_HAWINDOW_MASKDATA_LENGTH	riscv/debug_defines.h	1196;"	d
DMI_HAWINDOW_MASKDATA_OFFSET	riscv/debug_defines.h	1195;"	d
DMI_NEXTDM	riscv/debug_defines.h	1291;"	d
DMI_NEXTDM_ADDR	riscv/debug_defines.h	1294;"	d
DMI_NEXTDM_ADDR_LENGTH	riscv/debug_defines.h	1293;"	d
DMI_NEXTDM_ADDR_OFFSET	riscv/debug_defines.h	1292;"	d
DMI_OP	riscv/jtag_dtm.cc	27;"	d	file:
DMI_OP_NOP	riscv/jtag_dtm.cc	36;"	d	file:
DMI_OP_READ	riscv/jtag_dtm.cc	37;"	d	file:
DMI_OP_RESERVED	riscv/jtag_dtm.cc	39;"	d	file:
DMI_OP_STATUS_BUSY	riscv/jtag_dtm.cc	34;"	d	file:
DMI_OP_STATUS_FAILED	riscv/jtag_dtm.cc	33;"	d	file:
DMI_OP_STATUS_RESERVED	riscv/jtag_dtm.cc	32;"	d	file:
DMI_OP_STATUS_SUCCESS	riscv/jtag_dtm.cc	31;"	d	file:
DMI_OP_WRITE	riscv/jtag_dtm.cc	38;"	d	file:
DMI_PROGBUF0	riscv/debug_defines.h	1300;"	d
DMI_PROGBUF0_DATA	riscv/debug_defines.h	1303;"	d
DMI_PROGBUF0_DATA_LENGTH	riscv/debug_defines.h	1302;"	d
DMI_PROGBUF0_DATA_OFFSET	riscv/debug_defines.h	1301;"	d
DMI_PROGBUF15	riscv/debug_defines.h	1304;"	d
DMI_SBADDRESS0	riscv/debug_defines.h	1512;"	d
DMI_SBADDRESS0_ADDRESS	riscv/debug_defines.h	1518;"	d
DMI_SBADDRESS0_ADDRESS_LENGTH	riscv/debug_defines.h	1517;"	d
DMI_SBADDRESS0_ADDRESS_OFFSET	riscv/debug_defines.h	1516;"	d
DMI_SBADDRESS1	riscv/debug_defines.h	1519;"	d
DMI_SBADDRESS1_ADDRESS	riscv/debug_defines.h	1526;"	d
DMI_SBADDRESS1_ADDRESS_LENGTH	riscv/debug_defines.h	1525;"	d
DMI_SBADDRESS1_ADDRESS_OFFSET	riscv/debug_defines.h	1524;"	d
DMI_SBADDRESS2	riscv/debug_defines.h	1527;"	d
DMI_SBADDRESS2_ADDRESS	riscv/debug_defines.h	1534;"	d
DMI_SBADDRESS2_ADDRESS_LENGTH	riscv/debug_defines.h	1533;"	d
DMI_SBADDRESS2_ADDRESS_OFFSET	riscv/debug_defines.h	1532;"	d
DMI_SBADDRESS3	riscv/debug_defines.h	1535;"	d
DMI_SBADDRESS3_ADDRESS	riscv/debug_defines.h	1542;"	d
DMI_SBADDRESS3_ADDRESS_LENGTH	riscv/debug_defines.h	1541;"	d
DMI_SBADDRESS3_ADDRESS_OFFSET	riscv/debug_defines.h	1540;"	d
DMI_SBCS	riscv/debug_defines.h	1374;"	d
DMI_SBCS_SBACCESS	riscv/debug_defines.h	1436;"	d
DMI_SBCS_SBACCESS128	riscv/debug_defines.h	1487;"	d
DMI_SBCS_SBACCESS128_LENGTH	riscv/debug_defines.h	1486;"	d
DMI_SBCS_SBACCESS128_OFFSET	riscv/debug_defines.h	1485;"	d
DMI_SBCS_SBACCESS16	riscv/debug_defines.h	1505;"	d
DMI_SBCS_SBACCESS16_LENGTH	riscv/debug_defines.h	1504;"	d
DMI_SBCS_SBACCESS16_OFFSET	riscv/debug_defines.h	1503;"	d
DMI_SBCS_SBACCESS32	riscv/debug_defines.h	1499;"	d
DMI_SBCS_SBACCESS32_LENGTH	riscv/debug_defines.h	1498;"	d
DMI_SBCS_SBACCESS32_OFFSET	riscv/debug_defines.h	1497;"	d
DMI_SBCS_SBACCESS64	riscv/debug_defines.h	1493;"	d
DMI_SBCS_SBACCESS64_LENGTH	riscv/debug_defines.h	1492;"	d
DMI_SBCS_SBACCESS64_OFFSET	riscv/debug_defines.h	1491;"	d
DMI_SBCS_SBACCESS8	riscv/debug_defines.h	1511;"	d
DMI_SBCS_SBACCESS8_LENGTH	riscv/debug_defines.h	1510;"	d
DMI_SBCS_SBACCESS8_OFFSET	riscv/debug_defines.h	1509;"	d
DMI_SBCS_SBACCESS_LENGTH	riscv/debug_defines.h	1435;"	d
DMI_SBCS_SBACCESS_OFFSET	riscv/debug_defines.h	1434;"	d
DMI_SBCS_SBASIZE	riscv/debug_defines.h	1481;"	d
DMI_SBCS_SBASIZE_LENGTH	riscv/debug_defines.h	1480;"	d
DMI_SBCS_SBASIZE_OFFSET	riscv/debug_defines.h	1479;"	d
DMI_SBCS_SBAUTOINCREMENT	riscv/debug_defines.h	1443;"	d
DMI_SBCS_SBAUTOINCREMENT_LENGTH	riscv/debug_defines.h	1442;"	d
DMI_SBCS_SBAUTOINCREMENT_OFFSET	riscv/debug_defines.h	1441;"	d
DMI_SBCS_SBBUSY	riscv/debug_defines.h	1410;"	d
DMI_SBCS_SBBUSYERROR	riscv/debug_defines.h	1397;"	d
DMI_SBCS_SBBUSYERROR_LENGTH	riscv/debug_defines.h	1396;"	d
DMI_SBCS_SBBUSYERROR_OFFSET	riscv/debug_defines.h	1395;"	d
DMI_SBCS_SBBUSY_LENGTH	riscv/debug_defines.h	1409;"	d
DMI_SBCS_SBBUSY_OFFSET	riscv/debug_defines.h	1408;"	d
DMI_SBCS_SBERROR	riscv/debug_defines.h	1474;"	d
DMI_SBCS_SBERROR_LENGTH	riscv/debug_defines.h	1473;"	d
DMI_SBCS_SBERROR_OFFSET	riscv/debug_defines.h	1472;"	d
DMI_SBCS_SBREADONADDR	riscv/debug_defines.h	1417;"	d
DMI_SBCS_SBREADONADDR_LENGTH	riscv/debug_defines.h	1416;"	d
DMI_SBCS_SBREADONADDR_OFFSET	riscv/debug_defines.h	1415;"	d
DMI_SBCS_SBREADONDATA	riscv/debug_defines.h	1450;"	d
DMI_SBCS_SBREADONDATA_LENGTH	riscv/debug_defines.h	1449;"	d
DMI_SBCS_SBREADONDATA_OFFSET	riscv/debug_defines.h	1448;"	d
DMI_SBCS_SBVERSION	riscv/debug_defines.h	1385;"	d
DMI_SBCS_SBVERSION_LENGTH	riscv/debug_defines.h	1384;"	d
DMI_SBCS_SBVERSION_OFFSET	riscv/debug_defines.h	1383;"	d
DMI_SBDATA0	riscv/debug_defines.h	1543;"	d
DMI_SBDATA0_DATA	riscv/debug_defines.h	1549;"	d
DMI_SBDATA0_DATA_LENGTH	riscv/debug_defines.h	1548;"	d
DMI_SBDATA0_DATA_OFFSET	riscv/debug_defines.h	1547;"	d
DMI_SBDATA1	riscv/debug_defines.h	1550;"	d
DMI_SBDATA1_DATA	riscv/debug_defines.h	1557;"	d
DMI_SBDATA1_DATA_LENGTH	riscv/debug_defines.h	1556;"	d
DMI_SBDATA1_DATA_OFFSET	riscv/debug_defines.h	1555;"	d
DMI_SBDATA2	riscv/debug_defines.h	1558;"	d
DMI_SBDATA2_DATA	riscv/debug_defines.h	1565;"	d
DMI_SBDATA2_DATA_LENGTH	riscv/debug_defines.h	1564;"	d
DMI_SBDATA2_DATA_OFFSET	riscv/debug_defines.h	1563;"	d
DMI_SBDATA3	riscv/debug_defines.h	1566;"	d
DMI_SBDATA3_DATA	riscv/debug_defines.h	1573;"	d
DMI_SBDATA3_DATA_LENGTH	riscv/debug_defines.h	1572;"	d
DMI_SBDATA3_DATA_OFFSET	riscv/debug_defines.h	1571;"	d
DMI_SERCS	riscv/debug_defines.h	1736;"	d
DMI_SERCS_ERROR0	riscv/debug_defines.h	1819;"	d
DMI_SERCS_ERROR0_LENGTH	riscv/debug_defines.h	1818;"	d
DMI_SERCS_ERROR0_OFFSET	riscv/debug_defines.h	1817;"	d
DMI_SERCS_ERROR1	riscv/debug_defines.h	1805;"	d
DMI_SERCS_ERROR1_LENGTH	riscv/debug_defines.h	1804;"	d
DMI_SERCS_ERROR1_OFFSET	riscv/debug_defines.h	1803;"	d
DMI_SERCS_ERROR2	riscv/debug_defines.h	1796;"	d
DMI_SERCS_ERROR2_LENGTH	riscv/debug_defines.h	1795;"	d
DMI_SERCS_ERROR2_OFFSET	riscv/debug_defines.h	1794;"	d
DMI_SERCS_ERROR3	riscv/debug_defines.h	1787;"	d
DMI_SERCS_ERROR3_LENGTH	riscv/debug_defines.h	1786;"	d
DMI_SERCS_ERROR3_OFFSET	riscv/debug_defines.h	1785;"	d
DMI_SERCS_ERROR4	riscv/debug_defines.h	1778;"	d
DMI_SERCS_ERROR4_LENGTH	riscv/debug_defines.h	1777;"	d
DMI_SERCS_ERROR4_OFFSET	riscv/debug_defines.h	1776;"	d
DMI_SERCS_ERROR5	riscv/debug_defines.h	1769;"	d
DMI_SERCS_ERROR5_LENGTH	riscv/debug_defines.h	1768;"	d
DMI_SERCS_ERROR5_OFFSET	riscv/debug_defines.h	1767;"	d
DMI_SERCS_ERROR6	riscv/debug_defines.h	1760;"	d
DMI_SERCS_ERROR6_LENGTH	riscv/debug_defines.h	1759;"	d
DMI_SERCS_ERROR6_OFFSET	riscv/debug_defines.h	1758;"	d
DMI_SERCS_ERROR7	riscv/debug_defines.h	1751;"	d
DMI_SERCS_ERROR7_LENGTH	riscv/debug_defines.h	1750;"	d
DMI_SERCS_ERROR7_OFFSET	riscv/debug_defines.h	1749;"	d
DMI_SERCS_FULL0	riscv/debug_defines.h	1831;"	d
DMI_SERCS_FULL0_LENGTH	riscv/debug_defines.h	1830;"	d
DMI_SERCS_FULL0_OFFSET	riscv/debug_defines.h	1829;"	d
DMI_SERCS_FULL1	riscv/debug_defines.h	1811;"	d
DMI_SERCS_FULL1_LENGTH	riscv/debug_defines.h	1810;"	d
DMI_SERCS_FULL1_OFFSET	riscv/debug_defines.h	1809;"	d
DMI_SERCS_FULL2	riscv/debug_defines.h	1802;"	d
DMI_SERCS_FULL2_LENGTH	riscv/debug_defines.h	1801;"	d
DMI_SERCS_FULL2_OFFSET	riscv/debug_defines.h	1800;"	d
DMI_SERCS_FULL3	riscv/debug_defines.h	1793;"	d
DMI_SERCS_FULL3_LENGTH	riscv/debug_defines.h	1792;"	d
DMI_SERCS_FULL3_OFFSET	riscv/debug_defines.h	1791;"	d
DMI_SERCS_FULL4	riscv/debug_defines.h	1784;"	d
DMI_SERCS_FULL4_LENGTH	riscv/debug_defines.h	1783;"	d
DMI_SERCS_FULL4_OFFSET	riscv/debug_defines.h	1782;"	d
DMI_SERCS_FULL5	riscv/debug_defines.h	1775;"	d
DMI_SERCS_FULL5_LENGTH	riscv/debug_defines.h	1774;"	d
DMI_SERCS_FULL5_OFFSET	riscv/debug_defines.h	1773;"	d
DMI_SERCS_FULL6	riscv/debug_defines.h	1766;"	d
DMI_SERCS_FULL6_LENGTH	riscv/debug_defines.h	1765;"	d
DMI_SERCS_FULL6_OFFSET	riscv/debug_defines.h	1764;"	d
DMI_SERCS_FULL7	riscv/debug_defines.h	1757;"	d
DMI_SERCS_FULL7_LENGTH	riscv/debug_defines.h	1756;"	d
DMI_SERCS_FULL7_OFFSET	riscv/debug_defines.h	1755;"	d
DMI_SERCS_SERIAL	riscv/debug_defines.h	1748;"	d
DMI_SERCS_SERIALCOUNT	riscv/debug_defines.h	1742;"	d
DMI_SERCS_SERIALCOUNT_LENGTH	riscv/debug_defines.h	1741;"	d
DMI_SERCS_SERIALCOUNT_OFFSET	riscv/debug_defines.h	1740;"	d
DMI_SERCS_SERIAL_LENGTH	riscv/debug_defines.h	1747;"	d
DMI_SERCS_SERIAL_OFFSET	riscv/debug_defines.h	1746;"	d
DMI_SERCS_VALID0	riscv/debug_defines.h	1825;"	d
DMI_SERCS_VALID0_LENGTH	riscv/debug_defines.h	1824;"	d
DMI_SERCS_VALID0_OFFSET	riscv/debug_defines.h	1823;"	d
DMI_SERCS_VALID1	riscv/debug_defines.h	1808;"	d
DMI_SERCS_VALID1_LENGTH	riscv/debug_defines.h	1807;"	d
DMI_SERCS_VALID1_OFFSET	riscv/debug_defines.h	1806;"	d
DMI_SERCS_VALID2	riscv/debug_defines.h	1799;"	d
DMI_SERCS_VALID2_LENGTH	riscv/debug_defines.h	1798;"	d
DMI_SERCS_VALID2_OFFSET	riscv/debug_defines.h	1797;"	d
DMI_SERCS_VALID3	riscv/debug_defines.h	1790;"	d
DMI_SERCS_VALID3_LENGTH	riscv/debug_defines.h	1789;"	d
DMI_SERCS_VALID3_OFFSET	riscv/debug_defines.h	1788;"	d
DMI_SERCS_VALID4	riscv/debug_defines.h	1781;"	d
DMI_SERCS_VALID4_LENGTH	riscv/debug_defines.h	1780;"	d
DMI_SERCS_VALID4_OFFSET	riscv/debug_defines.h	1779;"	d
DMI_SERCS_VALID5	riscv/debug_defines.h	1772;"	d
DMI_SERCS_VALID5_LENGTH	riscv/debug_defines.h	1771;"	d
DMI_SERCS_VALID5_OFFSET	riscv/debug_defines.h	1770;"	d
DMI_SERCS_VALID6	riscv/debug_defines.h	1763;"	d
DMI_SERCS_VALID6_LENGTH	riscv/debug_defines.h	1762;"	d
DMI_SERCS_VALID6_OFFSET	riscv/debug_defines.h	1761;"	d
DMI_SERCS_VALID7	riscv/debug_defines.h	1754;"	d
DMI_SERCS_VALID7_LENGTH	riscv/debug_defines.h	1753;"	d
DMI_SERCS_VALID7_OFFSET	riscv/debug_defines.h	1752;"	d
DMI_SERRX	riscv/debug_defines.h	1836;"	d
DMI_SERRX_DATA	riscv/debug_defines.h	1839;"	d
DMI_SERRX_DATA_LENGTH	riscv/debug_defines.h	1838;"	d
DMI_SERRX_DATA_OFFSET	riscv/debug_defines.h	1837;"	d
DMI_SERTX	riscv/debug_defines.h	1832;"	d
DMI_SERTX_DATA	riscv/debug_defines.h	1835;"	d
DMI_SERTX_DATA_LENGTH	riscv/debug_defines.h	1834;"	d
DMI_SERTX_DATA_OFFSET	riscv/debug_defines.h	1833;"	d
DO_WRITE_FREG	riscv/decode.h	187;"	d
DRAM_BASE	riscv/encoding.h	157;"	d
DTMCONTROL_ABITS	riscv/jtag_dtm.cc	22;"	d	file:
DTMCONTROL_DBUSRESET	riscv/jtag_dtm.cc	25;"	d	file:
DTMCONTROL_DBUSSTAT	riscv/jtag_dtm.cc	23;"	d	file:
DTMCONTROL_IDLE	riscv/jtag_dtm.cc	24;"	d	file:
DTMCONTROL_VERSION	riscv/jtag_dtm.cc	21;"	d	file:
DTM_DMI	riscv/debug_defines.h	94;"	d
DTM_DMI_ADDRESS	riscv/debug_defines.h	101;"	d
DTM_DMI_ADDRESS_LENGTH	riscv/debug_defines.h	100;"	d
DTM_DMI_ADDRESS_OFFSET	riscv/debug_defines.h	99;"	d
DTM_DMI_DATA	riscv/debug_defines.h	108;"	d
DTM_DMI_DATA_LENGTH	riscv/debug_defines.h	107;"	d
DTM_DMI_DATA_OFFSET	riscv/debug_defines.h	106;"	d
DTM_DMI_OP	riscv/debug_defines.h	150;"	d
DTM_DMI_OP_LENGTH	riscv/debug_defines.h	149;"	d
DTM_DMI_OP_OFFSET	riscv/debug_defines.h	148;"	d
DTM_DTMCS	riscv/debug_defines.h	27;"	d
DTM_DTMCS_ABITS	riscv/debug_defines.h	83;"	d
DTM_DTMCS_ABITS_LENGTH	riscv/debug_defines.h	82;"	d
DTM_DTMCS_ABITS_OFFSET	riscv/debug_defines.h	81;"	d
DTM_DTMCS_DMIHARDRESET	riscv/debug_defines.h	38;"	d
DTM_DTMCS_DMIHARDRESET_LENGTH	riscv/debug_defines.h	37;"	d
DTM_DTMCS_DMIHARDRESET_OFFSET	riscv/debug_defines.h	36;"	d
DTM_DTMCS_DMIRESET	riscv/debug_defines.h	46;"	d
DTM_DTMCS_DMIRESET_LENGTH	riscv/debug_defines.h	45;"	d
DTM_DTMCS_DMIRESET_OFFSET	riscv/debug_defines.h	44;"	d
DTM_DTMCS_DMISTAT	riscv/debug_defines.h	77;"	d
DTM_DTMCS_DMISTAT_LENGTH	riscv/debug_defines.h	76;"	d
DTM_DTMCS_DMISTAT_OFFSET	riscv/debug_defines.h	75;"	d
DTM_DTMCS_IDLE	riscv/debug_defines.h	64;"	d
DTM_DTMCS_IDLE_LENGTH	riscv/debug_defines.h	63;"	d
DTM_DTMCS_IDLE_OFFSET	riscv/debug_defines.h	62;"	d
DTM_DTMCS_VERSION	riscv/debug_defines.h	93;"	d
DTM_DTMCS_VERSION_LENGTH	riscv/debug_defines.h	92;"	d
DTM_DTMCS_VERSION_OFFSET	riscv/debug_defines.h	91;"	d
DTM_IDCODE	riscv/debug_defines.h	1;"	d
DTM_IDCODE_1	riscv/debug_defines.h	26;"	d
DTM_IDCODE_1_LENGTH	riscv/debug_defines.h	25;"	d
DTM_IDCODE_1_OFFSET	riscv/debug_defines.h	24;"	d
DTM_IDCODE_MANUFID	riscv/debug_defines.h	23;"	d
DTM_IDCODE_MANUFID_LENGTH	riscv/debug_defines.h	22;"	d
DTM_IDCODE_MANUFID_OFFSET	riscv/debug_defines.h	21;"	d
DTM_IDCODE_PARTNUMBER	riscv/debug_defines.h	13;"	d
DTM_IDCODE_PARTNUMBER_LENGTH	riscv/debug_defines.h	12;"	d
DTM_IDCODE_PARTNUMBER_OFFSET	riscv/debug_defines.h	11;"	d
DTM_IDCODE_VERSION	riscv/debug_defines.h	7;"	d
DTM_IDCODE_VERSION_LENGTH	riscv/debug_defines.h	6;"	d
DTM_IDCODE_VERSION_OFFSET	riscv/debug_defines.h	5;"	d
ELEN	riscv/processor.h	/^    reg_t ELEN, VLEN, SLEN;$/;"	m	class:vectorUnit_t
EXIT1_DR	riscv/jtag_dtm.h	/^  EXIT1_DR,$/;"	e	enum:__anon10
EXIT1_IR	riscv/jtag_dtm.h	/^  EXIT1_IR,$/;"	e	enum:__anon10
EXIT2_DR	riscv/jtag_dtm.h	/^  EXIT2_DR,$/;"	e	enum:__anon10
EXIT2_IR	riscv/jtag_dtm.h	/^  EXIT2_IR,$/;"	e	enum:__anon10
EXT_IO_BASE	riscv/encoding.h	156;"	d
F32_SIGN	riscv/decode.h	265;"	d
F32_SIGN	riscv/insns/fmsub_s.h	/^WRITE_FRD(f32_mulAdd(f32(FRS1), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
F32_SIGN	riscv/insns/fnmadd_s.h	/^WRITE_FRD(f32_mulAdd(f32(f32(FRS1).v ^ F32_SIGN), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
F64_SIGN	riscv/decode.h	266;"	d
F64_SIGN	riscv/insns/fmsub_d.h	/^WRITE_FRD(f64_mulAdd(f64(FRS1), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
F64_SIGN	riscv/insns/fnmadd_d.h	/^WRITE_FRD(f64_mulAdd(f64(f64(FRS1).v ^ F64_SIGN), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
FETCH	riscv/memtracer.h	/^  FETCH,$/;"	e	enum:access_type
FLEN	riscv/decode.h	144;"	d
FPEXC_DZ	riscv/decode.h	49;"	d
FPEXC_NV	riscv/decode.h	50;"	d
FPEXC_NX	riscv/decode.h	46;"	d
FPEXC_OF	riscv/decode.h	48;"	d
FPEXC_UF	riscv/decode.h	47;"	d
FPR	riscv/processor.h	/^  regfile_t<freg_t, NFPR, false> FPR;$/;"	m	struct:state_t
FP_RD_0	riscv/decode.h	38;"	d
FP_RD_DN	riscv/decode.h	39;"	d
FP_RD_NE	riscv/decode.h	37;"	d
FP_RD_NMM	riscv/decode.h	41;"	d
FP_RD_UP	riscv/decode.h	40;"	d
FRS1	riscv/decode.h	182;"	d
FRS2	riscv/decode.h	183;"	d
FRS2	riscv/insns/fmadd_d.h	/^WRITE_FRD(f64_mulAdd(f64(FRS1), f64(FRS2), f64(FRS3)));$/;"	v
FRS2	riscv/insns/fmadd_q.h	/^WRITE_FRD(f128_mulAdd(f128(FRS1), f128(FRS2), f128(FRS3)));$/;"	v
FRS2	riscv/insns/fmadd_s.h	/^WRITE_FRD(f32_mulAdd(f32(FRS1), f32(FRS2), f32(FRS3)));$/;"	v
FRS2	riscv/insns/fmsub_d.h	/^WRITE_FRD(f64_mulAdd(f64(FRS1), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
FRS2	riscv/insns/fmsub_q.h	/^WRITE_FRD(f128_mulAdd(f128(FRS1), f128(FRS2), f128_negate(f128(FRS3))));$/;"	v
FRS2	riscv/insns/fmsub_s.h	/^WRITE_FRD(f32_mulAdd(f32(FRS1), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
FRS2	riscv/insns/fnmadd_d.h	/^WRITE_FRD(f64_mulAdd(f64(f64(FRS1).v ^ F64_SIGN), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
FRS2	riscv/insns/fnmadd_q.h	/^WRITE_FRD(f128_mulAdd(f128_negate(f128(FRS1)), f128(FRS2), f128_negate(f128(FRS3))));$/;"	v
FRS2	riscv/insns/fnmadd_s.h	/^WRITE_FRD(f32_mulAdd(f32(f32(FRS1).v ^ F32_SIGN), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
FRS2	riscv/insns/fnmsub_d.h	/^WRITE_FRD(f64_mulAdd(f64(f64(FRS1).v ^ F64_SIGN), f64(FRS2), f64(FRS3)));$/;"	v
FRS2	riscv/insns/fnmsub_q.h	/^WRITE_FRD(f128_mulAdd(f128_negate(f128(FRS1)), f128(FRS2), f128(FRS3)));$/;"	v
FRS2	riscv/insns/fnmsub_s.h	/^WRITE_FRD(f32_mulAdd(f32(f32(FRS1).v ^ F32_SIGN), f32(FRS2), f32(FRS3)));$/;"	v
FRS3	riscv/decode.h	184;"	d
FSR_AEXC	riscv/decode.h	58;"	d
FSR_AEXC_SHIFT	riscv/decode.h	52;"	d
FSR_DZA	riscv/decode.h	56;"	d
FSR_NVA	riscv/decode.h	53;"	d
FSR_NXA	riscv/decode.h	57;"	d
FSR_OFA	riscv/decode.h	54;"	d
FSR_RD	riscv/decode.h	44;"	d
FSR_RD_SHIFT	riscv/decode.h	43;"	d
FSR_UFA	riscv/decode.h	55;"	d
HASH_SIZE	riscv/disasm.h	/^  static const int HASH_SIZE = 256;$/;"	m	class:disassembler_t
ICACHE_ACCESS	riscv/execute.cc	193;"	d	file:
ICACHE_ENTRIES	riscv/mmu.h	/^  static const reg_t ICACHE_ENTRIES = 1024;$/;"	m	class:mmu_t
INSNS_PER_RTC_TICK	riscv/sim.h	/^  static const size_t INSNS_PER_RTC_TICK = 100; \/\/ 10 MHz clock for 1 BIPS core$/;"	m	class:sim_t
INTERLEAVE	riscv/sim.h	/^  static const size_t INTERLEAVE = 5000;$/;"	m	class:sim_t
INT_ROUNDING	riscv/decode.h	521;"	d
INVALID_RM	riscv/processor.h	/^  INVALID_RM$/;"	e	enum:VRM
IRQ_COP	riscv/encoding.h	150;"	d
IRQ_HOST	riscv/encoding.h	151;"	d
IRQ_H_EXT	riscv/encoding.h	148;"	d
IRQ_H_SOFT	riscv/encoding.h	142;"	d
IRQ_H_TIMER	riscv/encoding.h	145;"	d
IRQ_M_EXT	riscv/encoding.h	149;"	d
IRQ_M_SOFT	riscv/encoding.h	143;"	d
IRQ_M_TIMER	riscv/encoding.h	146;"	d
IRQ_S_EXT	riscv/encoding.h	147;"	d
IRQ_S_SOFT	riscv/encoding.h	141;"	d
IRQ_S_TIMER	riscv/encoding.h	144;"	d
IR_DBUS	riscv/jtag_dtm.cc	/^  IR_DBUS=0x11,$/;"	e	enum:__anon9	file:
IR_DTMCONTROL	riscv/jtag_dtm.cc	/^  IR_DTMCONTROL=0x10,$/;"	e	enum:__anon9	file:
IR_IDCODE	riscv/jtag_dtm.cc	/^  IR_IDCODE=1,$/;"	e	enum:__anon9	file:
IR_RESET	riscv/jtag_dtm.cc	/^  IR_RESET=0x1c$/;"	e	enum:__anon9	file:
JTAG_DTM_H	riscv/jtag_dtm.h	2;"	d
JUMP_TARGET	riscv/decode.h	192;"	d
JUMP_TARGET	riscv/insns/jal.h	/^set_pc(JUMP_TARGET);$/;"	v
LOAD	riscv/memtracer.h	/^  LOAD,$/;"	e	enum:access_type
MASK_ADD	riscv/encoding.h	266;"	d
MASK_ADDI	riscv/encoding.h	248;"	d
MASK_ADDIW	riscv/encoding.h	286;"	d
MASK_ADDW	riscv/encoding.h	294;"	d
MASK_AMOADD_D	riscv/encoding.h	378;"	d
MASK_AMOADD_W	riscv/encoding.h	356;"	d
MASK_AMOAND_D	riscv/encoding.h	384;"	d
MASK_AMOAND_W	riscv/encoding.h	362;"	d
MASK_AMOMAXU_D	riscv/encoding.h	392;"	d
MASK_AMOMAXU_W	riscv/encoding.h	370;"	d
MASK_AMOMAX_D	riscv/encoding.h	388;"	d
MASK_AMOMAX_W	riscv/encoding.h	366;"	d
MASK_AMOMINU_D	riscv/encoding.h	390;"	d
MASK_AMOMINU_W	riscv/encoding.h	368;"	d
MASK_AMOMIN_D	riscv/encoding.h	386;"	d
MASK_AMOMIN_W	riscv/encoding.h	364;"	d
MASK_AMOOR_D	riscv/encoding.h	382;"	d
MASK_AMOOR_W	riscv/encoding.h	360;"	d
MASK_AMOSWAP_D	riscv/encoding.h	394;"	d
MASK_AMOSWAP_W	riscv/encoding.h	372;"	d
MASK_AMOXOR_D	riscv/encoding.h	380;"	d
MASK_AMOXOR_W	riscv/encoding.h	358;"	d
MASK_AND	riscv/encoding.h	284;"	d
MASK_ANDI	riscv/encoding.h	264;"	d
MASK_AUIPC	riscv/encoding.h	246;"	d
MASK_BEQ	riscv/encoding.h	228;"	d
MASK_BGE	riscv/encoding.h	234;"	d
MASK_BGEU	riscv/encoding.h	238;"	d
MASK_BLT	riscv/encoding.h	232;"	d
MASK_BLTU	riscv/encoding.h	236;"	d
MASK_BNE	riscv/encoding.h	230;"	d
MASK_CSRRC	riscv/encoding.h	420;"	d
MASK_CSRRCI	riscv/encoding.h	426;"	d
MASK_CSRRS	riscv/encoding.h	418;"	d
MASK_CSRRSI	riscv/encoding.h	424;"	d
MASK_CSRRW	riscv/encoding.h	416;"	d
MASK_CSRRWI	riscv/encoding.h	422;"	d
MASK_CUSTOM0	riscv/encoding.h	722;"	d
MASK_CUSTOM0_RD	riscv/encoding.h	728;"	d
MASK_CUSTOM0_RD_RS1	riscv/encoding.h	730;"	d
MASK_CUSTOM0_RD_RS1_RS2	riscv/encoding.h	732;"	d
MASK_CUSTOM0_RS1	riscv/encoding.h	724;"	d
MASK_CUSTOM0_RS1_RS2	riscv/encoding.h	726;"	d
MASK_CUSTOM1	riscv/encoding.h	734;"	d
MASK_CUSTOM1_RD	riscv/encoding.h	740;"	d
MASK_CUSTOM1_RD_RS1	riscv/encoding.h	742;"	d
MASK_CUSTOM1_RD_RS1_RS2	riscv/encoding.h	744;"	d
MASK_CUSTOM1_RS1	riscv/encoding.h	736;"	d
MASK_CUSTOM1_RS1_RS2	riscv/encoding.h	738;"	d
MASK_CUSTOM2	riscv/encoding.h	746;"	d
MASK_CUSTOM2_RD	riscv/encoding.h	752;"	d
MASK_CUSTOM2_RD_RS1	riscv/encoding.h	754;"	d
MASK_CUSTOM2_RD_RS1_RS2	riscv/encoding.h	756;"	d
MASK_CUSTOM2_RS1	riscv/encoding.h	748;"	d
MASK_CUSTOM2_RS1_RS2	riscv/encoding.h	750;"	d
MASK_CUSTOM3	riscv/encoding.h	758;"	d
MASK_CUSTOM3_RD	riscv/encoding.h	764;"	d
MASK_CUSTOM3_RD_RS1	riscv/encoding.h	766;"	d
MASK_CUSTOM3_RD_RS1_RS2	riscv/encoding.h	768;"	d
MASK_CUSTOM3_RS1	riscv/encoding.h	760;"	d
MASK_CUSTOM3_RS1_RS2	riscv/encoding.h	762;"	d
MASK_C_ADD	riscv/encoding.h	714;"	d
MASK_C_ADDI	riscv/encoding.h	672;"	d
MASK_C_ADDI16SP	riscv/encoding.h	626;"	d
MASK_C_ADDI4SPN	riscv/encoding.h	658;"	d
MASK_C_ADDIW	riscv/encoding.h	644;"	d
MASK_C_ADDW	riscv/encoding.h	696;"	d
MASK_C_AND	riscv/encoding.h	692;"	d
MASK_C_ANDI	riscv/encoding.h	684;"	d
MASK_C_BEQZ	riscv/encoding.h	700;"	d
MASK_C_BNEZ	riscv/encoding.h	702;"	d
MASK_C_EBREAK	riscv/encoding.h	632;"	d
MASK_C_FLD	riscv/encoding.h	660;"	d
MASK_C_FLDSP	riscv/encoding.h	706;"	d
MASK_C_FLW	riscv/encoding.h	664;"	d
MASK_C_FLWSP	riscv/encoding.h	710;"	d
MASK_C_FSD	riscv/encoding.h	666;"	d
MASK_C_FSDSP	riscv/encoding.h	716;"	d
MASK_C_FSW	riscv/encoding.h	670;"	d
MASK_C_FSWSP	riscv/encoding.h	720;"	d
MASK_C_J	riscv/encoding.h	698;"	d
MASK_C_JAL	riscv/encoding.h	674;"	d
MASK_C_JALR	riscv/encoding.h	630;"	d
MASK_C_JR	riscv/encoding.h	628;"	d
MASK_C_LD	riscv/encoding.h	640;"	d
MASK_C_LDSP	riscv/encoding.h	646;"	d
MASK_C_LI	riscv/encoding.h	676;"	d
MASK_C_LQ	riscv/encoding.h	650;"	d
MASK_C_LQSP	riscv/encoding.h	654;"	d
MASK_C_LUI	riscv/encoding.h	678;"	d
MASK_C_LW	riscv/encoding.h	662;"	d
MASK_C_LWSP	riscv/encoding.h	708;"	d
MASK_C_MV	riscv/encoding.h	712;"	d
MASK_C_NOP	riscv/encoding.h	624;"	d
MASK_C_OR	riscv/encoding.h	690;"	d
MASK_C_SD	riscv/encoding.h	642;"	d
MASK_C_SDSP	riscv/encoding.h	648;"	d
MASK_C_SLLI	riscv/encoding.h	704;"	d
MASK_C_SLLI_RV32	riscv/encoding.h	638;"	d
MASK_C_SQ	riscv/encoding.h	652;"	d
MASK_C_SQSP	riscv/encoding.h	656;"	d
MASK_C_SRAI	riscv/encoding.h	682;"	d
MASK_C_SRAI_RV32	riscv/encoding.h	636;"	d
MASK_C_SRLI	riscv/encoding.h	680;"	d
MASK_C_SRLI_RV32	riscv/encoding.h	634;"	d
MASK_C_SUB	riscv/encoding.h	686;"	d
MASK_C_SUBW	riscv/encoding.h	694;"	d
MASK_C_SW	riscv/encoding.h	668;"	d
MASK_C_SWSP	riscv/encoding.h	718;"	d
MASK_C_XOR	riscv/encoding.h	688;"	d
MASK_DIV	riscv/encoding.h	338;"	d
MASK_DIVU	riscv/encoding.h	340;"	d
MASK_DIVUW	riscv/encoding.h	350;"	d
MASK_DIVW	riscv/encoding.h	348;"	d
MASK_DRET	riscv/encoding.h	410;"	d
MASK_EBREAK	riscv/encoding.h	402;"	d
MASK_ECALL	riscv/encoding.h	400;"	d
MASK_FADD_D	riscv/encoding.h	452;"	d
MASK_FADD_Q	riscv/encoding.h	476;"	d
MASK_FADD_S	riscv/encoding.h	432;"	d
MASK_FCLASS_D	riscv/encoding.h	544;"	d
MASK_FCLASS_Q	riscv/encoding.h	556;"	d
MASK_FCLASS_S	riscv/encoding.h	532;"	d
MASK_FCVT_D_L	riscv/encoding.h	572;"	d
MASK_FCVT_D_LU	riscv/encoding.h	574;"	d
MASK_FCVT_D_Q	riscv/encoding.h	498;"	d
MASK_FCVT_D_S	riscv/encoding.h	472;"	d
MASK_FCVT_D_W	riscv/encoding.h	568;"	d
MASK_FCVT_D_WU	riscv/encoding.h	570;"	d
MASK_FCVT_LU_D	riscv/encoding.h	540;"	d
MASK_FCVT_LU_Q	riscv/encoding.h	552;"	d
MASK_FCVT_LU_S	riscv/encoding.h	528;"	d
MASK_FCVT_L_D	riscv/encoding.h	538;"	d
MASK_FCVT_L_Q	riscv/encoding.h	550;"	d
MASK_FCVT_L_S	riscv/encoding.h	526;"	d
MASK_FCVT_Q_D	riscv/encoding.h	500;"	d
MASK_FCVT_Q_L	riscv/encoding.h	582;"	d
MASK_FCVT_Q_LU	riscv/encoding.h	584;"	d
MASK_FCVT_Q_S	riscv/encoding.h	496;"	d
MASK_FCVT_Q_W	riscv/encoding.h	578;"	d
MASK_FCVT_Q_WU	riscv/encoding.h	580;"	d
MASK_FCVT_S_D	riscv/encoding.h	470;"	d
MASK_FCVT_S_L	riscv/encoding.h	562;"	d
MASK_FCVT_S_LU	riscv/encoding.h	564;"	d
MASK_FCVT_S_Q	riscv/encoding.h	494;"	d
MASK_FCVT_S_W	riscv/encoding.h	558;"	d
MASK_FCVT_S_WU	riscv/encoding.h	560;"	d
MASK_FCVT_WU_D	riscv/encoding.h	536;"	d
MASK_FCVT_WU_Q	riscv/encoding.h	548;"	d
MASK_FCVT_WU_S	riscv/encoding.h	524;"	d
MASK_FCVT_W_D	riscv/encoding.h	534;"	d
MASK_FCVT_W_Q	riscv/encoding.h	546;"	d
MASK_FCVT_W_S	riscv/encoding.h	522;"	d
MASK_FDIV_D	riscv/encoding.h	458;"	d
MASK_FDIV_Q	riscv/encoding.h	482;"	d
MASK_FDIV_S	riscv/encoding.h	438;"	d
MASK_FENCE	riscv/encoding.h	326;"	d
MASK_FENCE_I	riscv/encoding.h	328;"	d
MASK_FEQ_D	riscv/encoding.h	514;"	d
MASK_FEQ_Q	riscv/encoding.h	520;"	d
MASK_FEQ_S	riscv/encoding.h	508;"	d
MASK_FLD	riscv/encoding.h	590;"	d
MASK_FLE_D	riscv/encoding.h	510;"	d
MASK_FLE_Q	riscv/encoding.h	516;"	d
MASK_FLE_S	riscv/encoding.h	504;"	d
MASK_FLQ	riscv/encoding.h	592;"	d
MASK_FLT_D	riscv/encoding.h	512;"	d
MASK_FLT_Q	riscv/encoding.h	518;"	d
MASK_FLT_S	riscv/encoding.h	506;"	d
MASK_FLW	riscv/encoding.h	588;"	d
MASK_FMADD_D	riscv/encoding.h	608;"	d
MASK_FMADD_Q	riscv/encoding.h	616;"	d
MASK_FMADD_S	riscv/encoding.h	600;"	d
MASK_FMAX_D	riscv/encoding.h	468;"	d
MASK_FMAX_Q	riscv/encoding.h	492;"	d
MASK_FMAX_S	riscv/encoding.h	448;"	d
MASK_FMIN_D	riscv/encoding.h	466;"	d
MASK_FMIN_Q	riscv/encoding.h	490;"	d
MASK_FMIN_S	riscv/encoding.h	446;"	d
MASK_FMSUB_D	riscv/encoding.h	610;"	d
MASK_FMSUB_Q	riscv/encoding.h	618;"	d
MASK_FMSUB_S	riscv/encoding.h	602;"	d
MASK_FMUL_D	riscv/encoding.h	456;"	d
MASK_FMUL_Q	riscv/encoding.h	480;"	d
MASK_FMUL_S	riscv/encoding.h	436;"	d
MASK_FMV_D_X	riscv/encoding.h	576;"	d
MASK_FMV_Q_X	riscv/encoding.h	586;"	d
MASK_FMV_W_X	riscv/encoding.h	566;"	d
MASK_FMV_X_D	riscv/encoding.h	542;"	d
MASK_FMV_X_Q	riscv/encoding.h	554;"	d
MASK_FMV_X_W	riscv/encoding.h	530;"	d
MASK_FNMADD_D	riscv/encoding.h	614;"	d
MASK_FNMADD_Q	riscv/encoding.h	622;"	d
MASK_FNMADD_S	riscv/encoding.h	606;"	d
MASK_FNMSUB_D	riscv/encoding.h	612;"	d
MASK_FNMSUB_Q	riscv/encoding.h	620;"	d
MASK_FNMSUB_S	riscv/encoding.h	604;"	d
MASK_FSD	riscv/encoding.h	596;"	d
MASK_FSGNJN_D	riscv/encoding.h	462;"	d
MASK_FSGNJN_Q	riscv/encoding.h	486;"	d
MASK_FSGNJN_S	riscv/encoding.h	442;"	d
MASK_FSGNJX_D	riscv/encoding.h	464;"	d
MASK_FSGNJX_Q	riscv/encoding.h	488;"	d
MASK_FSGNJX_S	riscv/encoding.h	444;"	d
MASK_FSGNJ_D	riscv/encoding.h	460;"	d
MASK_FSGNJ_Q	riscv/encoding.h	484;"	d
MASK_FSGNJ_S	riscv/encoding.h	440;"	d
MASK_FSQ	riscv/encoding.h	598;"	d
MASK_FSQRT_D	riscv/encoding.h	474;"	d
MASK_FSQRT_Q	riscv/encoding.h	502;"	d
MASK_FSQRT_S	riscv/encoding.h	450;"	d
MASK_FSUB_D	riscv/encoding.h	454;"	d
MASK_FSUB_Q	riscv/encoding.h	478;"	d
MASK_FSUB_S	riscv/encoding.h	434;"	d
MASK_FSW	riscv/encoding.h	594;"	d
MASK_HFENCE_GVMA	riscv/encoding.h	430;"	d
MASK_HFENCE_VVMA	riscv/encoding.h	428;"	d
MASK_JAL	riscv/encoding.h	242;"	d
MASK_JALR	riscv/encoding.h	240;"	d
MASK_LB	riscv/encoding.h	304;"	d
MASK_LBU	riscv/encoding.h	312;"	d
MASK_LD	riscv/encoding.h	310;"	d
MASK_LH	riscv/encoding.h	306;"	d
MASK_LHU	riscv/encoding.h	314;"	d
MASK_LR_D	riscv/encoding.h	396;"	d
MASK_LR_W	riscv/encoding.h	374;"	d
MASK_LUI	riscv/encoding.h	244;"	d
MASK_LW	riscv/encoding.h	308;"	d
MASK_LWU	riscv/encoding.h	316;"	d
MASK_MRET	riscv/encoding.h	408;"	d
MASK_MUL	riscv/encoding.h	330;"	d
MASK_MULH	riscv/encoding.h	332;"	d
MASK_MULHSU	riscv/encoding.h	334;"	d
MASK_MULHU	riscv/encoding.h	336;"	d
MASK_MULW	riscv/encoding.h	346;"	d
MASK_OR	riscv/encoding.h	282;"	d
MASK_ORI	riscv/encoding.h	262;"	d
MASK_REM	riscv/encoding.h	342;"	d
MASK_REMU	riscv/encoding.h	344;"	d
MASK_REMUW	riscv/encoding.h	354;"	d
MASK_REMW	riscv/encoding.h	352;"	d
MASK_SB	riscv/encoding.h	318;"	d
MASK_SC_D	riscv/encoding.h	398;"	d
MASK_SC_W	riscv/encoding.h	376;"	d
MASK_SD	riscv/encoding.h	324;"	d
MASK_SFENCE_VMA	riscv/encoding.h	412;"	d
MASK_SH	riscv/encoding.h	320;"	d
MASK_SLL	riscv/encoding.h	270;"	d
MASK_SLLI	riscv/encoding.h	250;"	d
MASK_SLLIW	riscv/encoding.h	288;"	d
MASK_SLLW	riscv/encoding.h	298;"	d
MASK_SLT	riscv/encoding.h	272;"	d
MASK_SLTI	riscv/encoding.h	252;"	d
MASK_SLTIU	riscv/encoding.h	254;"	d
MASK_SLTU	riscv/encoding.h	274;"	d
MASK_SRA	riscv/encoding.h	280;"	d
MASK_SRAI	riscv/encoding.h	260;"	d
MASK_SRAIW	riscv/encoding.h	292;"	d
MASK_SRAW	riscv/encoding.h	302;"	d
MASK_SRET	riscv/encoding.h	406;"	d
MASK_SRL	riscv/encoding.h	278;"	d
MASK_SRLI	riscv/encoding.h	258;"	d
MASK_SRLIW	riscv/encoding.h	290;"	d
MASK_SRLW	riscv/encoding.h	300;"	d
MASK_SUB	riscv/encoding.h	268;"	d
MASK_SUBW	riscv/encoding.h	296;"	d
MASK_SW	riscv/encoding.h	322;"	d
MASK_URET	riscv/encoding.h	404;"	d
MASK_VAADDU_VV	riscv/encoding.h	1296;"	d
MASK_VAADDU_VX	riscv/encoding.h	1390;"	d
MASK_VAADD_VV	riscv/encoding.h	1298;"	d
MASK_VAADD_VX	riscv/encoding.h	1392;"	d
MASK_VADC_VIM	riscv/encoding.h	1238;"	d
MASK_VADC_VVM	riscv/encoding.h	1156;"	d
MASK_VADC_VXM	riscv/encoding.h	1072;"	d
MASK_VADD_VI	riscv/encoding.h	1222;"	d
MASK_VADD_VV	riscv/encoding.h	1136;"	d
MASK_VADD_VX	riscv/encoding.h	1046;"	d
MASK_VAMOADDD_V	riscv/encoding.h	1478;"	d
MASK_VAMOADDQ_V	riscv/encoding.h	1496;"	d
MASK_VAMOADDW_V	riscv/encoding.h	1460;"	d
MASK_VAMOANDD_V	riscv/encoding.h	1482;"	d
MASK_VAMOANDQ_V	riscv/encoding.h	1500;"	d
MASK_VAMOANDW_V	riscv/encoding.h	1464;"	d
MASK_VAMOMAXD_V	riscv/encoding.h	1488;"	d
MASK_VAMOMAXQ_V	riscv/encoding.h	1506;"	d
MASK_VAMOMAXUD_V	riscv/encoding.h	1492;"	d
MASK_VAMOMAXUQ_V	riscv/encoding.h	1510;"	d
MASK_VAMOMAXUW_V	riscv/encoding.h	1474;"	d
MASK_VAMOMAXW_V	riscv/encoding.h	1470;"	d
MASK_VAMOMIND_V	riscv/encoding.h	1486;"	d
MASK_VAMOMINQ_V	riscv/encoding.h	1504;"	d
MASK_VAMOMINUD_V	riscv/encoding.h	1490;"	d
MASK_VAMOMINUQ_V	riscv/encoding.h	1508;"	d
MASK_VAMOMINUW_V	riscv/encoding.h	1472;"	d
MASK_VAMOMINW_V	riscv/encoding.h	1468;"	d
MASK_VAMOORD_V	riscv/encoding.h	1484;"	d
MASK_VAMOORQ_V	riscv/encoding.h	1502;"	d
MASK_VAMOORW_V	riscv/encoding.h	1466;"	d
MASK_VAMOSWAPD_V	riscv/encoding.h	1476;"	d
MASK_VAMOSWAPQ_V	riscv/encoding.h	1494;"	d
MASK_VAMOSWAPW_V	riscv/encoding.h	1458;"	d
MASK_VAMOXORD_V	riscv/encoding.h	1480;"	d
MASK_VAMOXORQ_V	riscv/encoding.h	1498;"	d
MASK_VAMOXORW_V	riscv/encoding.h	1462;"	d
MASK_VAND_VI	riscv/encoding.h	1226;"	d
MASK_VAND_VV	riscv/encoding.h	1148;"	d
MASK_VAND_VX	riscv/encoding.h	1060;"	d
MASK_VASUBU_VV	riscv/encoding.h	1300;"	d
MASK_VASUBU_VX	riscv/encoding.h	1394;"	d
MASK_VASUB_VV	riscv/encoding.h	1302;"	d
MASK_VASUB_VX	riscv/encoding.h	1396;"	d
MASK_VCOMPRESS_VM	riscv/encoding.h	1306;"	d
MASK_VDIVU_VV	riscv/encoding.h	1338;"	d
MASK_VDIVU_VX	riscv/encoding.h	1404;"	d
MASK_VDIV_VV	riscv/encoding.h	1340;"	d
MASK_VDIV_VX	riscv/encoding.h	1406;"	d
MASK_VDOTU_VV	riscv/encoding.h	1212;"	d
MASK_VDOT_VV	riscv/encoding.h	1214;"	d
MASK_VFADD_VF	riscv/encoding.h	862;"	d
MASK_VFADD_VV	riscv/encoding.h	936;"	d
MASK_VFCLASS_V	riscv/encoding.h	1020;"	d
MASK_VFCVT_F_XU_V	riscv/encoding.h	992;"	d
MASK_VFCVT_F_X_V	riscv/encoding.h	994;"	d
MASK_VFCVT_XU_F_V	riscv/encoding.h	988;"	d
MASK_VFCVT_X_F_V	riscv/encoding.h	990;"	d
MASK_VFDIV_VF	riscv/encoding.h	894;"	d
MASK_VFDIV_VV	riscv/encoding.h	968;"	d
MASK_VFDOT_VV	riscv/encoding.h	1036;"	d
MASK_VFIRST_M	riscv/encoding.h	1336;"	d
MASK_VFMACC_VF	riscv/encoding.h	910;"	d
MASK_VFMACC_VV	riscv/encoding.h	980;"	d
MASK_VFMADD_VF	riscv/encoding.h	902;"	d
MASK_VFMADD_VV	riscv/encoding.h	972;"	d
MASK_VFMAX_VF	riscv/encoding.h	868;"	d
MASK_VFMAX_VV	riscv/encoding.h	948;"	d
MASK_VFMERGE_VFM	riscv/encoding.h	878;"	d
MASK_VFMIN_VF	riscv/encoding.h	866;"	d
MASK_VFMIN_VV	riscv/encoding.h	944;"	d
MASK_VFMSAC_VF	riscv/encoding.h	914;"	d
MASK_VFMSAC_VV	riscv/encoding.h	984;"	d
MASK_VFMSUB_VF	riscv/encoding.h	906;"	d
MASK_VFMSUB_VV	riscv/encoding.h	976;"	d
MASK_VFMUL_VF	riscv/encoding.h	898;"	d
MASK_VFMUL_VV	riscv/encoding.h	970;"	d
MASK_VFMV_F_S	riscv/encoding.h	958;"	d
MASK_VFMV_S_F	riscv/encoding.h	876;"	d
MASK_VFMV_V_F	riscv/encoding.h	880;"	d
MASK_VFNCVT_F_F_V	riscv/encoding.h	1014;"	d
MASK_VFNCVT_F_XU_V	riscv/encoding.h	1010;"	d
MASK_VFNCVT_F_X_V	riscv/encoding.h	1012;"	d
MASK_VFNCVT_ROD_F_F_V	riscv/encoding.h	1016;"	d
MASK_VFNCVT_XU_F_V	riscv/encoding.h	1006;"	d
MASK_VFNCVT_X_F_V	riscv/encoding.h	1008;"	d
MASK_VFNMACC_VF	riscv/encoding.h	912;"	d
MASK_VFNMACC_VV	riscv/encoding.h	982;"	d
MASK_VFNMADD_VF	riscv/encoding.h	904;"	d
MASK_VFNMADD_VV	riscv/encoding.h	974;"	d
MASK_VFNMSAC_VF	riscv/encoding.h	916;"	d
MASK_VFNMSAC_VV	riscv/encoding.h	986;"	d
MASK_VFNMSUB_VF	riscv/encoding.h	908;"	d
MASK_VFNMSUB_VV	riscv/encoding.h	978;"	d
MASK_VFRDIV_VF	riscv/encoding.h	896;"	d
MASK_VFREDMAX_VS	riscv/encoding.h	950;"	d
MASK_VFREDMIN_VS	riscv/encoding.h	946;"	d
MASK_VFREDOSUM_VS	riscv/encoding.h	942;"	d
MASK_VFREDSUM_VS	riscv/encoding.h	938;"	d
MASK_VFRSUB_VF	riscv/encoding.h	900;"	d
MASK_VFSGNJN_VF	riscv/encoding.h	872;"	d
MASK_VFSGNJN_VV	riscv/encoding.h	954;"	d
MASK_VFSGNJX_VF	riscv/encoding.h	874;"	d
MASK_VFSGNJX_VV	riscv/encoding.h	956;"	d
MASK_VFSGNJ_VF	riscv/encoding.h	870;"	d
MASK_VFSGNJ_VV	riscv/encoding.h	952;"	d
MASK_VFSQRT_V	riscv/encoding.h	1018;"	d
MASK_VFSUB_VF	riscv/encoding.h	864;"	d
MASK_VFSUB_VV	riscv/encoding.h	940;"	d
MASK_VFWADD_VF	riscv/encoding.h	918;"	d
MASK_VFWADD_VV	riscv/encoding.h	1022;"	d
MASK_VFWADD_WF	riscv/encoding.h	922;"	d
MASK_VFWADD_WV	riscv/encoding.h	1030;"	d
MASK_VFWCVT_F_F_V	riscv/encoding.h	1004;"	d
MASK_VFWCVT_F_XU_V	riscv/encoding.h	1000;"	d
MASK_VFWCVT_F_X_V	riscv/encoding.h	1002;"	d
MASK_VFWCVT_XU_F_V	riscv/encoding.h	996;"	d
MASK_VFWCVT_X_F_V	riscv/encoding.h	998;"	d
MASK_VFWMACC_VF	riscv/encoding.h	928;"	d
MASK_VFWMACC_VV	riscv/encoding.h	1038;"	d
MASK_VFWMSAC_VF	riscv/encoding.h	932;"	d
MASK_VFWMSAC_VV	riscv/encoding.h	1042;"	d
MASK_VFWMUL_VF	riscv/encoding.h	926;"	d
MASK_VFWMUL_VV	riscv/encoding.h	1034;"	d
MASK_VFWNMACC_VF	riscv/encoding.h	930;"	d
MASK_VFWNMACC_VV	riscv/encoding.h	1040;"	d
MASK_VFWNMSAC_VF	riscv/encoding.h	934;"	d
MASK_VFWNMSAC_VV	riscv/encoding.h	1044;"	d
MASK_VFWREDOSUM_VS	riscv/encoding.h	1028;"	d
MASK_VFWREDSUM_VS	riscv/encoding.h	1024;"	d
MASK_VFWSUB_VF	riscv/encoding.h	920;"	d
MASK_VFWSUB_VV	riscv/encoding.h	1026;"	d
MASK_VFWSUB_WF	riscv/encoding.h	924;"	d
MASK_VFWSUB_WV	riscv/encoding.h	1032;"	d
MASK_VID_V	riscv/encoding.h	1332;"	d
MASK_VIOTA_M	riscv/encoding.h	1330;"	d
MASK_VLBFF_V	riscv/encoding.h	848;"	d
MASK_VLBUFF_V	riscv/encoding.h	856;"	d
MASK_VLBU_V	riscv/encoding.h	782;"	d
MASK_VLB_V	riscv/encoding.h	774;"	d
MASK_VLEFF_V	riscv/encoding.h	854;"	d
MASK_VLE_V	riscv/encoding.h	780;"	d
MASK_VLHFF_V	riscv/encoding.h	850;"	d
MASK_VLHUFF_V	riscv/encoding.h	858;"	d
MASK_VLHU_V	riscv/encoding.h	784;"	d
MASK_VLH_V	riscv/encoding.h	776;"	d
MASK_VLSBU_V	riscv/encoding.h	804;"	d
MASK_VLSB_V	riscv/encoding.h	796;"	d
MASK_VLSE_V	riscv/encoding.h	802;"	d
MASK_VLSHU_V	riscv/encoding.h	806;"	d
MASK_VLSH_V	riscv/encoding.h	798;"	d
MASK_VLSWU_V	riscv/encoding.h	808;"	d
MASK_VLSW_V	riscv/encoding.h	800;"	d
MASK_VLWFF_V	riscv/encoding.h	852;"	d
MASK_VLWUFF_V	riscv/encoding.h	860;"	d
MASK_VLWU_V	riscv/encoding.h	786;"	d
MASK_VLW_V	riscv/encoding.h	778;"	d
MASK_VLXBU_V	riscv/encoding.h	826;"	d
MASK_VLXB_V	riscv/encoding.h	818;"	d
MASK_VLXE_V	riscv/encoding.h	824;"	d
MASK_VLXHU_V	riscv/encoding.h	828;"	d
MASK_VLXH_V	riscv/encoding.h	820;"	d
MASK_VLXWU_V	riscv/encoding.h	830;"	d
MASK_VLXW_V	riscv/encoding.h	822;"	d
MASK_VMACC_VV	riscv/encoding.h	1358;"	d
MASK_VMACC_VX	riscv/encoding.h	1424;"	d
MASK_VMADC_VIM	riscv/encoding.h	1240;"	d
MASK_VMADC_VVM	riscv/encoding.h	1158;"	d
MASK_VMADC_VXM	riscv/encoding.h	1074;"	d
MASK_VMADD_VV	riscv/encoding.h	1354;"	d
MASK_VMADD_VX	riscv/encoding.h	1420;"	d
MASK_VMANDNOT_MM	riscv/encoding.h	1308;"	d
MASK_VMAND_MM	riscv/encoding.h	1310;"	d
MASK_VMAXU_VV	riscv/encoding.h	1144;"	d
MASK_VMAXU_VX	riscv/encoding.h	1056;"	d
MASK_VMAX_VV	riscv/encoding.h	1146;"	d
MASK_VMAX_VX	riscv/encoding.h	1058;"	d
MASK_VMERGE_VIM	riscv/encoding.h	1242;"	d
MASK_VMERGE_VVM	riscv/encoding.h	1164;"	d
MASK_VMERGE_VXM	riscv/encoding.h	1080;"	d
MASK_VMFEQ_VF	riscv/encoding.h	882;"	d
MASK_VMFEQ_VV	riscv/encoding.h	960;"	d
MASK_VMFGE_VF	riscv/encoding.h	892;"	d
MASK_VMFGT_VF	riscv/encoding.h	890;"	d
MASK_VMFLE_VF	riscv/encoding.h	884;"	d
MASK_VMFLE_VV	riscv/encoding.h	962;"	d
MASK_VMFLT_VF	riscv/encoding.h	886;"	d
MASK_VMFLT_VV	riscv/encoding.h	964;"	d
MASK_VMFNE_VF	riscv/encoding.h	888;"	d
MASK_VMFNE_VV	riscv/encoding.h	966;"	d
MASK_VMINU_VV	riscv/encoding.h	1140;"	d
MASK_VMINU_VX	riscv/encoding.h	1052;"	d
MASK_VMIN_VV	riscv/encoding.h	1142;"	d
MASK_VMIN_VX	riscv/encoding.h	1054;"	d
MASK_VMNAND_MM	riscv/encoding.h	1318;"	d
MASK_VMNOR_MM	riscv/encoding.h	1320;"	d
MASK_VMORNOT_MM	riscv/encoding.h	1316;"	d
MASK_VMOR_MM	riscv/encoding.h	1312;"	d
MASK_VMSBC_VVM	riscv/encoding.h	1162;"	d
MASK_VMSBC_VXM	riscv/encoding.h	1078;"	d
MASK_VMSBF_M	riscv/encoding.h	1324;"	d
MASK_VMSEQ_VI	riscv/encoding.h	1246;"	d
MASK_VMSEQ_VV	riscv/encoding.h	1168;"	d
MASK_VMSEQ_VX	riscv/encoding.h	1084;"	d
MASK_VMSGTU_VI	riscv/encoding.h	1254;"	d
MASK_VMSGTU_VX	riscv/encoding.h	1096;"	d
MASK_VMSGT_VI	riscv/encoding.h	1256;"	d
MASK_VMSGT_VX	riscv/encoding.h	1098;"	d
MASK_VMSIF_M	riscv/encoding.h	1328;"	d
MASK_VMSLEU_VI	riscv/encoding.h	1250;"	d
MASK_VMSLEU_VV	riscv/encoding.h	1176;"	d
MASK_VMSLEU_VX	riscv/encoding.h	1092;"	d
MASK_VMSLE_VI	riscv/encoding.h	1252;"	d
MASK_VMSLE_VV	riscv/encoding.h	1178;"	d
MASK_VMSLE_VX	riscv/encoding.h	1094;"	d
MASK_VMSLTU_VV	riscv/encoding.h	1172;"	d
MASK_VMSLTU_VX	riscv/encoding.h	1088;"	d
MASK_VMSLT_VV	riscv/encoding.h	1174;"	d
MASK_VMSLT_VX	riscv/encoding.h	1090;"	d
MASK_VMSNE_VI	riscv/encoding.h	1248;"	d
MASK_VMSNE_VV	riscv/encoding.h	1170;"	d
MASK_VMSNE_VX	riscv/encoding.h	1086;"	d
MASK_VMSOF_M	riscv/encoding.h	1326;"	d
MASK_VMULHSU_VV	riscv/encoding.h	1350;"	d
MASK_VMULHSU_VX	riscv/encoding.h	1416;"	d
MASK_VMULHU_VV	riscv/encoding.h	1346;"	d
MASK_VMULHU_VX	riscv/encoding.h	1412;"	d
MASK_VMULH_VV	riscv/encoding.h	1352;"	d
MASK_VMULH_VX	riscv/encoding.h	1418;"	d
MASK_VMUL_VV	riscv/encoding.h	1348;"	d
MASK_VMUL_VX	riscv/encoding.h	1414;"	d
MASK_VMV_S_X	riscv/encoding.h	1398;"	d
MASK_VMV_V_I	riscv/encoding.h	1244;"	d
MASK_VMV_V_V	riscv/encoding.h	1166;"	d
MASK_VMV_V_X	riscv/encoding.h	1082;"	d
MASK_VMV_X_S	riscv/encoding.h	1304;"	d
MASK_VMXNOR_MM	riscv/encoding.h	1322;"	d
MASK_VMXOR_MM	riscv/encoding.h	1314;"	d
MASK_VNCLIPU_VI	riscv/encoding.h	1276;"	d
MASK_VNCLIPU_VV	riscv/encoding.h	1204;"	d
MASK_VNCLIPU_VX	riscv/encoding.h	1124;"	d
MASK_VNCLIP_VI	riscv/encoding.h	1278;"	d
MASK_VNCLIP_VV	riscv/encoding.h	1206;"	d
MASK_VNCLIP_VX	riscv/encoding.h	1126;"	d
MASK_VNMSAC_VV	riscv/encoding.h	1360;"	d
MASK_VNMSAC_VX	riscv/encoding.h	1426;"	d
MASK_VNMSUB_VV	riscv/encoding.h	1356;"	d
MASK_VNMSUB_VX	riscv/encoding.h	1422;"	d
MASK_VNSRA_VI	riscv/encoding.h	1274;"	d
MASK_VNSRA_VV	riscv/encoding.h	1202;"	d
MASK_VNSRA_VX	riscv/encoding.h	1122;"	d
MASK_VNSRL_VI	riscv/encoding.h	1272;"	d
MASK_VNSRL_VV	riscv/encoding.h	1200;"	d
MASK_VNSRL_VX	riscv/encoding.h	1120;"	d
MASK_VOR_VI	riscv/encoding.h	1228;"	d
MASK_VOR_VV	riscv/encoding.h	1150;"	d
MASK_VOR_VX	riscv/encoding.h	1062;"	d
MASK_VPOPC_M	riscv/encoding.h	1334;"	d
MASK_VREDAND_VS	riscv/encoding.h	1282;"	d
MASK_VREDMAXU_VS	riscv/encoding.h	1292;"	d
MASK_VREDMAX_VS	riscv/encoding.h	1294;"	d
MASK_VREDMINU_VS	riscv/encoding.h	1288;"	d
MASK_VREDMIN_VS	riscv/encoding.h	1290;"	d
MASK_VREDOR_VS	riscv/encoding.h	1284;"	d
MASK_VREDSUM_VS	riscv/encoding.h	1280;"	d
MASK_VREDXOR_VS	riscv/encoding.h	1286;"	d
MASK_VREMU_VV	riscv/encoding.h	1342;"	d
MASK_VREMU_VX	riscv/encoding.h	1408;"	d
MASK_VREM_VV	riscv/encoding.h	1344;"	d
MASK_VREM_VX	riscv/encoding.h	1410;"	d
MASK_VRGATHER_VI	riscv/encoding.h	1232;"	d
MASK_VRGATHER_VV	riscv/encoding.h	1154;"	d
MASK_VRGATHER_VX	riscv/encoding.h	1066;"	d
MASK_VRSUB_VI	riscv/encoding.h	1224;"	d
MASK_VRSUB_VX	riscv/encoding.h	1050;"	d
MASK_VSADDU_VI	riscv/encoding.h	1258;"	d
MASK_VSADDU_VV	riscv/encoding.h	1180;"	d
MASK_VSADDU_VX	riscv/encoding.h	1100;"	d
MASK_VSADD_VI	riscv/encoding.h	1260;"	d
MASK_VSADD_VV	riscv/encoding.h	1182;"	d
MASK_VSADD_VX	riscv/encoding.h	1102;"	d
MASK_VSBC_VVM	riscv/encoding.h	1160;"	d
MASK_VSBC_VXM	riscv/encoding.h	1076;"	d
MASK_VSB_V	riscv/encoding.h	788;"	d
MASK_VSETVL	riscv/encoding.h	772;"	d
MASK_VSETVLI	riscv/encoding.h	770;"	d
MASK_VSE_V	riscv/encoding.h	794;"	d
MASK_VSH_V	riscv/encoding.h	790;"	d
MASK_VSLIDE1DOWN_VX	riscv/encoding.h	1402;"	d
MASK_VSLIDE1UP_VX	riscv/encoding.h	1400;"	d
MASK_VSLIDEDOWN_VI	riscv/encoding.h	1236;"	d
MASK_VSLIDEDOWN_VX	riscv/encoding.h	1070;"	d
MASK_VSLIDEUP_VI	riscv/encoding.h	1234;"	d
MASK_VSLIDEUP_VX	riscv/encoding.h	1068;"	d
MASK_VSLL_VI	riscv/encoding.h	1262;"	d
MASK_VSLL_VV	riscv/encoding.h	1188;"	d
MASK_VSLL_VX	riscv/encoding.h	1108;"	d
MASK_VSMUL_VV	riscv/encoding.h	1190;"	d
MASK_VSMUL_VX	riscv/encoding.h	1110;"	d
MASK_VSRA_VI	riscv/encoding.h	1266;"	d
MASK_VSRA_VV	riscv/encoding.h	1194;"	d
MASK_VSRA_VX	riscv/encoding.h	1114;"	d
MASK_VSRL_VI	riscv/encoding.h	1264;"	d
MASK_VSRL_VV	riscv/encoding.h	1192;"	d
MASK_VSRL_VX	riscv/encoding.h	1112;"	d
MASK_VSSB_V	riscv/encoding.h	810;"	d
MASK_VSSE_V	riscv/encoding.h	816;"	d
MASK_VSSH_V	riscv/encoding.h	812;"	d
MASK_VSSRA_VI	riscv/encoding.h	1270;"	d
MASK_VSSRA_VV	riscv/encoding.h	1198;"	d
MASK_VSSRA_VX	riscv/encoding.h	1118;"	d
MASK_VSSRL_VI	riscv/encoding.h	1268;"	d
MASK_VSSRL_VV	riscv/encoding.h	1196;"	d
MASK_VSSRL_VX	riscv/encoding.h	1116;"	d
MASK_VSSUBU_VV	riscv/encoding.h	1184;"	d
MASK_VSSUBU_VX	riscv/encoding.h	1104;"	d
MASK_VSSUB_VV	riscv/encoding.h	1186;"	d
MASK_VSSUB_VX	riscv/encoding.h	1106;"	d
MASK_VSSW_V	riscv/encoding.h	814;"	d
MASK_VSUB_VV	riscv/encoding.h	1138;"	d
MASK_VSUB_VX	riscv/encoding.h	1048;"	d
MASK_VSUXB_V	riscv/encoding.h	840;"	d
MASK_VSUXE_V	riscv/encoding.h	846;"	d
MASK_VSUXH_V	riscv/encoding.h	842;"	d
MASK_VSUXW_V	riscv/encoding.h	844;"	d
MASK_VSW_V	riscv/encoding.h	792;"	d
MASK_VSXB_V	riscv/encoding.h	832;"	d
MASK_VSXE_V	riscv/encoding.h	838;"	d
MASK_VSXH_V	riscv/encoding.h	834;"	d
MASK_VSXW_V	riscv/encoding.h	836;"	d
MASK_VWADDU_VV	riscv/encoding.h	1362;"	d
MASK_VWADDU_VX	riscv/encoding.h	1428;"	d
MASK_VWADDU_WV	riscv/encoding.h	1370;"	d
MASK_VWADDU_WX	riscv/encoding.h	1436;"	d
MASK_VWADD_VV	riscv/encoding.h	1364;"	d
MASK_VWADD_VX	riscv/encoding.h	1430;"	d
MASK_VWADD_WV	riscv/encoding.h	1372;"	d
MASK_VWADD_WX	riscv/encoding.h	1438;"	d
MASK_VWMACCSU_VV	riscv/encoding.h	1388;"	d
MASK_VWMACCSU_VX	riscv/encoding.h	1456;"	d
MASK_VWMACCUS_VX	riscv/encoding.h	1454;"	d
MASK_VWMACCU_VV	riscv/encoding.h	1384;"	d
MASK_VWMACCU_VX	riscv/encoding.h	1450;"	d
MASK_VWMACC_VV	riscv/encoding.h	1386;"	d
MASK_VWMACC_VX	riscv/encoding.h	1452;"	d
MASK_VWMULSU_VV	riscv/encoding.h	1380;"	d
MASK_VWMULSU_VX	riscv/encoding.h	1446;"	d
MASK_VWMULU_VV	riscv/encoding.h	1378;"	d
MASK_VWMULU_VX	riscv/encoding.h	1444;"	d
MASK_VWMUL_VV	riscv/encoding.h	1382;"	d
MASK_VWMUL_VX	riscv/encoding.h	1448;"	d
MASK_VWREDSUMU_VS	riscv/encoding.h	1208;"	d
MASK_VWREDSUM_VS	riscv/encoding.h	1210;"	d
MASK_VWSMACCSU_VV	riscv/encoding.h	1220;"	d
MASK_VWSMACCSU_VX	riscv/encoding.h	1134;"	d
MASK_VWSMACCUS_VX	riscv/encoding.h	1132;"	d
MASK_VWSMACCU_VV	riscv/encoding.h	1216;"	d
MASK_VWSMACCU_VX	riscv/encoding.h	1128;"	d
MASK_VWSMACC_VV	riscv/encoding.h	1218;"	d
MASK_VWSMACC_VX	riscv/encoding.h	1130;"	d
MASK_VWSUBU_VV	riscv/encoding.h	1366;"	d
MASK_VWSUBU_VX	riscv/encoding.h	1432;"	d
MASK_VWSUBU_WV	riscv/encoding.h	1374;"	d
MASK_VWSUBU_WX	riscv/encoding.h	1440;"	d
MASK_VWSUB_VV	riscv/encoding.h	1368;"	d
MASK_VWSUB_VX	riscv/encoding.h	1434;"	d
MASK_VWSUB_WV	riscv/encoding.h	1376;"	d
MASK_VWSUB_WX	riscv/encoding.h	1442;"	d
MASK_VXOR_VI	riscv/encoding.h	1230;"	d
MASK_VXOR_VV	riscv/encoding.h	1152;"	d
MASK_VXOR_VX	riscv/encoding.h	1064;"	d
MASK_WFI	riscv/encoding.h	414;"	d
MASK_XOR	riscv/encoding.h	276;"	d
MASK_XORI	riscv/encoding.h	256;"	d
MATCH_ADD	riscv/encoding.h	265;"	d
MATCH_ADDI	riscv/encoding.h	247;"	d
MATCH_ADDIW	riscv/encoding.h	285;"	d
MATCH_ADDW	riscv/encoding.h	293;"	d
MATCH_AMOADD_D	riscv/encoding.h	377;"	d
MATCH_AMOADD_W	riscv/encoding.h	355;"	d
MATCH_AMOAND_D	riscv/encoding.h	383;"	d
MATCH_AMOAND_W	riscv/encoding.h	361;"	d
MATCH_AMOMAXU_D	riscv/encoding.h	391;"	d
MATCH_AMOMAXU_W	riscv/encoding.h	369;"	d
MATCH_AMOMAX_D	riscv/encoding.h	387;"	d
MATCH_AMOMAX_W	riscv/encoding.h	365;"	d
MATCH_AMOMINU_D	riscv/encoding.h	389;"	d
MATCH_AMOMINU_W	riscv/encoding.h	367;"	d
MATCH_AMOMIN_D	riscv/encoding.h	385;"	d
MATCH_AMOMIN_W	riscv/encoding.h	363;"	d
MATCH_AMOOR_D	riscv/encoding.h	381;"	d
MATCH_AMOOR_W	riscv/encoding.h	359;"	d
MATCH_AMOSWAP_D	riscv/encoding.h	393;"	d
MATCH_AMOSWAP_W	riscv/encoding.h	371;"	d
MATCH_AMOXOR_D	riscv/encoding.h	379;"	d
MATCH_AMOXOR_W	riscv/encoding.h	357;"	d
MATCH_AND	riscv/encoding.h	283;"	d
MATCH_ANDI	riscv/encoding.h	263;"	d
MATCH_AUIPC	riscv/encoding.h	245;"	d
MATCH_BEQ	riscv/encoding.h	227;"	d
MATCH_BGE	riscv/encoding.h	233;"	d
MATCH_BGEU	riscv/encoding.h	237;"	d
MATCH_BLT	riscv/encoding.h	231;"	d
MATCH_BLTU	riscv/encoding.h	235;"	d
MATCH_BNE	riscv/encoding.h	229;"	d
MATCH_CSRRC	riscv/encoding.h	419;"	d
MATCH_CSRRCI	riscv/encoding.h	425;"	d
MATCH_CSRRS	riscv/encoding.h	417;"	d
MATCH_CSRRSI	riscv/encoding.h	423;"	d
MATCH_CSRRW	riscv/encoding.h	415;"	d
MATCH_CSRRWI	riscv/encoding.h	421;"	d
MATCH_CUSTOM0	riscv/encoding.h	721;"	d
MATCH_CUSTOM0_RD	riscv/encoding.h	727;"	d
MATCH_CUSTOM0_RD_RS1	riscv/encoding.h	729;"	d
MATCH_CUSTOM0_RD_RS1_RS2	riscv/encoding.h	731;"	d
MATCH_CUSTOM0_RS1	riscv/encoding.h	723;"	d
MATCH_CUSTOM0_RS1_RS2	riscv/encoding.h	725;"	d
MATCH_CUSTOM1	riscv/encoding.h	733;"	d
MATCH_CUSTOM1_RD	riscv/encoding.h	739;"	d
MATCH_CUSTOM1_RD_RS1	riscv/encoding.h	741;"	d
MATCH_CUSTOM1_RD_RS1_RS2	riscv/encoding.h	743;"	d
MATCH_CUSTOM1_RS1	riscv/encoding.h	735;"	d
MATCH_CUSTOM1_RS1_RS2	riscv/encoding.h	737;"	d
MATCH_CUSTOM2	riscv/encoding.h	745;"	d
MATCH_CUSTOM2_RD	riscv/encoding.h	751;"	d
MATCH_CUSTOM2_RD_RS1	riscv/encoding.h	753;"	d
MATCH_CUSTOM2_RD_RS1_RS2	riscv/encoding.h	755;"	d
MATCH_CUSTOM2_RS1	riscv/encoding.h	747;"	d
MATCH_CUSTOM2_RS1_RS2	riscv/encoding.h	749;"	d
MATCH_CUSTOM3	riscv/encoding.h	757;"	d
MATCH_CUSTOM3_RD	riscv/encoding.h	763;"	d
MATCH_CUSTOM3_RD_RS1	riscv/encoding.h	765;"	d
MATCH_CUSTOM3_RD_RS1_RS2	riscv/encoding.h	767;"	d
MATCH_CUSTOM3_RS1	riscv/encoding.h	759;"	d
MATCH_CUSTOM3_RS1_RS2	riscv/encoding.h	761;"	d
MATCH_C_ADD	riscv/encoding.h	713;"	d
MATCH_C_ADDI	riscv/encoding.h	671;"	d
MATCH_C_ADDI16SP	riscv/encoding.h	625;"	d
MATCH_C_ADDI4SPN	riscv/encoding.h	657;"	d
MATCH_C_ADDIW	riscv/encoding.h	643;"	d
MATCH_C_ADDW	riscv/encoding.h	695;"	d
MATCH_C_AND	riscv/encoding.h	691;"	d
MATCH_C_ANDI	riscv/encoding.h	683;"	d
MATCH_C_BEQZ	riscv/encoding.h	699;"	d
MATCH_C_BNEZ	riscv/encoding.h	701;"	d
MATCH_C_EBREAK	riscv/encoding.h	631;"	d
MATCH_C_FLD	riscv/encoding.h	659;"	d
MATCH_C_FLDSP	riscv/encoding.h	705;"	d
MATCH_C_FLW	riscv/encoding.h	663;"	d
MATCH_C_FLWSP	riscv/encoding.h	709;"	d
MATCH_C_FSD	riscv/encoding.h	665;"	d
MATCH_C_FSDSP	riscv/encoding.h	715;"	d
MATCH_C_FSW	riscv/encoding.h	669;"	d
MATCH_C_FSWSP	riscv/encoding.h	719;"	d
MATCH_C_J	riscv/encoding.h	697;"	d
MATCH_C_JAL	riscv/encoding.h	673;"	d
MATCH_C_JALR	riscv/encoding.h	629;"	d
MATCH_C_JR	riscv/encoding.h	627;"	d
MATCH_C_LD	riscv/encoding.h	639;"	d
MATCH_C_LDSP	riscv/encoding.h	645;"	d
MATCH_C_LI	riscv/encoding.h	675;"	d
MATCH_C_LQ	riscv/encoding.h	649;"	d
MATCH_C_LQSP	riscv/encoding.h	653;"	d
MATCH_C_LUI	riscv/encoding.h	677;"	d
MATCH_C_LW	riscv/encoding.h	661;"	d
MATCH_C_LWSP	riscv/encoding.h	707;"	d
MATCH_C_MV	riscv/encoding.h	711;"	d
MATCH_C_NOP	riscv/encoding.h	623;"	d
MATCH_C_OR	riscv/encoding.h	689;"	d
MATCH_C_SD	riscv/encoding.h	641;"	d
MATCH_C_SDSP	riscv/encoding.h	647;"	d
MATCH_C_SLLI	riscv/encoding.h	703;"	d
MATCH_C_SLLI_RV32	riscv/encoding.h	637;"	d
MATCH_C_SQ	riscv/encoding.h	651;"	d
MATCH_C_SQSP	riscv/encoding.h	655;"	d
MATCH_C_SRAI	riscv/encoding.h	681;"	d
MATCH_C_SRAI_RV32	riscv/encoding.h	635;"	d
MATCH_C_SRLI	riscv/encoding.h	679;"	d
MATCH_C_SRLI_RV32	riscv/encoding.h	633;"	d
MATCH_C_SUB	riscv/encoding.h	685;"	d
MATCH_C_SUBW	riscv/encoding.h	693;"	d
MATCH_C_SW	riscv/encoding.h	667;"	d
MATCH_C_SWSP	riscv/encoding.h	717;"	d
MATCH_C_XOR	riscv/encoding.h	687;"	d
MATCH_DIV	riscv/encoding.h	337;"	d
MATCH_DIVU	riscv/encoding.h	339;"	d
MATCH_DIVUW	riscv/encoding.h	349;"	d
MATCH_DIVW	riscv/encoding.h	347;"	d
MATCH_DRET	riscv/encoding.h	409;"	d
MATCH_EBREAK	riscv/encoding.h	401;"	d
MATCH_ECALL	riscv/encoding.h	399;"	d
MATCH_EQUAL	riscv/processor.h	/^  MATCH_EQUAL = MCONTROL_MATCH_EQUAL,$/;"	e	enum:__anon14
MATCH_FADD_D	riscv/encoding.h	451;"	d
MATCH_FADD_Q	riscv/encoding.h	475;"	d
MATCH_FADD_S	riscv/encoding.h	431;"	d
MATCH_FCLASS_D	riscv/encoding.h	543;"	d
MATCH_FCLASS_Q	riscv/encoding.h	555;"	d
MATCH_FCLASS_S	riscv/encoding.h	531;"	d
MATCH_FCVT_D_L	riscv/encoding.h	571;"	d
MATCH_FCVT_D_LU	riscv/encoding.h	573;"	d
MATCH_FCVT_D_Q	riscv/encoding.h	497;"	d
MATCH_FCVT_D_S	riscv/encoding.h	471;"	d
MATCH_FCVT_D_W	riscv/encoding.h	567;"	d
MATCH_FCVT_D_WU	riscv/encoding.h	569;"	d
MATCH_FCVT_LU_D	riscv/encoding.h	539;"	d
MATCH_FCVT_LU_Q	riscv/encoding.h	551;"	d
MATCH_FCVT_LU_S	riscv/encoding.h	527;"	d
MATCH_FCVT_L_D	riscv/encoding.h	537;"	d
MATCH_FCVT_L_Q	riscv/encoding.h	549;"	d
MATCH_FCVT_L_S	riscv/encoding.h	525;"	d
MATCH_FCVT_Q_D	riscv/encoding.h	499;"	d
MATCH_FCVT_Q_L	riscv/encoding.h	581;"	d
MATCH_FCVT_Q_LU	riscv/encoding.h	583;"	d
MATCH_FCVT_Q_S	riscv/encoding.h	495;"	d
MATCH_FCVT_Q_W	riscv/encoding.h	577;"	d
MATCH_FCVT_Q_WU	riscv/encoding.h	579;"	d
MATCH_FCVT_S_D	riscv/encoding.h	469;"	d
MATCH_FCVT_S_L	riscv/encoding.h	561;"	d
MATCH_FCVT_S_LU	riscv/encoding.h	563;"	d
MATCH_FCVT_S_Q	riscv/encoding.h	493;"	d
MATCH_FCVT_S_W	riscv/encoding.h	557;"	d
MATCH_FCVT_S_WU	riscv/encoding.h	559;"	d
MATCH_FCVT_WU_D	riscv/encoding.h	535;"	d
MATCH_FCVT_WU_Q	riscv/encoding.h	547;"	d
MATCH_FCVT_WU_S	riscv/encoding.h	523;"	d
MATCH_FCVT_W_D	riscv/encoding.h	533;"	d
MATCH_FCVT_W_Q	riscv/encoding.h	545;"	d
MATCH_FCVT_W_S	riscv/encoding.h	521;"	d
MATCH_FDIV_D	riscv/encoding.h	457;"	d
MATCH_FDIV_Q	riscv/encoding.h	481;"	d
MATCH_FDIV_S	riscv/encoding.h	437;"	d
MATCH_FENCE	riscv/encoding.h	325;"	d
MATCH_FENCE_I	riscv/encoding.h	327;"	d
MATCH_FEQ_D	riscv/encoding.h	513;"	d
MATCH_FEQ_Q	riscv/encoding.h	519;"	d
MATCH_FEQ_S	riscv/encoding.h	507;"	d
MATCH_FLD	riscv/encoding.h	589;"	d
MATCH_FLE_D	riscv/encoding.h	509;"	d
MATCH_FLE_Q	riscv/encoding.h	515;"	d
MATCH_FLE_S	riscv/encoding.h	503;"	d
MATCH_FLQ	riscv/encoding.h	591;"	d
MATCH_FLT_D	riscv/encoding.h	511;"	d
MATCH_FLT_Q	riscv/encoding.h	517;"	d
MATCH_FLT_S	riscv/encoding.h	505;"	d
MATCH_FLW	riscv/encoding.h	587;"	d
MATCH_FMADD_D	riscv/encoding.h	607;"	d
MATCH_FMADD_Q	riscv/encoding.h	615;"	d
MATCH_FMADD_S	riscv/encoding.h	599;"	d
MATCH_FMAX_D	riscv/encoding.h	467;"	d
MATCH_FMAX_Q	riscv/encoding.h	491;"	d
MATCH_FMAX_S	riscv/encoding.h	447;"	d
MATCH_FMIN_D	riscv/encoding.h	465;"	d
MATCH_FMIN_Q	riscv/encoding.h	489;"	d
MATCH_FMIN_S	riscv/encoding.h	445;"	d
MATCH_FMSUB_D	riscv/encoding.h	609;"	d
MATCH_FMSUB_Q	riscv/encoding.h	617;"	d
MATCH_FMSUB_S	riscv/encoding.h	601;"	d
MATCH_FMUL_D	riscv/encoding.h	455;"	d
MATCH_FMUL_Q	riscv/encoding.h	479;"	d
MATCH_FMUL_S	riscv/encoding.h	435;"	d
MATCH_FMV_D_X	riscv/encoding.h	575;"	d
MATCH_FMV_Q_X	riscv/encoding.h	585;"	d
MATCH_FMV_W_X	riscv/encoding.h	565;"	d
MATCH_FMV_X_D	riscv/encoding.h	541;"	d
MATCH_FMV_X_Q	riscv/encoding.h	553;"	d
MATCH_FMV_X_W	riscv/encoding.h	529;"	d
MATCH_FNMADD_D	riscv/encoding.h	613;"	d
MATCH_FNMADD_Q	riscv/encoding.h	621;"	d
MATCH_FNMADD_S	riscv/encoding.h	605;"	d
MATCH_FNMSUB_D	riscv/encoding.h	611;"	d
MATCH_FNMSUB_Q	riscv/encoding.h	619;"	d
MATCH_FNMSUB_S	riscv/encoding.h	603;"	d
MATCH_FSD	riscv/encoding.h	595;"	d
MATCH_FSGNJN_D	riscv/encoding.h	461;"	d
MATCH_FSGNJN_Q	riscv/encoding.h	485;"	d
MATCH_FSGNJN_S	riscv/encoding.h	441;"	d
MATCH_FSGNJX_D	riscv/encoding.h	463;"	d
MATCH_FSGNJX_Q	riscv/encoding.h	487;"	d
MATCH_FSGNJX_S	riscv/encoding.h	443;"	d
MATCH_FSGNJ_D	riscv/encoding.h	459;"	d
MATCH_FSGNJ_Q	riscv/encoding.h	483;"	d
MATCH_FSGNJ_S	riscv/encoding.h	439;"	d
MATCH_FSQ	riscv/encoding.h	597;"	d
MATCH_FSQRT_D	riscv/encoding.h	473;"	d
MATCH_FSQRT_Q	riscv/encoding.h	501;"	d
MATCH_FSQRT_S	riscv/encoding.h	449;"	d
MATCH_FSUB_D	riscv/encoding.h	453;"	d
MATCH_FSUB_Q	riscv/encoding.h	477;"	d
MATCH_FSUB_S	riscv/encoding.h	433;"	d
MATCH_FSW	riscv/encoding.h	593;"	d
MATCH_GE	riscv/processor.h	/^  MATCH_GE = MCONTROL_MATCH_GE,$/;"	e	enum:__anon14
MATCH_HFENCE_GVMA	riscv/encoding.h	429;"	d
MATCH_HFENCE_VVMA	riscv/encoding.h	427;"	d
MATCH_JAL	riscv/encoding.h	241;"	d
MATCH_JALR	riscv/encoding.h	239;"	d
MATCH_LB	riscv/encoding.h	303;"	d
MATCH_LBU	riscv/encoding.h	311;"	d
MATCH_LD	riscv/encoding.h	309;"	d
MATCH_LH	riscv/encoding.h	305;"	d
MATCH_LHU	riscv/encoding.h	313;"	d
MATCH_LR_D	riscv/encoding.h	395;"	d
MATCH_LR_W	riscv/encoding.h	373;"	d
MATCH_LT	riscv/processor.h	/^  MATCH_LT = MCONTROL_MATCH_LT,$/;"	e	enum:__anon14
MATCH_LUI	riscv/encoding.h	243;"	d
MATCH_LW	riscv/encoding.h	307;"	d
MATCH_LWU	riscv/encoding.h	315;"	d
MATCH_MASK_HIGH	riscv/processor.h	/^  MATCH_MASK_HIGH = MCONTROL_MATCH_MASK_HIGH$/;"	e	enum:__anon14
MATCH_MASK_LOW	riscv/processor.h	/^  MATCH_MASK_LOW = MCONTROL_MATCH_MASK_LOW,$/;"	e	enum:__anon14
MATCH_MRET	riscv/encoding.h	407;"	d
MATCH_MUL	riscv/encoding.h	329;"	d
MATCH_MULH	riscv/encoding.h	331;"	d
MATCH_MULHSU	riscv/encoding.h	333;"	d
MATCH_MULHU	riscv/encoding.h	335;"	d
MATCH_MULW	riscv/encoding.h	345;"	d
MATCH_NAPOT	riscv/processor.h	/^  MATCH_NAPOT = MCONTROL_MATCH_NAPOT,$/;"	e	enum:__anon14
MATCH_OR	riscv/encoding.h	281;"	d
MATCH_ORI	riscv/encoding.h	261;"	d
MATCH_REM	riscv/encoding.h	341;"	d
MATCH_REMU	riscv/encoding.h	343;"	d
MATCH_REMUW	riscv/encoding.h	353;"	d
MATCH_REMW	riscv/encoding.h	351;"	d
MATCH_SB	riscv/encoding.h	317;"	d
MATCH_SC_D	riscv/encoding.h	397;"	d
MATCH_SC_W	riscv/encoding.h	375;"	d
MATCH_SD	riscv/encoding.h	323;"	d
MATCH_SFENCE_VMA	riscv/encoding.h	411;"	d
MATCH_SH	riscv/encoding.h	319;"	d
MATCH_SLL	riscv/encoding.h	269;"	d
MATCH_SLLI	riscv/encoding.h	249;"	d
MATCH_SLLIW	riscv/encoding.h	287;"	d
MATCH_SLLW	riscv/encoding.h	297;"	d
MATCH_SLT	riscv/encoding.h	271;"	d
MATCH_SLTI	riscv/encoding.h	251;"	d
MATCH_SLTIU	riscv/encoding.h	253;"	d
MATCH_SLTU	riscv/encoding.h	273;"	d
MATCH_SRA	riscv/encoding.h	279;"	d
MATCH_SRAI	riscv/encoding.h	259;"	d
MATCH_SRAIW	riscv/encoding.h	291;"	d
MATCH_SRAW	riscv/encoding.h	301;"	d
MATCH_SRET	riscv/encoding.h	405;"	d
MATCH_SRL	riscv/encoding.h	277;"	d
MATCH_SRLI	riscv/encoding.h	257;"	d
MATCH_SRLIW	riscv/encoding.h	289;"	d
MATCH_SRLW	riscv/encoding.h	299;"	d
MATCH_SUB	riscv/encoding.h	267;"	d
MATCH_SUBW	riscv/encoding.h	295;"	d
MATCH_SW	riscv/encoding.h	321;"	d
MATCH_URET	riscv/encoding.h	403;"	d
MATCH_VAADDU_VV	riscv/encoding.h	1295;"	d
MATCH_VAADDU_VX	riscv/encoding.h	1389;"	d
MATCH_VAADD_VV	riscv/encoding.h	1297;"	d
MATCH_VAADD_VX	riscv/encoding.h	1391;"	d
MATCH_VADC_VIM	riscv/encoding.h	1237;"	d
MATCH_VADC_VVM	riscv/encoding.h	1155;"	d
MATCH_VADC_VXM	riscv/encoding.h	1071;"	d
MATCH_VADD_VI	riscv/encoding.h	1221;"	d
MATCH_VADD_VV	riscv/encoding.h	1135;"	d
MATCH_VADD_VX	riscv/encoding.h	1045;"	d
MATCH_VAMOADDD_V	riscv/encoding.h	1477;"	d
MATCH_VAMOADDQ_V	riscv/encoding.h	1495;"	d
MATCH_VAMOADDW_V	riscv/encoding.h	1459;"	d
MATCH_VAMOANDD_V	riscv/encoding.h	1481;"	d
MATCH_VAMOANDQ_V	riscv/encoding.h	1499;"	d
MATCH_VAMOANDW_V	riscv/encoding.h	1463;"	d
MATCH_VAMOMAXD_V	riscv/encoding.h	1487;"	d
MATCH_VAMOMAXQ_V	riscv/encoding.h	1505;"	d
MATCH_VAMOMAXUD_V	riscv/encoding.h	1491;"	d
MATCH_VAMOMAXUQ_V	riscv/encoding.h	1509;"	d
MATCH_VAMOMAXUW_V	riscv/encoding.h	1473;"	d
MATCH_VAMOMAXW_V	riscv/encoding.h	1469;"	d
MATCH_VAMOMIND_V	riscv/encoding.h	1485;"	d
MATCH_VAMOMINQ_V	riscv/encoding.h	1503;"	d
MATCH_VAMOMINUD_V	riscv/encoding.h	1489;"	d
MATCH_VAMOMINUQ_V	riscv/encoding.h	1507;"	d
MATCH_VAMOMINUW_V	riscv/encoding.h	1471;"	d
MATCH_VAMOMINW_V	riscv/encoding.h	1467;"	d
MATCH_VAMOORD_V	riscv/encoding.h	1483;"	d
MATCH_VAMOORQ_V	riscv/encoding.h	1501;"	d
MATCH_VAMOORW_V	riscv/encoding.h	1465;"	d
MATCH_VAMOSWAPD_V	riscv/encoding.h	1475;"	d
MATCH_VAMOSWAPQ_V	riscv/encoding.h	1493;"	d
MATCH_VAMOSWAPW_V	riscv/encoding.h	1457;"	d
MATCH_VAMOXORD_V	riscv/encoding.h	1479;"	d
MATCH_VAMOXORQ_V	riscv/encoding.h	1497;"	d
MATCH_VAMOXORW_V	riscv/encoding.h	1461;"	d
MATCH_VAND_VI	riscv/encoding.h	1225;"	d
MATCH_VAND_VV	riscv/encoding.h	1147;"	d
MATCH_VAND_VX	riscv/encoding.h	1059;"	d
MATCH_VASUBU_VV	riscv/encoding.h	1299;"	d
MATCH_VASUBU_VX	riscv/encoding.h	1393;"	d
MATCH_VASUB_VV	riscv/encoding.h	1301;"	d
MATCH_VASUB_VX	riscv/encoding.h	1395;"	d
MATCH_VCOMPRESS_VM	riscv/encoding.h	1305;"	d
MATCH_VDIVU_VV	riscv/encoding.h	1337;"	d
MATCH_VDIVU_VX	riscv/encoding.h	1403;"	d
MATCH_VDIV_VV	riscv/encoding.h	1339;"	d
MATCH_VDIV_VX	riscv/encoding.h	1405;"	d
MATCH_VDOTU_VV	riscv/encoding.h	1211;"	d
MATCH_VDOT_VV	riscv/encoding.h	1213;"	d
MATCH_VFADD_VF	riscv/encoding.h	861;"	d
MATCH_VFADD_VV	riscv/encoding.h	935;"	d
MATCH_VFCLASS_V	riscv/encoding.h	1019;"	d
MATCH_VFCVT_F_XU_V	riscv/encoding.h	991;"	d
MATCH_VFCVT_F_X_V	riscv/encoding.h	993;"	d
MATCH_VFCVT_XU_F_V	riscv/encoding.h	987;"	d
MATCH_VFCVT_X_F_V	riscv/encoding.h	989;"	d
MATCH_VFDIV_VF	riscv/encoding.h	893;"	d
MATCH_VFDIV_VV	riscv/encoding.h	967;"	d
MATCH_VFDOT_VV	riscv/encoding.h	1035;"	d
MATCH_VFIRST_M	riscv/encoding.h	1335;"	d
MATCH_VFMACC_VF	riscv/encoding.h	909;"	d
MATCH_VFMACC_VV	riscv/encoding.h	979;"	d
MATCH_VFMADD_VF	riscv/encoding.h	901;"	d
MATCH_VFMADD_VV	riscv/encoding.h	971;"	d
MATCH_VFMAX_VF	riscv/encoding.h	867;"	d
MATCH_VFMAX_VV	riscv/encoding.h	947;"	d
MATCH_VFMERGE_VFM	riscv/encoding.h	877;"	d
MATCH_VFMIN_VF	riscv/encoding.h	865;"	d
MATCH_VFMIN_VV	riscv/encoding.h	943;"	d
MATCH_VFMSAC_VF	riscv/encoding.h	913;"	d
MATCH_VFMSAC_VV	riscv/encoding.h	983;"	d
MATCH_VFMSUB_VF	riscv/encoding.h	905;"	d
MATCH_VFMSUB_VV	riscv/encoding.h	975;"	d
MATCH_VFMUL_VF	riscv/encoding.h	897;"	d
MATCH_VFMUL_VV	riscv/encoding.h	969;"	d
MATCH_VFMV_F_S	riscv/encoding.h	957;"	d
MATCH_VFMV_S_F	riscv/encoding.h	875;"	d
MATCH_VFMV_V_F	riscv/encoding.h	879;"	d
MATCH_VFNCVT_F_F_V	riscv/encoding.h	1013;"	d
MATCH_VFNCVT_F_XU_V	riscv/encoding.h	1009;"	d
MATCH_VFNCVT_F_X_V	riscv/encoding.h	1011;"	d
MATCH_VFNCVT_ROD_F_F_V	riscv/encoding.h	1015;"	d
MATCH_VFNCVT_XU_F_V	riscv/encoding.h	1005;"	d
MATCH_VFNCVT_X_F_V	riscv/encoding.h	1007;"	d
MATCH_VFNMACC_VF	riscv/encoding.h	911;"	d
MATCH_VFNMACC_VV	riscv/encoding.h	981;"	d
MATCH_VFNMADD_VF	riscv/encoding.h	903;"	d
MATCH_VFNMADD_VV	riscv/encoding.h	973;"	d
MATCH_VFNMSAC_VF	riscv/encoding.h	915;"	d
MATCH_VFNMSAC_VV	riscv/encoding.h	985;"	d
MATCH_VFNMSUB_VF	riscv/encoding.h	907;"	d
MATCH_VFNMSUB_VV	riscv/encoding.h	977;"	d
MATCH_VFRDIV_VF	riscv/encoding.h	895;"	d
MATCH_VFREDMAX_VS	riscv/encoding.h	949;"	d
MATCH_VFREDMIN_VS	riscv/encoding.h	945;"	d
MATCH_VFREDOSUM_VS	riscv/encoding.h	941;"	d
MATCH_VFREDSUM_VS	riscv/encoding.h	937;"	d
MATCH_VFRSUB_VF	riscv/encoding.h	899;"	d
MATCH_VFSGNJN_VF	riscv/encoding.h	871;"	d
MATCH_VFSGNJN_VV	riscv/encoding.h	953;"	d
MATCH_VFSGNJX_VF	riscv/encoding.h	873;"	d
MATCH_VFSGNJX_VV	riscv/encoding.h	955;"	d
MATCH_VFSGNJ_VF	riscv/encoding.h	869;"	d
MATCH_VFSGNJ_VV	riscv/encoding.h	951;"	d
MATCH_VFSQRT_V	riscv/encoding.h	1017;"	d
MATCH_VFSUB_VF	riscv/encoding.h	863;"	d
MATCH_VFSUB_VV	riscv/encoding.h	939;"	d
MATCH_VFWADD_VF	riscv/encoding.h	917;"	d
MATCH_VFWADD_VV	riscv/encoding.h	1021;"	d
MATCH_VFWADD_WF	riscv/encoding.h	921;"	d
MATCH_VFWADD_WV	riscv/encoding.h	1029;"	d
MATCH_VFWCVT_F_F_V	riscv/encoding.h	1003;"	d
MATCH_VFWCVT_F_XU_V	riscv/encoding.h	999;"	d
MATCH_VFWCVT_F_X_V	riscv/encoding.h	1001;"	d
MATCH_VFWCVT_XU_F_V	riscv/encoding.h	995;"	d
MATCH_VFWCVT_X_F_V	riscv/encoding.h	997;"	d
MATCH_VFWMACC_VF	riscv/encoding.h	927;"	d
MATCH_VFWMACC_VV	riscv/encoding.h	1037;"	d
MATCH_VFWMSAC_VF	riscv/encoding.h	931;"	d
MATCH_VFWMSAC_VV	riscv/encoding.h	1041;"	d
MATCH_VFWMUL_VF	riscv/encoding.h	925;"	d
MATCH_VFWMUL_VV	riscv/encoding.h	1033;"	d
MATCH_VFWNMACC_VF	riscv/encoding.h	929;"	d
MATCH_VFWNMACC_VV	riscv/encoding.h	1039;"	d
MATCH_VFWNMSAC_VF	riscv/encoding.h	933;"	d
MATCH_VFWNMSAC_VV	riscv/encoding.h	1043;"	d
MATCH_VFWREDOSUM_VS	riscv/encoding.h	1027;"	d
MATCH_VFWREDSUM_VS	riscv/encoding.h	1023;"	d
MATCH_VFWSUB_VF	riscv/encoding.h	919;"	d
MATCH_VFWSUB_VV	riscv/encoding.h	1025;"	d
MATCH_VFWSUB_WF	riscv/encoding.h	923;"	d
MATCH_VFWSUB_WV	riscv/encoding.h	1031;"	d
MATCH_VID_V	riscv/encoding.h	1331;"	d
MATCH_VIOTA_M	riscv/encoding.h	1329;"	d
MATCH_VLBFF_V	riscv/encoding.h	847;"	d
MATCH_VLBUFF_V	riscv/encoding.h	855;"	d
MATCH_VLBU_V	riscv/encoding.h	781;"	d
MATCH_VLB_V	riscv/encoding.h	773;"	d
MATCH_VLEFF_V	riscv/encoding.h	853;"	d
MATCH_VLE_V	riscv/encoding.h	779;"	d
MATCH_VLHFF_V	riscv/encoding.h	849;"	d
MATCH_VLHUFF_V	riscv/encoding.h	857;"	d
MATCH_VLHU_V	riscv/encoding.h	783;"	d
MATCH_VLH_V	riscv/encoding.h	775;"	d
MATCH_VLSBU_V	riscv/encoding.h	803;"	d
MATCH_VLSB_V	riscv/encoding.h	795;"	d
MATCH_VLSE_V	riscv/encoding.h	801;"	d
MATCH_VLSHU_V	riscv/encoding.h	805;"	d
MATCH_VLSH_V	riscv/encoding.h	797;"	d
MATCH_VLSWU_V	riscv/encoding.h	807;"	d
MATCH_VLSW_V	riscv/encoding.h	799;"	d
MATCH_VLWFF_V	riscv/encoding.h	851;"	d
MATCH_VLWUFF_V	riscv/encoding.h	859;"	d
MATCH_VLWU_V	riscv/encoding.h	785;"	d
MATCH_VLW_V	riscv/encoding.h	777;"	d
MATCH_VLXBU_V	riscv/encoding.h	825;"	d
MATCH_VLXB_V	riscv/encoding.h	817;"	d
MATCH_VLXE_V	riscv/encoding.h	823;"	d
MATCH_VLXHU_V	riscv/encoding.h	827;"	d
MATCH_VLXH_V	riscv/encoding.h	819;"	d
MATCH_VLXWU_V	riscv/encoding.h	829;"	d
MATCH_VLXW_V	riscv/encoding.h	821;"	d
MATCH_VMACC_VV	riscv/encoding.h	1357;"	d
MATCH_VMACC_VX	riscv/encoding.h	1423;"	d
MATCH_VMADC_VIM	riscv/encoding.h	1239;"	d
MATCH_VMADC_VVM	riscv/encoding.h	1157;"	d
MATCH_VMADC_VXM	riscv/encoding.h	1073;"	d
MATCH_VMADD_VV	riscv/encoding.h	1353;"	d
MATCH_VMADD_VX	riscv/encoding.h	1419;"	d
MATCH_VMANDNOT_MM	riscv/encoding.h	1307;"	d
MATCH_VMAND_MM	riscv/encoding.h	1309;"	d
MATCH_VMAXU_VV	riscv/encoding.h	1143;"	d
MATCH_VMAXU_VX	riscv/encoding.h	1055;"	d
MATCH_VMAX_VV	riscv/encoding.h	1145;"	d
MATCH_VMAX_VX	riscv/encoding.h	1057;"	d
MATCH_VMERGE_VIM	riscv/encoding.h	1241;"	d
MATCH_VMERGE_VVM	riscv/encoding.h	1163;"	d
MATCH_VMERGE_VXM	riscv/encoding.h	1079;"	d
MATCH_VMFEQ_VF	riscv/encoding.h	881;"	d
MATCH_VMFEQ_VV	riscv/encoding.h	959;"	d
MATCH_VMFGE_VF	riscv/encoding.h	891;"	d
MATCH_VMFGT_VF	riscv/encoding.h	889;"	d
MATCH_VMFLE_VF	riscv/encoding.h	883;"	d
MATCH_VMFLE_VV	riscv/encoding.h	961;"	d
MATCH_VMFLT_VF	riscv/encoding.h	885;"	d
MATCH_VMFLT_VV	riscv/encoding.h	963;"	d
MATCH_VMFNE_VF	riscv/encoding.h	887;"	d
MATCH_VMFNE_VV	riscv/encoding.h	965;"	d
MATCH_VMINU_VV	riscv/encoding.h	1139;"	d
MATCH_VMINU_VX	riscv/encoding.h	1051;"	d
MATCH_VMIN_VV	riscv/encoding.h	1141;"	d
MATCH_VMIN_VX	riscv/encoding.h	1053;"	d
MATCH_VMNAND_MM	riscv/encoding.h	1317;"	d
MATCH_VMNOR_MM	riscv/encoding.h	1319;"	d
MATCH_VMORNOT_MM	riscv/encoding.h	1315;"	d
MATCH_VMOR_MM	riscv/encoding.h	1311;"	d
MATCH_VMSBC_VVM	riscv/encoding.h	1161;"	d
MATCH_VMSBC_VXM	riscv/encoding.h	1077;"	d
MATCH_VMSBF_M	riscv/encoding.h	1323;"	d
MATCH_VMSEQ_VI	riscv/encoding.h	1245;"	d
MATCH_VMSEQ_VV	riscv/encoding.h	1167;"	d
MATCH_VMSEQ_VX	riscv/encoding.h	1083;"	d
MATCH_VMSGTU_VI	riscv/encoding.h	1253;"	d
MATCH_VMSGTU_VX	riscv/encoding.h	1095;"	d
MATCH_VMSGT_VI	riscv/encoding.h	1255;"	d
MATCH_VMSGT_VX	riscv/encoding.h	1097;"	d
MATCH_VMSIF_M	riscv/encoding.h	1327;"	d
MATCH_VMSLEU_VI	riscv/encoding.h	1249;"	d
MATCH_VMSLEU_VV	riscv/encoding.h	1175;"	d
MATCH_VMSLEU_VX	riscv/encoding.h	1091;"	d
MATCH_VMSLE_VI	riscv/encoding.h	1251;"	d
MATCH_VMSLE_VV	riscv/encoding.h	1177;"	d
MATCH_VMSLE_VX	riscv/encoding.h	1093;"	d
MATCH_VMSLTU_VV	riscv/encoding.h	1171;"	d
MATCH_VMSLTU_VX	riscv/encoding.h	1087;"	d
MATCH_VMSLT_VV	riscv/encoding.h	1173;"	d
MATCH_VMSLT_VX	riscv/encoding.h	1089;"	d
MATCH_VMSNE_VI	riscv/encoding.h	1247;"	d
MATCH_VMSNE_VV	riscv/encoding.h	1169;"	d
MATCH_VMSNE_VX	riscv/encoding.h	1085;"	d
MATCH_VMSOF_M	riscv/encoding.h	1325;"	d
MATCH_VMULHSU_VV	riscv/encoding.h	1349;"	d
MATCH_VMULHSU_VX	riscv/encoding.h	1415;"	d
MATCH_VMULHU_VV	riscv/encoding.h	1345;"	d
MATCH_VMULHU_VX	riscv/encoding.h	1411;"	d
MATCH_VMULH_VV	riscv/encoding.h	1351;"	d
MATCH_VMULH_VX	riscv/encoding.h	1417;"	d
MATCH_VMUL_VV	riscv/encoding.h	1347;"	d
MATCH_VMUL_VX	riscv/encoding.h	1413;"	d
MATCH_VMV_S_X	riscv/encoding.h	1397;"	d
MATCH_VMV_V_I	riscv/encoding.h	1243;"	d
MATCH_VMV_V_V	riscv/encoding.h	1165;"	d
MATCH_VMV_V_X	riscv/encoding.h	1081;"	d
MATCH_VMV_X_S	riscv/encoding.h	1303;"	d
MATCH_VMXNOR_MM	riscv/encoding.h	1321;"	d
MATCH_VMXOR_MM	riscv/encoding.h	1313;"	d
MATCH_VNCLIPU_VI	riscv/encoding.h	1275;"	d
MATCH_VNCLIPU_VV	riscv/encoding.h	1203;"	d
MATCH_VNCLIPU_VX	riscv/encoding.h	1123;"	d
MATCH_VNCLIP_VI	riscv/encoding.h	1277;"	d
MATCH_VNCLIP_VV	riscv/encoding.h	1205;"	d
MATCH_VNCLIP_VX	riscv/encoding.h	1125;"	d
MATCH_VNMSAC_VV	riscv/encoding.h	1359;"	d
MATCH_VNMSAC_VX	riscv/encoding.h	1425;"	d
MATCH_VNMSUB_VV	riscv/encoding.h	1355;"	d
MATCH_VNMSUB_VX	riscv/encoding.h	1421;"	d
MATCH_VNSRA_VI	riscv/encoding.h	1273;"	d
MATCH_VNSRA_VV	riscv/encoding.h	1201;"	d
MATCH_VNSRA_VX	riscv/encoding.h	1121;"	d
MATCH_VNSRL_VI	riscv/encoding.h	1271;"	d
MATCH_VNSRL_VV	riscv/encoding.h	1199;"	d
MATCH_VNSRL_VX	riscv/encoding.h	1119;"	d
MATCH_VOR_VI	riscv/encoding.h	1227;"	d
MATCH_VOR_VV	riscv/encoding.h	1149;"	d
MATCH_VOR_VX	riscv/encoding.h	1061;"	d
MATCH_VPOPC_M	riscv/encoding.h	1333;"	d
MATCH_VREDAND_VS	riscv/encoding.h	1281;"	d
MATCH_VREDMAXU_VS	riscv/encoding.h	1291;"	d
MATCH_VREDMAX_VS	riscv/encoding.h	1293;"	d
MATCH_VREDMINU_VS	riscv/encoding.h	1287;"	d
MATCH_VREDMIN_VS	riscv/encoding.h	1289;"	d
MATCH_VREDOR_VS	riscv/encoding.h	1283;"	d
MATCH_VREDSUM_VS	riscv/encoding.h	1279;"	d
MATCH_VREDXOR_VS	riscv/encoding.h	1285;"	d
MATCH_VREMU_VV	riscv/encoding.h	1341;"	d
MATCH_VREMU_VX	riscv/encoding.h	1407;"	d
MATCH_VREM_VV	riscv/encoding.h	1343;"	d
MATCH_VREM_VX	riscv/encoding.h	1409;"	d
MATCH_VRGATHER_VI	riscv/encoding.h	1231;"	d
MATCH_VRGATHER_VV	riscv/encoding.h	1153;"	d
MATCH_VRGATHER_VX	riscv/encoding.h	1065;"	d
MATCH_VRSUB_VI	riscv/encoding.h	1223;"	d
MATCH_VRSUB_VX	riscv/encoding.h	1049;"	d
MATCH_VSADDU_VI	riscv/encoding.h	1257;"	d
MATCH_VSADDU_VV	riscv/encoding.h	1179;"	d
MATCH_VSADDU_VX	riscv/encoding.h	1099;"	d
MATCH_VSADD_VI	riscv/encoding.h	1259;"	d
MATCH_VSADD_VV	riscv/encoding.h	1181;"	d
MATCH_VSADD_VX	riscv/encoding.h	1101;"	d
MATCH_VSBC_VVM	riscv/encoding.h	1159;"	d
MATCH_VSBC_VXM	riscv/encoding.h	1075;"	d
MATCH_VSB_V	riscv/encoding.h	787;"	d
MATCH_VSETVL	riscv/encoding.h	771;"	d
MATCH_VSETVLI	riscv/encoding.h	769;"	d
MATCH_VSE_V	riscv/encoding.h	793;"	d
MATCH_VSH_V	riscv/encoding.h	789;"	d
MATCH_VSLIDE1DOWN_VX	riscv/encoding.h	1401;"	d
MATCH_VSLIDE1UP_VX	riscv/encoding.h	1399;"	d
MATCH_VSLIDEDOWN_VI	riscv/encoding.h	1235;"	d
MATCH_VSLIDEDOWN_VX	riscv/encoding.h	1069;"	d
MATCH_VSLIDEUP_VI	riscv/encoding.h	1233;"	d
MATCH_VSLIDEUP_VX	riscv/encoding.h	1067;"	d
MATCH_VSLL_VI	riscv/encoding.h	1261;"	d
MATCH_VSLL_VV	riscv/encoding.h	1187;"	d
MATCH_VSLL_VX	riscv/encoding.h	1107;"	d
MATCH_VSMUL_VV	riscv/encoding.h	1189;"	d
MATCH_VSMUL_VX	riscv/encoding.h	1109;"	d
MATCH_VSRA_VI	riscv/encoding.h	1265;"	d
MATCH_VSRA_VV	riscv/encoding.h	1193;"	d
MATCH_VSRA_VX	riscv/encoding.h	1113;"	d
MATCH_VSRL_VI	riscv/encoding.h	1263;"	d
MATCH_VSRL_VV	riscv/encoding.h	1191;"	d
MATCH_VSRL_VX	riscv/encoding.h	1111;"	d
MATCH_VSSB_V	riscv/encoding.h	809;"	d
MATCH_VSSE_V	riscv/encoding.h	815;"	d
MATCH_VSSH_V	riscv/encoding.h	811;"	d
MATCH_VSSRA_VI	riscv/encoding.h	1269;"	d
MATCH_VSSRA_VV	riscv/encoding.h	1197;"	d
MATCH_VSSRA_VX	riscv/encoding.h	1117;"	d
MATCH_VSSRL_VI	riscv/encoding.h	1267;"	d
MATCH_VSSRL_VV	riscv/encoding.h	1195;"	d
MATCH_VSSRL_VX	riscv/encoding.h	1115;"	d
MATCH_VSSUBU_VV	riscv/encoding.h	1183;"	d
MATCH_VSSUBU_VX	riscv/encoding.h	1103;"	d
MATCH_VSSUB_VV	riscv/encoding.h	1185;"	d
MATCH_VSSUB_VX	riscv/encoding.h	1105;"	d
MATCH_VSSW_V	riscv/encoding.h	813;"	d
MATCH_VSUB_VV	riscv/encoding.h	1137;"	d
MATCH_VSUB_VX	riscv/encoding.h	1047;"	d
MATCH_VSUXB_V	riscv/encoding.h	839;"	d
MATCH_VSUXE_V	riscv/encoding.h	845;"	d
MATCH_VSUXH_V	riscv/encoding.h	841;"	d
MATCH_VSUXW_V	riscv/encoding.h	843;"	d
MATCH_VSW_V	riscv/encoding.h	791;"	d
MATCH_VSXB_V	riscv/encoding.h	831;"	d
MATCH_VSXE_V	riscv/encoding.h	837;"	d
MATCH_VSXH_V	riscv/encoding.h	833;"	d
MATCH_VSXW_V	riscv/encoding.h	835;"	d
MATCH_VWADDU_VV	riscv/encoding.h	1361;"	d
MATCH_VWADDU_VX	riscv/encoding.h	1427;"	d
MATCH_VWADDU_WV	riscv/encoding.h	1369;"	d
MATCH_VWADDU_WX	riscv/encoding.h	1435;"	d
MATCH_VWADD_VV	riscv/encoding.h	1363;"	d
MATCH_VWADD_VX	riscv/encoding.h	1429;"	d
MATCH_VWADD_WV	riscv/encoding.h	1371;"	d
MATCH_VWADD_WX	riscv/encoding.h	1437;"	d
MATCH_VWMACCSU_VV	riscv/encoding.h	1387;"	d
MATCH_VWMACCSU_VX	riscv/encoding.h	1455;"	d
MATCH_VWMACCUS_VX	riscv/encoding.h	1453;"	d
MATCH_VWMACCU_VV	riscv/encoding.h	1383;"	d
MATCH_VWMACCU_VX	riscv/encoding.h	1449;"	d
MATCH_VWMACC_VV	riscv/encoding.h	1385;"	d
MATCH_VWMACC_VX	riscv/encoding.h	1451;"	d
MATCH_VWMULSU_VV	riscv/encoding.h	1379;"	d
MATCH_VWMULSU_VX	riscv/encoding.h	1445;"	d
MATCH_VWMULU_VV	riscv/encoding.h	1377;"	d
MATCH_VWMULU_VX	riscv/encoding.h	1443;"	d
MATCH_VWMUL_VV	riscv/encoding.h	1381;"	d
MATCH_VWMUL_VX	riscv/encoding.h	1447;"	d
MATCH_VWREDSUMU_VS	riscv/encoding.h	1207;"	d
MATCH_VWREDSUM_VS	riscv/encoding.h	1209;"	d
MATCH_VWSMACCSU_VV	riscv/encoding.h	1219;"	d
MATCH_VWSMACCSU_VX	riscv/encoding.h	1133;"	d
MATCH_VWSMACCUS_VX	riscv/encoding.h	1131;"	d
MATCH_VWSMACCU_VV	riscv/encoding.h	1215;"	d
MATCH_VWSMACCU_VX	riscv/encoding.h	1127;"	d
MATCH_VWSMACC_VV	riscv/encoding.h	1217;"	d
MATCH_VWSMACC_VX	riscv/encoding.h	1129;"	d
MATCH_VWSUBU_VV	riscv/encoding.h	1365;"	d
MATCH_VWSUBU_VX	riscv/encoding.h	1431;"	d
MATCH_VWSUBU_WV	riscv/encoding.h	1373;"	d
MATCH_VWSUBU_WX	riscv/encoding.h	1439;"	d
MATCH_VWSUB_VV	riscv/encoding.h	1367;"	d
MATCH_VWSUB_VX	riscv/encoding.h	1433;"	d
MATCH_VWSUB_WV	riscv/encoding.h	1375;"	d
MATCH_VWSUB_WX	riscv/encoding.h	1441;"	d
MATCH_VXOR_VI	riscv/encoding.h	1229;"	d
MATCH_VXOR_VV	riscv/encoding.h	1151;"	d
MATCH_VXOR_VX	riscv/encoding.h	1063;"	d
MATCH_WFI	riscv/encoding.h	413;"	d
MATCH_XOR	riscv/encoding.h	275;"	d
MATCH_XORI	riscv/encoding.h	255;"	d
MAX_INSN_LENGTH	riscv/decode.h	65;"	d
MAX_PADDR_BITS	riscv/mmu.h	21;"	d
MCONTROL_ACTION	riscv/encoding.h	71;"	d
MCONTROL_ACTION_DEBUG_EXCEPTION	riscv/encoding.h	85;"	d
MCONTROL_ACTION_DEBUG_MODE	riscv/encoding.h	86;"	d
MCONTROL_ACTION_TRACE_EMIT	riscv/encoding.h	89;"	d
MCONTROL_ACTION_TRACE_START	riscv/encoding.h	87;"	d
MCONTROL_ACTION_TRACE_STOP	riscv/encoding.h	88;"	d
MCONTROL_CHAIN	riscv/encoding.h	72;"	d
MCONTROL_DMODE	riscv/encoding.h	66;"	d
MCONTROL_EXECUTE	riscv/encoding.h	78;"	d
MCONTROL_H	riscv/encoding.h	75;"	d
MCONTROL_LOAD	riscv/encoding.h	80;"	d
MCONTROL_M	riscv/encoding.h	74;"	d
MCONTROL_MASKMAX	riscv/encoding.h	67;"	d
MCONTROL_MATCH	riscv/encoding.h	73;"	d
MCONTROL_MATCH_EQUAL	riscv/encoding.h	91;"	d
MCONTROL_MATCH_GE	riscv/encoding.h	93;"	d
MCONTROL_MATCH_LT	riscv/encoding.h	94;"	d
MCONTROL_MATCH_MASK_HIGH	riscv/encoding.h	96;"	d
MCONTROL_MATCH_MASK_LOW	riscv/encoding.h	95;"	d
MCONTROL_MATCH_NAPOT	riscv/encoding.h	92;"	d
MCONTROL_S	riscv/encoding.h	76;"	d
MCONTROL_SELECT	riscv/encoding.h	69;"	d
MCONTROL_STORE	riscv/encoding.h	79;"	d
MCONTROL_TIMING	riscv/encoding.h	70;"	d
MCONTROL_TYPE	riscv/encoding.h	65;"	d
MCONTROL_TYPE_MATCH	riscv/encoding.h	83;"	d
MCONTROL_TYPE_NONE	riscv/encoding.h	82;"	d
MCONTROL_U	riscv/encoding.h	77;"	d
MIP_HEIP	riscv/encoding.h	105;"	d
MIP_HSIP	riscv/encoding.h	99;"	d
MIP_HTIP	riscv/encoding.h	102;"	d
MIP_MEIP	riscv/encoding.h	106;"	d
MIP_MSIP	riscv/encoding.h	100;"	d
MIP_MTIP	riscv/encoding.h	103;"	d
MIP_SEIP	riscv/encoding.h	104;"	d
MIP_SSIP	riscv/encoding.h	98;"	d
MIP_STIP	riscv/encoding.h	101;"	d
MMU	riscv/decode.h	141;"	d
MSIP_BASE	riscv/clint.cc	19;"	d	file:
MSTATUS32_SD	riscv/encoding.h	25;"	d
MSTATUS64_SD	riscv/encoding.h	28;"	d
MSTATUS_FS	riscv/encoding.h	17;"	d
MSTATUS_HIE	riscv/encoding.h	8;"	d
MSTATUS_HPIE	riscv/encoding.h	12;"	d
MSTATUS_HPP	riscv/encoding.h	15;"	d
MSTATUS_MIE	riscv/encoding.h	9;"	d
MSTATUS_MPIE	riscv/encoding.h	13;"	d
MSTATUS_MPP	riscv/encoding.h	16;"	d
MSTATUS_MPRV	riscv/encoding.h	19;"	d
MSTATUS_MXR	riscv/encoding.h	21;"	d
MSTATUS_SD	riscv/encoding.h	177;"	d
MSTATUS_SD	riscv/encoding.h	182;"	d
MSTATUS_SIE	riscv/encoding.h	7;"	d
MSTATUS_SPIE	riscv/encoding.h	11;"	d
MSTATUS_SPP	riscv/encoding.h	14;"	d
MSTATUS_SUM	riscv/encoding.h	20;"	d
MSTATUS_SXL	riscv/encoding.h	27;"	d
MSTATUS_TSR	riscv/encoding.h	24;"	d
MSTATUS_TVM	riscv/encoding.h	22;"	d
MSTATUS_TW	riscv/encoding.h	23;"	d
MSTATUS_UIE	riscv/encoding.h	6;"	d
MSTATUS_UPIE	riscv/encoding.h	10;"	d
MSTATUS_UXL	riscv/encoding.h	26;"	d
MSTATUS_XS	riscv/encoding.h	18;"	d
MTIMECMP_BASE	riscv/clint.cc	20;"	d	file:
MTIME_BASE	riscv/clint.cc	21;"	d	file:
NCSR	riscv/decode.h	/^const int NCSR = 4096;$/;"	v
NFPR	riscv/decode.h	/^const int NFPR = 32;$/;"	v
NOINLINE	riscv/common.h	9;"	d
NVPR	riscv/decode.h	/^const int NVPR = 32;$/;"	v
NXPR	riscv/decode.h	/^const int NXPR = 32;$/;"	v
OPCODE_CACHE_SIZE	riscv/processor.h	/^  static const size_t OPCODE_CACHE_SIZE = 8191;$/;"	m	class:processor_t
OPERATION_EXECUTE	riscv/processor.h	/^  OPERATION_EXECUTE,$/;"	e	enum:__anon17
OPERATION_LOAD	riscv/processor.h	/^  OPERATION_LOAD,$/;"	e	enum:__anon17
OPERATION_STORE	riscv/processor.h	/^  OPERATION_STORE,$/;"	e	enum:__anon17
P	riscv/decode.h	143;"	d
PAUSE_DR	riscv/jtag_dtm.h	/^  PAUSE_DR,$/;"	e	enum:__anon10
PAUSE_IR	riscv/jtag_dtm.h	/^  PAUSE_IR,$/;"	e	enum:__anon10
PC_ALIGN	riscv/decode.h	66;"	d
PC_SERIALIZE_AFTER	riscv/decode.h	247;"	d
PC_SERIALIZE_BEFORE	riscv/decode.h	246;"	d
PC_SERIALIZE_WFI	riscv/decode.h	248;"	d
PGMASK	riscv/mmu.h	/^const reg_t PGMASK = ~(PGSIZE-1);$/;"	v
PGSHIFT	riscv/mmu.h	18;"	d
PGSIZE	riscv/mmu.h	/^const reg_t PGSIZE = 1 << PGSHIFT;$/;"	v
PMP_A	riscv/encoding.h	133;"	d
PMP_L	riscv/encoding.h	134;"	d
PMP_NA4	riscv/encoding.h	138;"	d
PMP_NAPOT	riscv/encoding.h	139;"	d
PMP_R	riscv/encoding.h	130;"	d
PMP_SHIFT	riscv/encoding.h	135;"	d
PMP_TOR	riscv/encoding.h	137;"	d
PMP_W	riscv/encoding.h	131;"	d
PMP_X	riscv/encoding.h	132;"	d
PRV_H	riscv/encoding.h	113;"	d
PRV_M	riscv/encoding.h	114;"	d
PRV_M	riscv/insns/mret.h	/^require_privilege(PRV_M);$/;"	v
PRV_S	riscv/encoding.h	112;"	d
PRV_S	riscv/insns/sfence_vma.h	/^require_privilege(get_field(STATE.mstatus, MSTATUS_TVM) ? PRV_M : PRV_S);$/;"	v
PRV_S	riscv/insns/sret.h	/^require_privilege(get_field(STATE.mstatus, MSTATUS_TSR) ? PRV_M : PRV_S);$/;"	v
PRV_S	riscv/insns/wfi.h	/^require_privilege(get_field(STATE.mstatus, MSTATUS_TW) ? PRV_M : PRV_S);$/;"	v
PRV_U	riscv/encoding.h	111;"	d
PTE_A	riscv/encoding.h	166;"	d
PTE_D	riscv/encoding.h	167;"	d
PTE_G	riscv/encoding.h	165;"	d
PTE_PPN_SHIFT	riscv/encoding.h	170;"	d
PTE_R	riscv/encoding.h	161;"	d
PTE_SOFT	riscv/encoding.h	168;"	d
PTE_TABLE	riscv/encoding.h	172;"	d
PTE_U	riscv/encoding.h	164;"	d
PTE_V	riscv/encoding.h	160;"	d
PTE_W	riscv/encoding.h	162;"	d
PTE_X	riscv/encoding.h	163;"	d
RD	riscv/decode.h	147;"	d
RDN	riscv/processor.h	/^  RDN,$/;"	e	enum:VRM
READ_FREG	riscv/decode.h	146;"	d
READ_REG	riscv/decode.h	145;"	d
REDUCTION_LOOP	riscv/decode.h	770;"	d
REDUCTION_ULOOP	riscv/decode.h	801;"	d
REGISTER_EXTENSION	riscv/extension.h	33;"	d
REGISTER_INSN	riscv/processor.h	486;"	d
REMOTE_BITBANG_H	riscv/remote_bitbang.h	2;"	d
RISCV_CSR_ENCODING_H	riscv/encoding.h	4;"	d
RISCV_ENCODING_H	riscv/encoding.h	226;"	d
RISCV_PGLEVEL_BITS	riscv/encoding.h	179;"	d
RISCV_PGLEVEL_BITS	riscv/encoding.h	184;"	d
RISCV_PGSHIFT	riscv/encoding.h	187;"	d
RISCV_PGSIZE	riscv/encoding.h	188;"	d
RM	riscv/decode.h	193;"	d
RNE	riscv/processor.h	/^  RNE,$/;"	e	enum:VRM
RNU	riscv/processor.h	/^  RNU = 0,$/;"	e	enum:VRM
ROD	riscv/processor.h	/^  ROD,$/;"	e	enum:VRM
RS1	riscv/decode.h	148;"	d
RS2	riscv/decode.h	149;"	d
RS2	riscv/insns/and.h	/^WRITE_RD(RS1 & RS2);$/;"	v
RS3	riscv/decode.h	150;"	d
RUN_TEST_IDLE	riscv/jtag_dtm.h	/^  RUN_TEST_IDLE,$/;"	e	enum:__anon10
RVC_FRS2	riscv/decode.h	177;"	d
RVC_FRS2S	riscv/decode.h	178;"	d
RVC_RS1	riscv/decode.h	173;"	d
RVC_RS1S	riscv/decode.h	175;"	d
RVC_RS2	riscv/decode.h	174;"	d
RVC_RS2	riscv/insns/c_mv.h	/^WRITE_RD(RVC_RS2);$/;"	v
RVC_RS2S	riscv/decode.h	176;"	d
RVC_RS2S	riscv/insns/c_and.h	/^WRITE_RVC_RS1S(RVC_RS1S & RVC_RS2S);$/;"	v
RVC_SP	riscv/decode.h	179;"	d
S0	riscv/opcodes.h	5;"	d
S1	riscv/opcodes.h	6;"	d
SATP32_ASID	riscv/encoding.h	117;"	d
SATP32_MODE	riscv/encoding.h	116;"	d
SATP32_PPN	riscv/encoding.h	118;"	d
SATP64_ASID	riscv/encoding.h	120;"	d
SATP64_MODE	riscv/encoding.h	119;"	d
SATP64_PPN	riscv/encoding.h	121;"	d
SATP_MODE	riscv/encoding.h	180;"	d
SATP_MODE	riscv/encoding.h	185;"	d
SATP_MODE_OFF	riscv/encoding.h	123;"	d
SATP_MODE_SV32	riscv/encoding.h	124;"	d
SATP_MODE_SV39	riscv/encoding.h	125;"	d
SATP_MODE_SV48	riscv/encoding.h	126;"	d
SATP_MODE_SV57	riscv/encoding.h	127;"	d
SATP_MODE_SV64	riscv/encoding.h	128;"	d
SELECT_DR_SCAN	riscv/jtag_dtm.h	/^  SELECT_DR_SCAN,$/;"	e	enum:__anon10
SELECT_IR_SCAN	riscv/jtag_dtm.h	/^  SELECT_IR_SCAN,$/;"	e	enum:__anon10
SHAMT	riscv/decode.h	190;"	d
SHIFT_DR	riscv/jtag_dtm.h	/^  SHIFT_DR,$/;"	e	enum:__anon10
SHIFT_IR	riscv/jtag_dtm.h	/^  SHIFT_IR,$/;"	e	enum:__anon10
SHORTNAME	riscv/debug_defines.h	1577;"	d
SHORTNAME_FIELD	riscv/debug_defines.h	1583;"	d
SHORTNAME_FIELD_LENGTH	riscv/debug_defines.h	1582;"	d
SHORTNAME_FIELD_OFFSET	riscv/debug_defines.h	1581;"	d
SIP_SSIP	riscv/encoding.h	108;"	d
SIP_STIP	riscv/encoding.h	109;"	d
SLEN	riscv/processor.h	/^    reg_t ELEN, VLEN, SLEN;$/;"	m	class:vectorUnit_t
SSTATUS32_SD	riscv/encoding.h	39;"	d
SSTATUS64_SD	riscv/encoding.h	41;"	d
SSTATUS_FS	riscv/encoding.h	35;"	d
SSTATUS_MXR	riscv/encoding.h	38;"	d
SSTATUS_SD	riscv/encoding.h	178;"	d
SSTATUS_SD	riscv/encoding.h	183;"	d
SSTATUS_SIE	riscv/encoding.h	31;"	d
SSTATUS_SPIE	riscv/encoding.h	33;"	d
SSTATUS_SPP	riscv/encoding.h	34;"	d
SSTATUS_SUM	riscv/encoding.h	37;"	d
SSTATUS_UIE	riscv/encoding.h	30;"	d
SSTATUS_UPIE	riscv/encoding.h	32;"	d
SSTATUS_UXL	riscv/encoding.h	40;"	d
SSTATUS_XS	riscv/encoding.h	36;"	d
STATE	riscv/decode.h	142;"	d
STATE	riscv/processor.cc	20;"	d	file:
STATE	riscv/processor.cc	21;"	d	file:
STEP_NONE	riscv/processor.h	/^      STEP_NONE,$/;"	e	enum:state_t::__anon16
STEP_STEPPED	riscv/processor.h	/^      STEP_STEPPED$/;"	e	enum:state_t::__anon16
STEP_STEPPING	riscv/processor.h	/^      STEP_STEPPING,$/;"	e	enum:state_t::__anon16
STORE	riscv/memtracer.h	/^  STORE,$/;"	e	enum:access_type
T0	riscv/opcodes.h	4;"	d
TEST_LOGIC_RESET	riscv/jtag_dtm.h	/^  TEST_LOGIC_RESET,$/;"	e	enum:__anon10
TLB_CHECK_TRIGGERS	riscv/mmu.h	/^  static const reg_t TLB_CHECK_TRIGGERS = reg_t(1) << 63;$/;"	m	class:mmu_t
TLB_ENTRIES	riscv/mmu.h	/^  static const reg_t TLB_ENTRIES = 256;$/;"	m	class:mmu_t
UINT64_MAX	riscv/insns/div.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	riscv/insns/divu.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	riscv/insns/divuw.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	riscv/insns/divw.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UPDATE_DR	riscv/jtag_dtm.h	/^  UPDATE_DR,$/;"	e	enum:__anon10
UPDATE_IR	riscv/jtag_dtm.h	/^  UPDATE_IR$/;"	e	enum:__anon10
VALID	riscv/cachesim.h	/^  static const uint64_t VALID = 1ULL << 63;$/;"	m	class:cache_sim_t
VIRT_PRIV	riscv/debug_defines.h	1725;"	d
VIRT_PRIV_PRV	riscv/debug_defines.h	1735;"	d
VIRT_PRIV_PRV_LENGTH	riscv/debug_defines.h	1734;"	d
VIRT_PRIV_PRV_OFFSET	riscv/debug_defines.h	1733;"	d
VI_CHECK_DDS	riscv/decode.h	426;"	d
VI_CHECK_DSS	riscv/decode.h	417;"	d
VI_CHECK_MSS	riscv/decode.h	385;"	d
VI_CHECK_REDUCTION	riscv/decode.h	440;"	d
VI_CHECK_SD	riscv/decode.h	414;"	d
VI_CHECK_SD	riscv/insns/vfncvt_f_f_v.h	/^  VI_CHECK_SD;$/;"	v
VI_CHECK_SD	riscv/insns/vfncvt_f_x_v.h	/^  VI_CHECK_SD;$/;"	v
VI_CHECK_SD	riscv/insns/vfncvt_f_xu_v.h	/^  VI_CHECK_SD;$/;"	v
VI_CHECK_SD	riscv/insns/vfncvt_x_f_v.h	/^  VI_CHECK_SD;$/;"	v
VI_CHECK_SD	riscv/insns/vfncvt_xu_f_v.h	/^  VI_CHECK_SD;$/;"	v
VI_CHECK_SDS	riscv/decode.h	434;"	d
VI_CHECK_SSS	riscv/decode.h	395;"	d
VI_CHECK_SXX	riscv/decode.h	406;"	d
VI_DUPLICATE_VREG	riscv/decode.h	1371;"	d
VI_ELEMENT_SKIP	riscv/decode.h	348;"	d
VI_GENERAL_LOOP_BASE	riscv/decode.h	451;"	d
VI_LD	riscv/decode.h	1423;"	d
VI_LDST_FF	riscv/decode.h	1459;"	d
VI_LOOP_BASE	riscv/decode.h	461;"	d
VI_LOOP_CMP_BASE	riscv/decode.h	480;"	d
VI_LOOP_CMP_END	riscv/decode.h	494;"	d
VI_LOOP_ELEMENT_SKIP	riscv/decode.h	337;"	d
VI_LOOP_END	riscv/decode.h	465;"	d
VI_LOOP_MASK	riscv/decode.h	499;"	d
VI_LOOP_NSHIFT_BASE	riscv/decode.h	514;"	d
VI_LOOP_REDUCTION_BASE	riscv/decode.h	758;"	d
VI_LOOP_REDUCTION_END	riscv/decode.h	473;"	d
VI_LOOP_WIDEN_END	riscv/decode.h	469;"	d
VI_LOOP_WIDE_REDUCTION_BASE	riscv/decode.h	1225;"	d
VI_NARROW_CHECK_COMMON	riscv/decode.h	368;"	d
VI_NARROW_SHIFT	riscv/decode.h	944;"	d
VI_NSHIFT_PARAMS	riscv/decode.h	596;"	d
VI_PARAMS	riscv/decode.h	579;"	d
VI_ST	riscv/decode.h	1390;"	d
VI_STRIP	riscv/decode.h	1361;"	d
VI_ULOOP_REDUCTION_BASE	riscv/decode.h	789;"	d
VI_ULOOP_WIDE_REDUCTION_BASE	riscv/decode.h	1253;"	d
VI_U_PARAMS	riscv/decode.h	564;"	d
VI_VFP_COMMON	riscv/decode.h	1510;"	d
VI_VFP_LOOP_BASE	riscv/decode.h	1521;"	d
VI_VFP_LOOP_CMP	riscv/decode.h	1642;"	d
VI_VFP_LOOP_CMP_BASE	riscv/decode.h	1526;"	d
VI_VFP_LOOP_CMP_END	riscv/decode.h	1569;"	d
VI_VFP_LOOP_END	riscv/decode.h	1552;"	d
VI_VFP_LOOP_REDUCTION_BASE	riscv/decode.h	1537;"	d
VI_VFP_LOOP_REDUCTION_END	riscv/decode.h	1561;"	d
VI_VFP_LOOP_WIDE_END	riscv/decode.h	1556;"	d
VI_VFP_LOOP_WIDE_REDUCTION_BASE	riscv/decode.h	1546;"	d
VI_VFP_VF_LOOP	riscv/decode.h	1621;"	d
VI_VFP_VF_LOOP_WIDE	riscv/decode.h	1650;"	d
VI_VFP_VV_LOOP	riscv/decode.h	1585;"	d
VI_VFP_VV_LOOP_REDUCTION	riscv/decode.h	1606;"	d
VI_VFP_VV_LOOP_WIDE	riscv/decode.h	1672;"	d
VI_VFP_VV_LOOP_WIDE_REDUCTION	riscv/decode.h	1614;"	d
VI_VFP_WF_LOOP_WIDE	riscv/decode.h	1693;"	d
VI_VFP_WV_LOOP_WIDE	riscv/decode.h	1713;"	d
VI_VI_LOOP	riscv/decode.h	910;"	d
VI_VI_LOOP_CMP	riscv/decode.h	666;"	d
VI_VI_LOOP_NSHIFT	riscv/decode.h	967;"	d
VI_VI_ULOOP	riscv/decode.h	892;"	d
VI_VI_ULOOP_CMP	riscv/decode.h	720;"	d
VI_VVXI_LOOP_NARROW	riscv/decode.h	952;"	d
VI_VVXI_MERGE_LOOP	riscv/decode.h	739;"	d
VI_VVX_LOOP_AVG	riscv/decode.h	1318;"	d
VI_VVX_LOOP_WIDE_SSMA	riscv/decode.h	1128;"	d
VI_VVX_LOOP_WIDE_SU_SSMA	riscv/decode.h	1184;"	d
VI_VVX_LOOP_WIDE_USSMA	riscv/decode.h	1156;"	d
VI_VVX_LOOP_WIDE_US_SSMA	riscv/decode.h	1212;"	d
VI_VV_LOOP	riscv/decode.h	838;"	d
VI_VV_LOOP_CARRY	riscv/decode.h	1281;"	d
VI_VV_LOOP_CMP	riscv/decode.h	630;"	d
VI_VV_LOOP_NARROW	riscv/decode.h	929;"	d
VI_VV_LOOP_NSHIFT	riscv/decode.h	997;"	d
VI_VV_LOOP_REDUCTION	riscv/decode.h	775;"	d
VI_VV_LOOP_WIDEN	riscv/decode.h	1013;"	d
VI_VV_LOOP_WIDE_REDUCTION	riscv/decode.h	1241;"	d
VI_VV_ULOOP	riscv/decode.h	820;"	d
VI_VV_ULOOP_CMP	riscv/decode.h	684;"	d
VI_VV_ULOOP_REDUCTION	riscv/decode.h	806;"	d
VI_VV_ULOOP_WIDE_REDUCTION	riscv/decode.h	1269;"	d
VI_VX_LOOP	riscv/decode.h	874;"	d
VI_VX_LOOP_CMP	riscv/decode.h	648;"	d
VI_VX_LOOP_NSHIFT	riscv/decode.h	982;"	d
VI_VX_LOOP_WIDEN	riscv/decode.h	1030;"	d
VI_VX_ULOOP	riscv/decode.h	856;"	d
VI_VX_ULOOP_CMP	riscv/decode.h	702;"	d
VI_WIDE_CHECK_COMMON	riscv/decode.h	377;"	d
VI_WIDE_OP_AND_ASSIGN	riscv/decode.h	1047;"	d
VI_WIDE_OP_AND_ASSIGN_MIX	riscv/decode.h	1069;"	d
VI_WIDE_SSMA	riscv/decode.h	1113;"	d
VI_WIDE_SU_SSMA	riscv/decode.h	1168;"	d
VI_WIDE_USSMA	riscv/decode.h	1140;"	d
VI_WIDE_US_SSMA	riscv/decode.h	1196;"	d
VI_WIDE_WVX_OP	riscv/decode.h	1091;"	d
VI_XI_LOOP_CARRY	riscv/decode.h	1299;"	d
VI_XI_SLIDEDOWN_PARAMS	riscv/decode.h	588;"	d
VI_XI_SLIDEUP_PARAMS	riscv/decode.h	592;"	d
VLEN	riscv/processor.h	/^    reg_t ELEN, VLEN, SLEN;$/;"	m	class:vectorUnit_t
VRM	riscv/processor.h	/^enum VRM{$/;"	g
VU	riscv/processor.h	/^  vectorUnit_t VU;$/;"	m	class:processor_t
VV_CARRY_PARAMS	riscv/decode.h	620;"	d
VV_NSHIFT_PARAMS	riscv/decode.h	608;"	d
VV_PARAMS	riscv/decode.h	569;"	d
VV_U_PARAMS	riscv/decode.h	554;"	d
VXI_PARAMS	riscv/decode.h	547;"	d
VX_NSHIFT_PARAMS	riscv/decode.h	602;"	d
VX_PARAMS	riscv/decode.h	574;"	d
VX_U_PARAMS	riscv/decode.h	559;"	d
WIDE_REDUCTION_LOOP	riscv/decode.h	1236;"	d
WIDE_REDUCTION_ULOOP	riscv/decode.h	1264;"	d
WRITE_FRD	riscv/decode.h	188;"	d
WRITE_FREG	riscv/decode.h	155;"	d
WRITE_FREG	riscv/decode.h	162;"	d
WRITE_MEM	riscv/mmu.h	118;"	d
WRITE_RD	riscv/decode.h	151;"	d
WRITE_REG	riscv/decode.h	154;"	d
WRITE_REG	riscv/decode.h	157;"	d
WRITE_RVC_FRS2S	riscv/decode.h	172;"	d
WRITE_RVC_RS1S	riscv/decode.h	170;"	d
WRITE_RVC_RS2S	riscv/decode.h	171;"	d
XI_CARRY_PARAMS	riscv/decode.h	614;"	d
XPR	riscv/processor.h	/^  regfile_t<reg_t, NXPR, true> XPR;$/;"	m	struct:state_t
XV_PARAMS	riscv/decode.h	584;"	d
X_RA	riscv/decode.h	34;"	d
X_SP	riscv/decode.h	35;"	d
ZERO	riscv/opcodes.h	3;"	d
_MEMTRACER_H	riscv/memtracer.h	4;"	d
_RISCV_ARITH_H	riscv/arith.h	4;"	d
_RISCV_BYTEORDER_H	riscv/byteorder.h	4;"	d
_RISCV_CACHE_SIM_H	riscv/cachesim.h	4;"	d
_RISCV_COMMON_H	riscv/common.h	4;"	d
_RISCV_COPROCESSOR_H	riscv/extension.h	4;"	d
_RISCV_DEBUG_MODULE_H	riscv/debug_module.h	3;"	d
_RISCV_DECODE_H	riscv/decode.h	4;"	d
_RISCV_DEVICES_H	riscv/devices.h	2;"	d
_RISCV_DISASM_H	riscv/disasm.h	4;"	d
_RISCV_DTS_H	riscv/dts.h	3;"	d
_RISCV_MMIO_PLUGIN_H	riscv/mmio_plugin.h	2;"	d
_RISCV_MMU_H	riscv/mmu.h	4;"	d
_RISCV_PROCESSOR_H	riscv/processor.h	3;"	d
_RISCV_ROCC_H	riscv/rocc.h	2;"	d
_RISCV_SIMIF_H	riscv/simif.h	4;"	d
_RISCV_SIM_H	riscv/sim.h	4;"	d
_RISCV_TRACER_H	riscv/tracer.h	4;"	d
_RISCV_TRAP_H	riscv/trap.h	4;"	d
_name	riscv/trap.h	/^  char _name[16];$/;"	m	class:trap_t
_state	riscv/jtag_dtm.h	/^    jtag_state_t _state;$/;"	m	class:jtag_dtm_t
_tck	riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tdi	riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tdo	riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tms	riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
abits	riscv/jtag_dtm.h	/^    const unsigned abits = 6;$/;"	m	class:jtag_dtm_t
abstract_command_completed	riscv/debug_module.h	/^    bool abstract_command_completed;$/;"	m	class:debug_module_t
abstract_device_t	riscv/devices.h	/^class abstract_device_t {$/;"	c
abstract_rti	riscv/debug_module.h	/^    unsigned abstract_rti;$/;"	m	struct:__anon1
abstractauto	riscv/debug_module.h	/^    abstractauto_t abstractauto;$/;"	m	class:debug_module_t
abstractauto_t	riscv/debug_module.h	/^} abstractauto_t;$/;"	t	typeref:struct:__anon5
abstractcs	riscv/debug_module.h	/^    abstractcs_t abstractcs;$/;"	m	class:debug_module_t
abstractcs_t	riscv/debug_module.h	/^} abstractcs_t;$/;"	t	typeref:struct:__anon4
accept	riscv/remote_bitbang.cc	/^void remote_bitbang_t::accept()$/;"	f	class:remote_bitbang_t
access	riscv/cachesim.cc	/^void cache_sim_t::access(uint64_t addr, size_t bytes, bool store)$/;"	f	class:cache_sim_t
access128	riscv/debug_module.h	/^  bool access128;$/;"	m	struct:__anon6
access16	riscv/debug_module.h	/^  bool access16;$/;"	m	struct:__anon6
access32	riscv/debug_module.h	/^  bool access32;$/;"	m	struct:__anon6
access64	riscv/debug_module.h	/^  bool access64;$/;"	m	struct:__anon6
access8	riscv/debug_module.h	/^  bool access8;$/;"	m	struct:__anon6
access_icache	riscv/mmu.h	/^  inline icache_entry_t* access_icache(reg_t addr)$/;"	f	class:mmu_t
access_type	riscv/memtracer.h	/^enum access_type {$/;"	g
acquire_load_reservation	riscv/mmu.h	/^  inline void acquire_load_reservation(reg_t vaddr)$/;"	f	class:mmu_t
action	riscv/processor.h	/^  mcontrol_action_t action;$/;"	m	struct:__anon15
add_device	riscv/debug_module.cc	/^void debug_module_t::add_device(bus_t *bus) {$/;"	f	class:debug_module_t
add_device	riscv/devices.cc	/^void bus_t::add_device(reg_t addr, abstract_device_t* dev)$/;"	f	class:bus_t
addi	riscv/opcodes.h	/^static uint32_t addi(unsigned int dest, unsigned int src, uint16_t imm)$/;"	f
addr	riscv/processor.h	/^  reg_t addr;$/;"	m	struct:commit_log_mem_t
addr	riscv/processor.h	/^  reg_t addr;$/;"	m	struct:commit_log_reg_t
addr_to_mem	riscv/sim.cc	/^char* sim_t::addr_to_mem(reg_t addr) {$/;"	f	class:sim_t
address	riscv/mmu.h	/^    reg_t address;$/;"	m	class:trigger_matched_t
advance_pc	riscv/execute.cc	121;"	d	file:
allhalted	riscv/debug_module.h	/^  bool allhalted;$/;"	m	struct:__anon3
allhavereset	riscv/debug_module.h	/^  bool allhavereset;$/;"	m	struct:__anon3
allnonexistant	riscv/debug_module.h	/^  bool allnonexistant;$/;"	m	struct:__anon3
alloc	riscv/mmio_plugin.h	/^  static void* alloc(const char* args)$/;"	f	struct:mmio_plugin_registration_t
alloc	riscv/mmio_plugin.h	/^  void* (*alloc)(const char*);$/;"	m	struct:__anon11
allresumeack	riscv/debug_module.h	/^  bool allresumeack;$/;"	m	struct:__anon3
allrunning	riscv/debug_module.h	/^  bool allrunning;$/;"	m	struct:__anon3
allunavail	riscv/debug_module.h	/^  bool allunavail;$/;"	m	struct:__anon3
amo_func	riscv/mmu.h	154;"	d
anyhalted	riscv/debug_module.h	/^  bool anyhalted;$/;"	m	struct:__anon3
anyhavereset	riscv/debug_module.h	/^  bool anyhavereset;$/;"	m	struct:__anon3
anynonexistant	riscv/debug_module.h	/^  bool anynonexistant;$/;"	m	struct:__anon3
anyresumeack	riscv/debug_module.h	/^  bool anyresumeack;$/;"	m	struct:__anon3
anyrunning	riscv/debug_module.h	/^  bool anyrunning;$/;"	m	struct:__anon3
anyunavail	riscv/debug_module.h	/^  bool anyunavail;$/;"	m	struct:__anon3
arg_t	riscv/disasm.h	/^class arg_t$/;"	c
args	riscv/disasm.h	/^  std::vector<const arg_t*> args;$/;"	m	class:disasm_insn_t
asize	riscv/debug_module.h	/^  unsigned asize;$/;"	m	struct:__anon6
authbusy	riscv/debug_module.h	/^  bool authbusy;$/;"	m	struct:__anon3
authenticated	riscv/debug_module.h	/^  bool authenticated;$/;"	m	struct:__anon3
autoexecdata	riscv/debug_module.h	/^  unsigned autoexecdata;$/;"	m	struct:__anon5
autoexecprogbuf	riscv/debug_module.h	/^  unsigned autoexecprogbuf;$/;"	m	struct:__anon5
autoincrement	riscv/debug_module.h	/^  bool autoincrement;$/;"	m	struct:__anon6
b	riscv/decode.h	/^  insn_bits_t b;$/;"	m	class:insn_t
bad_isa_string	riscv/processor.cc	/^static void bad_isa_string(const char* isa)$/;"	f	file:
bad_priv_string	riscv/processor.cc	/^static void bad_priv_string(const char* priv)$/;"	f	file:
bad_varch_string	riscv/processor.cc	/^static void bad_varch_string(const char* varch)$/;"	f	file:
baseAddr	riscv/insns/vleff_v.h	/^const reg_t baseAddr = RS1;$/;"	v
baseAddr	riscv/insns/vsuxb_v.h	/^reg_t baseAddr = RS1;$/;"	v
baseAddr	riscv/insns/vsuxe_v.h	/^reg_t baseAddr = RS1;$/;"	v
baseAddr	riscv/insns/vsuxh_v.h	/^reg_t baseAddr = RS1;$/;"	v
baseAddr	riscv/insns/vsuxw_v.h	/^reg_t baseAddr = RS1;$/;"	v
bit	riscv/opcodes.h	/^static uint32_t bit(uint32_t value, unsigned int b) {$/;"	f
bits	riscv/decode.h	/^  insn_bits_t bits() { return b; }$/;"	f	class:insn_t
bits	riscv/opcodes.h	/^static uint32_t bits(uint32_t value, unsigned int hi, unsigned int lo) {$/;"	f
boot_rom	riscv/sim.h	/^  std::unique_ptr<rom_device_t> boot_rom;$/;"	m	class:sim_t
buf_size	riscv/remote_bitbang.h	/^  static const ssize_t buf_size = 64 * 1024;$/;"	m	class:remote_bitbang_t
build_opcode_map	riscv/processor.cc	/^void processor_t::build_opcode_map()$/;"	f	class:processor_t
bus	riscv/sim.h	/^  bus_t bus;$/;"	m	class:sim_t
bus_t	riscv/devices.h	/^class bus_t : public abstract_device_t {$/;"	c
busy	riscv/debug_module.h	/^  bool busy;$/;"	m	struct:__anon4
busy_stuck	riscv/jtag_dtm.h	/^    bool busy_stuck;$/;"	m	class:jtag_dtm_t
bytes_read	riscv/cachesim.h	/^  uint64_t bytes_read;$/;"	m	class:cache_sim_t
bytes_written	riscv/cachesim.h	/^  uint64_t bytes_written;$/;"	m	class:cache_sim_t
cache	riscv/cachesim.h	/^  cache_sim_t* cache;$/;"	m	class:cache_memtracer_t
cache_memtracer_t	riscv/cachesim.h	/^  cache_memtracer_t(const char* config, const char* name)$/;"	f	class:cache_memtracer_t
cache_memtracer_t	riscv/cachesim.h	/^class cache_memtracer_t : public memtracer_t$/;"	c
cache_sim_t	riscv/cachesim.cc	/^cache_sim_t::cache_sim_t(const cache_sim_t& rhs)$/;"	f	class:cache_sim_t
cache_sim_t	riscv/cachesim.cc	/^cache_sim_t::cache_sim_t(size_t _sets, size_t _ways, size_t _linesz, const char* _name)$/;"	f	class:cache_sim_t
cache_sim_t	riscv/cachesim.h	/^class cache_sim_t$/;"	c
capture_dr	riscv/jtag_dtm.cc	/^void jtag_dtm_t::capture_dr()$/;"	f	class:jtag_dtm_t
cause	riscv/processor.h	/^  uint8_t cause;$/;"	m	struct:__anon12
cause	riscv/trap.h	/^  reg_t cause() { return which; }$/;"	f	class:trap_t
cfgstrvalid	riscv/debug_module.h	/^  bool cfgstrvalid;$/;"	m	struct:__anon3
chain	riscv/disasm.h	/^  std::vector<const disasm_insn_t*> chain[HASH_SIZE+1];$/;"	m	class:disassembler_t
chain	riscv/processor.h	/^  bool chain;$/;"	m	struct:__anon15
challenge	riscv/debug_module.h	/^    uint32_t challenge;$/;"	m	class:debug_module_t
check_load_reservation	riscv/mmu.h	/^  inline bool check_load_reservation(reg_t vaddr)$/;"	f	class:mmu_t
check_pc_alignment	riscv/processor.h	/^  void check_pc_alignment(reg_t pc) {$/;"	f	class:processor_t
check_tag	riscv/cachesim.cc	/^uint64_t* cache_sim_t::check_tag(uint64_t addr)$/;"	f	class:cache_sim_t
check_tag	riscv/cachesim.cc	/^uint64_t* fa_cache_sim_t::check_tag(uint64_t addr)$/;"	f	class:fa_cache_sim_t
check_triggers_fetch	riscv/mmu.h	/^  bool check_triggers_fetch;$/;"	m	class:mmu_t
check_triggers_load	riscv/mmu.h	/^  bool check_triggers_load;$/;"	m	class:mmu_t
check_triggers_store	riscv/mmu.h	/^  bool check_triggers_store;$/;"	m	class:mmu_t
chunk_align	riscv/sim.h	/^  size_t chunk_align() { return 8; }$/;"	f	class:sim_t
chunk_max_size	riscv/sim.h	/^  size_t chunk_max_size() { return 8; }$/;"	f	class:sim_t
clear_csr	riscv/encoding.h	209;"	d
clear_interrupt	riscv/extension.cc	/^void extension_t::clear_interrupt()$/;"	f	class:extension_t
client_fd	riscv/remote_bitbang.h	/^  int client_fd;$/;"	m	class:remote_bitbang_t
clint	riscv/sim.h	/^  std::unique_ptr<clint_t> clint;$/;"	m	class:sim_t
clint_t	riscv/clint.cc	/^clint_t::clint_t(std::vector<processor_t*>& procs)$/;"	f	class:clint_t
clint_t	riscv/devices.h	/^class clint_t : public abstract_device_t {$/;"	c
cmderr	riscv/debug_module.h	/^  cmderr_t cmderr;$/;"	m	struct:__anon4
cmderr	riscv/debug_module.h	/^typedef enum cmderr {$/;"	g
cmderr_t	riscv/debug_module.h	/^} cmderr_t;$/;"	t	typeref:enum:cmderr
cnt	riscv/insns/viota_m.h	/^int cnt = 0;$/;"	v
command	riscv/debug_module.h	/^    uint32_t command;$/;"	m	class:debug_module_t
commit_log_mem_t	riscv/processor.h	/^struct commit_log_mem_t$/;"	s
commit_log_print_insn	riscv/execute.cc	/^static void commit_log_print_insn(state_t* state, reg_t pc, insn_t insn)$/;"	f	file:
commit_log_print_value	riscv/execute.cc	/^static void commit_log_print_value(int width, uint64_t hi, uint64_t lo)$/;"	f	file:
commit_log_reg_t	riscv/processor.h	/^struct commit_log_reg_t$/;"	s
commit_log_stash_privilege	riscv/execute.cc	/^static void commit_log_stash_privilege(processor_t* p)$/;"	f	file:
config	riscv/debug_module.h	/^    debug_module_config_t config;$/;"	m	class:debug_module_t
construct	riscv/cachesim.cc	/^cache_sim_t* cache_sim_t::construct(const char* config, const char* name)$/;"	f	class:cache_sim_t
contents	riscv/devices.h	/^  char* contents() { return data; }$/;"	f	class:mem_t
contents	riscv/devices.h	/^  const std::vector<char>& contents() { return data; }$/;"	f	class:rom_device_t
continue	riscv/insns/vslideup_vi.h	/^  continue;$/;"	v
continue	riscv/insns/vslideup_vx.h	/^  continue;$/;"	v
csr	riscv/decode.h	/^  uint64_t csr() { return x(20, 12); }$/;"	f	class:insn_t
csr	riscv/insns/csrrc.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	riscv/insns/csrrci.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	riscv/insns/csrrs.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	riscv/insns/csrrsi.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	riscv/insns/csrrw.h	/^int csr = validate_csr(insn.csr(), true);$/;"	v
csr	riscv/insns/csrrwi.h	/^int csr = validate_csr(insn.csr(), true);$/;"	v
csr_name	riscv/regnames.cc	/^const char* csr_name(int which) {$/;"	f
csrr	riscv/opcodes.h	/^static uint32_t csrr(unsigned int rd, unsigned int csr) {$/;"	f
csrrs	riscv/opcodes.h	/^static uint32_t csrrs(unsigned int rd, unsigned int rs1, unsigned int csr) {$/;"	f
csrsi	riscv/opcodes.h	/^static uint32_t csrsi(unsigned int csr, uint16_t imm) {$/;"	f
csrw	riscv/opcodes.h	/^static uint32_t csrw(unsigned int source, unsigned int csr) {$/;"	f
cto	riscv/processor.h	/^static int cto(reg_t val)$/;"	f
ctrlc_pressed	riscv/sim.cc	/^volatile bool ctrlc_pressed = false;$/;"	v
ctz	riscv/processor.cc	/^static int ctz(reg_t val)$/;"	f	file:
current_proc	riscv/sim.h	/^  size_t current_proc;$/;"	m	class:sim_t
current_step	riscv/sim.h	/^  size_t current_step;$/;"	m	class:sim_t
customX	riscv/rocc.cc	7;"	d	file:
custom_base	riscv/debug_module.h	/^    unsigned custom_base;$/;"	m	class:debug_module_t
d	riscv/interactive.cc	/^  double d;$/;"	m	union:fpr	file:
data	riscv/decode.h	/^  T data[N];$/;"	m	class:regfile_t
data	riscv/devices.h	/^  char* data;$/;"	m	class:mem_t
data	riscv/devices.h	/^  std::vector<char> data;$/;"	m	class:rom_device_t
data	riscv/mmu.h	/^    reg_t data;$/;"	m	class:trigger_matched_t
data	riscv/mmu.h	/^  insn_fetch_t data;$/;"	m	struct:icache_entry_t
data	riscv/processor.h	/^  freg_t data;$/;"	m	struct:commit_log_reg_t
datacount	riscv/debug_module.h	/^  unsigned datacount;$/;"	m	struct:__anon4
datasize	riscv/debug_module.h	/^    static const unsigned datasize = 2;$/;"	m	class:debug_module_t
dcache_sim_t	riscv/cachesim.h	/^  dcache_sim_t(const char* config) : cache_memtracer_t(config, "D$") {}$/;"	f	class:dcache_sim_t
dcache_sim_t	riscv/cachesim.h	/^class dcache_sim_t : public cache_memtracer_t$/;"	c
dcsr	riscv/processor.h	/^  dcsr_t dcsr;$/;"	m	struct:state_t
dcsr_t	riscv/processor.h	/^} dcsr_t;$/;"	t	typeref:struct:__anon12
dealloc	riscv/mmio_plugin.h	/^  static void dealloc(void* self)$/;"	f	struct:mmio_plugin_registration_t
dealloc	riscv/mmio_plugin.h	/^  void (*dealloc)(void*);$/;"	m	struct:__anon11
debug	riscv/processor.h	/^  bool debug;$/;"	m	class:processor_t
debug	riscv/sim.h	/^  bool debug;$/;"	m	class:sim_t
debug_abstract	riscv/debug_module.h	/^    uint8_t debug_abstract[debug_abstract_size * 4];$/;"	m	class:debug_module_t
debug_abstract_size	riscv/debug_module.h	/^    static const unsigned debug_abstract_size = 12;$/;"	m	class:debug_module_t
debug_abstract_start	riscv/debug_module.h	/^    unsigned debug_abstract_start;$/;"	m	class:debug_module_t
debug_data_start	riscv/debug_module.h	/^    static const unsigned debug_data_start = 0x380;$/;"	m	class:debug_module_t
debug_mmu	riscv/sim.h	/^  mmu_t* debug_mmu;  \/\/ debug port into main memory$/;"	m	class:sim_t
debug_mode	riscv/processor.h	/^  bool debug_mode;$/;"	m	struct:state_t
debug_module	riscv/sim.h	/^  debug_module_t debug_module;$/;"	m	class:sim_t
debug_module_config_t	riscv/debug_module.h	/^} debug_module_config_t;$/;"	t	typeref:struct:__anon1
debug_module_t	riscv/debug_module.cc	/^debug_module_t::debug_module_t(sim_t *sim, const debug_module_config_t &config) :$/;"	f	class:debug_module_t
debug_module_t	riscv/debug_module.h	/^class debug_module_t : public abstract_device_t$/;"	c
debug_progbuf_start	riscv/debug_module.h	/^    unsigned debug_progbuf_start;$/;"	m	class:debug_module_t
debug_rom_flags	riscv/debug_module.h	/^    uint8_t debug_rom_flags[1024];$/;"	m	class:debug_module_t
debug_rom_whereto	riscv/debug_module.h	/^    uint8_t debug_rom_whereto[4];$/;"	m	class:debug_module_t
decode_insn	riscv/processor.cc	/^insn_func_t processor_t::decode_insn(insn_t insn)$/;"	f	class:processor_t
decode_vm_info	riscv/mmu.h	/^inline vm_info decode_vm_info(int xlen, reg_t prv, reg_t satp)$/;"	f
defaultNaNF128	riscv/decode.h	/^inline float128_t defaultNaNF128()$/;"	f
devices	riscv/devices.h	/^  std::map<reg_t, abstract_device_t*> devices;$/;"	m	class:bus_t
dirty_ext_state	riscv/decode.h	186;"	d
dirty_fp_state	riscv/decode.h	185;"	d
disasm	riscv/processor.cc	/^void processor_t::disasm(insn_t insn)$/;"	f	class:processor_t
disasm_insn_t	riscv/disasm.h	/^  NOINLINE disasm_insn_t(const char* name, uint32_t match, uint32_t mask,$/;"	f	class:disasm_insn_t
disasm_insn_t	riscv/disasm.h	/^class disasm_insn_t$/;"	c
disassembler	riscv/processor.h	/^  disassembler_t* disassembler;$/;"	m	class:processor_t
disassembler_t	riscv/disasm.h	/^class disassembler_t$/;"	c
dm	riscv/jtag_dtm.h	/^    debug_module_t *dm;$/;"	m	class:jtag_dtm_t
dmactive	riscv/debug_module.h	/^  bool dmactive;$/;"	m	struct:__anon2
dmcontrol	riscv/debug_module.h	/^    dmcontrol_t dmcontrol;$/;"	m	class:debug_module_t
dmcontrol_t	riscv/debug_module.h	/^} dmcontrol_t;$/;"	t	typeref:struct:__anon2
dmdata	riscv/debug_module.h	/^    uint8_t dmdata[datasize * 4];$/;"	m	class:debug_module_t
dmi	riscv/jtag_dtm.h	/^    uint64_t dmi;$/;"	m	class:jtag_dtm_t
dmi_read	riscv/debug_module.cc	/^bool debug_module_t::dmi_read(unsigned address, uint32_t *value)$/;"	f	class:debug_module_t
dmi_write	riscv/debug_module.cc	/^bool debug_module_t::dmi_write(unsigned address, uint32_t value)$/;"	f	class:debug_module_t
dmode	riscv/processor.h	/^  bool dmode;$/;"	m	struct:__anon15
dmstatus	riscv/debug_module.h	/^    dmstatus_t dmstatus;$/;"	m	class:debug_module_t
dmstatus_t	riscv/debug_module.h	/^} dmstatus_t;$/;"	t	typeref:struct:__anon3
do_mask	riscv/insns/vcompress_vm.h	/^  bool do_mask = (P.VU.elt<uint64_t>(rs1_num, midx) >> mpos) & 0x1;$/;"	v
dpc	riscv/processor.h	/^  reg_t dpc;$/;"	m	struct:state_t
dr	riscv/jtag_dtm.h	/^    uint64_t dr;$/;"	m	class:jtag_dtm_t
dr_length	riscv/jtag_dtm.h	/^    unsigned dr_length;$/;"	m	class:jtag_dtm_t
dret	riscv/opcodes.h	/^static uint32_t dret(void) { return MATCH_DRET; }$/;"	f
dscratch0	riscv/processor.h	/^  reg_t dscratch0, dscratch1;$/;"	m	struct:state_t
dscratch1	riscv/processor.h	/^  reg_t dscratch0, dscratch1;$/;"	m	struct:state_t
dtb_enabled	riscv/sim.h	/^  bool dtb_enabled;$/;"	m	class:sim_t
dtmcontrol	riscv/jtag_dtm.h	/^    uint32_t dtmcontrol;$/;"	m	class:jtag_dtm_t
dts	riscv/sim.h	/^  std::string dts;$/;"	m	class:sim_t
dts_compile	riscv/dts.cc	/^std::string dts_compile(const std::string& dts)$/;"	f
e128	riscv/decode.h	311;"	d
e16	riscv/decode.h	308;"	d
e32	riscv/decode.h	309;"	d
e64	riscv/decode.h	310;"	d
e8	riscv/decode.h	307;"	d
early_stop	riscv/insns/vleff_v.h	/^bool early_stop = false;$/;"	v
ebreak	riscv/opcodes.h	/^static uint32_t ebreak(void) { return MATCH_EBREAK; }$/;"	f
ebreak_c	riscv/opcodes.h	/^static uint32_t ebreak_c(void) { return MATCH_C_EBREAK; }$/;"	f
ebreakh	riscv/processor.h	/^  bool ebreakh;$/;"	m	struct:__anon12
ebreakm	riscv/processor.h	/^  bool ebreakm;$/;"	m	struct:__anon12
ebreaks	riscv/processor.h	/^  bool ebreaks;$/;"	m	struct:__anon12
ebreaku	riscv/processor.h	/^  bool ebreaku;$/;"	m	struct:__anon12
elt	riscv/processor.h	/^      T& elt(reg_t vReg, reg_t n){$/;"	f	class:vectorUnit_t
empty	riscv/memtracer.h	/^  bool empty() { return list.empty(); }$/;"	f	class:memtracer_list_t
enter_debug_mode	riscv/processor.cc	/^void processor_t::enter_debug_mode(uint8_t cause)$/;"	f	class:processor_t
error	riscv/debug_module.h	/^  unsigned error;$/;"	m	struct:__anon6
execute	riscv/processor.h	/^  bool execute;$/;"	m	struct:__anon15
execute_commands	riscv/remote_bitbang.cc	/^void remote_bitbang_t::execute_commands()$/;"	f	class:remote_bitbang_t
execute_insn	riscv/execute.cc	/^static reg_t execute_insn(processor_t* p, reg_t pc, insn_fetch_t fetch)$/;"	f	file:
executions	riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
ext	riscv/processor.h	/^  extension_t* ext;$/;"	m	class:processor_t
extension_t	riscv/extension.h	/^class extension_t$/;"	c
extensions	riscv/extensions.cc	/^static std::map<std::string, std::function<extension_t*()>>& extensions()$/;"	f	file:
f128	riscv/decode.h	/^inline float128_t f128(freg_t r) { return r; }$/;"	f
f128_negate	riscv/decode.h	/^inline freg_t f128_negate(freg_t a)$/;"	f
f32	riscv/decode.h	/^inline float32_t f32(freg_t r) { return f32(unboxF32(r)); }$/;"	f
f32	riscv/decode.h	/^inline float32_t f32(uint32_t v) { return { v }; }$/;"	f
f64	riscv/decode.h	/^inline float64_t f64(freg_t r) { return f64(unboxF64(r)); }$/;"	f
f64	riscv/decode.h	/^inline float64_t f64(uint64_t v) { return { v }; }$/;"	f
fa_cache_sim_t	riscv/cachesim.cc	/^fa_cache_sim_t::fa_cache_sim_t(size_t ways, size_t linesz, const char* name)$/;"	f	class:fa_cache_sim_t
fa_cache_sim_t	riscv/cachesim.h	/^class fa_cache_sim_t : public cache_sim_t$/;"	c
false	riscv/insns/vaadd_vi.h	/^VI_CHECK_SSS(false);$/;"	v
false	riscv/insns/vfmerge_vfm.h	/^VI_CHECK_SSS(false);$/;"	v
false	riscv/insns/vmerge_vim.h	/^VI_CHECK_SSS(false);$/;"	v
false	riscv/insns/vmerge_vxm.h	/^VI_CHECK_SSS(false);$/;"	v
false	riscv/insns/vmulhsu_vx.h	/^VI_CHECK_SSS(false);$/;"	v
false	riscv/insns/vsadd_vi.h	/^VI_CHECK_SSS(false);$/;"	v
false	riscv/insns/vsadd_vx.h	/^VI_CHECK_SSS(false);$/;"	v
false	riscv/insns/vssub_vx.h	/^VI_CHECK_SSS(false);$/;"	v
false	riscv/insns/vssubu_vx.h	/^VI_CHECK_SSS(false);$/;"	v
false	riscv/insns/vwadd_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwadd_wx.h	/^VI_CHECK_DDS(false);$/;"	v
false	riscv/insns/vwaddu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwaddu_wx.h	/^VI_CHECK_DDS(false);$/;"	v
false	riscv/insns/vwmacc_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwmaccsu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwmaccu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwmaccus_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwmul_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwmulsu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwmulu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwsub_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwsub_wx.h	/^VI_CHECK_DDS(false);$/;"	v
false	riscv/insns/vwsubu_vx.h	/^VI_CHECK_DSS(false);$/;"	v
false	riscv/insns/vwsubu_wx.h	/^VI_CHECK_DDS(false);$/;"	v
fence_i	riscv/opcodes.h	/^static uint32_t fence_i(void)$/;"	f
fetch_slow_path	riscv/mmu.cc	/^tlb_entry_t mmu_t::fetch_slow_path(reg_t vaddr)$/;"	f	class:mmu_t
fetch_temp	riscv/mmu.h	/^  uint16_t fetch_temp;$/;"	m	class:mmu_t
fflags	riscv/processor.h	/^  uint32_t fflags;$/;"	m	struct:state_t
field_width	riscv/debug_module.cc	/^static unsigned field_width(unsigned n)$/;"	f	file:
find_device	riscv/devices.cc	/^std::pair<reg_t, abstract_device_t*> bus_t::find_device(reg_t addr)$/;"	f	class:bus_t
find_extension	riscv/extensions.cc	/^std::function<extension_t*()> find_extension(const char* name)$/;"	f
fld	riscv/opcodes.h	/^static uint32_t fld(unsigned int dest, unsigned int base, uint16_t offset)$/;"	f
flush_icache	riscv/mmu.cc	/^void mmu_t::flush_icache()$/;"	f	class:mmu_t
flush_tlb	riscv/mmu.cc	/^void mmu_t::flush_tlb()$/;"	f	class:mmu_t
flw	riscv/opcodes.h	/^static uint32_t flw(unsigned int dest, unsigned int base, uint16_t offset)$/;"	f
fpr	riscv/interactive.cc	/^union fpr$/;"	u	file:
fpr_name	riscv/regnames.cc	/^const char* fpr_name[] = {$/;"	v
freg	riscv/decode.h	/^inline freg_t freg(float128_t f) { return f; }$/;"	f
freg	riscv/decode.h	/^inline freg_t freg(float32_t f) { return { ((uint64_t)-1 << 32) | f.v, (uint64_t)-1 }; }$/;"	f
freg	riscv/decode.h	/^inline freg_t freg(float64_t f) { return { f.v, (uint64_t)-1 }; }$/;"	f
freg_t	riscv/decode.h	/^typedef float128_t freg_t;$/;"	t
frm	riscv/processor.h	/^  uint32_t frm;$/;"	m	struct:state_t
from_be	riscv/byteorder.h	/^template<typename T> static inline T from_be(T n) { return n; }$/;"	f
from_be	riscv/byteorder.h	/^template<typename T> static inline T from_be(T n) { return swap(n); }$/;"	f
from_le	riscv/byteorder.h	/^template<typename T> static inline T from_le(T n) { return n; }$/;"	f
from_le	riscv/byteorder.h	/^template<typename T> static inline T from_le(T n) { return swap(n); }$/;"	f
fsd	riscv/opcodes.h	/^static uint32_t fsd(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
fsgnj128	riscv/decode.h	/^inline freg_t fsgnj128(freg_t a, freg_t b, bool n, bool x)$/;"	f
fsgnj32	riscv/decode.h	267;"	d
fsgnj64	riscv/decode.h	269;"	d
fsw	riscv/opcodes.h	/^static uint32_t fsw(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
func	riscv/mmu.h	/^  insn_func_t func;$/;"	m	struct:insn_fetch_t
funct	riscv/rocc.h	/^  unsigned funct : 7;$/;"	m	struct:rocc_insn_t
get_core	riscv/interactive.cc	/^processor_t *sim_t::get_core(const std::string& i)$/;"	f	class:sim_t
get_core	riscv/sim.h	/^  processor_t* get_core(size_t i) { return procs.at(i); }$/;"	f	class:sim_t
get_csr	riscv/processor.cc	/^reg_t processor_t::get_csr(int which)$/;"	f	class:processor_t
get_disasms	riscv/rocc.cc	/^std::vector<disasm_insn_t*> rocc_t::get_disasms()$/;"	f	class:rocc_t
get_disassembler	riscv/processor.h	/^  const disassembler_t* get_disassembler() { return disassembler; }$/;"	f	class:processor_t
get_dts	riscv/sim.h	/^  const char* get_dts() { if (dts.empty()) reset(); return dts.c_str(); }$/;"	f	class:sim_t
get_elen	riscv/processor.h	/^    reg_t get_elen() { return ELEN; }$/;"	f	class:vectorUnit_t
get_extension	riscv/processor.h	/^  extension_t* get_extension() { return ext; }$/;"	f	class:processor_t
get_field	riscv/decode.h	198;"	d
get_flen	riscv/processor.h	/^  unsigned get_flen() {$/;"	f	class:processor_t
get_freg	riscv/interactive.cc	/^freg_t sim_t::get_freg(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_instructions	riscv/rocc.cc	/^std::vector<insn_desc_t> rocc_t::get_instructions()$/;"	f	class:rocc_t
get_isa_string	riscv/processor.h	/^  std::string get_isa_string() { return isa_string; }$/;"	f	class:processor_t
get_log_commits	riscv/processor.h	/^  bool get_log_commits() { return log_commits_enabled; }$/;"	f	class:processor_t
get_mask	riscv/disasm.h	/^  uint32_t get_mask() const { return mask; }$/;"	f	class:disasm_insn_t
get_match	riscv/disasm.h	/^  uint32_t get_match() const { return match; }$/;"	f	class:disasm_insn_t
get_max_xlen	riscv/processor.h	/^  unsigned get_max_xlen() { return max_xlen; }$/;"	f	class:processor_t
get_mem	riscv/interactive.cc	/^reg_t sim_t::get_mem(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_mmu	riscv/processor.h	/^  mmu_t* get_mmu() { return mmu; }$/;"	f	class:processor_t
get_name	riscv/disasm.h	/^  const char* get_name() const$/;"	f	class:disasm_insn_t
get_pc	riscv/interactive.cc	/^reg_t sim_t::get_pc(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_reg	riscv/interactive.cc	/^reg_t sim_t::get_reg(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_slen	riscv/processor.h	/^    reg_t get_slen() { return SLEN; }$/;"	f	class:vectorUnit_t
get_state	riscv/processor.h	/^  state_t* get_state() { return &state; }$/;"	f	class:processor_t
get_tval	riscv/trap.h	/^  virtual reg_t get_tval() { return 0; }$/;"	f	class:trap_t
get_vlen	riscv/processor.h	/^    reg_t get_vlen() { return VLEN; }$/;"	f	class:vectorUnit_t
get_vround_mode	riscv/processor.h	/^    VRM get_vround_mode() {$/;"	f	class:vectorUnit_t
get_xlen	riscv/processor.h	/^  unsigned get_xlen() { return xlen; }$/;"	f	class:processor_t
greater	riscv/insns/fmax_d.h	/^bool greater = f64_lt_quiet(f64(FRS2), f64(FRS1)) ||$/;"	v
greater	riscv/insns/fmax_q.h	/^bool greater = f128_lt_quiet(f128(FRS2), f128(FRS1)) ||$/;"	v
greater	riscv/insns/fmax_s.h	/^bool greater = f32_lt_quiet(f32(FRS2), f32(FRS1)) ||$/;"	v
h	riscv/processor.h	/^  bool h;$/;"	m	struct:__anon15
halt	riscv/processor.h	/^  bool halt;$/;"	m	struct:__anon12
halt_on_reset	riscv/processor.h	/^  bool halt_on_reset;$/;"	m	class:processor_t
halt_request	riscv/processor.h	/^  bool halt_request;$/;"	m	class:processor_t
halted	riscv/debug_module.h	/^  bool halted;$/;"	m	struct:__anon7
halted	riscv/processor.h	/^  bool halted() { return state.debug_mode; }$/;"	f	class:processor_t
haltgroup	riscv/debug_module.h	/^  uint8_t haltgroup;$/;"	m	struct:__anon7
haltreq	riscv/debug_module.h	/^  bool haltreq;$/;"	m	struct:__anon2
handle_signal	riscv/sim.cc	/^static void handle_signal(int sig)$/;"	f	file:
hart_array_mask	riscv/debug_module.h	/^    std::vector<bool> hart_array_mask;$/;"	m	class:debug_module_t
hart_debug_state_t	riscv/debug_module.h	/^} hart_debug_state_t;$/;"	t	typeref:struct:__anon7
hart_selected	riscv/debug_module.cc	/^bool debug_module_t::hart_selected(unsigned hartid) const$/;"	f	class:debug_module_t
hart_state	riscv/debug_module.h	/^    std::vector<hart_debug_state_t> hart_state;$/;"	m	class:debug_module_t
hartreset	riscv/debug_module.h	/^  bool hartreset;$/;"	m	struct:__anon2
hartsel	riscv/debug_module.h	/^  unsigned hartsel;$/;"	m	struct:__anon2
hartsellen	riscv/debug_module.h	/^    unsigned hartsellen = 10;$/;"	m	class:debug_module_t
has_one	riscv/insns/vmsbf_m.h	/^bool has_one = false;$/;"	v
has_one	riscv/insns/vmsif_m.h	/^bool has_one = false;$/;"	v
has_one	riscv/insns/vmsof_m.h	/^bool has_one = false;$/;"	v
has_tval	riscv/trap.h	/^  virtual bool has_tval() { return false; }$/;"	f	class:trap_t
hasel	riscv/debug_module.h	/^  bool hasel;$/;"	m	struct:__anon2
have_reservation	riscv/insns/sc_d.h	/^bool have_reservation = MMU.check_load_reservation(RS1);$/;"	v
have_reservation	riscv/insns/sc_w.h	/^bool have_reservation = MMU.check_load_reservation(RS1);$/;"	v
havereset	riscv/debug_module.h	/^  bool havereset;$/;"	m	struct:__anon7
hawindowsel	riscv/debug_module.h	/^    uint16_t hawindowsel;$/;"	m	class:debug_module_t
help	riscv/cachesim.cc	/^static void help()$/;"	f	file:
histogram_enabled	riscv/processor.h	/^  bool histogram_enabled;$/;"	m	class:processor_t
histogram_enabled	riscv/sim.h	/^  bool histogram_enabled; \/\/ provide a histogram of PCs$/;"	m	class:sim_t
hook	riscv/memtracer.h	/^  void hook(memtracer_t* h)$/;"	f	class:memtracer_list_t
host	riscv/sim.h	/^  context_t* host;$/;"	m	class:sim_t
host_offset	riscv/mmu.h	/^  char* host_offset;$/;"	m	struct:tlb_entry_t
i	riscv/rocc.h	/^  insn_t i;$/;"	m	union:rocc_insn_union_t
i_imm	riscv/decode.h	/^  int64_t i_imm() { return int64_t(b) >> 20; }$/;"	f	class:insn_t
icache	riscv/mmu.h	/^  icache_entry_t icache[ICACHE_ENTRIES];$/;"	m	class:mmu_t
icache_entry_t	riscv/mmu.h	/^struct icache_entry_t {$/;"	s
icache_index	riscv/mmu.h	/^  inline size_t icache_index(reg_t addr)$/;"	f	class:mmu_t
icache_sim_t	riscv/cachesim.h	/^  icache_sim_t(const char* config) : cache_memtracer_t(config, "I$") {}$/;"	f	class:icache_sim_t
icache_sim_t	riscv/cachesim.h	/^class icache_sim_t : public cache_memtracer_t$/;"	c
id	riscv/processor.h	/^  uint32_t id;$/;"	m	class:processor_t
idcode	riscv/jtag_dtm.h	/^  static const unsigned idcode = 0xdeadbeef;$/;"	m	class:jtag_dtm_t
idle	riscv/sim.cc	/^void sim_t::idle()$/;"	f	class:sim_t
idx_shift	riscv/cachesim.h	/^  size_t idx_shift;$/;"	m	class:cache_sim_t
idxbits	riscv/mmu.h	/^  int idxbits;$/;"	m	struct:vm_info
illegal_instruction	riscv/extension.cc	/^void extension_t::illegal_instruction()$/;"	f	class:extension_t
illegal_instruction	riscv/processor.cc	/^reg_t illegal_instruction(processor_t* p, insn_t insn, reg_t pc)$/;"	f
imm_sign	riscv/decode.h	/^  uint64_t imm_sign() { return xs(63, 1); }$/;"	f	class:insn_t
impebreak	riscv/debug_module.h	/^  bool impebreak;$/;"	m	struct:__anon3
increment	riscv/clint.cc	/^void clint_t::increment(reg_t inc)$/;"	f	class:clint_t
index	riscv/mmu.h	/^    int index;$/;"	m	class:trigger_matched_t
init	riscv/cachesim.cc	/^void cache_sim_t::init()$/;"	f	class:cache_sim_t
insn	riscv/mmu.h	/^  insn_t insn;$/;"	m	struct:insn_fetch_t
insn_bits_t	riscv/decode.h	/^typedef uint64_t insn_bits_t;$/;"	t
insn_desc_t	riscv/processor.h	/^struct insn_desc_t$/;"	s
insn_fetch_t	riscv/mmu.h	/^struct insn_fetch_t$/;"	s
insn_func_t	riscv/processor.h	/^typedef reg_t (*insn_func_t)(processor_t*, insn_t, reg_t);$/;"	t
insn_length	riscv/decode.h	60;"	d
insn_t	riscv/decode.h	/^  insn_t(insn_bits_t bits) : b(bits) {}$/;"	f	class:insn_t
insn_t	riscv/decode.h	/^class insn_t$/;"	c
instructions	riscv/processor.h	/^  std::vector<insn_desc_t> instructions;$/;"	m	class:processor_t
int128_t	riscv/decode.h	/^typedef __int128 int128_t;$/;"	t
int_max	riscv/insns/vnclip_vi.h	/^int64_t int_max = (1 << (P.VU.vsew - 1)) - 1;$/;"	v
int_max	riscv/insns/vnclip_vv.h	/^int64_t int_max = (1 << (P.VU.vsew - 1)) - 1;$/;"	v
int_max	riscv/insns/vnclip_vx.h	/^int64_t int_max = (1 << (P.VU.vsew - 1)) - 1;$/;"	v
int_max	riscv/insns/vnclipu_vi.h	/^uint64_t int_max = ~(-1ll << P.VU.vsew);$/;"	v
int_max	riscv/insns/vnclipu_vv.h	/^uint64_t int_max = ~(-1ll << P.VU.vsew);$/;"	v
int_max	riscv/insns/vnclipu_vx.h	/^uint64_t int_max = ~(-1ll << P.VU.vsew);$/;"	v
int_max	riscv/insns/vsmul_vv.h	/^int64_t int_max = (uint64_t(1) << (P.VU.vsew - 1)) - 1;$/;"	v
int_max	riscv/insns/vsmul_vx.h	/^int64_t int_max = (uint64_t(1) << (P.VU.vsew - 1)) - 1;$/;"	v
int_min	riscv/insns/vnclip_vi.h	/^int64_t int_min = -(1 << (P.VU.vsew - 1));$/;"	v
int_min	riscv/insns/vnclip_vv.h	/^int64_t int_min = -(1 << (P.VU.vsew - 1));$/;"	v
int_min	riscv/insns/vnclip_vx.h	/^int64_t int_min = -(1 << (P.VU.vsew - 1));$/;"	v
int_min	riscv/insns/vsmul_vv.h	/^int64_t int_min = - (1 << (P.VU.vsew - 1));$/;"	v
int_min	riscv/insns/vsmul_vx.h	/^int64_t int_min = - (1 << (P.VU.vsew - 1));$/;"	v
interactive	riscv/interactive.cc	/^void sim_t::interactive()$/;"	f	class:sim_t
interactive_freg	riscv/interactive.cc	/^void sim_t::interactive_freg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_fregd	riscv/interactive.cc	/^void sim_t::interactive_fregd(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_fregs	riscv/interactive.cc	/^void sim_t::interactive_fregs(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_help	riscv/interactive.cc	/^void sim_t::interactive_help(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_mem	riscv/interactive.cc	/^void sim_t::interactive_mem(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_pc	riscv/interactive.cc	/^void sim_t::interactive_pc(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_quit	riscv/interactive.cc	/^void sim_t::interactive_quit(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_reg	riscv/interactive.cc	/^void sim_t::interactive_reg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_run	riscv/interactive.cc	/^void sim_t::interactive_run(const std::string& cmd, const std::vector<std::string>& args, bool noisy)$/;"	f	class:sim_t
interactive_run_noisy	riscv/interactive.cc	/^void sim_t::interactive_run_noisy(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_run_silent	riscv/interactive.cc	/^void sim_t::interactive_run_silent(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_str	riscv/interactive.cc	/^void sim_t::interactive_str(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_until	riscv/interactive.cc	/^void sim_t::interactive_until(const std::string& cmd, const std::vector<std::string>& args, bool noisy)$/;"	f	class:sim_t
interactive_until_noisy	riscv/interactive.cc	/^void sim_t::interactive_until_noisy(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_until_silent	riscv/interactive.cc	/^void sim_t::interactive_until_silent(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_vreg	riscv/interactive.cc	/^void sim_t::interactive_vreg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interested_in_range	riscv/cachesim.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:dcache_sim_t
interested_in_range	riscv/cachesim.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:icache_sim_t
interested_in_range	riscv/memtracer.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:memtracer_list_t
invalid_pc	riscv/decode.h	249;"	d
ir	riscv/jtag_dtm.h	/^    uint32_t ir;$/;"	m	class:jtag_dtm_t
ir_length	riscv/jtag_dtm.h	/^    const unsigned ir_length = 5;$/;"	m	class:jtag_dtm_t
isBoxedF32	riscv/decode.h	252;"	d
isBoxedF64	riscv/decode.h	254;"	d
isNaNF128	riscv/decode.h	272;"	d
is_dirty_enabled	riscv/mmu.h	/^  int is_dirty_enabled()$/;"	f	class:mmu_t
is_fpu_reg	riscv/debug_module.cc	/^static bool is_fpu_reg(unsigned regno)$/;"	f	file:
is_misaligned_enabled	riscv/mmu.h	/^  int is_misaligned_enabled()$/;"	f	class:mmu_t
is_overlapped	riscv/decode.h	/^static inline bool is_overlapped(const int astart, const int asize,$/;"	f
isa_string	riscv/processor.h	/^  std::string isa_string;$/;"	m	class:processor_t
jal	riscv/opcodes.h	/^static uint32_t jal(unsigned int rd, uint32_t imm) {$/;"	f
jtag_dtm_t	riscv/jtag_dtm.cc	/^jtag_dtm_t::jtag_dtm_t(debug_module_t *dm, unsigned required_rti_cycles) :$/;"	f	class:jtag_dtm_t
jtag_dtm_t	riscv/jtag_dtm.h	/^class jtag_dtm_t$/;"	c
jtag_state_t	riscv/jtag_dtm.h	/^} jtag_state_t;$/;"	t	typeref:enum:__anon10
last_bits	riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
last_inst_flen	riscv/processor.h	/^  int last_inst_flen;$/;"	m	struct:state_t
last_inst_priv	riscv/processor.h	/^  reg_t last_inst_priv;$/;"	m	struct:state_t
last_inst_xlen	riscv/processor.h	/^  int last_inst_xlen;$/;"	m	struct:state_t
last_pc	riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
lb	riscv/opcodes.h	/^static uint32_t lb(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
ld	riscv/opcodes.h	/^static uint32_t ld(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
legalize_privilege	riscv/processor.cc	/^reg_t processor_t::legalize_privilege(reg_t prv)$/;"	f	class:processor_t
len	riscv/devices.h	/^  size_t len;$/;"	m	class:mem_t
length	riscv/decode.h	/^  int length() { return insn_length(b); }$/;"	f	class:insn_t
less	riscv/insns/fmin_d.h	/^bool less = f64_lt_quiet(f64(FRS1), f64(FRS2)) ||$/;"	v
less	riscv/insns/fmin_q.h	/^bool less = f128_lt_quiet(f128(FRS1), f128(FRS2)) ||$/;"	v
less	riscv/insns/fmin_s.h	/^bool less = f32_lt_quiet(f32(FRS1), f32(FRS2)) ||$/;"	v
levels	riscv/mmu.h	/^  int levels;$/;"	m	struct:vm_info
lfsr	riscv/cachesim.h	/^  lfsr_t lfsr;$/;"	m	class:cache_sim_t
lfsr_t	riscv/cachesim.h	/^  lfsr_t() : reg(1) {}$/;"	f	class:lfsr_t
lfsr_t	riscv/cachesim.h	/^  lfsr_t(const lfsr_t& lfsr) : reg(lfsr.reg) {}$/;"	f	class:lfsr_t
lfsr_t	riscv/cachesim.h	/^class lfsr_t$/;"	c
lh	riscv/opcodes.h	/^static uint32_t lh(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
lhs	riscv/insns/div.h	/^  WRITE_RD(lhs);$/;"	v
lhs	riscv/insns/div.h	/^sreg_t lhs = sext_xlen(RS1);$/;"	v
lhs	riscv/insns/divu.h	/^reg_t lhs = zext_xlen(RS1);$/;"	v
lhs	riscv/insns/divuw.h	/^reg_t lhs = zext32(RS1);$/;"	v
lhs	riscv/insns/divw.h	/^sreg_t lhs = sext32(RS1);$/;"	v
lhs	riscv/insns/rem.h	/^  WRITE_RD(lhs);$/;"	v
lhs	riscv/insns/rem.h	/^sreg_t lhs = sext_xlen(RS1);$/;"	v
lhs	riscv/insns/remu.h	/^reg_t lhs = zext_xlen(RS1);$/;"	v
lhs	riscv/insns/remuw.h	/^reg_t lhs = zext32(RS1);$/;"	v
lhs	riscv/insns/remw.h	/^  WRITE_RD(lhs);$/;"	v
lhs	riscv/insns/remw.h	/^sreg_t lhs = sext32(RS1);$/;"	v
likely	riscv/common.h	6;"	d
linesz	riscv/cachesim.h	/^  size_t linesz;$/;"	m	class:cache_sim_t
list	riscv/memtracer.h	/^  std::vector<memtracer_t*> list;$/;"	m	class:memtracer_list_t
load	riscv/clint.cc	/^bool clint_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:clint_t
load	riscv/debug_module.cc	/^bool debug_module_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:debug_module_t
load	riscv/devices.cc	/^bool bus_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:bus_t
load	riscv/devices.cc	/^bool mmio_plugin_device_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:mmio_plugin_device_t
load	riscv/devices.h	/^  bool load(reg_t addr, size_t len, uint8_t* bytes) { return false; }$/;"	f	class:mem_t
load	riscv/mmio_plugin.h	/^  bool (*load)(void*, reg_t, size_t, uint8_t*);$/;"	m	struct:__anon11
load	riscv/mmio_plugin.h	/^  static bool load(void* self, reg_t addr, size_t len, uint8_t* bytes)$/;"	f	struct:mmio_plugin_registration_t
load	riscv/processor.cc	/^bool processor_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:processor_t
load	riscv/processor.h	/^  bool load;$/;"	m	struct:__anon15
load	riscv/rom.cc	/^bool rom_device_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:rom_device_t
load_float128	riscv/mmu.h	/^  float128_t load_float128(reg_t addr)$/;"	f	class:mmu_t
load_func	riscv/mmu.h	84;"	d
load_insn	riscv/mmu.h	/^  inline insn_fetch_t load_insn(reg_t addr)$/;"	f	class:mmu_t
load_reservation_address	riscv/mmu.h	/^  reg_t load_reservation_address;$/;"	m	class:mmu_t
load_slow_path	riscv/mmu.cc	/^void mmu_t::load_slow_path(reg_t addr, reg_t len, uint8_t* bytes)$/;"	f	class:mmu_t
log	riscv/cachesim.h	/^  bool log;$/;"	m	class:cache_sim_t
log	riscv/sim.h	/^  bool log;$/;"	m	class:sim_t
log_commits_enabled	riscv/processor.h	/^  bool log_commits_enabled;$/;"	m	class:processor_t
log_commits_enabled	riscv/sim.h	/^  bool log_commits_enabled;$/;"	m	class:sim_t
log_mem_write	riscv/processor.h	/^  commit_log_mem_t log_mem_write;$/;"	m	struct:state_t
log_reg_write	riscv/processor.h	/^  commit_log_reg_t log_reg_write;$/;"	m	struct:state_t
lui	riscv/opcodes.h	/^static uint32_t lui(unsigned int dest, uint32_t imm)$/;"	f
lw	riscv/opcodes.h	/^static uint32_t lw(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
m	riscv/processor.h	/^  bool m;$/;"	m	struct:__anon15
main	riscv/sim.cc	/^void sim_t::main()$/;"	f	class:sim_t
make_dtb	riscv/sim.cc	/^void sim_t::make_dtb()$/;"	f	class:sim_t
make_dts	riscv/dts.cc	/^std::string make_dts(size_t insns_per_rtc_tick, size_t cpu_hz,$/;"	f
mask	riscv/disasm.h	/^  uint32_t mask;$/;"	m	class:disasm_insn_t
mask	riscv/processor.h	/^  insn_bits_t mask;$/;"	m	struct:insn_desc_t
maskmax	riscv/processor.h	/^  uint8_t maskmax;$/;"	m	struct:__anon15
match	riscv/disasm.h	/^  uint32_t match;$/;"	m	class:disasm_insn_t
match	riscv/processor.h	/^  insn_bits_t match;$/;"	m	struct:insn_desc_t
match	riscv/processor.h	/^  mcontrol_match_t match;$/;"	m	struct:__anon15
matched_trigger	riscv/mmu.h	/^  trigger_matched_t *matched_trigger;$/;"	m	class:mmu_t
max_bus_master_bits	riscv/debug_module.h	/^    unsigned max_bus_master_bits;$/;"	m	struct:__anon1
max_isa	riscv/processor.h	/^  reg_t max_isa;$/;"	m	class:processor_t
max_xlen	riscv/processor.h	/^  unsigned max_xlen;$/;"	m	class:processor_t
mcause	riscv/processor.h	/^  reg_t mcause;$/;"	m	struct:state_t
mcontrol	riscv/processor.h	/^  mcontrol_t mcontrol[num_triggers];$/;"	m	struct:state_t
mcontrol_action_t	riscv/processor.h	/^} mcontrol_action_t;$/;"	t	typeref:enum:__anon13
mcontrol_match_t	riscv/processor.h	/^} mcontrol_match_t;$/;"	t	typeref:enum:__anon14
mcontrol_t	riscv/processor.h	/^} mcontrol_t;$/;"	t	typeref:struct:__anon15
mcounteren	riscv/processor.h	/^  uint32_t mcounteren;$/;"	m	struct:state_t
medeleg	riscv/processor.h	/^  reg_t medeleg;$/;"	m	struct:state_t
mem_t	riscv/devices.h	/^  mem_t(size_t size) : len(size) {$/;"	f	class:mem_t
mem_t	riscv/devices.h	/^class mem_t : public abstract_device_t {$/;"	c
mem_trap_t	riscv/trap.h	/^  mem_trap_t(reg_t which, reg_t tval)$/;"	f	class:mem_trap_t
mem_trap_t	riscv/trap.h	/^class mem_trap_t : public trap_t$/;"	c
mems	riscv/sim.h	/^  std::vector<std::pair<reg_t, mem_t*>> mems;$/;"	m	class:sim_t
memtracer_list_t	riscv/memtracer.h	/^class memtracer_list_t : public memtracer_t$/;"	c
memtracer_t	riscv/memtracer.h	/^  memtracer_t() {}$/;"	f	class:memtracer_t
memtracer_t	riscv/memtracer.h	/^class memtracer_t$/;"	c
mepc	riscv/processor.h	/^  reg_t mepc;$/;"	m	struct:state_t
mideleg	riscv/processor.h	/^  reg_t mideleg;$/;"	m	struct:state_t
midx	riscv/insns/vcompress_vm.h	/^  const int midx = (mlen * i) \/ 64;$/;"	v
mie	riscv/processor.h	/^  reg_t mie;$/;"	m	struct:state_t
minstret	riscv/processor.h	/^  reg_t minstret;$/;"	m	struct:state_t
mip	riscv/processor.h	/^  reg_t mip;$/;"	m	struct:state_t
misa	riscv/processor.h	/^  reg_t misa;$/;"	m	struct:state_t
misaligned_load	riscv/mmu.h	/^  inline reg_t misaligned_load(reg_t addr, size_t size)$/;"	f	class:mmu_t
misaligned_store	riscv/mmu.h	/^  inline void misaligned_store(reg_t addr, reg_t data, size_t size)$/;"	f	class:mmu_t
miss_handler	riscv/cachesim.h	/^  cache_sim_t* miss_handler;$/;"	m	class:cache_sim_t
mlen	riscv/insns/vcompress_vm.h	/^  const int mlen = P.VU.vmlen;$/;"	v
mmio_load	riscv/sim.cc	/^bool sim_t::mmio_load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:sim_t
mmio_plugin_device_t	riscv/devices.cc	/^mmio_plugin_device_t::mmio_plugin_device_t(const std::string& name,$/;"	f	class:mmio_plugin_device_t
mmio_plugin_device_t	riscv/devices.h	/^class mmio_plugin_device_t : public abstract_device_t {$/;"	c
mmio_plugin_map	riscv/devices.cc	/^static mmio_plugin_map_t& mmio_plugin_map()$/;"	f	file:
mmio_plugin_registration_t	riscv/mmio_plugin.h	/^  mmio_plugin_registration_t(const std::string& name)$/;"	f	struct:mmio_plugin_registration_t
mmio_plugin_registration_t	riscv/mmio_plugin.h	/^struct mmio_plugin_registration_t$/;"	s
mmio_plugin_t	riscv/mmio_plugin.h	/^} mmio_plugin_t;$/;"	t	typeref:struct:__anon11
mmio_store	riscv/sim.cc	/^bool sim_t::mmio_store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:sim_t
mmu	riscv/processor.h	/^  mmu_t* mmu; \/\/ main memory is always accessed via the mmu$/;"	m	class:processor_t
mmu_t	riscv/mmu.cc	/^mmu_t::mmu_t(simif_t* sim, processor_t* proc)$/;"	f	class:mmu_t
mmu_t	riscv/mmu.h	/^class mmu_t$/;"	c
mpos	riscv/insns/vcompress_vm.h	/^  const int mpos = (mlen * i) % 64;$/;"	v
mscratch	riscv/processor.h	/^  reg_t mscratch;$/;"	m	struct:state_t
msip_t	riscv/devices.h	/^  typedef uint32_t msip_t;$/;"	t	class:clint_t
mstatus	riscv/processor.h	/^  reg_t mstatus;$/;"	m	struct:state_t
mtime	riscv/devices.h	/^  mtime_t mtime;$/;"	m	class:clint_t
mtime_t	riscv/devices.h	/^  typedef uint64_t mtime_t;$/;"	t	class:clint_t
mtimecmp	riscv/devices.h	/^  std::vector<mtimecmp_t> mtimecmp;$/;"	m	class:clint_t
mtimecmp_t	riscv/devices.h	/^  typedef uint64_t mtimecmp_t;$/;"	t	class:clint_t
mtval	riscv/processor.h	/^  reg_t mtval;$/;"	m	struct:state_t
mtvec	riscv/processor.h	/^  reg_t mtvec;$/;"	m	struct:state_t
mulh	riscv/arith.h	/^inline int64_t mulh(int64_t a, int64_t b)$/;"	f
mulhsu	riscv/arith.h	/^inline int64_t mulhsu(int64_t a, uint64_t b)$/;"	f
mulhu	riscv/arith.h	/^inline uint64_t mulhu(uint64_t a, uint64_t b)$/;"	f
n_pmp	riscv/processor.h	/^  static const int n_pmp = 16;$/;"	m	struct:state_t
name	riscv/cachesim.h	/^  std::string name;$/;"	m	class:cache_sim_t
name	riscv/disasm.h	/^  const char* name;$/;"	m	class:disasm_insn_t
name	riscv/trap.cc	/^const char* trap_t::name()$/;"	f	class:trap_t
ndmreset	riscv/debug_module.h	/^  bool ndmreset;$/;"	m	struct:__anon2
next	riscv/cachesim.h	/^  uint32_t next() { return reg = (reg>>1)^(-(reg&1) & 0xd0000001); }$/;"	f	class:lfsr_t
next	riscv/mmu.h	/^  struct icache_entry_t* next;$/;"	m	struct:icache_entry_t	typeref:struct:icache_entry_t::icache_entry_t
nf	riscv/insns/vleff_v.h	/^const reg_t nf = insn.v_nf() + 1;$/;"	v
nprocs	riscv/debug_module.h	/^    unsigned nprocs;$/;"	m	class:debug_module_t
nprocs	riscv/sim.h	/^  unsigned nprocs() const { return procs.size(); }$/;"	f	class:sim_t
num_insn	riscv/processor.h	/^  uint64_t num_insn;$/;"	m	class:processor_t
num_triggers	riscv/processor.h	/^  static const int num_triggers = 4;$/;"	m	struct:state_t
offset	riscv/insns/vslidedown_vi.h	/^reg_t offset = 0;$/;"	v
offset	riscv/insns/vslidedown_vx.h	/^reg_t offset = 0;$/;"	v
offset	riscv/insns/vslideup_vi.h	/^const reg_t offset = insn.v_zimm5();$/;"	v
offset	riscv/insns/vslideup_vx.h	/^const reg_t offset = RS1;$/;"	v
old	riscv/insns/csrrc.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrci.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrs.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrsi.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrw.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	riscv/insns/csrrwi.h	/^reg_t old = p->get_csr(csr);$/;"	v
opcode	riscv/rocc.h	/^  unsigned opcode : 7;$/;"	m	struct:rocc_insn_t
opcode_cache	riscv/processor.h	/^  insn_desc_t opcode_cache[OPCODE_CACHE_SIZE];$/;"	m	class:processor_t
operation	riscv/mmu.h	/^    trigger_operation_t operation;$/;"	m	class:trigger_matched_t
operator ==	riscv/disasm.h	/^  bool operator == (insn_t insn) const$/;"	f	class:disasm_insn_t
operator []	riscv/decode.h	/^  const T& operator [] (size_t i) const$/;"	f	class:regfile_t
opt	riscv/disasm.h	/^} opt;$/;"	v	typeref:struct:__anon8
override	riscv/devices.h	/^  virtual bool load(reg_t addr, size_t len, uint8_t* bytes) override;$/;"	m	class:mmio_plugin_device_t
override	riscv/devices.h	/^  virtual bool store(reg_t addr, size_t len, const uint8_t* bytes) override;$/;"	m	class:mmio_plugin_device_t
override	riscv/devices.h	/^  virtual ~mmio_plugin_device_t() override;$/;"	m	class:mmio_plugin_device_t
p	riscv/extension.h	/^  processor_t* p;$/;"	m	class:extension_t
p	riscv/processor.h	/^    processor_t* p;$/;"	m	class:vectorUnit_t
paddr_bits	riscv/processor.cc	/^int processor_t::paddr_bits()$/;"	f	class:processor_t
paddr_ok	riscv/sim.cc	/^static bool paddr_ok(reg_t addr)$/;"	f	file:
parse_isa_string	riscv/processor.cc	/^void processor_t::parse_isa_string(const char* str)$/;"	f	class:processor_t
parse_priv_string	riscv/processor.cc	/^void processor_t::parse_priv_string(const char* str)$/;"	f	class:processor_t
parse_varch	riscv/processor.cc	/^static int parse_varch(std::string &str){$/;"	f	file:
parse_varch_string	riscv/processor.cc	/^void processor_t::parse_varch_string(const char* s)$/;"	f	class:processor_t
pc	riscv/insns/c_ebreak.h	/^throw trap_breakpoint(pc);$/;"	v
pc	riscv/insns/ebreak.h	/^throw trap_breakpoint(pc);$/;"	v
pc	riscv/processor.h	/^  reg_t pc;$/;"	m	struct:state_t
pc_alignment_mask	riscv/processor.h	/^  reg_t pc_alignment_mask() {$/;"	f	class:processor_t
pc_histogram	riscv/processor.h	/^  std::map<reg_t,uint64_t> pc_histogram;$/;"	m	class:processor_t
perform_abstract_command	riscv/debug_module.cc	/^bool debug_module_t::perform_abstract_command()$/;"	f	class:debug_module_t
plugin	riscv/devices.h	/^  mmio_plugin_t plugin;$/;"	m	class:mmio_plugin_device_t
plugin_devices	riscv/sim.h	/^  std::vector<std::pair<reg_t, abstract_device_t*>> plugin_devices;$/;"	m	class:sim_t
pmp_homogeneous	riscv/mmu.cc	/^reg_t mmu_t::pmp_homogeneous(reg_t addr, reg_t len)$/;"	f	class:mmu_t
pmp_ok	riscv/mmu.cc	/^reg_t mmu_t::pmp_ok(reg_t addr, reg_t len, access_type type, reg_t mode)$/;"	f	class:mmu_t
pmpaddr	riscv/processor.h	/^  reg_t pmpaddr[n_pmp];$/;"	m	struct:state_t
pmpcfg	riscv/processor.h	/^  uint8_t pmpcfg[n_pmp];$/;"	m	struct:state_t
popcount	riscv/insns/vpopc_m.h	/^WRITE_RD(popcount);$/;"	v
popcount	riscv/insns/vpopc_m.h	/^reg_t popcount = 0;$/;"	v
pos	riscv/insns/vcompress_vm.h	/^reg_t pos = 0;$/;"	v
pos	riscv/insns/vfirst_m.h	/^WRITE_RD(pos);$/;"	v
pos	riscv/insns/vfirst_m.h	/^reg_t pos = -1;$/;"	v
prev_prv	riscv/insns/mret.h	/^reg_t prev_prv = get_field(s, MSTATUS_MPP);$/;"	v
prev_prv	riscv/insns/sret.h	/^reg_t prev_prv = get_field(s, MSTATUS_SPP);$/;"	v
print_stats	riscv/cachesim.cc	/^void cache_sim_t::print_stats()$/;"	f	class:cache_sim_t
proc	riscv/mmu.h	/^  processor_t* proc;$/;"	m	class:mmu_t
proc_reset	riscv/debug_module.cc	/^void debug_module_t::proc_reset(unsigned id)$/;"	f	class:debug_module_t
proc_reset	riscv/sim.cc	/^void sim_t::proc_reset(unsigned id)$/;"	f	class:sim_t
processor	riscv/debug_module.cc	/^processor_t *debug_module_t::processor(unsigned hartid) const$/;"	f	class:debug_module_t
processor_t	riscv/processor.cc	/^processor_t::processor_t(const char* isa, const char* priv, const char* varch,$/;"	f	class:processor_t
processor_t	riscv/processor.h	/^class processor_t : public abstract_device_t$/;"	c
procs	riscv/devices.h	/^  std::vector<processor_t*>& procs;$/;"	m	class:clint_t
procs	riscv/sim.h	/^  std::vector<processor_t*> procs;$/;"	m	class:sim_t
progbufsize	riscv/debug_module.h	/^    unsigned progbufsize;$/;"	m	struct:__anon1
progbufsize	riscv/debug_module.h	/^  unsigned progbufsize;$/;"	m	struct:__anon4
program_buffer	riscv/debug_module.h	/^    uint8_t *program_buffer;$/;"	m	class:debug_module_t
program_buffer_bytes	riscv/debug_module.h	/^    unsigned program_buffer_bytes;$/;"	m	class:debug_module_t
prv	riscv/processor.h	/^  reg_t prv;    \/\/ TODO: Can this be an enum instead?$/;"	m	struct:state_t
prv	riscv/processor.h	/^  uint8_t prv;$/;"	m	struct:__anon12
ptbase	riscv/mmu.h	/^  reg_t ptbase;$/;"	m	struct:vm_info
ptesize	riscv/mmu.h	/^  int ptesize;$/;"	m	struct:vm_info
r	riscv/interactive.cc	/^  freg_t r;$/;"	m	union:fpr	file:
r	riscv/rocc.h	/^  rocc_insn_t r;$/;"	m	union:rocc_insn_union_t
raise_interrupt	riscv/extension.cc	/^void extension_t::raise_interrupt()$/;"	f	class:extension_t
rd	riscv/decode.h	/^  uint64_t rd() { return x(7, 5); }$/;"	f	class:insn_t
rd	riscv/rocc.h	/^  unsigned rd : 5;$/;"	m	struct:rocc_insn_t
rd_num	riscv/insns/vfirst_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	riscv/insns/vid_v.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	riscv/insns/viota_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	riscv/insns/vleff_v.h	/^const reg_t rd_num = insn.rd();$/;"	v
rd_num	riscv/insns/vmsbf_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	riscv/insns/vmsif_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	riscv/insns/vmsof_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rd_num	riscv/insns/vpopc_m.h	/^reg_t rd_num = insn.rd();$/;"	v
rdcycle	riscv/encoding.h	214;"	d
rdinstret	riscv/encoding.h	215;"	d
rdtime	riscv/encoding.h	213;"	d
read32	riscv/debug_module.cc	/^uint32_t debug_module_t::read32(uint8_t *memory, unsigned int index)$/;"	f	class:debug_module_t
read_accesses	riscv/cachesim.h	/^  uint64_t read_accesses;$/;"	m	class:cache_sim_t
read_chunk	riscv/sim.cc	/^void sim_t::read_chunk(addr_t taddr, size_t len, void* dst)$/;"	f	class:sim_t
read_csr	riscv/encoding.h	194;"	d
read_misses	riscv/cachesim.h	/^  uint64_t read_misses;$/;"	m	class:cache_sim_t
readline	riscv/interactive.cc	/^static std::string readline(int fd)$/;"	f	file:
readonaddr	riscv/debug_module.h	/^  bool readonaddr;$/;"	m	struct:__anon6
readondata	riscv/debug_module.h	/^  bool readondata;$/;"	m	struct:__anon6
recv_buf	riscv/remote_bitbang.h	/^  char recv_buf[buf_size];$/;"	m	class:remote_bitbang_t
recv_end	riscv/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
recv_start	riscv/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
refill_icache	riscv/mmu.h	/^  inline icache_entry_t* refill_icache(reg_t addr, icache_entry_t* entry)$/;"	f	class:mmu_t
refill_tlb	riscv/mmu.cc	/^tlb_entry_t mmu_t::refill_tlb(reg_t vaddr, reg_t paddr, char* host_addr, access_type type)$/;"	f	class:mmu_t
reg	riscv/cachesim.h	/^  uint32_t reg;$/;"	m	class:lfsr_t
reg_file	riscv/processor.h	/^    void *reg_file;$/;"	m	class:vectorUnit_t
reg_from_bytes	riscv/mmu.cc	/^reg_t reg_from_bytes(size_t len, const uint8_t* bytes)$/;"	f
reg_mask	riscv/processor.h	/^    reg_t reg_mask, vlmax, vmlen;$/;"	m	class:vectorUnit_t
reg_referenced	riscv/processor.h	/^    char reg_referenced[NVPR];$/;"	m	class:vectorUnit_t
reg_t	riscv/decode.h	/^typedef uint64_t reg_t;$/;"	t
reg_t	riscv/mmio_plugin.h	/^typedef uint64_t reg_t;$/;"	t
regfile_t	riscv/decode.h	/^class regfile_t$/;"	c
register_base_instructions	riscv/processor.cc	/^void processor_t::register_base_instructions()$/;"	f	class:processor_t
register_extension	riscv/extensions.cc	/^void register_extension(const char* name, std::function<extension_t*()> f)$/;"	f
register_extension	riscv/processor.cc	/^void processor_t::register_extension(extension_t* x)$/;"	f	class:processor_t
register_insn	riscv/processor.cc	/^void processor_t::register_insn(insn_desc_t desc)$/;"	f	class:processor_t
register_memtracer	riscv/mmu.cc	/^void mmu_t::register_memtracer(memtracer_t* t)$/;"	f	class:mmu_t
register_mmio_plugin	riscv/devices.cc	/^void register_mmio_plugin(const char* name_cstr,$/;"	f
remote_bitbang	riscv/sim.h	/^  remote_bitbang_t* remote_bitbang;$/;"	m	class:sim_t
remote_bitbang_t	riscv/remote_bitbang.cc	/^remote_bitbang_t::remote_bitbang_t(uint16_t port, jtag_dtm_t *tap) :$/;"	f	class:remote_bitbang_t
remote_bitbang_t	riscv/remote_bitbang.h	/^class remote_bitbang_t$/;"	c
require	riscv/decode.h	201;"	d
require_accelerator	riscv/decode.h	207;"	d
require_authentication	riscv/debug_module.h	/^    bool require_authentication;$/;"	m	struct:__anon1
require_extension	riscv/decode.h	205;"	d
require_fp	riscv/decode.h	206;"	d
require_privilege	riscv/decode.h	202;"	d
require_rv32	riscv/decode.h	204;"	d
require_rv64	riscv/decode.h	203;"	d
require_vector	riscv/decode.h	210;"	d
require_vector_for_vsetvl	riscv/decode.h	211;"	d
require_vector_vs	riscv/decode.h	209;"	d
required_rti_cycles	riscv/jtag_dtm.h	/^    unsigned required_rti_cycles;$/;"	m	class:jtag_dtm_t
reset	riscv/debug_module.cc	/^void debug_module_t::reset()$/;"	f	class:debug_module_t
reset	riscv/extension.h	/^  virtual void reset() {};$/;"	f	class:extension_t
reset	riscv/jtag_dtm.cc	/^void jtag_dtm_t::reset() {$/;"	f	class:jtag_dtm_t
reset	riscv/processor.cc	/^void processor_t::reset()$/;"	f	class:processor_t
reset	riscv/processor.cc	/^void state_t::reset(reg_t max_isa)$/;"	f	class:state_t
reset	riscv/processor.cc	/^void vectorUnit_t::reset(){$/;"	f	class:vectorUnit_t
reset	riscv/sim.cc	/^void sim_t::reset()$/;"	f	class:sim_t
resumeack	riscv/debug_module.h	/^  bool resumeack;$/;"	m	struct:__anon7
resumereq	riscv/debug_module.h	/^  bool resumereq;$/;"	m	struct:__anon2
rhs	riscv/insns/div.h	/^sreg_t rhs = sext_xlen(RS2);$/;"	v
rhs	riscv/insns/divu.h	/^reg_t rhs = zext_xlen(RS2);$/;"	v
rhs	riscv/insns/divuw.h	/^reg_t rhs = zext32(RS2);$/;"	v
rhs	riscv/insns/divw.h	/^sreg_t rhs = sext32(RS2);$/;"	v
rhs	riscv/insns/rem.h	/^sreg_t rhs = sext_xlen(RS2);$/;"	v
rhs	riscv/insns/remu.h	/^reg_t rhs = zext_xlen(RS2);$/;"	v
rhs	riscv/insns/remuw.h	/^reg_t rhs = zext32(RS2);$/;"	v
rhs	riscv/insns/remw.h	/^sreg_t rhs = sext32(RS2);$/;"	v
rm	riscv/decode.h	/^  uint64_t rm() { return x(12, 3); }$/;"	f	class:insn_t
rocc_insn_t	riscv/rocc.h	/^struct rocc_insn_t$/;"	s
rocc_insn_union_t	riscv/rocc.h	/^union rocc_insn_union_t$/;"	u
rocc_t	riscv/rocc.h	/^class rocc_t : public extension_t$/;"	c
rom_device_t	riscv/devices.h	/^class rom_device_t : public abstract_device_t {$/;"	c
rom_device_t	riscv/rom.cc	/^rom_device_t::rom_device_t(std::vector<char> data)$/;"	f	class:rom_device_t
rs1	riscv/decode.h	/^  uint64_t rs1() { return x(15, 5); }$/;"	f	class:insn_t
rs1	riscv/insns/vmv_x_s.h	/^reg_t rs1 = RS1;$/;"	v
rs1	riscv/insns/vrgather_vx.h	/^reg_t rs1 = RS1;$/;"	v
rs1	riscv/insns/vwsmaccus_vx.h	/^VI_VVX_LOOP_WIDE_US_SSMA(rs1);$/;"	v
rs1	riscv/rocc.h	/^  unsigned rs1 : 5;$/;"	m	struct:rocc_insn_t
rs1_num	riscv/insns/vid_v.h	/^reg_t rs1_num = insn.rs1();$/;"	v
rs1_num	riscv/insns/viota_m.h	/^reg_t rs1_num = insn.rs1();$/;"	v
rs1_num	riscv/insns/vmsbf_m.h	/^reg_t rs1_num = insn.rs1();$/;"	v
rs1_num	riscv/insns/vmsif_m.h	/^reg_t rs1_num = insn.rs1();$/;"	v
rs1_num	riscv/insns/vmsof_m.h	/^reg_t rs1_num = insn.rs1();$/;"	v
rs2	riscv/decode.h	/^  uint64_t rs2() { return x(20, 5); }$/;"	f	class:insn_t
rs2	riscv/rocc.h	/^  unsigned rs2 : 5;$/;"	m	struct:rocc_insn_t
rs2_num	riscv/insns/vfirst_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	riscv/insns/vfmv_f_s.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	riscv/insns/vid_v.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	riscv/insns/viota_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	riscv/insns/vmsbf_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	riscv/insns/vmsif_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	riscv/insns/vmsof_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	riscv/insns/vmv_x_s.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs2_num	riscv/insns/vpopc_m.h	/^reg_t rs2_num = insn.rs2();$/;"	v
rs3	riscv/decode.h	/^  uint64_t rs3() { return x(27, 5); }$/;"	f	class:insn_t
rti_remaining	riscv/debug_module.h	/^    unsigned rti_remaining;$/;"	m	class:debug_module_t
rti_remaining	riscv/jtag_dtm.h	/^    unsigned rti_remaining;$/;"	m	class:jtag_dtm_t
run	riscv/sim.cc	/^int sim_t::run()$/;"	f	class:sim_t
run_test_idle	riscv/debug_module.cc	/^void debug_module_t::run_test_idle()$/;"	f	class:debug_module_t
rv32	riscv/processor.h	/^  insn_func_t rv32;$/;"	m	struct:insn_desc_t
rv32_NAME	riscv/insn_template.cc	/^reg_t rv32_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64	riscv/processor.h	/^  insn_func_t rv64;$/;"	m	struct:insn_desc_t
rv64_NAME	riscv/insn_template.cc	/^reg_t rv64_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rvc_addi16sp_imm	riscv/decode.h	/^  int64_t rvc_addi16sp_imm() { return (x(6, 1) << 4) + (x(2, 1) << 5) + (x(5, 1) << 6) + (x(3, 2) << 7) + (xs(12, 1) << 9); }$/;"	f	class:insn_t
rvc_addi4spn_imm	riscv/decode.h	/^  int64_t rvc_addi4spn_imm() { return (x(6, 1) << 2) + (x(5, 1) << 3) + (x(11, 2) << 4) + (x(7, 4) << 6); }$/;"	f	class:insn_t
rvc_b_imm	riscv/decode.h	/^  int64_t rvc_b_imm() { return (x(3, 2) << 1) + (x(10, 2) << 3) + (x(2, 1) << 5) + (x(5, 2) << 6) + (xs(12, 1) << 8); }$/;"	f	class:insn_t
rvc_imm	riscv/decode.h	/^  int64_t rvc_imm() { return x(2, 5) + (xs(12, 1) << 5); }$/;"	f	class:insn_t
rvc_j_imm	riscv/decode.h	/^  int64_t rvc_j_imm() { return (x(3, 3) << 1) + (x(11, 1) << 4) + (x(2, 1) << 5) + (x(7, 1) << 6) + (x(6, 1) << 7) + (x(9, 2) << 8) + (x(8, 1) << 10) + (xs(12, 1) << 11); }$/;"	f	class:insn_t
rvc_ld_imm	riscv/decode.h	/^  int64_t rvc_ld_imm() { return (x(10, 3) << 3) + (x(5, 2) << 6); }$/;"	f	class:insn_t
rvc_ldsp_imm	riscv/decode.h	/^  int64_t rvc_ldsp_imm() { return (x(5, 2) << 3) + (x(12, 1) << 5) + (x(2, 3) << 6); }$/;"	f	class:insn_t
rvc_lw_imm	riscv/decode.h	/^  int64_t rvc_lw_imm() { return (x(6, 1) << 2) + (x(10, 3) << 3) + (x(5, 1) << 6); }$/;"	f	class:insn_t
rvc_lwsp_imm	riscv/decode.h	/^  int64_t rvc_lwsp_imm() { return (x(4, 3) << 2) + (x(12, 1) << 5) + (x(2, 2) << 6); }$/;"	f	class:insn_t
rvc_rd	riscv/decode.h	/^  uint64_t rvc_rd() { return rd(); }$/;"	f	class:insn_t
rvc_rs1	riscv/decode.h	/^  uint64_t rvc_rs1() { return rd(); }$/;"	f	class:insn_t
rvc_rs1s	riscv/decode.h	/^  uint64_t rvc_rs1s() { return 8 + x(7, 3); }$/;"	f	class:insn_t
rvc_rs2	riscv/decode.h	/^  uint64_t rvc_rs2() { return x(2, 5); }$/;"	f	class:insn_t
rvc_rs2s	riscv/decode.h	/^  uint64_t rvc_rs2s() { return 8 + x(2, 3); }$/;"	f	class:insn_t
rvc_sdsp_imm	riscv/decode.h	/^  int64_t rvc_sdsp_imm() { return (x(10, 3) << 3) + (x(7, 3) << 6); }$/;"	f	class:insn_t
rvc_simm3	riscv/decode.h	/^  int64_t rvc_simm3() { return x(10, 3); }$/;"	f	class:insn_t
rvc_swsp_imm	riscv/decode.h	/^  int64_t rvc_swsp_imm() { return (x(9, 4) << 2) + (x(7, 2) << 6); }$/;"	f	class:insn_t
rvc_zimm	riscv/decode.h	/^  int64_t rvc_zimm() { return x(2, 5) + (x(12, 1) << 5); }$/;"	f	class:insn_t
s	riscv/insns/mret.h	/^reg_t s = STATE.mstatus;$/;"	v
s	riscv/insns/sret.h	/^reg_t s = STATE.mstatus;$/;"	v
s	riscv/interactive.cc	/^  float s;$/;"	m	union:fpr	file:
s	riscv/processor.h	/^  bool s;$/;"	m	struct:__anon15
s_imm	riscv/decode.h	/^  int64_t s_imm() { return x(7, 5) + (xs(25, 7) << 5); }$/;"	f	class:insn_t
sat	riscv/insns/vsadd_vi.h	/^bool sat = false;$/;"	v
sat	riscv/insns/vsadd_vv.h	/^bool sat = false;$/;"	v
sat	riscv/insns/vsadd_vx.h	/^bool sat = false;$/;"	v
sat	riscv/insns/vssub_vv.h	/^bool sat = false;$/;"	v
sat	riscv/insns/vssub_vx.h	/^bool sat = false;$/;"	v
sat	riscv/insns/vssubu_vv.h	/^bool sat = false;$/;"	v
sat	riscv/insns/vssubu_vx.h	/^bool sat = false;$/;"	v
sat_add	riscv/arith.h	/^static inline T sat_add(T x, T y, bool &sat)$/;"	f
sat_addu	riscv/arith.h	/^T sat_addu(T x, T y, bool &sat)$/;"	f
sat_sub	riscv/arith.h	/^static inline T sat_sub(T x, T y, bool &sat)$/;"	f
sat_subu	riscv/arith.h	/^T sat_subu(T x, T y, bool &sat)$/;"	f
satp	riscv/processor.h	/^  reg_t satp;$/;"	m	struct:state_t
sb	riscv/opcodes.h	/^static uint32_t sb(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sb_access_bits	riscv/debug_module.cc	/^unsigned debug_module_t::sb_access_bits()$/;"	f	class:debug_module_t
sb_autoincrement	riscv/debug_module.cc	/^void debug_module_t::sb_autoincrement()$/;"	f	class:debug_module_t
sb_imm	riscv/decode.h	/^  int64_t sb_imm() { return (x(8, 4) << 1) + (x(25,6) << 5) + (x(7,1) << 11) + (imm_sign() << 12); }$/;"	f	class:insn_t
sb_read	riscv/debug_module.cc	/^void debug_module_t::sb_read()$/;"	f	class:debug_module_t
sb_write	riscv/debug_module.cc	/^void debug_module_t::sb_write()$/;"	f	class:debug_module_t
sbaccess	riscv/debug_module.h	/^  unsigned sbaccess;$/;"	m	struct:__anon6
sbaddress	riscv/debug_module.h	/^    uint32_t sbaddress[4];$/;"	m	class:debug_module_t
sbcs	riscv/debug_module.h	/^    sbcs_t sbcs;$/;"	m	class:debug_module_t
sbcs_t	riscv/debug_module.h	/^} sbcs_t;$/;"	t	typeref:struct:__anon6
sbdata	riscv/debug_module.h	/^    uint32_t sbdata[4];$/;"	m	class:debug_module_t
scause	riscv/processor.h	/^  reg_t scause;$/;"	m	struct:state_t
scounteren	riscv/processor.h	/^  uint32_t scounteren;$/;"	m	struct:state_t
sd	riscv/opcodes.h	/^static uint32_t sd(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
secret	riscv/debug_module.h	/^    const uint32_t secret = 1;$/;"	m	class:debug_module_t
select	riscv/processor.h	/^  bool select;$/;"	m	struct:__anon15
sepc	riscv/processor.h	/^  reg_t sepc;$/;"	m	struct:state_t
serialize	riscv/decode.h	243;"	d
serialized	riscv/processor.h	/^  bool serialized; \/\/ whether timer CSRs are in a well-defined state$/;"	m	struct:state_t
set_csr	riscv/encoding.h	205;"	d
set_csr	riscv/processor.cc	/^void processor_t::set_csr(int which, reg_t val)$/;"	f	class:processor_t
set_debug	riscv/extension.h	/^  virtual void set_debug(bool value) {};$/;"	f	class:extension_t
set_debug	riscv/processor.cc	/^void processor_t::set_debug(bool value)$/;"	f	class:processor_t
set_debug	riscv/sim.cc	/^void sim_t::set_debug(bool value)$/;"	f	class:sim_t
set_dtb_enabled	riscv/sim.h	/^  void set_dtb_enabled(bool value) {$/;"	f	class:sim_t
set_field	riscv/decode.h	199;"	d
set_fp_exceptions	riscv/decode.h	213;"	d
set_histogram	riscv/processor.cc	/^void processor_t::set_histogram(bool value)$/;"	f	class:processor_t
set_histogram	riscv/sim.cc	/^void sim_t::set_histogram(bool value)$/;"	f	class:sim_t
set_log	riscv/cachesim.h	/^  void set_log(bool _log) { log = _log; }$/;"	f	class:cache_sim_t
set_log	riscv/cachesim.h	/^  void set_log(bool log)$/;"	f	class:cache_memtracer_t
set_log	riscv/sim.cc	/^void sim_t::set_log(bool value)$/;"	f	class:sim_t
set_log_commits	riscv/processor.cc	/^void processor_t::set_log_commits(bool value)$/;"	f	class:processor_t
set_log_commits	riscv/sim.cc	/^void sim_t::set_log_commits(bool value)$/;"	f	class:sim_t
set_miss_handler	riscv/cachesim.h	/^  void set_miss_handler(cache_sim_t* mh) { miss_handler = mh; }$/;"	f	class:cache_sim_t
set_miss_handler	riscv/cachesim.h	/^  void set_miss_handler(cache_sim_t* mh)$/;"	f	class:cache_memtracer_t
set_pc	riscv/decode.h	224;"	d
set_pc_and_serialize	riscv/decode.h	229;"	d
set_pins	riscv/jtag_dtm.cc	/^void jtag_dtm_t::set_pins(bool tck, bool tms, bool tdi) {$/;"	f	class:jtag_dtm_t
set_privilege	riscv/processor.cc	/^void processor_t::set_privilege(reg_t prv)$/;"	f	class:processor_t
set_processor	riscv/extension.h	/^  void set_processor(processor_t* _p) { p = _p; }$/;"	f	class:extension_t
set_procs_debug	riscv/sim.cc	/^void sim_t::set_procs_debug(bool value)$/;"	f	class:sim_t
set_remote_bitbang	riscv/sim.h	/^  void set_remote_bitbang(remote_bitbang_t* remote_bitbang) {$/;"	f	class:sim_t
set_vl	riscv/processor.cc	/^reg_t vectorUnit_t::set_vl(int regId, reg_t reqVL, reg_t newType){$/;"	f	class:vectorUnit_t
sets	riscv/cachesim.h	/^  size_t sets;$/;"	m	class:cache_sim_t
setvl_count	riscv/processor.h	/^    int setvl_count;$/;"	m	class:vectorUnit_t
sew	riscv/insns/vfirst_m.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vfmerge_vfm.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vfmv_f_s.h	/^const reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vfmv_v_f.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vid_v.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/viota_m.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vle_v.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vleff_v.h	/^const reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vlse_v.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vlxe_v.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vmsbf_m.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vmsif_m.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vmsof_m.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vmv_x_s.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vpopc_m.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vse_v.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vsse_v.h	/^reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vsuxe_v.h	/^const reg_t sew = P.VU.vsew;$/;"	v
sew	riscv/insns/vsxe_v.h	/^reg_t sew = P.VU.vsew;$/;"	v
sext32	riscv/decode.h	219;"	d
sext_xlen	riscv/decode.h	221;"	d
sh	riscv/insns/vslidedown_vi.h	/^const reg_t sh = insn.v_zimm5();$/;"	v
sh	riscv/insns/vslidedown_vx.h	/^const reg_t sh = RS1;$/;"	v
sh	riscv/opcodes.h	/^static uint32_t sh(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
shamt	riscv/decode.h	/^  int64_t shamt() { return x(20, 6); }$/;"	f	class:insn_t
sign_mask	riscv/insns/vsmul_vv.h	/^int64_t sign_mask = uint64_t(1) << (P.VU.vsew - 1);$/;"	v
sign_mask	riscv/insns/vsmul_vx.h	/^int64_t sign_mask = uint64_t(1) << (P.VU.vsew - 1);$/;"	v
sim	riscv/debug_module.h	/^    sim_t *sim;$/;"	m	class:debug_module_t
sim	riscv/mmu.h	/^  simif_t* sim;$/;"	m	class:mmu_t
sim	riscv/processor.h	/^  simif_t* sim;$/;"	m	class:processor_t
sim_t	riscv/sim.cc	/^sim_t::sim_t(const char* isa, const char* priv, const char* varch,$/;"	f	class:sim_t
sim_t	riscv/sim.h	/^class sim_t : public htif_t, public simif_t$/;"	c
sim_thread_main	riscv/sim.cc	/^void sim_thread_main(void* arg)$/;"	f
simif_t	riscv/simif.h	/^class simif_t$/;"	c
single_step	riscv/processor.h	/^  } single_step;$/;"	m	struct:state_t	typeref:enum:state_t::__anon16
size	riscv/devices.h	/^  size_t size() { return CLINT_SIZE; }$/;"	f	class:clint_t
size	riscv/devices.h	/^  size_t size() { return len; }$/;"	f	class:mem_t
size	riscv/processor.h	/^  uint8_t size; \/\/ bytes: 1, 2, 4, or 8$/;"	m	struct:commit_log_mem_t
slow_path	riscv/execute.cc	/^bool processor_t::slow_path()$/;"	f	class:processor_t
socket_fd	riscv/remote_bitbang.h	/^  int socket_fd;$/;"	m	class:remote_bitbang_t
sreg_t	riscv/decode.h	/^typedef int64_t sreg_t;$/;"	t
srli	riscv/opcodes.h	/^static uint32_t srli(unsigned int dest, unsigned int src, uint8_t shamt)$/;"	f
sscratch	riscv/processor.h	/^  reg_t sscratch;$/;"	m	struct:state_t
start_pc	riscv/sim.h	/^  reg_t start_pc;$/;"	m	class:sim_t
state	riscv/jtag_dtm.h	/^    jtag_state_t state() const { return _state; }$/;"	f	class:jtag_dtm_t
state	riscv/processor.h	/^  state_t state;$/;"	m	class:processor_t
state_t	riscv/processor.h	/^struct state_t$/;"	s
step	riscv/execute.cc	/^void processor_t::step(size_t n)$/;"	f	class:processor_t
step	riscv/processor.h	/^  bool step;$/;"	m	struct:__anon12
step	riscv/sim.cc	/^void sim_t::step(size_t n)$/;"	f	class:sim_t
store	riscv/clint.cc	/^bool clint_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:clint_t
store	riscv/debug_module.cc	/^bool debug_module_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:debug_module_t
store	riscv/devices.cc	/^bool bus_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:bus_t
store	riscv/devices.cc	/^bool mmio_plugin_device_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:mmio_plugin_device_t
store	riscv/devices.h	/^  bool store(reg_t addr, size_t len, const uint8_t* bytes) { return false; }$/;"	f	class:mem_t
store	riscv/mmio_plugin.h	/^  bool (*store)(void*, reg_t, size_t, const uint8_t*);$/;"	m	struct:__anon11
store	riscv/mmio_plugin.h	/^  static bool store(void* self, reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	struct:mmio_plugin_registration_t
store	riscv/processor.cc	/^bool processor_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:processor_t
store	riscv/processor.h	/^  bool store;$/;"	m	struct:__anon15
store	riscv/rom.cc	/^bool rom_device_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:rom_device_t
store_float128	riscv/mmu.h	/^  void store_float128(reg_t addr, float128_t val)$/;"	f	class:mmu_t
store_func	riscv/mmu.h	128;"	d
store_slow_path	riscv/mmu.cc	/^void mmu_t::store_slow_path(reg_t addr, reg_t len, const uint8_t* bytes)$/;"	f	class:mmu_t
stride	riscv/insns/vsuxb_v.h	/^reg_t stride = insn.rs2();$/;"	v
stride	riscv/insns/vsuxe_v.h	/^reg_t stride = insn.rs2();$/;"	v
stride	riscv/insns/vsuxh_v.h	/^reg_t stride = insn.rs2();$/;"	v
stride	riscv/insns/vsuxw_v.h	/^reg_t stride = insn.rs2();$/;"	v
strtolower	riscv/processor.cc	/^static std::string strtolower(const char* str)$/;"	f	file:
stval	riscv/processor.h	/^  reg_t stval;$/;"	m	struct:state_t
stvec	riscv/processor.h	/^  reg_t stvec;$/;"	m	struct:state_t
support_abstract_csr_access	riscv/debug_module.h	/^    bool support_abstract_csr_access;$/;"	m	struct:__anon1
support_haltgroups	riscv/debug_module.h	/^    bool support_haltgroups;$/;"	m	struct:__anon1
support_hasel	riscv/debug_module.h	/^    bool support_hasel;$/;"	m	struct:__anon1
supports_extension	riscv/processor.h	/^  bool supports_extension(unsigned char ext) {$/;"	f	class:processor_t
sw	riscv/opcodes.h	/^static uint32_t sw(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
swap	riscv/byteorder.h	/^static inline int16_t swap(int16_t n) { return __builtin_bswap16(n); }$/;"	f
swap	riscv/byteorder.h	/^static inline int32_t swap(int32_t n) { return __builtin_bswap32(n); }$/;"	f
swap	riscv/byteorder.h	/^static inline int64_t swap(int64_t n) { return __builtin_bswap64(n); }$/;"	f
swap	riscv/byteorder.h	/^static inline int8_t swap(int8_t n) { return n; }$/;"	f
swap	riscv/byteorder.h	/^static inline uint16_t swap(uint16_t n) { return __builtin_bswap16(n); }$/;"	f
swap	riscv/byteorder.h	/^static inline uint32_t swap(uint32_t n) { return __builtin_bswap32(n); }$/;"	f
swap	riscv/byteorder.h	/^static inline uint64_t swap(uint64_t n) { return __builtin_bswap64(n); }$/;"	f
swap	riscv/byteorder.h	/^static inline uint8_t swap(uint8_t n) { return n; }$/;"	f
swap_csr	riscv/encoding.h	201;"	d
tag	riscv/mmu.h	/^  reg_t tag;$/;"	m	struct:icache_entry_t
tags	riscv/cachesim.h	/^  std::map<uint64_t, uint64_t> tags;$/;"	m	class:fa_cache_sim_t
tags	riscv/cachesim.h	/^  uint64_t* tags;$/;"	m	class:cache_sim_t
take_interrupt	riscv/processor.cc	/^void processor_t::take_interrupt(reg_t pending_interrupts)$/;"	f	class:processor_t
take_pending_interrupt	riscv/processor.h	/^  void take_pending_interrupt() { take_interrupt(state.mip & state.mie); }$/;"	f	class:processor_t
take_trap	riscv/processor.cc	/^void processor_t::take_trap(trap_t& t, reg_t epc)$/;"	f	class:processor_t
tap	riscv/remote_bitbang.h	/^  jtag_dtm_t *tap;$/;"	m	class:remote_bitbang_t
target	riscv/sim.h	/^  context_t target;$/;"	m	class:sim_t
target_offset	riscv/mmu.h	/^  reg_t target_offset;$/;"	m	struct:tlb_entry_t
tdata2	riscv/processor.h	/^  reg_t tdata2[num_triggers];$/;"	m	struct:state_t
tdo	riscv/jtag_dtm.h	/^    bool tdo() const { return _tdo; }$/;"	f	class:jtag_dtm_t
that	riscv/devices.h	/^  mem_t(const mem_t& that) = delete;$/;"	m	class:mem_t
throw_access_exception	riscv/mmu.cc	/^static void throw_access_exception(reg_t addr, access_type type)$/;"	f	file:
tick	riscv/remote_bitbang.cc	/^void remote_bitbang_t::tick()$/;"	f	class:remote_bitbang_t
timing	riscv/processor.h	/^  bool timing;$/;"	m	struct:__anon15
tlb_data	riscv/mmu.h	/^  tlb_entry_t tlb_data[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_entry_t	riscv/mmu.h	/^struct tlb_entry_t {$/;"	s
tlb_insn_tag	riscv/mmu.h	/^  reg_t tlb_insn_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_load_tag	riscv/mmu.h	/^  reg_t tlb_load_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_store_tag	riscv/mmu.h	/^  reg_t tlb_store_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tmp	riscv/insns/c_jalr.h	/^reg_t tmp = npc;$/;"	v
tmp	riscv/insns/jal.h	/^WRITE_RD(tmp);$/;"	v
tmp	riscv/insns/jal.h	/^reg_t tmp = npc;$/;"	v
tmp	riscv/insns/jalr.h	/^WRITE_RD(tmp);$/;"	v
tmp	riscv/insns/jalr.h	/^reg_t tmp = npc;$/;"	v
to_be	riscv/byteorder.h	/^template<typename T> static inline T to_be(T n) { return n; }$/;"	f
to_be	riscv/byteorder.h	/^template<typename T> static inline T to_be(T n) { return swap(n); }$/;"	f
to_f	riscv/decode.h	/^inline double to_f(float64_t f){double r; memcpy(&r, &f, sizeof(r)); return r;}$/;"	f
to_f	riscv/decode.h	/^inline float to_f(float32_t f){float r; memcpy(&r, &f, sizeof(r)); return r;}$/;"	f
to_f	riscv/decode.h	/^inline long double to_f(float128_t f){long double r; memcpy(&r, &f, sizeof(r)); return r;}$/;"	f
to_le	riscv/byteorder.h	/^template<typename T> static inline T to_le(T n) { return n; }$/;"	f
to_le	riscv/byteorder.h	/^template<typename T> static inline T to_le(T n) { return swap(n); }$/;"	f
to_string	riscv/disasm.h	/^  std::string to_string(insn_t insn) const { return ""; }$/;"	f	struct:__anon8
to_string	riscv/disasm.h	/^  std::string to_string(insn_t insn) const$/;"	f	class:disasm_insn_t
trace	riscv/cachesim.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:dcache_sim_t
trace	riscv/cachesim.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:icache_sim_t
trace	riscv/memtracer.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:memtracer_list_t
trace_opcode	riscv/tracer.h	/^static inline void trace_opcode(processor_t* p, insn_bits_t opc, insn_t insn) {$/;"	f
tracer	riscv/mmu.h	/^  memtracer_list_t tracer;$/;"	m	class:mmu_t
translate	riscv/mmu.cc	/^reg_t mmu_t::translate(reg_t addr, reg_t len, access_type type)$/;"	f	class:mmu_t
translate_insn_addr	riscv/mmu.h	/^  inline tlb_entry_t translate_insn_addr(reg_t addr) {$/;"	f	class:mmu_t
translate_insn_addr_to_host	riscv/mmu.h	/^  inline const uint16_t* translate_insn_addr_to_host(reg_t addr) {$/;"	f	class:mmu_t
trap_t	riscv/trap.h	/^  trap_t(reg_t which) : which(which) {}$/;"	f	class:trap_t
trap_t	riscv/trap.h	/^class trap_t$/;"	c
trigger_exception	riscv/mmu.h	/^  inline trigger_matched_t *trigger_exception(trigger_operation_t operation,$/;"	f	class:mmu_t
trigger_match	riscv/processor.h	/^  inline int trigger_match(trigger_operation_t operation, reg_t address, reg_t data)$/;"	f	class:processor_t
trigger_matched_t	riscv/mmu.h	/^    trigger_matched_t(int index,$/;"	f	class:trigger_matched_t
trigger_matched_t	riscv/mmu.h	/^class trigger_matched_t$/;"	c
trigger_operation_t	riscv/processor.h	/^} trigger_operation_t;$/;"	t	typeref:enum:__anon17
trigger_updated	riscv/processor.cc	/^void processor_t::trigger_updated()$/;"	f	class:processor_t
true	riscv/insns/vmerge_vvm.h	/^VI_CHECK_SSS(true);$/;"	v
true	riscv/insns/vmulhsu_vv.h	/^VI_CHECK_SSS(true);$/;"	v
true	riscv/insns/vsadd_vv.h	/^VI_CHECK_SSS(true);$/;"	v
true	riscv/insns/vssub_vv.h	/^VI_CHECK_SSS(true);$/;"	v
true	riscv/insns/vssubu_vv.h	/^VI_CHECK_SSS(true);$/;"	v
true	riscv/insns/vwadd_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwadd_wv.h	/^VI_CHECK_DDS(true);$/;"	v
true	riscv/insns/vwaddu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwaddu_wv.h	/^VI_CHECK_DDS(true);$/;"	v
true	riscv/insns/vwmacc_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwmaccsu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwmaccu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwmul_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwmulsu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwmulu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwsub_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwsub_wv.h	/^VI_CHECK_DDS(true);$/;"	v
true	riscv/insns/vwsubu_vv.h	/^VI_CHECK_DSS(true);$/;"	v
true	riscv/insns/vwsubu_wv.h	/^VI_CHECK_DDS(true);$/;"	v
tselect	riscv/processor.h	/^  reg_t tselect;$/;"	m	struct:state_t
tval	riscv/trap.h	/^  reg_t tval;$/;"	m	class:mem_trap_t
type	riscv/processor.h	/^  uint8_t type;$/;"	m	struct:__anon15
type_sew_t	riscv/processor.h	/^struct type_sew_t<16>$/;"	s
type_sew_t	riscv/processor.h	/^struct type_sew_t<32>$/;"	s
type_sew_t	riscv/processor.h	/^struct type_sew_t<64>$/;"	s
type_sew_t	riscv/processor.h	/^struct type_sew_t<8>$/;"	s
type_usew_t	riscv/processor.h	/^struct type_usew_t<16>$/;"	s
type_usew_t	riscv/processor.h	/^struct type_usew_t<32>$/;"	s
type_usew_t	riscv/processor.h	/^struct type_usew_t<64>$/;"	s
type_usew_t	riscv/processor.h	/^struct type_usew_t<8>$/;"	s
u	riscv/processor.h	/^  bool u;$/;"	m	struct:__anon15
u_imm	riscv/decode.h	/^  int64_t u_imm() { return int64_t(b) >> 12 << 12; }$/;"	f	class:insn_t
uint128_t	riscv/decode.h	/^typedef unsigned __int128 uint128_t;$/;"	t
uj_imm	riscv/decode.h	/^  int64_t uj_imm() { return (x(21, 10) << 1) + (x(20, 1) << 11) + (x(12, 8) << 12) + (imm_sign() << 20); }$/;"	f	class:insn_t
unboxF32	riscv/decode.h	253;"	d
unboxF64	riscv/decode.h	255;"	d
unlikely	riscv/common.h	7;"	d
update_dr	riscv/jtag_dtm.cc	/^void jtag_dtm_t::update_dr()$/;"	f	class:jtag_dtm_t
update_histogram	riscv/execute.cc	/^inline void processor_t::update_histogram(reg_t pc)$/;"	f	class:processor_t
user_data	riscv/devices.h	/^  void* user_data;$/;"	m	class:mmio_plugin_device_t
v_lmul	riscv/decode.h	/^  uint64_t v_lmul() { return 1 << x(20, 2); }$/;"	f	class:insn_t
v_nf	riscv/decode.h	/^  uint64_t v_nf() { return x(29, 3); }$/;"	f	class:insn_t
v_sew	riscv/decode.h	/^  uint64_t v_sew() { return 1 << (x(22, 3) + 3); }$/;"	f	class:insn_t
v_simm5	riscv/decode.h	/^  uint64_t v_simm5() { return xs(15, 5); }$/;"	f	class:insn_t
v_vm	riscv/decode.h	/^  uint64_t v_vm() { return x(25, 1); }$/;"	f	class:insn_t
v_zimm11	riscv/decode.h	/^  uint64_t v_zimm11() { return x(20, 11); }$/;"	f	class:insn_t
v_zimm5	riscv/decode.h	/^  uint64_t v_zimm5() { return x(15, 5); }$/;"	f	class:insn_t
validate_csr	riscv/decode.h	291;"	d
value	riscv/processor.h	/^  uint64_t value;$/;"	m	struct:commit_log_mem_t
vectorUnit_t	riscv/processor.h	/^    vectorUnit_t(){$/;"	f	class:vectorUnit_t
vectorUnit_t	riscv/processor.h	/^class vectorUnit_t {$/;"	c
vediv	riscv/processor.h	/^    reg_t vediv, vsew, vlmul;$/;"	m	class:vectorUnit_t
version	riscv/debug_module.h	/^  unsigned version;$/;"	m	struct:__anon3
version	riscv/debug_module.h	/^  unsigned version;$/;"	m	struct:__anon6
victimize	riscv/cachesim.cc	/^uint64_t cache_sim_t::victimize(uint64_t addr)$/;"	f	class:cache_sim_t
victimize	riscv/cachesim.cc	/^uint64_t fa_cache_sim_t::victimize(uint64_t addr)$/;"	f	class:fa_cache_sim_t
vill	riscv/processor.h	/^    bool vill;$/;"	m	class:vectorUnit_t
vl	riscv/insns/vfirst_m.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vfmv_s_f.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vid_v.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/viota_m.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vleff_v.h	/^const reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vmsbf_m.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vmsif_m.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vmsof_m.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vmv_s_x.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vpopc_m.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vsuxb_v.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vsuxe_v.h	/^const reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vsuxh_v.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/insns/vsuxw_v.h	/^reg_t vl = P.VU.vl;$/;"	v
vl	riscv/processor.h	/^    reg_t vstart, vxrm, vxsat, vl, vtype;$/;"	m	class:vectorUnit_t
vlmax	riscv/insns/vsuxb_v.h	/^reg_t vlmax = P.VU.vlmax;$/;"	v
vlmax	riscv/insns/vsuxe_v.h	/^reg_t vlmax = P.VU.vlmax;$/;"	v
vlmax	riscv/insns/vsuxh_v.h	/^reg_t vlmax = P.VU.vlmax;$/;"	v
vlmax	riscv/insns/vsuxw_v.h	/^reg_t vlmax = P.VU.vlmax;$/;"	v
vlmax	riscv/processor.h	/^    reg_t reg_mask, vlmax, vmlen;$/;"	m	class:vectorUnit_t
vlmul	riscv/insns/vleff_v.h	/^const reg_t vlmul = P.VU.vlmul;$/;"	v
vlmul	riscv/processor.h	/^    reg_t vediv, vsew, vlmul;$/;"	m	class:vectorUnit_t
vm_info	riscv/mmu.h	/^struct vm_info {$/;"	s
vmlen	riscv/processor.h	/^    reg_t reg_mask, vlmax, vmlen;$/;"	m	class:vectorUnit_t
vr_name	riscv/regnames.cc	/^const char* vr_name[] = {$/;"	v
vs1	riscv/insns/vmand_mm.h	/^VI_LOOP_MASK(vs2 & vs1);$/;"	v
vs2	riscv/insns/vfncvt_f_f_v.h	/^  auto vs2 = P.VU.elt<float64_t>(rs2_num, i);$/;"	v
vs2	riscv/insns/vfncvt_f_x_v.h	/^  auto vs2 = P.VU.elt<int64_t>(rs2_num, i);$/;"	v
vs2	riscv/insns/vfncvt_f_xu_v.h	/^  auto vs2 = P.VU.elt<uint64_t>(rs2_num, i);$/;"	v
vs2	riscv/insns/vfncvt_x_f_v.h	/^  auto vs2 = P.VU.elt<float64_t>(rs2_num, i);$/;"	v
vs2	riscv/insns/vfncvt_xu_f_v.h	/^  auto vs2 = P.VU.elt<float64_t>(rs2_num, i);$/;"	v
vs2	riscv/insns/vfwcvt_f_f_v.h	/^  auto vs2 = P.VU.elt<float32_t>(rs2_num, i);$/;"	v
vs2	riscv/insns/vfwcvt_f_x_v.h	/^  auto vs2 = P.VU.elt<int32_t>(rs2_num, i);$/;"	v
vs2	riscv/insns/vfwcvt_f_xu_v.h	/^  auto vs2 = P.VU.elt<uint32_t>(rs2_num, i);$/;"	v
vs2	riscv/insns/vfwcvt_x_f_v.h	/^  auto vs2 = P.VU.elt<float32_t>(rs2_num, i);$/;"	v
vs2	riscv/insns/vfwcvt_xu_f_v.h	/^  auto vs2 = P.VU.elt<float32_t>(rs2_num, i);$/;"	v
vs2_0	riscv/insns/vfmv_f_s.h	/^uint64_t vs2_0 = 0;$/;"	v
vs3	riscv/insns/vsuxb_v.h	/^reg_t vs3 = insn.rd();$/;"	v
vs3	riscv/insns/vsuxe_v.h	/^reg_t vs3 = insn.rd();$/;"	v
vs3	riscv/insns/vsuxh_v.h	/^reg_t vs3 = insn.rd();$/;"	v
vs3	riscv/insns/vsuxw_v.h	/^reg_t vs3 = insn.rd();$/;"	v
vsew	riscv/processor.h	/^    reg_t vediv, vsew, vlmul;$/;"	m	class:vectorUnit_t
vsext	riscv/decode.h	313;"	d
vstart	riscv/processor.h	/^    reg_t vstart, vxrm, vxsat, vl, vtype;$/;"	m	class:vectorUnit_t
vtype	riscv/processor.h	/^    reg_t vstart, vxrm, vxsat, vl, vtype;$/;"	m	class:vectorUnit_t
vxrm	riscv/processor.h	/^    reg_t vstart, vxrm, vxsat, vl, vtype;$/;"	m	class:vectorUnit_t
vxsat	riscv/processor.h	/^    reg_t vstart, vxrm, vxsat, vl, vtype;$/;"	m	class:vectorUnit_t
vzext	riscv/decode.h	314;"	d
wait_for_interrupt_t	riscv/decode.h	/^class wait_for_interrupt_t {};$/;"	c
walk	riscv/mmu.cc	/^reg_t mmu_t::walk(reg_t addr, access_type type, reg_t mode)$/;"	f	class:mmu_t
ways	riscv/cachesim.h	/^  size_t ways;$/;"	m	class:cache_sim_t
wfi	riscv/decode.h	237;"	d
which	riscv/trap.h	/^  reg_t which;$/;"	m	class:trap_t
write	riscv/decode.h	/^  void write(size_t i, T value)$/;"	f	class:regfile_t
write	riscv/insns/csrrc.h	/^bool write = insn.rs1() != 0;$/;"	v
write	riscv/insns/csrrci.h	/^bool write = insn.rs1() != 0;$/;"	v
write	riscv/insns/csrrs.h	/^bool write = insn.rs1() != 0;$/;"	v
write	riscv/insns/csrrsi.h	/^bool write = insn.rs1() != 0;$/;"	v
write32	riscv/debug_module.cc	/^void debug_module_t::write32(uint8_t *memory, unsigned int index, uint32_t value)$/;"	f	class:debug_module_t
write_accesses	riscv/cachesim.h	/^  uint64_t write_accesses;$/;"	m	class:cache_sim_t
write_chunk	riscv/sim.cc	/^void sim_t::write_chunk(addr_t taddr, size_t len, const void* src)$/;"	f	class:sim_t
write_csr	riscv/encoding.h	198;"	d
write_misses	riscv/cachesim.h	/^  uint64_t write_misses;$/;"	m	class:cache_sim_t
writebacks	riscv/cachesim.h	/^  uint64_t writebacks;$/;"	m	class:cache_sim_t
x	riscv/decode.h	/^  uint64_t x(int lo, int len) { return (b >> lo) & ((insn_bits_t(1) << len)-1); }$/;"	f	class:insn_t
xd	riscv/rocc.h	/^  unsigned xd : 1;$/;"	m	struct:rocc_insn_t
xlen	riscv/processor.h	/^  unsigned xlen;$/;"	m	class:processor_t
xlen_to_uxl	riscv/processor.cc	/^static int xlen_to_uxl(int xlen)$/;"	f	file:
xmask	riscv/insns/vmv_x_s.h	/^uint64_t xmask = UINT64_MAX >> (64 - P.get_max_xlen());$/;"	v
xori	riscv/opcodes.h	/^static uint32_t xori(unsigned int dest, unsigned int src, uint16_t imm)$/;"	f
xpr_name	riscv/regnames.cc	/^const char* xpr_name[] = {$/;"	v
xrm	riscv/insns/vaadd_vi.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vnclip_vi.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vnclip_vv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vnclip_vx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vnclipu_vi.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vnclipu_vv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vnclipu_vx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vsmul_vv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vsmul_vx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vssra_vi.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vssra_vv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vssra_vx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vssrl_vi.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vssrl_vv.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xrm	riscv/insns/vssrl_vx.h	/^VRM xrm = P.VU.get_vround_mode();$/;"	v
xs	riscv/decode.h	/^  uint64_t xs(int lo, int len) { return int64_t(b) << (64-lo-len) >> (64-len); }$/;"	f	class:insn_t
xs1	riscv/rocc.h	/^  unsigned xs1 : 1;$/;"	m	struct:rocc_insn_t
xs2	riscv/rocc.h	/^  unsigned xs2 : 1;$/;"	m	struct:rocc_insn_t
yield_load_reservation	riscv/mmu.h	/^  inline void yield_load_reservation()$/;"	f	class:mmu_t
zext32	riscv/decode.h	220;"	d
zext_xlen	riscv/decode.h	222;"	d
zimm5	riscv/insns/vrgather_vi.h	/^reg_t zimm5 = insn.v_zimm5();$/;"	v
~abstract_device_t	riscv/devices.h	/^  virtual ~abstract_device_t() {}$/;"	f	class:abstract_device_t
~arg_t	riscv/disasm.h	/^  virtual ~arg_t() {}$/;"	f	class:arg_t
~cache_memtracer_t	riscv/cachesim.h	/^  ~cache_memtracer_t()$/;"	f	class:cache_memtracer_t
~cache_sim_t	riscv/cachesim.cc	/^cache_sim_t::~cache_sim_t()$/;"	f	class:cache_sim_t
~debug_module_t	riscv/debug_module.cc	/^debug_module_t::~debug_module_t()$/;"	f	class:debug_module_t
~disasm_insn_t	riscv/disasm.h	/^  ~disasm_insn_t() { free(const_cast<char *>(name)); }$/;"	f	class:disasm_insn_t
~extension_t	riscv/extension.cc	/^extension_t::~extension_t()$/;"	f	class:extension_t
~mem_t	riscv/devices.h	/^  ~mem_t() { free(data); }$/;"	f	class:mem_t
~memtracer_t	riscv/memtracer.h	/^  virtual ~memtracer_t() {}$/;"	f	class:memtracer_t
~mmio_plugin_device_t	riscv/devices.cc	/^mmio_plugin_device_t::~mmio_plugin_device_t()$/;"	f	class:mmio_plugin_device_t
~mmu_t	riscv/mmu.cc	/^mmu_t::~mmu_t()$/;"	f	class:mmu_t
~processor_t	riscv/processor.cc	/^processor_t::~processor_t()$/;"	f	class:processor_t
~sim_t	riscv/sim.cc	/^sim_t::~sim_t()$/;"	f	class:sim_t
~vectorUnit_t	riscv/processor.h	/^    ~vectorUnit_t(){$/;"	f	class:vectorUnit_t
~vs1	riscv/insns/vmandnot_mm.h	/^VI_LOOP_MASK(vs2 & ~vs1);$/;"	v
