C:/Users/jesse/Documents/Academics/ECE554/MiniProject1/ModelSim/spart.sv {0 {vlog -work work -sv -stats=none C:/Users/jesse/Documents/Academics/ECE554/MiniProject1/ModelSim/spart.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module spart
** Error: (vlog-13069) C:/Users/jesse/Documents/Academics/ECE554/MiniProject1/ModelSim/spart.sv(181): near "else": syntax error, unexpected else.

} {4.0 5.0} {}} C:/Users/jesse/Documents/Academics/ECE554/MiniProject1/ModelSim/driver.sv {0 {vlog -work work -sv -stats=none C:/Users/jesse/Documents/Academics/ECE554/MiniProject1/ModelSim/driver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module driver
** Error: (vlog-13069) C:/Users/jesse/Documents/Academics/ECE554/MiniProject1/ModelSim/driver.sv(47): near "endmodule": syntax error, unexpected endmodule.

} {4.0 5.0} {}} C:/Users/jesse/Documents/Academics/ECE554/MiniProject1/ModelSim/lab1_spart.sv {1 {vlog -work work -sv -stats=none C:/Users/jesse/Documents/Academics/ECE554/MiniProject1/ModelSim/lab1_spart.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab1_spart

Top level modules:
	lab1_spart

} {} {}}
