
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max -45.41

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max -0.41

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.41

==========================================================================
global route report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 10.41 fmax = 96.10

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   9.90 source latency cs_registers_i.u_mie_csr.rd_data_o[0]$_DFFE_PN0P_/CLK ^
  -1.30 target latency core_clock_gate_i.en_latch$_DLATCH_N_/E v
   0.00 CRPR
--------------
   8.60 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.19    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.11    0.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.06    0.00    0.11 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.23 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.06    0.00    0.23 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.06    0.00    0.34 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.06    0.00    0.46 ^ delaybuf_4_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.58 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_4_core_clock (net)
                  0.05    0.00    0.58 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.70 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.06    0.00    0.70 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.18    0.87 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.15    0.00    0.88 ^ clkbuf_2_1__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.58    0.22    0.24    1.12 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk_i_regs (net)
                  0.23    0.01    1.12 ^ clkbuf_leaf_2_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.25    0.11    0.19    1.31 ^ clkbuf_leaf_2_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk_i_regs (net)
                  0.11    0.00    1.31 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.06    0.30    1.61 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    1.61 ^ hold2469/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.90    2.51 ^ hold2469/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2468 (net)
                  0.09    0.00    2.51 ^ hold2467/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    3.40 ^ hold2467/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2466 (net)
                  0.08    0.00    3.40 ^ hold2470/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    4.30 ^ hold2470/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2469 (net)
                  0.10    0.00    4.30 ^ hold2466/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.90    5.21 ^ hold2466/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2465 (net)
                  0.09    0.00    5.21 ^ hold2468/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.92    6.13 ^ hold2468/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2467 (net)
                  0.11    0.00    6.13 ^ _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  6.13   data arrival time

                          5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock source latency
     2    0.19    0.00    0.00    5.00 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    5.00 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    5.10 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    5.10 v clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    5.20 v clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    5.20 v _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.20   clock reconvergence pessimism
                          0.00    5.20   clock gating hold time
                                  5.20   data required time
-----------------------------------------------------------------------------
                                  5.20   data required time
                                 -6.13   data arrival time
-----------------------------------------------------------------------------
                                  0.92   slack (MET)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.19    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.16    0.59    0.45    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.59    0.00    0.66 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.17    0.26    0.92 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.93 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.85    0.32    0.30    1.22 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.32    0.01    1.23 ^ clkbuf_leaf_36_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.22    0.11    0.20    1.43 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_36_clk (net)
                  0.11    0.00    1.43 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.40    1.83 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15] (net)
                  0.08    0.00    1.83 v _21158_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.10    0.08    1.91 ^ _21158_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06707_ (net)
                  0.10    0.00    1.91 ^ _21162_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.08    0.07    1.98 v _21162_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03017_ (net)
                  0.08    0.00    1.98 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.98   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.19    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.16    0.59    0.45    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.59    0.00    0.66 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.17    0.26    0.92 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.93 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.85    0.32    0.30    1.22 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.32    0.01    1.23 ^ clkbuf_leaf_36_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.22    0.11    0.20    1.43 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_36_clk (net)
                  0.11    0.00    1.43 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.43   clock reconvergence pessimism
                          0.09    1.52   library hold time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.19    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.11    0.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.06    0.00    0.11 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.23 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.06    0.00    0.23 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.06    0.00    0.34 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.06    0.00    0.46 ^ delaybuf_4_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.58 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_4_core_clock (net)
                  0.05    0.00    0.58 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.70 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.06    0.00    0.70 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.18    0.87 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.15    0.00    0.88 ^ clkbuf_2_1__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.58    0.22    0.24    1.12 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk_i_regs (net)
                  0.23    0.01    1.12 ^ clkbuf_leaf_2_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.25    0.11    0.19    1.31 ^ clkbuf_leaf_2_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk_i_regs (net)
                  0.11    0.00    1.31 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          2.88    4.19   time given to startpoint
                  0.13    0.00    4.19 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.40    4.59 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    4.59 v hold2469/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.03    5.62 v hold2469/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2468 (net)
                  0.16    0.00    5.62 v hold2467/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    6.67 v hold2467/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2466 (net)
                  0.15    0.00    6.67 v hold2470/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.06    7.73 v hold2470/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2469 (net)
                  0.17    0.00    7.73 v hold2466/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.07    8.80 v hold2466/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2465 (net)
                  0.16    0.00    8.80 v hold2468/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.18    1.09    9.89 v hold2468/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2467 (net)
                  0.18    0.00    9.89 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  9.89   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.19    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10   10.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.21   clock reconvergence pessimism
                          0.00   10.21   clock gating setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -9.89   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.19    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.16    0.59    0.45    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.59    0.00    0.66 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.17    0.26    0.92 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.93 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.85    0.32    0.30    1.22 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.32    0.01    1.23 ^ clkbuf_leaf_33_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.25    0.11    0.20    1.43 ^ clkbuf_leaf_33_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_33_clk (net)
                  0.11    0.00    1.43 ^ if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.04    0.11    0.43    1.87 v if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         id_stage_i.controller_i.instr_i[6] (net)
                  0.11    0.00    1.87 v place1889/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.12    0.12    0.18    2.05 v place1889/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1888 (net)
                  0.12    0.00    2.05 v split2148/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     5    0.08    0.07    0.16    2.20 v split2148/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net2147 (net)
                  0.07    0.00    2.20 v _11702_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.08    0.31    0.20    2.40 ^ _11702_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _07570_ (net)
                  0.31    0.00    2.40 ^ _12297_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.11    0.23    2.63 ^ _12297_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _08131_ (net)
                  0.11    0.00    2.63 ^ _12301_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     3    0.06    0.38    0.25    2.87 v _12301_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _08135_ (net)
                  0.38    0.00    2.88 v _12349_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.04    0.19    0.44    3.31 v _12349_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08183_ (net)
                  0.19    0.00    3.32 v _12350_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.09    0.49    0.30    3.62 ^ _12350_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _08184_ (net)
                  0.49    0.00    3.62 ^ _12351_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.06    0.24    0.14    3.76 v _12351_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08185_ (net)
                  0.24    0.00    3.76 v rebuffer2149/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.05    0.08    0.20    3.95 v rebuffer2149/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2148 (net)
                  0.08    0.00    3.96 v clone2112/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    17    0.23    0.14    0.19    4.15 v clone2112/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net2111 (net)
                  0.14    0.00    4.15 v _12879_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.26    4.41 v _12879_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08672_ (net)
                  0.12    0.00    4.42 v _12880_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.31    0.14    4.56 ^ _12880_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00871_ (net)
                  0.31    0.00    4.56 ^ _22670_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.13    0.35    4.91 v _22670_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _00873_ (net)
                  0.13    0.00    4.91 v rebuffer2080/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.06    0.09    0.17    5.08 v rebuffer2080/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2079 (net)
                  0.09    0.00    5.08 v _13045_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.31    0.18    5.26 ^ _13045_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08821_ (net)
                  0.31    0.00    5.26 ^ _13047_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.04    0.16    0.11    5.37 v _13047_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08823_ (net)
                  0.16    0.00    5.37 v _13048_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.16    0.14    5.51 ^ _13048_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _08824_ (net)
                  0.16    0.00    5.51 ^ _13052_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.06    0.15    0.23    5.74 ^ _13052_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _08828_ (net)
                  0.15    0.00    5.75 ^ _13254_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     5    0.09    0.23    0.13    5.88 v _13254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _09010_ (net)
                  0.23    0.00    5.88 v _13563_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     8    0.10    0.57    0.37    6.25 ^ _13563_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _09289_ (net)
                  0.57    0.00    6.25 ^ _13776_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     1    0.03    0.09    0.14    6.39 ^ _13776_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _09482_ (net)
                  0.09    0.00    6.39 ^ _13779_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.04    0.31    0.14    6.53 v _13779_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _09485_ (net)
                  0.31    0.00    6.53 v _13784_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     2    0.14    0.19    0.35    6.88 v _13784_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         net178 (net)
                  0.19    0.00    6.89 v _20824_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.06    0.57    0.30    7.19 ^ _20824_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _06421_ (net)
                  0.57    0.00    7.19 ^ _20825_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.07    0.16    0.18    7.37 ^ _20825_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _06422_ (net)
                  0.16    0.00    7.37 ^ _20827_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.04    0.12    0.09    7.46 v _20827_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _06424_ (net)
                  0.12    0.00    7.46 v _21484_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.10    0.23    7.69 v _21484_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net246 (net)
                  0.10    0.00    7.69 v output247/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.72    8.41 v output247/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[31] (net)
                  0.17    0.00    8.41 v instr_addr_o[31] (out)
                                  8.41   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.19    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.11    0.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.06    0.00    0.11 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.23 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.06    0.00    0.23 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.06    0.00    0.34 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.06    0.00    0.46 ^ delaybuf_4_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.58 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_4_core_clock (net)
                  0.05    0.00    0.58 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.70 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.06    0.00    0.70 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.35    0.15    0.18    0.87 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.15    0.00    0.88 ^ clkbuf_2_1__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.58    0.22    0.24    1.12 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk_i_regs (net)
                  0.23    0.01    1.12 ^ clkbuf_leaf_2_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.25    0.11    0.19    1.31 ^ clkbuf_leaf_2_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk_i_regs (net)
                  0.11    0.00    1.31 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          2.88    4.19   time given to startpoint
                  0.13    0.00    4.19 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.40    4.59 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    4.59 v hold2469/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.03    5.62 v hold2469/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2468 (net)
                  0.16    0.00    5.62 v hold2467/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    6.67 v hold2467/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2466 (net)
                  0.15    0.00    6.67 v hold2470/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.06    7.73 v hold2470/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2469 (net)
                  0.17    0.00    7.73 v hold2466/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.07    8.80 v hold2466/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2465 (net)
                  0.16    0.00    8.80 v hold2468/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.18    1.09    9.89 v hold2468/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2467 (net)
                  0.18    0.00    9.89 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  9.89   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.19    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10   10.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.21   clock reconvergence pessimism
                          0.00   10.21   clock gating setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -9.89   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.19    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.16    0.59    0.45    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.59    0.00    0.66 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.17    0.26    0.92 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.93 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.85    0.32    0.30    1.22 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.32    0.01    1.23 ^ clkbuf_leaf_33_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.25    0.11    0.20    1.43 ^ clkbuf_leaf_33_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_33_clk (net)
                  0.11    0.00    1.43 ^ if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.04    0.11    0.43    1.87 v if_stage_i.instr_rdata_id_o[6]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         id_stage_i.controller_i.instr_i[6] (net)
                  0.11    0.00    1.87 v place1889/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.12    0.12    0.18    2.05 v place1889/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1888 (net)
                  0.12    0.00    2.05 v split2148/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     5    0.08    0.07    0.16    2.20 v split2148/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net2147 (net)
                  0.07    0.00    2.20 v _11702_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     6    0.08    0.31    0.20    2.40 ^ _11702_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _07570_ (net)
                  0.31    0.00    2.40 ^ _12297_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.11    0.23    2.63 ^ _12297_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _08131_ (net)
                  0.11    0.00    2.63 ^ _12301_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     3    0.06    0.38    0.25    2.87 v _12301_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _08135_ (net)
                  0.38    0.00    2.88 v _12349_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.04    0.19    0.44    3.31 v _12349_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08183_ (net)
                  0.19    0.00    3.32 v _12350_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.09    0.49    0.30    3.62 ^ _12350_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _08184_ (net)
                  0.49    0.00    3.62 ^ _12351_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.06    0.24    0.14    3.76 v _12351_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08185_ (net)
                  0.24    0.00    3.76 v rebuffer2149/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.05    0.08    0.20    3.95 v rebuffer2149/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2148 (net)
                  0.08    0.00    3.96 v clone2112/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    17    0.23    0.14    0.19    4.15 v clone2112/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net2111 (net)
                  0.14    0.00    4.15 v _12879_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.26    4.41 v _12879_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08672_ (net)
                  0.12    0.00    4.42 v _12880_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.31    0.14    4.56 ^ _12880_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00871_ (net)
                  0.31    0.00    4.56 ^ _22670_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.13    0.35    4.91 v _22670_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _00873_ (net)
                  0.13    0.00    4.91 v rebuffer2080/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.06    0.09    0.17    5.08 v rebuffer2080/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2079 (net)
                  0.09    0.00    5.08 v _13045_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.31    0.18    5.26 ^ _13045_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08821_ (net)
                  0.31    0.00    5.26 ^ _13047_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.04    0.16    0.11    5.37 v _13047_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08823_ (net)
                  0.16    0.00    5.37 v _13048_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.16    0.14    5.51 ^ _13048_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _08824_ (net)
                  0.16    0.00    5.51 ^ _13052_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.06    0.15    0.23    5.74 ^ _13052_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _08828_ (net)
                  0.15    0.00    5.75 ^ _13254_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     5    0.09    0.23    0.13    5.88 v _13254_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _09010_ (net)
                  0.23    0.00    5.88 v _13563_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     8    0.10    0.57    0.37    6.25 ^ _13563_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _09289_ (net)
                  0.57    0.00    6.25 ^ _13776_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     1    0.03    0.09    0.14    6.39 ^ _13776_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _09482_ (net)
                  0.09    0.00    6.39 ^ _13779_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.04    0.31    0.14    6.53 v _13779_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _09485_ (net)
                  0.31    0.00    6.53 v _13784_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     2    0.14    0.19    0.35    6.88 v _13784_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         net178 (net)
                  0.19    0.00    6.89 v _20824_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.06    0.57    0.30    7.19 ^ _20824_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _06421_ (net)
                  0.57    0.00    7.19 ^ _20825_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.07    0.16    0.18    7.37 ^ _20825_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _06422_ (net)
                  0.16    0.00    7.37 ^ _20827_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.04    0.12    0.09    7.46 v _20827_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _06424_ (net)
                  0.12    0.00    7.46 v _21484_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.10    0.23    7.69 v _21484_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net246 (net)
                  0.10    0.00    7.69 v output247/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.72    8.41 v output247/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[31] (net)
                  0.17    0.00    8.41 v instr_addr_o[31] (out)
                                  8.41   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.41   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.8845273852348328

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3159

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.10412756353616714

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4667

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 276

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[16]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[438]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.45    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.27    0.92 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.30    1.22 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    1.42 ^ clkbuf_leaf_34_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.42 ^ if_stage_i.instr_rdata_id_o[16]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.50    1.92 ^ if_stage_i.instr_rdata_id_o[16]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.28    2.20 ^ place1973/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.30    2.50 ^ place1977/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.21    2.72 ^ place1981/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.29    3.00 ^ place1982/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.24    3.25 ^ _13653_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.33    3.58 ^ _13654_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.15    3.73 ^ _13655_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.16    3.89 v _13656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.41    4.29 v _14213_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.24    4.53 v _14568_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.54    5.07 ^ _22399_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.48    5.55 v _22401_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.57    6.11 ^ _22404_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.45    6.56 v _22409_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.51    7.07 ^ _22410_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    7.15 v _15037_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.51    7.66 ^ _22411_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.33    7.99 v _22742_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.18    8.17 v _18296_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.15    8.32 ^ _18297_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.14    8.47 v _18298_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    8.74 ^ _18381_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.11    8.85 v _18430_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.16    9.01 v place1391/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.20    9.21 v _18475_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.13    9.34 ^ _18476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.27    9.62 v _18477_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.30    9.92 v _18478_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.29   10.21 v _18479_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.26   10.47 v _18480_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.39   10.86 ^ _18481_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.25   11.11 v _18484_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.27   11.39 v clone2473/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.22   11.60 v _19308_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00   11.60 v gen_regfile_ff.register_file_i.rf_reg[438]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
          11.60   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk_i (in)
   0.11   10.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.23 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.58 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.70 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.87 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27   11.14 ^ clkbuf_2_2__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   11.35 ^ clkbuf_leaf_17_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   11.35 ^ gen_regfile_ff.register_file_i.rf_reg[438]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   11.35   clock reconvergence pessimism
  -0.11   11.24   library setup time
          11.24   data required time
---------------------------------------------------------
          11.24   data required time
         -11.60   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.45    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.27    0.92 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.30    1.22 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    1.43 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.43 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    1.83 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    1.91 ^ _21158_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.07    1.98 v _21162_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    1.98 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.98   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.45    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.27    0.92 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.30    1.22 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    1.43 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.43 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.43   clock reconvergence pessimism
   0.09    1.52   library hold time
           1.52   data required time
---------------------------------------------------------
           1.52   data required time
          -1.98   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
1.3131

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
1.4364

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
8.4056

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.4056

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-4.825355

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.48e-01   6.41e-02   1.13e-06   4.12e-01   9.3%
Combinational          2.26e+00   1.61e+00   2.97e-06   3.87e+00  86.9%
Clock                  9.23e-02   7.67e-02   2.24e-07   1.69e-01   3.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.71e+00   1.75e+00   4.32e-06   4.45e+00 100.0%
                          60.8%      39.2%       0.0%
