// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/19/2019 13:06:55"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sort1 (
	clk,
	rst_n,
	button,
	SW_dq,
	SW_addr,
	SW_RW,
	SW_CE,
	HEX0,
	HEX1,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_CE_N,
	SRAM_OE_N,
	SRAM_WE_N,
	SRAM_UE_N,
	SRAM_LE_N);
input 	clk;
input 	rst_n;
input 	button;
input 	[7:0] SW_dq;
input 	[1:0] SW_addr;
input 	SW_RW;
input 	SW_CE;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[15:0] SRAM_DQ;
output 	[19:0] SRAM_ADDR;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
output 	SRAM_WE_N;
output 	SRAM_UE_N;
output 	SRAM_LE_N;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_UE_N	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_LE_N	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_RW	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_addr[0]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_addr[1]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_CE	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_dq[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_dq[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_dq[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_dq[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_dq[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_dq[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_dq[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW_dq[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("sort1_v.sdo");
// synopsys translate_on

wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \SRAM_DQ[0]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \SRAM_ADDR[0]~output_o ;
wire \SRAM_ADDR[1]~output_o ;
wire \SRAM_ADDR[2]~output_o ;
wire \SRAM_ADDR[3]~output_o ;
wire \SRAM_ADDR[4]~output_o ;
wire \SRAM_ADDR[5]~output_o ;
wire \SRAM_ADDR[6]~output_o ;
wire \SRAM_ADDR[7]~output_o ;
wire \SRAM_ADDR[8]~output_o ;
wire \SRAM_ADDR[9]~output_o ;
wire \SRAM_ADDR[10]~output_o ;
wire \SRAM_ADDR[11]~output_o ;
wire \SRAM_ADDR[12]~output_o ;
wire \SRAM_ADDR[13]~output_o ;
wire \SRAM_ADDR[14]~output_o ;
wire \SRAM_ADDR[15]~output_o ;
wire \SRAM_ADDR[16]~output_o ;
wire \SRAM_ADDR[17]~output_o ;
wire \SRAM_ADDR[18]~output_o ;
wire \SRAM_ADDR[19]~output_o ;
wire \SRAM_CE_N~output_o ;
wire \SRAM_OE_N~output_o ;
wire \SRAM_WE_N~output_o ;
wire \SRAM_UE_N~output_o ;
wire \SRAM_LE_N~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \count[0]~10_combout ;
wire \rst_n~input_o ;
wire \button~input_o ;
wire \count[4]~18_combout ;
wire \count[0]~11 ;
wire \count[1]~12_combout ;
wire \count[1]~13 ;
wire \count[2]~14_combout ;
wire \count[2]~15 ;
wire \count[3]~16_combout ;
wire \count[3]~17 ;
wire \count[4]~19_combout ;
wire \count[4]~20 ;
wire \count[5]~21_combout ;
wire \count[5]~22 ;
wire \count[6]~23_combout ;
wire \LessThan0~0_combout ;
wire \count[6]~24 ;
wire \count[7]~25_combout ;
wire \count[7]~26 ;
wire \count[8]~27_combout ;
wire \count[8]~28 ;
wire \count[9]~29_combout ;
wire \LessThan0~1_combout ;
wire \key_cur~0_combout ;
wire \key_cur~q ;
wire \key_pos~0_combout ;
wire \key_pos~q ;
wire \autoing~0_combout ;
wire \status~23_combout ;
wire \status.000~q ;
wire \status~21_combout ;
wire \status~22_combout ;
wire \status~16_combout ;
wire \status.COMPUTING~q ;
wire \addr[0]~2_combout ;
wire \addr[0]~6_combout ;
wire \addr[1]~5_combout ;
wire \status~19_combout ;
wire \ce~0_combout ;
wire \status~20_combout ;
wire \status.HOLD~q ;
wire \Selector3~0_combout ;
wire \status.WRITEDATA~q ;
wire \status~17_combout ;
wire \status~18_combout ;
wire \status.WRITE_RESET~q ;
wire \addr[1]~3_combout ;
wire \addr[0]~4_combout ;
wire \Equal0~0_combout ;
wire \autoing~1_combout ;
wire \autoing~q ;
wire \dt~9_combout ;
wire \dt~22_combout ;
wire \dt~55_combout ;
wire \Selector26~0_combout ;
wire \SRAM_DQ[5]~input_o ;
wire \dt[1][0]~66_combout ;
wire \dt[1][0]~67_combout ;
wire \dt[1][5]~q ;
wire \dt~11_combout ;
wire \dt[3][5]~5_combout ;
wire \dt[3][0]~16_combout ;
wire \dt[3][0]~17_combout ;
wire \dt[3][5]~q ;
wire \dt~43_combout ;
wire \dt~60_combout ;
wire \Selector28~0_combout ;
wire \SRAM_DQ[3]~input_o ;
wire \dt[1][3]~q ;
wire \dt~13_combout ;
wire \dt~28_combout ;
wire \dt~61_combout ;
wire \Selector36~0_combout ;
wire \dt[0][0]~68_combout ;
wire \dt[0][0]~69_combout ;
wire \dt[0][3]~q ;
wire \dt~29_combout ;
wire \dt~46_combout ;
wire \Selector20~0_combout ;
wire \dt[2][0]~70_combout ;
wire \dt[2][0]~71_combout ;
wire \dt[2][3]~q ;
wire \dt[3][3]~3_combout ;
wire \dt[3][3]~feeder_combout ;
wire \dt[3][3]~q ;
wire \dt~45_combout ;
wire \dt~62_combout ;
wire \Selector37~0_combout ;
wire \SRAM_DQ[2]~input_o ;
wire \dt[0][2]~q ;
wire \dt~31_combout ;
wire \dt~63_combout ;
wire \Selector29~0_combout ;
wire \dt[1][2]~q ;
wire \dt~14_combout ;
wire \dt[3][2]~2_combout ;
wire \dt[3][2]~feeder_combout ;
wire \dt[3][2]~q ;
wire \dt~47_combout ;
wire \Selector21~0_combout ;
wire \dt[2][2]~q ;
wire \dt~30_combout ;
wire \dt~48_combout ;
wire \dt~64_combout ;
wire \Selector30~0_combout ;
wire \SRAM_DQ[1]~input_o ;
wire \dt[1][1]~q ;
wire \dt~33_combout ;
wire \dt~65_combout ;
wire \Selector38~0_combout ;
wire \dt[0][1]~q ;
wire \dt~15_combout ;
wire \dt[3][1]~1_combout ;
wire \dt[3][1]~feeder_combout ;
wire \dt[3][1]~q ;
wire \dt~49_combout ;
wire \Selector22~0_combout ;
wire \dt[2][1]~q ;
wire \dt~32_combout ;
wire \dt~50_combout ;
wire \dt~51_combout ;
wire \Selector39~0_combout ;
wire \SRAM_DQ[0]~input_o ;
wire \dt[0][0]~q ;
wire \dt~8_combout ;
wire \dt[3][0]~0_combout ;
wire \dt[3][0]~feeder_combout ;
wire \dt[3][0]~q ;
wire \dt~35_combout ;
wire \Selector23~0_combout ;
wire \dt[2][0]~q ;
wire \dt~18_combout ;
wire \dt~36_combout ;
wire \LessThan5~1_cout ;
wire \LessThan5~3_cout ;
wire \LessThan5~5_cout ;
wire \LessThan5~7_cout ;
wire \LessThan5~9_cout ;
wire \LessThan5~11_cout ;
wire \LessThan5~13_cout ;
wire \LessThan5~14_combout ;
wire \Selector19~0_combout ;
wire \SRAM_DQ[4]~input_o ;
wire \dt[2][4]~q ;
wire \dt~26_combout ;
wire \dt~44_combout ;
wire \dt~58_combout ;
wire \Selector27~0_combout ;
wire \dt[1][4]~q ;
wire \dt~27_combout ;
wire \dt~59_combout ;
wire \Selector35~0_combout ;
wire \dt[0][4]~q ;
wire \dt~12_combout ;
wire \dt[3][4]~4_combout ;
wire \dt[3][4]~q ;
wire \LessThan3~1_cout ;
wire \LessThan3~3_cout ;
wire \LessThan3~5_cout ;
wire \LessThan3~7_cout ;
wire \LessThan3~9_cout ;
wire \LessThan3~11_cout ;
wire \LessThan3~13_cout ;
wire \LessThan3~14_combout ;
wire \dt~41_combout ;
wire \Selector18~0_combout ;
wire \dt[2][5]~q ;
wire \dt~24_combout ;
wire \dt~42_combout ;
wire \dt~56_combout ;
wire \Selector34~0_combout ;
wire \dt[0][5]~q ;
wire \dt~25_combout ;
wire \dt~57_combout ;
wire \LessThan6~1_cout ;
wire \LessThan6~3_cout ;
wire \LessThan6~5_cout ;
wire \LessThan6~7_cout ;
wire \LessThan6~9_cout ;
wire \LessThan6~11_cout ;
wire \LessThan6~13_cout ;
wire \LessThan6~14_combout ;
wire \Selector33~0_combout ;
wire \SRAM_DQ[6]~input_o ;
wire \dt[0][6]~q ;
wire \dt~10_combout ;
wire \dt[3][6]~6_combout ;
wire \dt[3][6]~q ;
wire \dt~39_combout ;
wire \dt~54_combout ;
wire \Selector25~0_combout ;
wire \dt[1][6]~q ;
wire \dt~23_combout ;
wire \dt~40_combout ;
wire \Selector17~0_combout ;
wire \dt[2][6]~q ;
wire \LessThan2~1_cout ;
wire \LessThan2~3_cout ;
wire \LessThan2~5_cout ;
wire \LessThan2~7_cout ;
wire \LessThan2~9_cout ;
wire \LessThan2~11_cout ;
wire \LessThan2~13_cout ;
wire \LessThan2~14_combout ;
wire \dt[3][7]~7_combout ;
wire \dt[3][7]~feeder_combout ;
wire \SRAM_DQ[7]~input_o ;
wire \dt[3][7]~q ;
wire \dt~37_combout ;
wire \Selector16~0_combout ;
wire \dt[2][7]~q ;
wire \dt~20_combout ;
wire \LessThan4~1_cout ;
wire \LessThan4~3_cout ;
wire \LessThan4~5_cout ;
wire \LessThan4~7_cout ;
wire \LessThan4~9_cout ;
wire \LessThan4~11_cout ;
wire \LessThan4~13_cout ;
wire \LessThan4~14_combout ;
wire \dt~38_combout ;
wire \dt~52_combout ;
wire \Selector32~0_combout ;
wire \dt[0][7]~q ;
wire \dt~21_combout ;
wire \dt~53_combout ;
wire \Selector24~0_combout ;
wire \dt[1][7]~q ;
wire \LessThan1~1_cout ;
wire \LessThan1~3_cout ;
wire \LessThan1~5_cout ;
wire \LessThan1~7_cout ;
wire \LessThan1~9_cout ;
wire \LessThan1~11_cout ;
wire \LessThan1~13_cout ;
wire \LessThan1~14_combout ;
wire \dt~19_combout ;
wire \dt~34_combout ;
wire \Selector31~0_combout ;
wire \dt[1][0]~q ;
wire \out_data[0]~2_combout ;
wire \out_data[0]~1_combout ;
wire \Selector47~0_combout ;
wire \Selector47~1_combout ;
wire \out_data[0]~0_combout ;
wire \SW_dq[0]~input_o ;
wire \SRAM_DQ~32_combout ;
wire \SW_RW~input_o ;
wire \rw~0_combout ;
wire \rw~q ;
wire \SRAM_OE_N~0_combout ;
wire \Selector46~0_combout ;
wire \Selector46~1_combout ;
wire \SW_dq[1]~input_o ;
wire \SRAM_DQ~33_combout ;
wire \Selector45~0_combout ;
wire \Selector45~1_combout ;
wire \SW_dq[2]~input_o ;
wire \SRAM_DQ~34_combout ;
wire \Selector44~0_combout ;
wire \Selector44~1_combout ;
wire \SW_dq[3]~input_o ;
wire \SRAM_DQ~35_combout ;
wire \Selector43~0_combout ;
wire \Selector43~1_combout ;
wire \SW_dq[4]~input_o ;
wire \SRAM_DQ~36_combout ;
wire \Selector42~0_combout ;
wire \Selector42~1_combout ;
wire \SW_dq[5]~input_o ;
wire \SRAM_DQ~37_combout ;
wire \Selector41~0_combout ;
wire \Selector41~1_combout ;
wire \SW_dq[6]~input_o ;
wire \SRAM_DQ~38_combout ;
wire \Selector40~0_combout ;
wire \Selector40~1_combout ;
wire \SW_dq[7]~input_o ;
wire \SRAM_DQ~39_combout ;
wire \ot[3]~3_combout ;
wire \ot[2]~2_combout ;
wire \ot[0]~0_combout ;
wire \ot[1]~1_combout ;
wire \U1|WideOr6~0_combout ;
wire \U1|WideOr5~0_combout ;
wire \U1|WideOr4~0_combout ;
wire \U1|WideOr3~0_combout ;
wire \U1|WideOr2~0_combout ;
wire \U1|WideOr1~0_combout ;
wire \U1|WideOr0~0_combout ;
wire \ot[6]~6_combout ;
wire \ot[7]~7_combout ;
wire \ot[4]~4_combout ;
wire \ot[5]~5_combout ;
wire \U2|WideOr6~0_combout ;
wire \U2|WideOr5~0_combout ;
wire \U2|WideOr4~0_combout ;
wire \U2|WideOr3~0_combout ;
wire \U2|WideOr2~0_combout ;
wire \U2|WideOr1~0_combout ;
wire \U2|WideOr0~0_combout ;
wire \SW_addr[0]~input_o ;
wire \SRAM_ADDR~0_combout ;
wire \SW_addr[1]~input_o ;
wire \SRAM_ADDR~1_combout ;
wire \ce~1_combout ;
wire \ce~2_combout ;
wire \ce~q ;
wire \SW_CE~input_o ;
wire \SRAM_CE_N~0_combout ;
wire [7:0] out_data;
wire [9:0] count;
wire [1:0] addr;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(\SRAM_DQ~32_combout ),
	.oe(!\SRAM_OE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(\SRAM_DQ~33_combout ),
	.oe(!\SRAM_OE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(\SRAM_DQ~34_combout ),
	.oe(!\SRAM_OE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(\SRAM_DQ~35_combout ),
	.oe(!\SRAM_OE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(\SRAM_DQ~36_combout ),
	.oe(!\SRAM_OE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(\SRAM_DQ~37_combout ),
	.oe(!\SRAM_OE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(\SRAM_DQ~38_combout ),
	.oe(!\SRAM_OE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(\SRAM_DQ~39_combout ),
	.oe(!\SRAM_OE_N~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\U1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\U1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\U1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\U1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\U1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\U1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\U1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\U2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\U2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\U2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\U2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\U2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\U2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\U2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(\SRAM_ADDR~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(\SRAM_ADDR~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(!\SRAM_CE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(!\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(\SRAM_OE_N~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UE_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UE_N~output .bus_hold = "false";
defparam \SRAM_UE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LE_N~output .bus_hold = "false";
defparam \SRAM_LE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N10
cycloneive_lcell_comb \count[0]~10 (
// Equation(s):
// \count[0]~10_combout  = count[0] $ (VCC)
// \count[0]~11  = CARRY(count[0])

	.dataa(count[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\count[0]~10_combout ),
	.cout(\count[0]~11 ));
// synopsys translate_off
defparam \count[0]~10 .lut_mask = 16'h55AA;
defparam \count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \button~input (
	.i(button),
	.ibar(gnd),
	.o(\button~input_o ));
// synopsys translate_off
defparam \button~input .bus_hold = "false";
defparam \button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N2
cycloneive_lcell_comb \count[4]~18 (
// Equation(s):
// \count[4]~18_combout  = (\key_cur~q  $ (\button~input_o )) # (!\LessThan0~1_combout )

	.dataa(gnd),
	.datab(\LessThan0~1_combout ),
	.datac(\key_cur~q ),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\count[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \count[4]~18 .lut_mask = 16'h3FF3;
defparam \count[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y17_N11
dffeas \count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[0]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N12
cycloneive_lcell_comb \count[1]~12 (
// Equation(s):
// \count[1]~12_combout  = (count[1] & (!\count[0]~11 )) # (!count[1] & ((\count[0]~11 ) # (GND)))
// \count[1]~13  = CARRY((!\count[0]~11 ) # (!count[1]))

	.dataa(count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[0]~11 ),
	.combout(\count[1]~12_combout ),
	.cout(\count[1]~13 ));
// synopsys translate_off
defparam \count[1]~12 .lut_mask = 16'h5A5F;
defparam \count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y17_N13
dffeas \count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[1]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N14
cycloneive_lcell_comb \count[2]~14 (
// Equation(s):
// \count[2]~14_combout  = (count[2] & (\count[1]~13  $ (GND))) # (!count[2] & (!\count[1]~13  & VCC))
// \count[2]~15  = CARRY((count[2] & !\count[1]~13 ))

	.dataa(gnd),
	.datab(count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[1]~13 ),
	.combout(\count[2]~14_combout ),
	.cout(\count[2]~15 ));
// synopsys translate_off
defparam \count[2]~14 .lut_mask = 16'hC30C;
defparam \count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y17_N15
dffeas \count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[2]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N16
cycloneive_lcell_comb \count[3]~16 (
// Equation(s):
// \count[3]~16_combout  = (count[3] & (!\count[2]~15 )) # (!count[3] & ((\count[2]~15 ) # (GND)))
// \count[3]~17  = CARRY((!\count[2]~15 ) # (!count[3]))

	.dataa(gnd),
	.datab(count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[2]~15 ),
	.combout(\count[3]~16_combout ),
	.cout(\count[3]~17 ));
// synopsys translate_off
defparam \count[3]~16 .lut_mask = 16'h3C3F;
defparam \count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y17_N17
dffeas \count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[3]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N18
cycloneive_lcell_comb \count[4]~19 (
// Equation(s):
// \count[4]~19_combout  = (count[4] & (\count[3]~17  $ (GND))) # (!count[4] & (!\count[3]~17  & VCC))
// \count[4]~20  = CARRY((count[4] & !\count[3]~17 ))

	.dataa(gnd),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[3]~17 ),
	.combout(\count[4]~19_combout ),
	.cout(\count[4]~20 ));
// synopsys translate_off
defparam \count[4]~19 .lut_mask = 16'hC30C;
defparam \count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y17_N19
dffeas \count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[4]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N20
cycloneive_lcell_comb \count[5]~21 (
// Equation(s):
// \count[5]~21_combout  = (count[5] & (!\count[4]~20 )) # (!count[5] & ((\count[4]~20 ) # (GND)))
// \count[5]~22  = CARRY((!\count[4]~20 ) # (!count[5]))

	.dataa(gnd),
	.datab(count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[4]~20 ),
	.combout(\count[5]~21_combout ),
	.cout(\count[5]~22 ));
// synopsys translate_off
defparam \count[5]~21 .lut_mask = 16'h3C3F;
defparam \count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y17_N21
dffeas \count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[5]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N22
cycloneive_lcell_comb \count[6]~23 (
// Equation(s):
// \count[6]~23_combout  = (count[6] & (\count[5]~22  $ (GND))) # (!count[6] & (!\count[5]~22  & VCC))
// \count[6]~24  = CARRY((count[6] & !\count[5]~22 ))

	.dataa(count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[5]~22 ),
	.combout(\count[6]~23_combout ),
	.cout(\count[6]~24 ));
// synopsys translate_off
defparam \count[6]~23 .lut_mask = 16'hA50A;
defparam \count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y17_N23
dffeas \count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[6]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N30
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!count[3] & !count[4])) # (!count[6])) # (!count[5])

	.dataa(count[3]),
	.datab(count[5]),
	.datac(count[6]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h3F7F;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N24
cycloneive_lcell_comb \count[7]~25 (
// Equation(s):
// \count[7]~25_combout  = (count[7] & (!\count[6]~24 )) # (!count[7] & ((\count[6]~24 ) # (GND)))
// \count[7]~26  = CARRY((!\count[6]~24 ) # (!count[7]))

	.dataa(gnd),
	.datab(count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[6]~24 ),
	.combout(\count[7]~25_combout ),
	.cout(\count[7]~26 ));
// synopsys translate_off
defparam \count[7]~25 .lut_mask = 16'h3C3F;
defparam \count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y17_N25
dffeas \count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[7]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N26
cycloneive_lcell_comb \count[8]~27 (
// Equation(s):
// \count[8]~27_combout  = (count[8] & (\count[7]~26  $ (GND))) # (!count[8] & (!\count[7]~26  & VCC))
// \count[8]~28  = CARRY((count[8] & !\count[7]~26 ))

	.dataa(count[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[7]~26 ),
	.combout(\count[8]~27_combout ),
	.cout(\count[8]~28 ));
// synopsys translate_off
defparam \count[8]~27 .lut_mask = 16'hA50A;
defparam \count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y17_N27
dffeas \count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[8]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N28
cycloneive_lcell_comb \count[9]~29 (
// Equation(s):
// \count[9]~29_combout  = \count[8]~28  $ (count[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count[9]),
	.cin(\count[8]~28 ),
	.combout(\count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \count[9]~29 .lut_mask = 16'h0FF0;
defparam \count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y17_N29
dffeas \count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\count[9]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\count[4]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count[9] .is_wysiwyg = "true";
defparam \count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N0
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\LessThan0~0_combout ) # (((!count[7]) # (!count[8])) # (!count[9]))

	.dataa(\LessThan0~0_combout ),
	.datab(count[9]),
	.datac(count[8]),
	.datad(count[7]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hBFFF;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y17_N4
cycloneive_lcell_comb \key_cur~0 (
// Equation(s):
// \key_cur~0_combout  = (\LessThan0~1_combout  & (\key_cur~q )) # (!\LessThan0~1_combout  & ((!\button~input_o )))

	.dataa(gnd),
	.datab(\LessThan0~1_combout ),
	.datac(\key_cur~q ),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\key_cur~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_cur~0 .lut_mask = 16'hC0F3;
defparam \key_cur~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y17_N5
dffeas key_cur(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\key_cur~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_cur~q ),
	.prn(vcc));
// synopsys translate_off
defparam key_cur.is_wysiwyg = "true";
defparam key_cur.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N24
cycloneive_lcell_comb \key_pos~0 (
// Equation(s):
// \key_pos~0_combout  = !\key_cur~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_cur~q ),
	.cin(gnd),
	.combout(\key_pos~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_pos~0 .lut_mask = 16'h00FF;
defparam \key_pos~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N25
dffeas key_pos(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\key_pos~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_pos~q ),
	.prn(vcc));
// synopsys translate_off
defparam key_pos.is_wysiwyg = "true";
defparam key_pos.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N26
cycloneive_lcell_comb \autoing~0 (
// Equation(s):
// \autoing~0_combout  = (\key_pos~q  & (!\autoing~q  & \key_cur~q ))

	.dataa(gnd),
	.datab(\key_pos~q ),
	.datac(\autoing~q ),
	.datad(\key_cur~q ),
	.cin(gnd),
	.combout(\autoing~0_combout ),
	.cout());
// synopsys translate_off
defparam \autoing~0 .lut_mask = 16'h0C00;
defparam \autoing~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N22
cycloneive_lcell_comb \status~23 (
// Equation(s):
// \status~23_combout  = (\autoing~0_combout  & (\Equal0~0_combout  & ((\autoing~q )))) # (!\autoing~0_combout  & ((\status.000~q ) # ((\Equal0~0_combout  & \autoing~q ))))

	.dataa(\autoing~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\status.000~q ),
	.datad(\autoing~q ),
	.cin(gnd),
	.combout(\status~23_combout ),
	.cout());
// synopsys translate_off
defparam \status~23 .lut_mask = 16'hDC50;
defparam \status~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N23
dffeas \status.000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\status~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\status.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \status.000 .is_wysiwyg = "true";
defparam \status.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N26
cycloneive_lcell_comb \status~21 (
// Equation(s):
// \status~21_combout  = (\status.000~q  & (\autoing~q  & ((\status.WRITEDATA~q ) # (\status.WRITE_RESET~q ))))

	.dataa(\status.WRITEDATA~q ),
	.datab(\status.000~q ),
	.datac(\status.WRITE_RESET~q ),
	.datad(\autoing~q ),
	.cin(gnd),
	.combout(\status~21_combout ),
	.cout());
// synopsys translate_off
defparam \status~21 .lut_mask = 16'hC800;
defparam \status~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N24
cycloneive_lcell_comb \status~22 (
// Equation(s):
// \status~22_combout  = (addr[0] & (!\status.000~q  & (\autoing~q  & addr[1])))

	.dataa(addr[0]),
	.datab(\status.000~q ),
	.datac(\autoing~q ),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\status~22_combout ),
	.cout());
// synopsys translate_off
defparam \status~22 .lut_mask = 16'h2000;
defparam \status~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N6
cycloneive_lcell_comb \status~16 (
// Equation(s):
// \status~16_combout  = (\autoing~q ) # ((\key_pos~q  & \key_cur~q ))

	.dataa(gnd),
	.datab(\key_pos~q ),
	.datac(\autoing~q ),
	.datad(\key_cur~q ),
	.cin(gnd),
	.combout(\status~16_combout ),
	.cout());
// synopsys translate_off
defparam \status~16 .lut_mask = 16'hFCF0;
defparam \status~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N25
dffeas \status.COMPUTING (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\status~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\status~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\status.COMPUTING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \status.COMPUTING .is_wysiwyg = "true";
defparam \status.COMPUTING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N28
cycloneive_lcell_comb \addr[0]~2 (
// Equation(s):
// \addr[0]~2_combout  = (\status.COMPUTING~q ) # ((\status.HOLD~q ) # ((!\status.000~q  & \Equal0~0_combout )))

	.dataa(\status.000~q ),
	.datab(\status.COMPUTING~q ),
	.datac(\Equal0~0_combout ),
	.datad(\status.HOLD~q ),
	.cin(gnd),
	.combout(\addr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~2 .lut_mask = 16'hFFDC;
defparam \addr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N16
cycloneive_lcell_comb \addr[0]~6 (
// Equation(s):
// \addr[0]~6_combout  = (\autoing~q  & (((\addr[0]~2_combout )))) # (!\autoing~q  & (((!\key_pos~q )) # (!\key_cur~q )))

	.dataa(\key_cur~q ),
	.datab(\key_pos~q ),
	.datac(\autoing~q ),
	.datad(\addr[0]~2_combout ),
	.cin(gnd),
	.combout(\addr[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~6 .lut_mask = 16'hF707;
defparam \addr[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N2
cycloneive_lcell_comb \addr[1]~5 (
// Equation(s):
// \addr[1]~5_combout  = (addr[1] & ((\addr[0]~6_combout ) # ((\addr[1]~3_combout  & !addr[0])))) # (!addr[1] & (\addr[1]~3_combout  & (addr[0])))

	.dataa(\addr[1]~3_combout ),
	.datab(addr[0]),
	.datac(addr[1]),
	.datad(\addr[0]~6_combout ),
	.cin(gnd),
	.combout(\addr[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr[1]~5 .lut_mask = 16'hF828;
defparam \addr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N3
dffeas \addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr[1]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1] .is_wysiwyg = "true";
defparam \addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N22
cycloneive_lcell_comb \status~19 (
// Equation(s):
// \status~19_combout  = (addr[0] & (\autoing~q  & (\status.HOLD~q  & addr[1])))

	.dataa(addr[0]),
	.datab(\autoing~q ),
	.datac(\status.HOLD~q ),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\status~19_combout ),
	.cout());
// synopsys translate_off
defparam \status~19 .lut_mask = 16'h8000;
defparam \status~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N14
cycloneive_lcell_comb \ce~0 (
// Equation(s):
// \ce~0_combout  = (\autoing~q  & ((\status.000~q ) # ((addr[0] & addr[1]))))

	.dataa(addr[0]),
	.datab(\status.000~q ),
	.datac(\autoing~q ),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\ce~0_combout ),
	.cout());
// synopsys translate_off
defparam \ce~0 .lut_mask = 16'hE0C0;
defparam \ce~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N12
cycloneive_lcell_comb \status~20 (
// Equation(s):
// \status~20_combout  = (\status~19_combout  & (!\status.000~q  & ((\autoing~0_combout ) # (\ce~0_combout )))) # (!\status~19_combout  & ((\autoing~0_combout ) # ((\ce~0_combout ))))

	.dataa(\status~19_combout ),
	.datab(\autoing~0_combout ),
	.datac(\ce~0_combout ),
	.datad(\status.000~q ),
	.cin(gnd),
	.combout(\status~20_combout ),
	.cout());
// synopsys translate_off
defparam \status~20 .lut_mask = 16'h54FC;
defparam \status~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N27
dffeas \status.HOLD (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\status~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\status~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\status.HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \status.HOLD .is_wysiwyg = "true";
defparam \status.HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N4
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\status.HOLD~q  & ((!addr[1]) # (!addr[0])))

	.dataa(addr[0]),
	.datab(gnd),
	.datac(\status.HOLD~q ),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h50F0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N5
dffeas \status.WRITEDATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\autoing~q ),
	.sload(gnd),
	.ena(\status~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\status.WRITEDATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \status.WRITEDATA .is_wysiwyg = "true";
defparam \status.WRITEDATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N18
cycloneive_lcell_comb \status~17 (
// Equation(s):
// \status~17_combout  = (\status.HOLD~q  $ (((\status.WRITEDATA~q ) # (\status.WRITE_RESET~q )))) # (!\autoing~q )

	.dataa(\status.WRITEDATA~q ),
	.datab(\status.WRITE_RESET~q ),
	.datac(\status.HOLD~q ),
	.datad(\autoing~q ),
	.cin(gnd),
	.combout(\status~17_combout ),
	.cout());
// synopsys translate_off
defparam \status~17 .lut_mask = 16'h1EFF;
defparam \status~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N8
cycloneive_lcell_comb \status~18 (
// Equation(s):
// \status~18_combout  = (!\status~17_combout  & \status.000~q )

	.dataa(gnd),
	.datab(\status~17_combout ),
	.datac(gnd),
	.datad(\status.000~q ),
	.cin(gnd),
	.combout(\status~18_combout ),
	.cout());
// synopsys translate_off
defparam \status~18 .lut_mask = 16'h3300;
defparam \status~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N9
dffeas \status.WRITE_RESET (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\status~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\status~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\status.WRITE_RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \status.WRITE_RESET .is_wysiwyg = "true";
defparam \status.WRITE_RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N20
cycloneive_lcell_comb \addr[1]~3 (
// Equation(s):
// \addr[1]~3_combout  = (!\status.WRITE_RESET~q  & (!\addr[0]~2_combout  & (\autoing~q  & \status~16_combout )))

	.dataa(\status.WRITE_RESET~q ),
	.datab(\addr[0]~2_combout ),
	.datac(\autoing~q ),
	.datad(\status~16_combout ),
	.cin(gnd),
	.combout(\addr[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr[1]~3 .lut_mask = 16'h1000;
defparam \addr[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N4
cycloneive_lcell_comb \addr[0]~4 (
// Equation(s):
// \addr[0]~4_combout  = (addr[0] & ((\addr[0]~6_combout ))) # (!addr[0] & (\addr[1]~3_combout ))

	.dataa(gnd),
	.datab(\addr[1]~3_combout ),
	.datac(addr[0]),
	.datad(\addr[0]~6_combout ),
	.cin(gnd),
	.combout(\addr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~4 .lut_mask = 16'hFC0C;
defparam \addr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N5
dffeas \addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0] .is_wysiwyg = "true";
defparam \addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N8
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (addr[0] & addr[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[0]),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hF000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N10
cycloneive_lcell_comb \autoing~1 (
// Equation(s):
// \autoing~1_combout  = (\autoing~0_combout ) # ((\autoing~q  & ((!\status.HOLD~q ) # (!\Equal0~0_combout ))))

	.dataa(\autoing~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\autoing~q ),
	.datad(\status.HOLD~q ),
	.cin(gnd),
	.combout(\autoing~1_combout ),
	.cout());
// synopsys translate_off
defparam \autoing~1 .lut_mask = 16'hBAFA;
defparam \autoing~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N11
dffeas autoing(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\autoing~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\autoing~q ),
	.prn(vcc));
// synopsys translate_off
defparam autoing.is_wysiwyg = "true";
defparam autoing.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N6
cycloneive_lcell_comb \dt~9 (
// Equation(s):
// \dt~9_combout  = (\LessThan1~14_combout  & (\dt[0][7]~q )) # (!\LessThan1~14_combout  & ((\dt[1][7]~q )))

	.dataa(\dt[0][7]~q ),
	.datab(\dt[1][7]~q ),
	.datac(gnd),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~9_combout ),
	.cout());
// synopsys translate_off
defparam \dt~9 .lut_mask = 16'hAACC;
defparam \dt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N6
cycloneive_lcell_comb \dt~22 (
// Equation(s):
// \dt~22_combout  = (\LessThan2~14_combout  & (\dt[2][6]~q )) # (!\LessThan2~14_combout  & ((\dt~10_combout )))

	.dataa(gnd),
	.datab(\dt[2][6]~q ),
	.datac(\dt~10_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt~22_combout ),
	.cout());
// synopsys translate_off
defparam \dt~22 .lut_mask = 16'hCCF0;
defparam \dt~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N28
cycloneive_lcell_comb \dt~55 (
// Equation(s):
// \dt~55_combout  = (\LessThan4~14_combout  & (\dt~22_combout )) # (!\LessThan4~14_combout  & ((\dt~23_combout )))

	.dataa(\dt~22_combout ),
	.datab(gnd),
	.datac(\dt~23_combout ),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~55_combout ),
	.cout());
// synopsys translate_off
defparam \dt~55 .lut_mask = 16'hAAF0;
defparam \dt~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N28
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\LessThan6~14_combout  & (\dt~57_combout )) # (!\LessThan6~14_combout  & ((\dt~56_combout )))

	.dataa(\dt~57_combout ),
	.datab(\dt~56_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hAACC;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N28
cycloneive_lcell_comb \dt[1][0]~66 (
// Equation(s):
// \dt[1][0]~66_combout  = (\status.000~q  & (((\status.COMPUTING~q )))) # (!\status.000~q  & (!addr[1] & ((addr[0]))))

	.dataa(addr[1]),
	.datab(\status.COMPUTING~q ),
	.datac(\status.000~q ),
	.datad(addr[0]),
	.cin(gnd),
	.combout(\dt[1][0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \dt[1][0]~66 .lut_mask = 16'hC5C0;
defparam \dt[1][0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N10
cycloneive_lcell_comb \dt[1][0]~67 (
// Equation(s):
// \dt[1][0]~67_combout  = (\dt[1][0]~66_combout  & (\rst_n~input_o  & \autoing~q ))

	.dataa(gnd),
	.datab(\dt[1][0]~66_combout ),
	.datac(\rst_n~input_o ),
	.datad(\autoing~q ),
	.cin(gnd),
	.combout(\dt[1][0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \dt[1][0]~67 .lut_mask = 16'hC000;
defparam \dt[1][0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N29
dffeas \dt[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(\SRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[1][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[1][5] .is_wysiwyg = "true";
defparam \dt[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N2
cycloneive_lcell_comb \dt~11 (
// Equation(s):
// \dt~11_combout  = (\LessThan1~14_combout  & (\dt[0][5]~q )) # (!\LessThan1~14_combout  & ((\dt[1][5]~q )))

	.dataa(gnd),
	.datab(\dt[0][5]~q ),
	.datac(\dt[1][5]~q ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~11_combout ),
	.cout());
// synopsys translate_off
defparam \dt~11 .lut_mask = 16'hCCF0;
defparam \dt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N14
cycloneive_lcell_comb \dt[3][5]~5 (
// Equation(s):
// \dt[3][5]~5_combout  = (\LessThan2~14_combout  & (\dt~11_combout )) # (!\LessThan2~14_combout  & ((\dt[2][5]~q )))

	.dataa(\dt~11_combout ),
	.datab(\dt[2][5]~q ),
	.datac(gnd),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt[3][5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][5]~5 .lut_mask = 16'hAACC;
defparam \dt[3][5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N6
cycloneive_lcell_comb \dt[3][0]~16 (
// Equation(s):
// \dt[3][0]~16_combout  = (\status.000~q  & (((\status.COMPUTING~q  & \LessThan3~14_combout )))) # (!\status.000~q  & ((\Equal0~0_combout ) # ((\status.COMPUTING~q  & \LessThan3~14_combout ))))

	.dataa(\status.000~q ),
	.datab(\Equal0~0_combout ),
	.datac(\status.COMPUTING~q ),
	.datad(\LessThan3~14_combout ),
	.cin(gnd),
	.combout(\dt[3][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][0]~16 .lut_mask = 16'hF444;
defparam \dt[3][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N12
cycloneive_lcell_comb \dt[3][0]~17 (
// Equation(s):
// \dt[3][0]~17_combout  = (\rst_n~input_o  & (\autoing~q  & \dt[3][0]~16_combout ))

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(\autoing~q ),
	.datad(\dt[3][0]~16_combout ),
	.cin(gnd),
	.combout(\dt[3][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][0]~17 .lut_mask = 16'hC000;
defparam \dt[3][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N15
dffeas \dt[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dt[3][5]~5_combout ),
	.asdata(\SRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[3][5] .is_wysiwyg = "true";
defparam \dt[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N12
cycloneive_lcell_comb \dt~43 (
// Equation(s):
// \dt~43_combout  = (\LessThan3~14_combout  & (\dt[3][4]~q )) # (!\LessThan3~14_combout  & ((\dt[3][4]~4_combout )))

	.dataa(\dt[3][4]~q ),
	.datab(gnd),
	.datac(\dt[3][4]~4_combout ),
	.datad(\LessThan3~14_combout ),
	.cin(gnd),
	.combout(\dt~43_combout ),
	.cout());
// synopsys translate_off
defparam \dt~43 .lut_mask = 16'hAAF0;
defparam \dt~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N8
cycloneive_lcell_comb \dt~60 (
// Equation(s):
// \dt~60_combout  = (\LessThan5~14_combout  & (\dt~45_combout )) # (!\LessThan5~14_combout  & ((\dt~46_combout )))

	.dataa(\dt~45_combout ),
	.datab(\dt~46_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\dt~60_combout ),
	.cout());
// synopsys translate_off
defparam \dt~60 .lut_mask = 16'hAACC;
defparam \dt~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N18
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\LessThan6~14_combout  & (\dt~61_combout )) # (!\LessThan6~14_combout  & ((\dt~60_combout )))

	.dataa(\dt~61_combout ),
	.datab(\dt~60_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hAACC;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X95_Y18_N19
dffeas \dt[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(\SRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[1][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[1][3] .is_wysiwyg = "true";
defparam \dt[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N30
cycloneive_lcell_comb \dt~13 (
// Equation(s):
// \dt~13_combout  = (\LessThan1~14_combout  & ((\dt[0][3]~q ))) # (!\LessThan1~14_combout  & (\dt[1][3]~q ))

	.dataa(\dt[1][3]~q ),
	.datab(gnd),
	.datac(\dt[0][3]~q ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~13_combout ),
	.cout());
// synopsys translate_off
defparam \dt~13 .lut_mask = 16'hF0AA;
defparam \dt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N4
cycloneive_lcell_comb \dt~28 (
// Equation(s):
// \dt~28_combout  = (\LessThan2~14_combout  & (\dt[2][3]~q )) # (!\LessThan2~14_combout  & ((\dt~13_combout )))

	.dataa(\dt[2][3]~q ),
	.datab(\dt~13_combout ),
	.datac(gnd),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt~28_combout ),
	.cout());
// synopsys translate_off
defparam \dt~28 .lut_mask = 16'hAACC;
defparam \dt~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N0
cycloneive_lcell_comb \dt~61 (
// Equation(s):
// \dt~61_combout  = (\LessThan4~14_combout  & ((\dt~28_combout ))) # (!\LessThan4~14_combout  & (\dt~29_combout ))

	.dataa(\dt~29_combout ),
	.datab(gnd),
	.datac(\dt~28_combout ),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~61_combout ),
	.cout());
// synopsys translate_off
defparam \dt~61 .lut_mask = 16'hF0AA;
defparam \dt~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N12
cycloneive_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\LessThan6~14_combout  & ((\dt~60_combout ))) # (!\LessThan6~14_combout  & (\dt~61_combout ))

	.dataa(\dt~61_combout ),
	.datab(\dt~60_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hCCAA;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N30
cycloneive_lcell_comb \dt[0][0]~68 (
// Equation(s):
// \dt[0][0]~68_combout  = (\status.000~q  & (((\status.COMPUTING~q )))) # (!\status.000~q  & (!addr[1] & ((!addr[0]))))

	.dataa(addr[1]),
	.datab(\status.COMPUTING~q ),
	.datac(\status.000~q ),
	.datad(addr[0]),
	.cin(gnd),
	.combout(\dt[0][0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \dt[0][0]~68 .lut_mask = 16'hC0C5;
defparam \dt[0][0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N24
cycloneive_lcell_comb \dt[0][0]~69 (
// Equation(s):
// \dt[0][0]~69_combout  = (\dt[0][0]~68_combout  & (\rst_n~input_o  & \autoing~q ))

	.dataa(\dt[0][0]~68_combout ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\autoing~q ),
	.cin(gnd),
	.combout(\dt[0][0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \dt[0][0]~69 .lut_mask = 16'hA000;
defparam \dt[0][0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N13
dffeas \dt[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(\SRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[0][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[0][3] .is_wysiwyg = "true";
defparam \dt[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N4
cycloneive_lcell_comb \dt~29 (
// Equation(s):
// \dt~29_combout  = (\LessThan1~14_combout  & ((\dt[1][3]~q ))) # (!\LessThan1~14_combout  & (\dt[0][3]~q ))

	.dataa(\dt[0][3]~q ),
	.datab(\dt[1][3]~q ),
	.datac(gnd),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~29_combout ),
	.cout());
// synopsys translate_off
defparam \dt~29 .lut_mask = 16'hCCAA;
defparam \dt~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N2
cycloneive_lcell_comb \dt~46 (
// Equation(s):
// \dt~46_combout  = (\LessThan4~14_combout  & (\dt~29_combout )) # (!\LessThan4~14_combout  & ((\dt~28_combout )))

	.dataa(\dt~29_combout ),
	.datab(gnd),
	.datac(\dt~28_combout ),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~46_combout ),
	.cout());
// synopsys translate_off
defparam \dt~46 .lut_mask = 16'hAAF0;
defparam \dt~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N14
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\LessThan5~14_combout  & ((\dt~46_combout ))) # (!\LessThan5~14_combout  & (\dt~45_combout ))

	.dataa(\dt~45_combout ),
	.datab(\dt~46_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hCCAA;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N18
cycloneive_lcell_comb \dt[2][0]~70 (
// Equation(s):
// \dt[2][0]~70_combout  = (\status.000~q  & (\status.COMPUTING~q )) # (!\status.000~q  & (((!addr[0] & addr[1]))))

	.dataa(\status.000~q ),
	.datab(\status.COMPUTING~q ),
	.datac(addr[0]),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\dt[2][0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \dt[2][0]~70 .lut_mask = 16'h8D88;
defparam \dt[2][0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N2
cycloneive_lcell_comb \dt[2][0]~71 (
// Equation(s):
// \dt[2][0]~71_combout  = (\dt[2][0]~70_combout  & (\autoing~q  & \rst_n~input_o ))

	.dataa(gnd),
	.datab(\dt[2][0]~70_combout ),
	.datac(\autoing~q ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\dt[2][0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \dt[2][0]~71 .lut_mask = 16'hC000;
defparam \dt[2][0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N15
dffeas \dt[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(\SRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[2][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[2][3] .is_wysiwyg = "true";
defparam \dt[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N14
cycloneive_lcell_comb \dt[3][3]~3 (
// Equation(s):
// \dt[3][3]~3_combout  = (\LessThan2~14_combout  & ((\dt~13_combout ))) # (!\LessThan2~14_combout  & (\dt[2][3]~q ))

	.dataa(\dt[2][3]~q ),
	.datab(\dt~13_combout ),
	.datac(gnd),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt[3][3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][3]~3 .lut_mask = 16'hCCAA;
defparam \dt[3][3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N16
cycloneive_lcell_comb \dt[3][3]~feeder (
// Equation(s):
// \dt[3][3]~feeder_combout  = \dt[3][3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dt[3][3]~3_combout ),
	.cin(gnd),
	.combout(\dt[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][3]~feeder .lut_mask = 16'hFF00;
defparam \dt[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N17
dffeas \dt[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dt[3][3]~feeder_combout ),
	.asdata(\SRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[3][3] .is_wysiwyg = "true";
defparam \dt[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N6
cycloneive_lcell_comb \dt~45 (
// Equation(s):
// \dt~45_combout  = (\LessThan3~14_combout  & (\dt[3][3]~q )) # (!\LessThan3~14_combout  & ((\dt[3][3]~3_combout )))

	.dataa(gnd),
	.datab(\dt[3][3]~q ),
	.datac(\LessThan3~14_combout ),
	.datad(\dt[3][3]~3_combout ),
	.cin(gnd),
	.combout(\dt~45_combout ),
	.cout());
// synopsys translate_off
defparam \dt~45 .lut_mask = 16'hCFC0;
defparam \dt~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N2
cycloneive_lcell_comb \dt~62 (
// Equation(s):
// \dt~62_combout  = (\LessThan5~14_combout  & ((\dt~47_combout ))) # (!\LessThan5~14_combout  & (\dt~48_combout ))

	.dataa(\dt~48_combout ),
	.datab(gnd),
	.datac(\dt~47_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\dt~62_combout ),
	.cout());
// synopsys translate_off
defparam \dt~62 .lut_mask = 16'hF0AA;
defparam \dt~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N0
cycloneive_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\LessThan6~14_combout  & ((\dt~62_combout ))) # (!\LessThan6~14_combout  & (\dt~63_combout ))

	.dataa(\dt~63_combout ),
	.datab(\dt~62_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'hCCAA;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X95_Y18_N1
dffeas \dt[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(\SRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[0][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[0][2] .is_wysiwyg = "true";
defparam \dt[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N16
cycloneive_lcell_comb \dt~31 (
// Equation(s):
// \dt~31_combout  = (\LessThan1~14_combout  & (\dt[1][2]~q )) # (!\LessThan1~14_combout  & ((\dt[0][2]~q )))

	.dataa(\dt[1][2]~q ),
	.datab(\dt[0][2]~q ),
	.datac(gnd),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~31_combout ),
	.cout());
// synopsys translate_off
defparam \dt~31 .lut_mask = 16'hAACC;
defparam \dt~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N8
cycloneive_lcell_comb \dt~63 (
// Equation(s):
// \dt~63_combout  = (\LessThan4~14_combout  & (\dt~30_combout )) # (!\LessThan4~14_combout  & ((\dt~31_combout )))

	.dataa(\dt~30_combout ),
	.datab(\dt~31_combout ),
	.datac(gnd),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~63_combout ),
	.cout());
// synopsys translate_off
defparam \dt~63 .lut_mask = 16'hAACC;
defparam \dt~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N10
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\LessThan6~14_combout  & (\dt~63_combout )) # (!\LessThan6~14_combout  & ((\dt~62_combout )))

	.dataa(\dt~63_combout ),
	.datab(\dt~62_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hAACC;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N11
dffeas \dt[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(\SRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[1][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[1][2] .is_wysiwyg = "true";
defparam \dt[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N28
cycloneive_lcell_comb \dt~14 (
// Equation(s):
// \dt~14_combout  = (\LessThan1~14_combout  & ((\dt[0][2]~q ))) # (!\LessThan1~14_combout  & (\dt[1][2]~q ))

	.dataa(\dt[1][2]~q ),
	.datab(gnd),
	.datac(\dt[0][2]~q ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~14_combout ),
	.cout());
// synopsys translate_off
defparam \dt~14 .lut_mask = 16'hF0AA;
defparam \dt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N16
cycloneive_lcell_comb \dt[3][2]~2 (
// Equation(s):
// \dt[3][2]~2_combout  = (\LessThan2~14_combout  & (\dt~14_combout )) # (!\LessThan2~14_combout  & ((\dt[2][2]~q )))

	.dataa(gnd),
	.datab(\dt~14_combout ),
	.datac(\dt[2][2]~q ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt[3][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][2]~2 .lut_mask = 16'hCCF0;
defparam \dt[3][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N0
cycloneive_lcell_comb \dt[3][2]~feeder (
// Equation(s):
// \dt[3][2]~feeder_combout  = \dt[3][2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dt[3][2]~2_combout ),
	.cin(gnd),
	.combout(\dt[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][2]~feeder .lut_mask = 16'hFF00;
defparam \dt[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N1
dffeas \dt[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dt[3][2]~feeder_combout ),
	.asdata(\SRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[3][2] .is_wysiwyg = "true";
defparam \dt[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N0
cycloneive_lcell_comb \dt~47 (
// Equation(s):
// \dt~47_combout  = (\LessThan3~14_combout  & (\dt[3][2]~q )) # (!\LessThan3~14_combout  & ((\dt[3][2]~2_combout )))

	.dataa(gnd),
	.datab(\dt[3][2]~q ),
	.datac(\dt[3][2]~2_combout ),
	.datad(\LessThan3~14_combout ),
	.cin(gnd),
	.combout(\dt~47_combout ),
	.cout());
// synopsys translate_off
defparam \dt~47 .lut_mask = 16'hCCF0;
defparam \dt~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N22
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\LessThan5~14_combout  & ((\dt~48_combout ))) # (!\LessThan5~14_combout  & (\dt~47_combout ))

	.dataa(\dt~47_combout ),
	.datab(\dt~48_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hCCAA;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N23
dffeas \dt[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(\SRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[2][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[2][2] .is_wysiwyg = "true";
defparam \dt[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N6
cycloneive_lcell_comb \dt~30 (
// Equation(s):
// \dt~30_combout  = (\LessThan2~14_combout  & (\dt[2][2]~q )) # (!\LessThan2~14_combout  & ((\dt~14_combout )))

	.dataa(\dt[2][2]~q ),
	.datab(gnd),
	.datac(\dt~14_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt~30_combout ),
	.cout());
// synopsys translate_off
defparam \dt~30 .lut_mask = 16'hAAF0;
defparam \dt~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N6
cycloneive_lcell_comb \dt~48 (
// Equation(s):
// \dt~48_combout  = (\LessThan4~14_combout  & ((\dt~31_combout ))) # (!\LessThan4~14_combout  & (\dt~30_combout ))

	.dataa(\dt~30_combout ),
	.datab(\dt~31_combout ),
	.datac(gnd),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~48_combout ),
	.cout());
// synopsys translate_off
defparam \dt~48 .lut_mask = 16'hCCAA;
defparam \dt~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N10
cycloneive_lcell_comb \dt~64 (
// Equation(s):
// \dt~64_combout  = (\LessThan5~14_combout  & ((\dt~49_combout ))) # (!\LessThan5~14_combout  & (\dt~50_combout ))

	.dataa(\dt~50_combout ),
	.datab(gnd),
	.datac(\dt~49_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\dt~64_combout ),
	.cout());
// synopsys translate_off
defparam \dt~64 .lut_mask = 16'hF0AA;
defparam \dt~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N24
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\LessThan6~14_combout  & (\dt~65_combout )) # (!\LessThan6~14_combout  & ((\dt~64_combout )))

	.dataa(\LessThan6~14_combout ),
	.datab(\dt~65_combout ),
	.datac(gnd),
	.datad(\dt~64_combout ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hDD88;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y18_N25
dffeas \dt[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(\SRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[1][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[1][1] .is_wysiwyg = "true";
defparam \dt[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N24
cycloneive_lcell_comb \dt~33 (
// Equation(s):
// \dt~33_combout  = (\LessThan1~14_combout  & ((\dt[1][1]~q ))) # (!\LessThan1~14_combout  & (\dt[0][1]~q ))

	.dataa(gnd),
	.datab(\dt[0][1]~q ),
	.datac(\dt[1][1]~q ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~33_combout ),
	.cout());
// synopsys translate_off
defparam \dt~33 .lut_mask = 16'hF0CC;
defparam \dt~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N26
cycloneive_lcell_comb \dt~65 (
// Equation(s):
// \dt~65_combout  = (\LessThan4~14_combout  & ((\dt~32_combout ))) # (!\LessThan4~14_combout  & (\dt~33_combout ))

	.dataa(gnd),
	.datab(\dt~33_combout ),
	.datac(\dt~32_combout ),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~65_combout ),
	.cout());
// synopsys translate_off
defparam \dt~65 .lut_mask = 16'hF0CC;
defparam \dt~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N20
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\LessThan6~14_combout  & ((\dt~64_combout ))) # (!\LessThan6~14_combout  & (\dt~65_combout ))

	.dataa(\dt~65_combout ),
	.datab(\dt~64_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'hCCAA;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N21
dffeas \dt[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(\SRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[0][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[0][1] .is_wysiwyg = "true";
defparam \dt[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N26
cycloneive_lcell_comb \dt~15 (
// Equation(s):
// \dt~15_combout  = (\LessThan1~14_combout  & (\dt[0][1]~q )) # (!\LessThan1~14_combout  & ((\dt[1][1]~q )))

	.dataa(\dt[0][1]~q ),
	.datab(gnd),
	.datac(\dt[1][1]~q ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~15_combout ),
	.cout());
// synopsys translate_off
defparam \dt~15 .lut_mask = 16'hAAF0;
defparam \dt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N10
cycloneive_lcell_comb \dt[3][1]~1 (
// Equation(s):
// \dt[3][1]~1_combout  = (\LessThan2~14_combout  & ((\dt~15_combout ))) # (!\LessThan2~14_combout  & (\dt[2][1]~q ))

	.dataa(gnd),
	.datab(\dt[2][1]~q ),
	.datac(\dt~15_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt[3][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][1]~1 .lut_mask = 16'hF0CC;
defparam \dt[3][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N28
cycloneive_lcell_comb \dt[3][1]~feeder (
// Equation(s):
// \dt[3][1]~feeder_combout  = \dt[3][1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dt[3][1]~1_combout ),
	.cin(gnd),
	.combout(\dt[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][1]~feeder .lut_mask = 16'hFF00;
defparam \dt[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N29
dffeas \dt[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dt[3][1]~feeder_combout ),
	.asdata(\SRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[3][1] .is_wysiwyg = "true";
defparam \dt[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N4
cycloneive_lcell_comb \dt~49 (
// Equation(s):
// \dt~49_combout  = (\LessThan3~14_combout  & (\dt[3][1]~q )) # (!\LessThan3~14_combout  & ((\dt[3][1]~1_combout )))

	.dataa(\dt[3][1]~q ),
	.datab(gnd),
	.datac(\dt[3][1]~1_combout ),
	.datad(\LessThan3~14_combout ),
	.cin(gnd),
	.combout(\dt~49_combout ),
	.cout());
// synopsys translate_off
defparam \dt~49 .lut_mask = 16'hAAF0;
defparam \dt~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N26
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\LessThan5~14_combout  & (\dt~50_combout )) # (!\LessThan5~14_combout  & ((\dt~49_combout )))

	.dataa(\dt~50_combout ),
	.datab(\dt~49_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hAACC;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N27
dffeas \dt[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(\SRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[2][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[2][1] .is_wysiwyg = "true";
defparam \dt[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N14
cycloneive_lcell_comb \dt~32 (
// Equation(s):
// \dt~32_combout  = (\LessThan2~14_combout  & (\dt[2][1]~q )) # (!\LessThan2~14_combout  & ((\dt~15_combout )))

	.dataa(\dt[2][1]~q ),
	.datab(gnd),
	.datac(\dt~15_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt~32_combout ),
	.cout());
// synopsys translate_off
defparam \dt~32 .lut_mask = 16'hAAF0;
defparam \dt~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N30
cycloneive_lcell_comb \dt~50 (
// Equation(s):
// \dt~50_combout  = (\LessThan4~14_combout  & ((\dt~33_combout ))) # (!\LessThan4~14_combout  & (\dt~32_combout ))

	.dataa(gnd),
	.datab(\dt~32_combout ),
	.datac(\dt~33_combout ),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~50_combout ),
	.cout());
// synopsys translate_off
defparam \dt~50 .lut_mask = 16'hF0CC;
defparam \dt~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N2
cycloneive_lcell_comb \dt~51 (
// Equation(s):
// \dt~51_combout  = (\LessThan5~14_combout  & ((\dt~35_combout ))) # (!\LessThan5~14_combout  & (\dt~36_combout ))

	.dataa(\dt~36_combout ),
	.datab(gnd),
	.datac(\dt~35_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\dt~51_combout ),
	.cout());
// synopsys translate_off
defparam \dt~51 .lut_mask = 16'hF0AA;
defparam \dt~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N6
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\LessThan6~14_combout  & ((\dt~51_combout ))) # (!\LessThan6~14_combout  & (\dt~34_combout ))

	.dataa(\dt~34_combout ),
	.datab(\dt~51_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hCCAA;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y18_N7
dffeas \dt[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(\SRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[0][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[0][0] .is_wysiwyg = "true";
defparam \dt[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N0
cycloneive_lcell_comb \dt~8 (
// Equation(s):
// \dt~8_combout  = (\LessThan1~14_combout  & ((\dt[0][0]~q ))) # (!\LessThan1~14_combout  & (\dt[1][0]~q ))

	.dataa(gnd),
	.datab(\dt[1][0]~q ),
	.datac(\dt[0][0]~q ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~8_combout ),
	.cout());
// synopsys translate_off
defparam \dt~8 .lut_mask = 16'hF0CC;
defparam \dt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N6
cycloneive_lcell_comb \dt[3][0]~0 (
// Equation(s):
// \dt[3][0]~0_combout  = (\LessThan2~14_combout  & ((\dt~8_combout ))) # (!\LessThan2~14_combout  & (\dt[2][0]~q ))

	.dataa(gnd),
	.datab(\dt[2][0]~q ),
	.datac(\dt~8_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt[3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][0]~0 .lut_mask = 16'hF0CC;
defparam \dt[3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N20
cycloneive_lcell_comb \dt[3][0]~feeder (
// Equation(s):
// \dt[3][0]~feeder_combout  = \dt[3][0]~0_combout 

	.dataa(gnd),
	.datab(\dt[3][0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dt[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][0]~feeder .lut_mask = 16'hCCCC;
defparam \dt[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N21
dffeas \dt[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dt[3][0]~feeder_combout ),
	.asdata(\SRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[3][0] .is_wysiwyg = "true";
defparam \dt[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N2
cycloneive_lcell_comb \dt~35 (
// Equation(s):
// \dt~35_combout  = (\LessThan3~14_combout  & (\dt[3][0]~q )) # (!\LessThan3~14_combout  & ((\dt[3][0]~0_combout )))

	.dataa(\dt[3][0]~q ),
	.datab(\dt[3][0]~0_combout ),
	.datac(\LessThan3~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dt~35_combout ),
	.cout());
// synopsys translate_off
defparam \dt~35 .lut_mask = 16'hACAC;
defparam \dt~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N18
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\LessThan5~14_combout  & ((\dt~36_combout ))) # (!\LessThan5~14_combout  & (\dt~35_combout ))

	.dataa(\dt~35_combout ),
	.datab(\dt~36_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hCCAA;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y18_N19
dffeas \dt[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(\SRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[2][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[2][0] .is_wysiwyg = "true";
defparam \dt[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N26
cycloneive_lcell_comb \dt~18 (
// Equation(s):
// \dt~18_combout  = (\LessThan2~14_combout  & (\dt[2][0]~q )) # (!\LessThan2~14_combout  & ((\dt~8_combout )))

	.dataa(gnd),
	.datab(\dt[2][0]~q ),
	.datac(\dt~8_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt~18_combout ),
	.cout());
// synopsys translate_off
defparam \dt~18 .lut_mask = 16'hCCF0;
defparam \dt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N0
cycloneive_lcell_comb \dt~36 (
// Equation(s):
// \dt~36_combout  = (\LessThan4~14_combout  & (\dt~19_combout )) # (!\LessThan4~14_combout  & ((\dt~18_combout )))

	.dataa(\dt~19_combout ),
	.datab(gnd),
	.datac(\LessThan4~14_combout ),
	.datad(\dt~18_combout ),
	.cin(gnd),
	.combout(\dt~36_combout ),
	.cout());
// synopsys translate_off
defparam \dt~36 .lut_mask = 16'hAFA0;
defparam \dt~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N14
cycloneive_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_cout  = CARRY((\dt~36_combout  & !\dt~35_combout ))

	.dataa(\dt~36_combout ),
	.datab(\dt~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan5~1_cout ));
// synopsys translate_off
defparam \LessThan5~1 .lut_mask = 16'h0022;
defparam \LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N16
cycloneive_lcell_comb \LessThan5~3 (
// Equation(s):
// \LessThan5~3_cout  = CARRY((\dt~50_combout  & (\dt~49_combout  & !\LessThan5~1_cout )) # (!\dt~50_combout  & ((\dt~49_combout ) # (!\LessThan5~1_cout ))))

	.dataa(\dt~50_combout ),
	.datab(\dt~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~1_cout ),
	.combout(),
	.cout(\LessThan5~3_cout ));
// synopsys translate_off
defparam \LessThan5~3 .lut_mask = 16'h004D;
defparam \LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N18
cycloneive_lcell_comb \LessThan5~5 (
// Equation(s):
// \LessThan5~5_cout  = CARRY((\dt~48_combout  & ((!\LessThan5~3_cout ) # (!\dt~47_combout ))) # (!\dt~48_combout  & (!\dt~47_combout  & !\LessThan5~3_cout )))

	.dataa(\dt~48_combout ),
	.datab(\dt~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~3_cout ),
	.combout(),
	.cout(\LessThan5~5_cout ));
// synopsys translate_off
defparam \LessThan5~5 .lut_mask = 16'h002B;
defparam \LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N20
cycloneive_lcell_comb \LessThan5~7 (
// Equation(s):
// \LessThan5~7_cout  = CARRY((\dt~45_combout  & ((!\LessThan5~5_cout ) # (!\dt~46_combout ))) # (!\dt~45_combout  & (!\dt~46_combout  & !\LessThan5~5_cout )))

	.dataa(\dt~45_combout ),
	.datab(\dt~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~5_cout ),
	.combout(),
	.cout(\LessThan5~7_cout ));
// synopsys translate_off
defparam \LessThan5~7 .lut_mask = 16'h002B;
defparam \LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N22
cycloneive_lcell_comb \LessThan5~9 (
// Equation(s):
// \LessThan5~9_cout  = CARRY((\dt~43_combout  & (\dt~44_combout  & !\LessThan5~7_cout )) # (!\dt~43_combout  & ((\dt~44_combout ) # (!\LessThan5~7_cout ))))

	.dataa(\dt~43_combout ),
	.datab(\dt~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~7_cout ),
	.combout(),
	.cout(\LessThan5~9_cout ));
// synopsys translate_off
defparam \LessThan5~9 .lut_mask = 16'h004D;
defparam \LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N24
cycloneive_lcell_comb \LessThan5~11 (
// Equation(s):
// \LessThan5~11_cout  = CARRY((\dt~42_combout  & (\dt~41_combout  & !\LessThan5~9_cout )) # (!\dt~42_combout  & ((\dt~41_combout ) # (!\LessThan5~9_cout ))))

	.dataa(\dt~42_combout ),
	.datab(\dt~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~9_cout ),
	.combout(),
	.cout(\LessThan5~11_cout ));
// synopsys translate_off
defparam \LessThan5~11 .lut_mask = 16'h004D;
defparam \LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N26
cycloneive_lcell_comb \LessThan5~13 (
// Equation(s):
// \LessThan5~13_cout  = CARRY((\dt~39_combout  & (\dt~40_combout  & !\LessThan5~11_cout )) # (!\dt~39_combout  & ((\dt~40_combout ) # (!\LessThan5~11_cout ))))

	.dataa(\dt~39_combout ),
	.datab(\dt~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan5~11_cout ),
	.combout(),
	.cout(\LessThan5~13_cout ));
// synopsys translate_off
defparam \LessThan5~13 .lut_mask = 16'h004D;
defparam \LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N28
cycloneive_lcell_comb \LessThan5~14 (
// Equation(s):
// \LessThan5~14_combout  = (\dt~37_combout  & (\LessThan5~13_cout  & \dt~38_combout )) # (!\dt~37_combout  & ((\LessThan5~13_cout ) # (\dt~38_combout )))

	.dataa(\dt~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dt~38_combout ),
	.cin(\LessThan5~13_cout ),
	.combout(\LessThan5~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~14 .lut_mask = 16'hF550;
defparam \LessThan5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N12
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\LessThan5~14_combout  & ((\dt~44_combout ))) # (!\LessThan5~14_combout  & (\dt~43_combout ))

	.dataa(\dt~43_combout ),
	.datab(\dt~44_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hCCAA;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X101_Y18_N13
dffeas \dt[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(\SRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[2][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[2][4] .is_wysiwyg = "true";
defparam \dt[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N2
cycloneive_lcell_comb \dt~26 (
// Equation(s):
// \dt~26_combout  = (\LessThan2~14_combout  & (\dt[2][4]~q )) # (!\LessThan2~14_combout  & ((\dt~12_combout )))

	.dataa(\dt[2][4]~q ),
	.datab(gnd),
	.datac(\dt~12_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt~26_combout ),
	.cout());
// synopsys translate_off
defparam \dt~26 .lut_mask = 16'hAAF0;
defparam \dt~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N30
cycloneive_lcell_comb \dt~44 (
// Equation(s):
// \dt~44_combout  = (\LessThan4~14_combout  & ((\dt~27_combout ))) # (!\LessThan4~14_combout  & (\dt~26_combout ))

	.dataa(\dt~26_combout ),
	.datab(gnd),
	.datac(\dt~27_combout ),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~44_combout ),
	.cout());
// synopsys translate_off
defparam \dt~44 .lut_mask = 16'hF0AA;
defparam \dt~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N30
cycloneive_lcell_comb \dt~58 (
// Equation(s):
// \dt~58_combout  = (\LessThan5~14_combout  & (\dt~43_combout )) # (!\LessThan5~14_combout  & ((\dt~44_combout )))

	.dataa(\dt~43_combout ),
	.datab(\dt~44_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\dt~58_combout ),
	.cout());
// synopsys translate_off
defparam \dt~58 .lut_mask = 16'hAACC;
defparam \dt~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N0
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\LessThan6~14_combout  & (\dt~59_combout )) # (!\LessThan6~14_combout  & ((\dt~58_combout )))

	.dataa(\dt~59_combout ),
	.datab(\dt~58_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hAACC;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N1
dffeas \dt[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(\SRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[1][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[1][4] .is_wysiwyg = "true";
defparam \dt[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N10
cycloneive_lcell_comb \dt~27 (
// Equation(s):
// \dt~27_combout  = (\LessThan1~14_combout  & (\dt[1][4]~q )) # (!\LessThan1~14_combout  & ((\dt[0][4]~q )))

	.dataa(\dt[1][4]~q ),
	.datab(\dt[0][4]~q ),
	.datac(\LessThan1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dt~27_combout ),
	.cout());
// synopsys translate_off
defparam \dt~27 .lut_mask = 16'hACAC;
defparam \dt~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N6
cycloneive_lcell_comb \dt~59 (
// Equation(s):
// \dt~59_combout  = (\LessThan4~14_combout  & ((\dt~26_combout ))) # (!\LessThan4~14_combout  & (\dt~27_combout ))

	.dataa(\dt~27_combout ),
	.datab(gnd),
	.datac(\dt~26_combout ),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~59_combout ),
	.cout());
// synopsys translate_off
defparam \dt~59 .lut_mask = 16'hF0AA;
defparam \dt~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N30
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\LessThan6~14_combout  & ((\dt~58_combout ))) # (!\LessThan6~14_combout  & (\dt~59_combout ))

	.dataa(\dt~59_combout ),
	.datab(\dt~58_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hCCAA;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N31
dffeas \dt[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(\SRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[0][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[0][4] .is_wysiwyg = "true";
defparam \dt[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N4
cycloneive_lcell_comb \dt~12 (
// Equation(s):
// \dt~12_combout  = (\LessThan1~14_combout  & (\dt[0][4]~q )) # (!\LessThan1~14_combout  & ((\dt[1][4]~q )))

	.dataa(gnd),
	.datab(\dt[0][4]~q ),
	.datac(\dt[1][4]~q ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~12_combout ),
	.cout());
// synopsys translate_off
defparam \dt~12 .lut_mask = 16'hCCF0;
defparam \dt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N4
cycloneive_lcell_comb \dt[3][4]~4 (
// Equation(s):
// \dt[3][4]~4_combout  = (\LessThan2~14_combout  & (\dt~12_combout )) # (!\LessThan2~14_combout  & ((\dt[2][4]~q )))

	.dataa(\dt~12_combout ),
	.datab(\dt[2][4]~q ),
	.datac(gnd),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt[3][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][4]~4 .lut_mask = 16'hAACC;
defparam \dt[3][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N5
dffeas \dt[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dt[3][4]~4_combout ),
	.asdata(\SRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[3][4] .is_wysiwyg = "true";
defparam \dt[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N16
cycloneive_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_cout  = CARRY((!\dt[3][0]~q  & \dt[3][0]~0_combout ))

	.dataa(\dt[3][0]~q ),
	.datab(\dt[3][0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan3~1_cout ));
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h0044;
defparam \LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N18
cycloneive_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_cout  = CARRY((\dt[3][1]~1_combout  & (\dt[3][1]~q  & !\LessThan3~1_cout )) # (!\dt[3][1]~1_combout  & ((\dt[3][1]~q ) # (!\LessThan3~1_cout ))))

	.dataa(\dt[3][1]~1_combout ),
	.datab(\dt[3][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~1_cout ),
	.combout(),
	.cout(\LessThan3~3_cout ));
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = 16'h004D;
defparam \LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N20
cycloneive_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_cout  = CARRY((\dt[3][2]~2_combout  & ((!\LessThan3~3_cout ) # (!\dt[3][2]~q ))) # (!\dt[3][2]~2_combout  & (!\dt[3][2]~q  & !\LessThan3~3_cout )))

	.dataa(\dt[3][2]~2_combout ),
	.datab(\dt[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~3_cout ),
	.combout(),
	.cout(\LessThan3~5_cout ));
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = 16'h002B;
defparam \LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N22
cycloneive_lcell_comb \LessThan3~7 (
// Equation(s):
// \LessThan3~7_cout  = CARRY((\dt[3][3]~3_combout  & (\dt[3][3]~q  & !\LessThan3~5_cout )) # (!\dt[3][3]~3_combout  & ((\dt[3][3]~q ) # (!\LessThan3~5_cout ))))

	.dataa(\dt[3][3]~3_combout ),
	.datab(\dt[3][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~5_cout ),
	.combout(),
	.cout(\LessThan3~7_cout ));
// synopsys translate_off
defparam \LessThan3~7 .lut_mask = 16'h004D;
defparam \LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N24
cycloneive_lcell_comb \LessThan3~9 (
// Equation(s):
// \LessThan3~9_cout  = CARRY((\dt[3][4]~q  & (\dt[3][4]~4_combout  & !\LessThan3~7_cout )) # (!\dt[3][4]~q  & ((\dt[3][4]~4_combout ) # (!\LessThan3~7_cout ))))

	.dataa(\dt[3][4]~q ),
	.datab(\dt[3][4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~7_cout ),
	.combout(),
	.cout(\LessThan3~9_cout ));
// synopsys translate_off
defparam \LessThan3~9 .lut_mask = 16'h004D;
defparam \LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N26
cycloneive_lcell_comb \LessThan3~11 (
// Equation(s):
// \LessThan3~11_cout  = CARRY((\dt[3][5]~q  & ((!\LessThan3~9_cout ) # (!\dt[3][5]~5_combout ))) # (!\dt[3][5]~q  & (!\dt[3][5]~5_combout  & !\LessThan3~9_cout )))

	.dataa(\dt[3][5]~q ),
	.datab(\dt[3][5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~9_cout ),
	.combout(),
	.cout(\LessThan3~11_cout ));
// synopsys translate_off
defparam \LessThan3~11 .lut_mask = 16'h002B;
defparam \LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N28
cycloneive_lcell_comb \LessThan3~13 (
// Equation(s):
// \LessThan3~13_cout  = CARRY((\dt[3][6]~6_combout  & ((!\LessThan3~11_cout ) # (!\dt[3][6]~q ))) # (!\dt[3][6]~6_combout  & (!\dt[3][6]~q  & !\LessThan3~11_cout )))

	.dataa(\dt[3][6]~6_combout ),
	.datab(\dt[3][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan3~11_cout ),
	.combout(),
	.cout(\LessThan3~13_cout ));
// synopsys translate_off
defparam \LessThan3~13 .lut_mask = 16'h002B;
defparam \LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N30
cycloneive_lcell_comb \LessThan3~14 (
// Equation(s):
// \LessThan3~14_combout  = (\dt[3][7]~q  & (\LessThan3~13_cout  & \dt[3][7]~7_combout )) # (!\dt[3][7]~q  & ((\LessThan3~13_cout ) # (\dt[3][7]~7_combout )))

	.dataa(gnd),
	.datab(\dt[3][7]~q ),
	.datac(gnd),
	.datad(\dt[3][7]~7_combout ),
	.cin(\LessThan3~13_cout ),
	.combout(\LessThan3~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~14 .lut_mask = 16'hF330;
defparam \LessThan3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N0
cycloneive_lcell_comb \dt~41 (
// Equation(s):
// \dt~41_combout  = (\LessThan3~14_combout  & ((\dt[3][5]~q ))) # (!\LessThan3~14_combout  & (\dt[3][5]~5_combout ))

	.dataa(gnd),
	.datab(\dt[3][5]~5_combout ),
	.datac(\LessThan3~14_combout ),
	.datad(\dt[3][5]~q ),
	.cin(gnd),
	.combout(\dt~41_combout ),
	.cout());
// synopsys translate_off
defparam \dt~41 .lut_mask = 16'hFC0C;
defparam \dt~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N22
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\LessThan5~14_combout  & (\dt~42_combout )) # (!\LessThan5~14_combout  & ((\dt~41_combout )))

	.dataa(\dt~42_combout ),
	.datab(\dt~41_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hAACC;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N23
dffeas \dt[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(\SRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[2][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[2][5] .is_wysiwyg = "true";
defparam \dt[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N4
cycloneive_lcell_comb \dt~24 (
// Equation(s):
// \dt~24_combout  = (\LessThan2~14_combout  & (\dt[2][5]~q )) # (!\LessThan2~14_combout  & ((\dt~11_combout )))

	.dataa(gnd),
	.datab(\dt[2][5]~q ),
	.datac(\dt~11_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt~24_combout ),
	.cout());
// synopsys translate_off
defparam \dt~24 .lut_mask = 16'hCCF0;
defparam \dt~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N26
cycloneive_lcell_comb \dt~42 (
// Equation(s):
// \dt~42_combout  = (\LessThan4~14_combout  & (\dt~25_combout )) # (!\LessThan4~14_combout  & ((\dt~24_combout )))

	.dataa(\dt~25_combout ),
	.datab(gnd),
	.datac(\LessThan4~14_combout ),
	.datad(\dt~24_combout ),
	.cin(gnd),
	.combout(\dt~42_combout ),
	.cout());
// synopsys translate_off
defparam \dt~42 .lut_mask = 16'hAFA0;
defparam \dt~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N28
cycloneive_lcell_comb \dt~56 (
// Equation(s):
// \dt~56_combout  = (\LessThan5~14_combout  & ((\dt~41_combout ))) # (!\LessThan5~14_combout  & (\dt~42_combout ))

	.dataa(\dt~42_combout ),
	.datab(gnd),
	.datac(\dt~41_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\dt~56_combout ),
	.cout());
// synopsys translate_off
defparam \dt~56 .lut_mask = 16'hF0AA;
defparam \dt~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N22
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\LessThan6~14_combout  & ((\dt~56_combout ))) # (!\LessThan6~14_combout  & (\dt~57_combout ))

	.dataa(\dt~57_combout ),
	.datab(\dt~56_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'hCCAA;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N23
dffeas \dt[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(\SRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[0][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[0][5] .is_wysiwyg = "true";
defparam \dt[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N4
cycloneive_lcell_comb \dt~25 (
// Equation(s):
// \dt~25_combout  = (\LessThan1~14_combout  & ((\dt[1][5]~q ))) # (!\LessThan1~14_combout  & (\dt[0][5]~q ))

	.dataa(gnd),
	.datab(\dt[0][5]~q ),
	.datac(\LessThan1~14_combout ),
	.datad(\dt[1][5]~q ),
	.cin(gnd),
	.combout(\dt~25_combout ),
	.cout());
// synopsys translate_off
defparam \dt~25 .lut_mask = 16'hFC0C;
defparam \dt~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N16
cycloneive_lcell_comb \dt~57 (
// Equation(s):
// \dt~57_combout  = (\LessThan4~14_combout  & ((\dt~24_combout ))) # (!\LessThan4~14_combout  & (\dt~25_combout ))

	.dataa(gnd),
	.datab(\dt~25_combout ),
	.datac(\dt~24_combout ),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~57_combout ),
	.cout());
// synopsys translate_off
defparam \dt~57 .lut_mask = 16'hF0CC;
defparam \dt~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N8
cycloneive_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_cout  = CARRY((\dt~34_combout  & !\dt~51_combout ))

	.dataa(\dt~34_combout ),
	.datab(\dt~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan6~1_cout ));
// synopsys translate_off
defparam \LessThan6~1 .lut_mask = 16'h0022;
defparam \LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N10
cycloneive_lcell_comb \LessThan6~3 (
// Equation(s):
// \LessThan6~3_cout  = CARRY((\dt~64_combout  & ((!\LessThan6~1_cout ) # (!\dt~65_combout ))) # (!\dt~64_combout  & (!\dt~65_combout  & !\LessThan6~1_cout )))

	.dataa(\dt~64_combout ),
	.datab(\dt~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~1_cout ),
	.combout(),
	.cout(\LessThan6~3_cout ));
// synopsys translate_off
defparam \LessThan6~3 .lut_mask = 16'h002B;
defparam \LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N12
cycloneive_lcell_comb \LessThan6~5 (
// Equation(s):
// \LessThan6~5_cout  = CARRY((\dt~63_combout  & ((!\LessThan6~3_cout ) # (!\dt~62_combout ))) # (!\dt~63_combout  & (!\dt~62_combout  & !\LessThan6~3_cout )))

	.dataa(\dt~63_combout ),
	.datab(\dt~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~3_cout ),
	.combout(),
	.cout(\LessThan6~5_cout ));
// synopsys translate_off
defparam \LessThan6~5 .lut_mask = 16'h002B;
defparam \LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N14
cycloneive_lcell_comb \LessThan6~7 (
// Equation(s):
// \LessThan6~7_cout  = CARRY((\dt~60_combout  & ((!\LessThan6~5_cout ) # (!\dt~61_combout ))) # (!\dt~60_combout  & (!\dt~61_combout  & !\LessThan6~5_cout )))

	.dataa(\dt~60_combout ),
	.datab(\dt~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~5_cout ),
	.combout(),
	.cout(\LessThan6~7_cout ));
// synopsys translate_off
defparam \LessThan6~7 .lut_mask = 16'h002B;
defparam \LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N16
cycloneive_lcell_comb \LessThan6~9 (
// Equation(s):
// \LessThan6~9_cout  = CARRY((\dt~58_combout  & (\dt~59_combout  & !\LessThan6~7_cout )) # (!\dt~58_combout  & ((\dt~59_combout ) # (!\LessThan6~7_cout ))))

	.dataa(\dt~58_combout ),
	.datab(\dt~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~7_cout ),
	.combout(),
	.cout(\LessThan6~9_cout ));
// synopsys translate_off
defparam \LessThan6~9 .lut_mask = 16'h004D;
defparam \LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N18
cycloneive_lcell_comb \LessThan6~11 (
// Equation(s):
// \LessThan6~11_cout  = CARRY((\dt~57_combout  & (\dt~56_combout  & !\LessThan6~9_cout )) # (!\dt~57_combout  & ((\dt~56_combout ) # (!\LessThan6~9_cout ))))

	.dataa(\dt~57_combout ),
	.datab(\dt~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~9_cout ),
	.combout(),
	.cout(\LessThan6~11_cout ));
// synopsys translate_off
defparam \LessThan6~11 .lut_mask = 16'h004D;
defparam \LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N20
cycloneive_lcell_comb \LessThan6~13 (
// Equation(s):
// \LessThan6~13_cout  = CARRY((\dt~54_combout  & (\dt~55_combout  & !\LessThan6~11_cout )) # (!\dt~54_combout  & ((\dt~55_combout ) # (!\LessThan6~11_cout ))))

	.dataa(\dt~54_combout ),
	.datab(\dt~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan6~11_cout ),
	.combout(),
	.cout(\LessThan6~13_cout ));
// synopsys translate_off
defparam \LessThan6~13 .lut_mask = 16'h004D;
defparam \LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N22
cycloneive_lcell_comb \LessThan6~14 (
// Equation(s):
// \LessThan6~14_combout  = (\dt~53_combout  & ((\LessThan6~13_cout ) # (!\dt~52_combout ))) # (!\dt~53_combout  & (!\dt~52_combout  & \LessThan6~13_cout ))

	.dataa(\dt~53_combout ),
	.datab(\dt~52_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\LessThan6~13_cout ),
	.combout(\LessThan6~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~14 .lut_mask = 16'hB2B2;
defparam \LessThan6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N26
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\LessThan6~14_combout  & (\dt~54_combout )) # (!\LessThan6~14_combout  & ((\dt~55_combout )))

	.dataa(\dt~54_combout ),
	.datab(\dt~55_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hAACC;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X99_Y18_N27
dffeas \dt[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(\SRAM_DQ[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[0][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[0][6] .is_wysiwyg = "true";
defparam \dt[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N24
cycloneive_lcell_comb \dt~10 (
// Equation(s):
// \dt~10_combout  = (\LessThan1~14_combout  & ((\dt[0][6]~q ))) # (!\LessThan1~14_combout  & (\dt[1][6]~q ))

	.dataa(gnd),
	.datab(\dt[1][6]~q ),
	.datac(\dt[0][6]~q ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~10_combout ),
	.cout());
// synopsys translate_off
defparam \dt~10 .lut_mask = 16'hF0CC;
defparam \dt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N12
cycloneive_lcell_comb \dt[3][6]~6 (
// Equation(s):
// \dt[3][6]~6_combout  = (\LessThan2~14_combout  & (\dt~10_combout )) # (!\LessThan2~14_combout  & ((\dt[2][6]~q )))

	.dataa(\dt~10_combout ),
	.datab(\dt[2][6]~q ),
	.datac(gnd),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt[3][6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][6]~6 .lut_mask = 16'hAACC;
defparam \dt[3][6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N13
dffeas \dt[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dt[3][6]~6_combout ),
	.asdata(\SRAM_DQ[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[3][6] .is_wysiwyg = "true";
defparam \dt[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N10
cycloneive_lcell_comb \dt~39 (
// Equation(s):
// \dt~39_combout  = (\LessThan3~14_combout  & (\dt[3][6]~q )) # (!\LessThan3~14_combout  & ((\dt[3][6]~6_combout )))

	.dataa(gnd),
	.datab(\dt[3][6]~q ),
	.datac(\LessThan3~14_combout ),
	.datad(\dt[3][6]~6_combout ),
	.cin(gnd),
	.combout(\dt~39_combout ),
	.cout());
// synopsys translate_off
defparam \dt~39 .lut_mask = 16'hCFC0;
defparam \dt~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N26
cycloneive_lcell_comb \dt~54 (
// Equation(s):
// \dt~54_combout  = (\LessThan5~14_combout  & (\dt~39_combout )) # (!\LessThan5~14_combout  & ((\dt~40_combout )))

	.dataa(gnd),
	.datab(\dt~39_combout ),
	.datac(\dt~40_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\dt~54_combout ),
	.cout());
// synopsys translate_off
defparam \dt~54 .lut_mask = 16'hCCF0;
defparam \dt~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N20
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\LessThan6~14_combout  & ((\dt~55_combout ))) # (!\LessThan6~14_combout  & (\dt~54_combout ))

	.dataa(\dt~54_combout ),
	.datab(\dt~55_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hCCAA;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N21
dffeas \dt[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(\SRAM_DQ[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[1][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[1][6] .is_wysiwyg = "true";
defparam \dt[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N22
cycloneive_lcell_comb \dt~23 (
// Equation(s):
// \dt~23_combout  = (\LessThan1~14_combout  & (\dt[1][6]~q )) # (!\LessThan1~14_combout  & ((\dt[0][6]~q )))

	.dataa(\dt[1][6]~q ),
	.datab(gnd),
	.datac(\dt[0][6]~q ),
	.datad(\LessThan1~14_combout ),
	.cin(gnd),
	.combout(\dt~23_combout ),
	.cout());
// synopsys translate_off
defparam \dt~23 .lut_mask = 16'hAAF0;
defparam \dt~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N24
cycloneive_lcell_comb \dt~40 (
// Equation(s):
// \dt~40_combout  = (\LessThan4~14_combout  & (\dt~23_combout )) # (!\LessThan4~14_combout  & ((\dt~22_combout )))

	.dataa(gnd),
	.datab(\dt~23_combout ),
	.datac(\LessThan4~14_combout ),
	.datad(\dt~22_combout ),
	.cin(gnd),
	.combout(\dt~40_combout ),
	.cout());
// synopsys translate_off
defparam \dt~40 .lut_mask = 16'hCFC0;
defparam \dt~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N20
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\LessThan5~14_combout  & (\dt~40_combout )) # (!\LessThan5~14_combout  & ((\dt~39_combout )))

	.dataa(\dt~40_combout ),
	.datab(\dt~39_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hAACC;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N21
dffeas \dt[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(\SRAM_DQ[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[2][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[2][6] .is_wysiwyg = "true";
defparam \dt[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N8
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_cout  = CARRY((!\dt[2][0]~q  & \dt~8_combout ))

	.dataa(\dt[2][0]~q ),
	.datab(\dt~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan2~1_cout ));
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0044;
defparam \LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N10
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_cout  = CARRY((\dt~15_combout  & (\dt[2][1]~q  & !\LessThan2~1_cout )) # (!\dt~15_combout  & ((\dt[2][1]~q ) # (!\LessThan2~1_cout ))))

	.dataa(\dt~15_combout ),
	.datab(\dt[2][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~1_cout ),
	.combout(),
	.cout(\LessThan2~3_cout ));
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h004D;
defparam \LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N12
cycloneive_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_cout  = CARRY((\dt[2][2]~q  & (\dt~14_combout  & !\LessThan2~3_cout )) # (!\dt[2][2]~q  & ((\dt~14_combout ) # (!\LessThan2~3_cout ))))

	.dataa(\dt[2][2]~q ),
	.datab(\dt~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~3_cout ),
	.combout(),
	.cout(\LessThan2~5_cout ));
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h004D;
defparam \LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N14
cycloneive_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_cout  = CARRY((\dt~13_combout  & (\dt[2][3]~q  & !\LessThan2~5_cout )) # (!\dt~13_combout  & ((\dt[2][3]~q ) # (!\LessThan2~5_cout ))))

	.dataa(\dt~13_combout ),
	.datab(\dt[2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~5_cout ),
	.combout(),
	.cout(\LessThan2~7_cout ));
// synopsys translate_off
defparam \LessThan2~7 .lut_mask = 16'h004D;
defparam \LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N16
cycloneive_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_cout  = CARRY((\dt[2][4]~q  & (\dt~12_combout  & !\LessThan2~7_cout )) # (!\dt[2][4]~q  & ((\dt~12_combout ) # (!\LessThan2~7_cout ))))

	.dataa(\dt[2][4]~q ),
	.datab(\dt~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~7_cout ),
	.combout(),
	.cout(\LessThan2~9_cout ));
// synopsys translate_off
defparam \LessThan2~9 .lut_mask = 16'h004D;
defparam \LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N18
cycloneive_lcell_comb \LessThan2~11 (
// Equation(s):
// \LessThan2~11_cout  = CARRY((\dt[2][5]~q  & ((!\LessThan2~9_cout ) # (!\dt~11_combout ))) # (!\dt[2][5]~q  & (!\dt~11_combout  & !\LessThan2~9_cout )))

	.dataa(\dt[2][5]~q ),
	.datab(\dt~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~9_cout ),
	.combout(),
	.cout(\LessThan2~11_cout ));
// synopsys translate_off
defparam \LessThan2~11 .lut_mask = 16'h002B;
defparam \LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N20
cycloneive_lcell_comb \LessThan2~13 (
// Equation(s):
// \LessThan2~13_cout  = CARRY((\dt[2][6]~q  & (\dt~10_combout  & !\LessThan2~11_cout )) # (!\dt[2][6]~q  & ((\dt~10_combout ) # (!\LessThan2~11_cout ))))

	.dataa(\dt[2][6]~q ),
	.datab(\dt~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan2~11_cout ),
	.combout(),
	.cout(\LessThan2~13_cout ));
// synopsys translate_off
defparam \LessThan2~13 .lut_mask = 16'h004D;
defparam \LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N22
cycloneive_lcell_comb \LessThan2~14 (
// Equation(s):
// \LessThan2~14_combout  = (\dt[2][7]~q  & (\LessThan2~13_cout  & \dt~9_combout )) # (!\dt[2][7]~q  & ((\LessThan2~13_cout ) # (\dt~9_combout )))

	.dataa(gnd),
	.datab(\dt[2][7]~q ),
	.datac(gnd),
	.datad(\dt~9_combout ),
	.cin(\LessThan2~13_cout ),
	.combout(\LessThan2~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~14 .lut_mask = 16'hF330;
defparam \LessThan2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N8
cycloneive_lcell_comb \dt[3][7]~7 (
// Equation(s):
// \dt[3][7]~7_combout  = (\LessThan2~14_combout  & ((\dt~9_combout ))) # (!\LessThan2~14_combout  & (\dt[2][7]~q ))

	.dataa(gnd),
	.datab(\dt[2][7]~q ),
	.datac(\dt~9_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt[3][7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][7]~7 .lut_mask = 16'hF0CC;
defparam \dt[3][7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N18
cycloneive_lcell_comb \dt[3][7]~feeder (
// Equation(s):
// \dt[3][7]~feeder_combout  = \dt[3][7]~7_combout 

	.dataa(gnd),
	.datab(\dt[3][7]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dt[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dt[3][7]~feeder .lut_mask = 16'hCCCC;
defparam \dt[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X101_Y18_N19
dffeas \dt[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dt[3][7]~feeder_combout ),
	.asdata(\SRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[3][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[3][7] .is_wysiwyg = "true";
defparam \dt[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N8
cycloneive_lcell_comb \dt~37 (
// Equation(s):
// \dt~37_combout  = (\LessThan3~14_combout  & (\dt[3][7]~q )) # (!\LessThan3~14_combout  & ((\dt[3][7]~7_combout )))

	.dataa(gnd),
	.datab(\dt[3][7]~q ),
	.datac(\LessThan3~14_combout ),
	.datad(\dt[3][7]~7_combout ),
	.cin(gnd),
	.combout(\dt~37_combout ),
	.cout());
// synopsys translate_off
defparam \dt~37 .lut_mask = 16'hCFC0;
defparam \dt~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N24
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\LessThan5~14_combout  & (\dt~38_combout )) # (!\LessThan5~14_combout  & ((\dt~37_combout )))

	.dataa(\dt~38_combout ),
	.datab(\dt~37_combout ),
	.datac(gnd),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hAACC;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N25
dffeas \dt[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(\SRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[2][0]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[2][7] .is_wysiwyg = "true";
defparam \dt[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N28
cycloneive_lcell_comb \dt~20 (
// Equation(s):
// \dt~20_combout  = (\LessThan2~14_combout  & (\dt[2][7]~q )) # (!\LessThan2~14_combout  & ((\dt~9_combout )))

	.dataa(\dt[2][7]~q ),
	.datab(gnd),
	.datac(\dt~9_combout ),
	.datad(\LessThan2~14_combout ),
	.cin(gnd),
	.combout(\dt~20_combout ),
	.cout());
// synopsys translate_off
defparam \dt~20 .lut_mask = 16'hAAF0;
defparam \dt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N8
cycloneive_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_cout  = CARRY((\dt~19_combout  & !\dt~18_combout ))

	.dataa(\dt~19_combout ),
	.datab(\dt~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan4~1_cout ));
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'h0022;
defparam \LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N10
cycloneive_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_cout  = CARRY((\dt~32_combout  & ((!\LessThan4~1_cout ) # (!\dt~33_combout ))) # (!\dt~32_combout  & (!\dt~33_combout  & !\LessThan4~1_cout )))

	.dataa(\dt~32_combout ),
	.datab(\dt~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~1_cout ),
	.combout(),
	.cout(\LessThan4~3_cout ));
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'h002B;
defparam \LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N12
cycloneive_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_cout  = CARRY((\dt~31_combout  & ((!\LessThan4~3_cout ) # (!\dt~30_combout ))) # (!\dt~31_combout  & (!\dt~30_combout  & !\LessThan4~3_cout )))

	.dataa(\dt~31_combout ),
	.datab(\dt~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~3_cout ),
	.combout(),
	.cout(\LessThan4~5_cout ));
// synopsys translate_off
defparam \LessThan4~5 .lut_mask = 16'h002B;
defparam \LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N14
cycloneive_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_cout  = CARRY((\dt~28_combout  & ((!\LessThan4~5_cout ) # (!\dt~29_combout ))) # (!\dt~28_combout  & (!\dt~29_combout  & !\LessThan4~5_cout )))

	.dataa(\dt~28_combout ),
	.datab(\dt~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~5_cout ),
	.combout(),
	.cout(\LessThan4~7_cout ));
// synopsys translate_off
defparam \LessThan4~7 .lut_mask = 16'h002B;
defparam \LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N16
cycloneive_lcell_comb \LessThan4~9 (
// Equation(s):
// \LessThan4~9_cout  = CARRY((\dt~27_combout  & ((!\LessThan4~7_cout ) # (!\dt~26_combout ))) # (!\dt~27_combout  & (!\dt~26_combout  & !\LessThan4~7_cout )))

	.dataa(\dt~27_combout ),
	.datab(\dt~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~7_cout ),
	.combout(),
	.cout(\LessThan4~9_cout ));
// synopsys translate_off
defparam \LessThan4~9 .lut_mask = 16'h002B;
defparam \LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N18
cycloneive_lcell_comb \LessThan4~11 (
// Equation(s):
// \LessThan4~11_cout  = CARRY((\dt~25_combout  & (\dt~24_combout  & !\LessThan4~9_cout )) # (!\dt~25_combout  & ((\dt~24_combout ) # (!\LessThan4~9_cout ))))

	.dataa(\dt~25_combout ),
	.datab(\dt~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~9_cout ),
	.combout(),
	.cout(\LessThan4~11_cout ));
// synopsys translate_off
defparam \LessThan4~11 .lut_mask = 16'h004D;
defparam \LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N20
cycloneive_lcell_comb \LessThan4~13 (
// Equation(s):
// \LessThan4~13_cout  = CARRY((\dt~22_combout  & (\dt~23_combout  & !\LessThan4~11_cout )) # (!\dt~22_combout  & ((\dt~23_combout ) # (!\LessThan4~11_cout ))))

	.dataa(\dt~22_combout ),
	.datab(\dt~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan4~11_cout ),
	.combout(),
	.cout(\LessThan4~13_cout ));
// synopsys translate_off
defparam \LessThan4~13 .lut_mask = 16'h004D;
defparam \LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N22
cycloneive_lcell_comb \LessThan4~14 (
// Equation(s):
// \LessThan4~14_combout  = (\dt~21_combout  & ((\LessThan4~13_cout ) # (!\dt~20_combout ))) # (!\dt~21_combout  & (\LessThan4~13_cout  & !\dt~20_combout ))

	.dataa(gnd),
	.datab(\dt~21_combout ),
	.datac(gnd),
	.datad(\dt~20_combout ),
	.cin(\LessThan4~13_cout ),
	.combout(\LessThan4~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~14 .lut_mask = 16'hC0FC;
defparam \LessThan4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N30
cycloneive_lcell_comb \dt~38 (
// Equation(s):
// \dt~38_combout  = (\LessThan4~14_combout  & (\dt~21_combout )) # (!\LessThan4~14_combout  & ((\dt~20_combout )))

	.dataa(gnd),
	.datab(\dt~21_combout ),
	.datac(\LessThan4~14_combout ),
	.datad(\dt~20_combout ),
	.cin(gnd),
	.combout(\dt~38_combout ),
	.cout());
// synopsys translate_off
defparam \dt~38 .lut_mask = 16'hCFC0;
defparam \dt~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N4
cycloneive_lcell_comb \dt~52 (
// Equation(s):
// \dt~52_combout  = (\LessThan5~14_combout  & ((\dt~37_combout ))) # (!\LessThan5~14_combout  & (\dt~38_combout ))

	.dataa(gnd),
	.datab(\dt~38_combout ),
	.datac(\dt~37_combout ),
	.datad(\LessThan5~14_combout ),
	.cin(gnd),
	.combout(\dt~52_combout ),
	.cout());
// synopsys translate_off
defparam \dt~52 .lut_mask = 16'hF0CC;
defparam \dt~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N2
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\LessThan6~14_combout  & ((\dt~52_combout ))) # (!\LessThan6~14_combout  & (\dt~53_combout ))

	.dataa(\dt~53_combout ),
	.datab(\dt~52_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hCCAA;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N3
dffeas \dt[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(\SRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[0][0]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[0][7] .is_wysiwyg = "true";
defparam \dt[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N22
cycloneive_lcell_comb \dt~21 (
// Equation(s):
// \dt~21_combout  = (\LessThan1~14_combout  & (\dt[1][7]~q )) # (!\LessThan1~14_combout  & ((\dt[0][7]~q )))

	.dataa(\dt[1][7]~q ),
	.datab(\dt[0][7]~q ),
	.datac(\LessThan1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dt~21_combout ),
	.cout());
// synopsys translate_off
defparam \dt~21 .lut_mask = 16'hACAC;
defparam \dt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N14
cycloneive_lcell_comb \dt~53 (
// Equation(s):
// \dt~53_combout  = (\LessThan4~14_combout  & ((\dt~20_combout ))) # (!\LessThan4~14_combout  & (\dt~21_combout ))

	.dataa(\dt~21_combout ),
	.datab(gnd),
	.datac(\dt~20_combout ),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~53_combout ),
	.cout());
// synopsys translate_off
defparam \dt~53 .lut_mask = 16'hF0AA;
defparam \dt~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N24
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\LessThan6~14_combout  & (\dt~53_combout )) # (!\LessThan6~14_combout  & ((\dt~52_combout )))

	.dataa(\dt~53_combout ),
	.datab(\dt~52_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hAACC;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N25
dffeas \dt[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(\SRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[1][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[1][7] .is_wysiwyg = "true";
defparam \dt[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N4
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_cout  = CARRY((!\dt[1][0]~q  & \dt[0][0]~q ))

	.dataa(\dt[1][0]~q ),
	.datab(\dt[0][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan1~1_cout ));
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h0044;
defparam \LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N6
cycloneive_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_cout  = CARRY((\dt[0][1]~q  & (\dt[1][1]~q  & !\LessThan1~1_cout )) # (!\dt[0][1]~q  & ((\dt[1][1]~q ) # (!\LessThan1~1_cout ))))

	.dataa(\dt[0][1]~q ),
	.datab(\dt[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~1_cout ),
	.combout(),
	.cout(\LessThan1~3_cout ));
// synopsys translate_off
defparam \LessThan1~3 .lut_mask = 16'h004D;
defparam \LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N8
cycloneive_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_cout  = CARRY((\dt[1][2]~q  & (\dt[0][2]~q  & !\LessThan1~3_cout )) # (!\dt[1][2]~q  & ((\dt[0][2]~q ) # (!\LessThan1~3_cout ))))

	.dataa(\dt[1][2]~q ),
	.datab(\dt[0][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~3_cout ),
	.combout(),
	.cout(\LessThan1~5_cout ));
// synopsys translate_off
defparam \LessThan1~5 .lut_mask = 16'h004D;
defparam \LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N10
cycloneive_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_cout  = CARRY((\dt[1][3]~q  & ((!\LessThan1~5_cout ) # (!\dt[0][3]~q ))) # (!\dt[1][3]~q  & (!\dt[0][3]~q  & !\LessThan1~5_cout )))

	.dataa(\dt[1][3]~q ),
	.datab(\dt[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~5_cout ),
	.combout(),
	.cout(\LessThan1~7_cout ));
// synopsys translate_off
defparam \LessThan1~7 .lut_mask = 16'h002B;
defparam \LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N12
cycloneive_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_cout  = CARRY((\dt[0][4]~q  & ((!\LessThan1~7_cout ) # (!\dt[1][4]~q ))) # (!\dt[0][4]~q  & (!\dt[1][4]~q  & !\LessThan1~7_cout )))

	.dataa(\dt[0][4]~q ),
	.datab(\dt[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~7_cout ),
	.combout(),
	.cout(\LessThan1~9_cout ));
// synopsys translate_off
defparam \LessThan1~9 .lut_mask = 16'h002B;
defparam \LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N14
cycloneive_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_cout  = CARRY((\dt[0][5]~q  & (\dt[1][5]~q  & !\LessThan1~9_cout )) # (!\dt[0][5]~q  & ((\dt[1][5]~q ) # (!\LessThan1~9_cout ))))

	.dataa(\dt[0][5]~q ),
	.datab(\dt[1][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~9_cout ),
	.combout(),
	.cout(\LessThan1~11_cout ));
// synopsys translate_off
defparam \LessThan1~11 .lut_mask = 16'h004D;
defparam \LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N16
cycloneive_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_cout  = CARRY((\dt[0][6]~q  & ((!\LessThan1~11_cout ) # (!\dt[1][6]~q ))) # (!\dt[0][6]~q  & (!\dt[1][6]~q  & !\LessThan1~11_cout )))

	.dataa(\dt[0][6]~q ),
	.datab(\dt[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\LessThan1~11_cout ),
	.combout(),
	.cout(\LessThan1~13_cout ));
// synopsys translate_off
defparam \LessThan1~13 .lut_mask = 16'h002B;
defparam \LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N18
cycloneive_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = (\dt[1][7]~q  & (\LessThan1~13_cout  & \dt[0][7]~q )) # (!\dt[1][7]~q  & ((\LessThan1~13_cout ) # (\dt[0][7]~q )))

	.dataa(gnd),
	.datab(\dt[1][7]~q ),
	.datac(gnd),
	.datad(\dt[0][7]~q ),
	.cin(\LessThan1~13_cout ),
	.combout(\LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~14 .lut_mask = 16'hF330;
defparam \LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N12
cycloneive_lcell_comb \dt~19 (
// Equation(s):
// \dt~19_combout  = (\LessThan1~14_combout  & (\dt[1][0]~q )) # (!\LessThan1~14_combout  & ((\dt[0][0]~q )))

	.dataa(\dt[1][0]~q ),
	.datab(gnd),
	.datac(\LessThan1~14_combout ),
	.datad(\dt[0][0]~q ),
	.cin(gnd),
	.combout(\dt~19_combout ),
	.cout());
// synopsys translate_off
defparam \dt~19 .lut_mask = 16'hAFA0;
defparam \dt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N28
cycloneive_lcell_comb \dt~34 (
// Equation(s):
// \dt~34_combout  = (\LessThan4~14_combout  & ((\dt~18_combout ))) # (!\LessThan4~14_combout  & (\dt~19_combout ))

	.dataa(\dt~19_combout ),
	.datab(\dt~18_combout ),
	.datac(gnd),
	.datad(\LessThan4~14_combout ),
	.cin(gnd),
	.combout(\dt~34_combout ),
	.cout());
// synopsys translate_off
defparam \dt~34 .lut_mask = 16'hCCAA;
defparam \dt~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N0
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\LessThan6~14_combout  & (\dt~34_combout )) # (!\LessThan6~14_combout  & ((\dt~51_combout )))

	.dataa(\dt~34_combout ),
	.datab(\dt~51_combout ),
	.datac(gnd),
	.datad(\LessThan6~14_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hAACC;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N1
dffeas \dt[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(\SRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\status.COMPUTING~q ),
	.ena(\dt[1][0]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dt[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dt[1][0] .is_wysiwyg = "true";
defparam \dt[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N16
cycloneive_lcell_comb \out_data[0]~2 (
// Equation(s):
// \out_data[0]~2_combout  = (\status.WRITEDATA~q  & !addr[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\status.WRITEDATA~q ),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\out_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[0]~2 .lut_mask = 16'h00F0;
defparam \out_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N26
cycloneive_lcell_comb \out_data[0]~1 (
// Equation(s):
// \out_data[0]~1_combout  = (\status.WRITEDATA~q  & (addr[0] $ (addr[1])))

	.dataa(addr[0]),
	.datab(gnd),
	.datac(\status.WRITEDATA~q ),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\out_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[0]~1 .lut_mask = 16'h50A0;
defparam \out_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N14
cycloneive_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\out_data[0]~2_combout  & ((\dt[1][0]~q ) # ((\out_data[0]~1_combout )))) # (!\out_data[0]~2_combout  & (((\dt[0][0]~q  & !\out_data[0]~1_combout ))))

	.dataa(\dt[1][0]~q ),
	.datab(\out_data[0]~2_combout ),
	.datac(\dt[0][0]~q ),
	.datad(\out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'hCCB8;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N22
cycloneive_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = (\Selector47~0_combout  & ((\dt[2][0]~q ) # ((!\out_data[0]~1_combout )))) # (!\Selector47~0_combout  & (((\out_data[0]~1_combout  & \dt[3][0]~q ))))

	.dataa(\Selector47~0_combout ),
	.datab(\dt[2][0]~q ),
	.datac(\out_data[0]~1_combout ),
	.datad(\dt[3][0]~q ),
	.cin(gnd),
	.combout(\Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~1 .lut_mask = 16'hDA8A;
defparam \Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N16
cycloneive_lcell_comb \out_data[0]~0 (
// Equation(s):
// \out_data[0]~0_combout  = (\autoing~q  & ((\status.WRITEDATA~q ) # (\status.WRITE_RESET~q )))

	.dataa(\status.WRITEDATA~q ),
	.datab(gnd),
	.datac(\status.WRITE_RESET~q ),
	.datad(\autoing~q ),
	.cin(gnd),
	.combout(\out_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[0]~0 .lut_mask = 16'hFA00;
defparam \out_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N23
dffeas \out_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector47~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[0] .is_wysiwyg = "true";
defparam \out_data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW_dq[0]~input (
	.i(SW_dq[0]),
	.ibar(gnd),
	.o(\SW_dq[0]~input_o ));
// synopsys translate_off
defparam \SW_dq[0]~input .bus_hold = "false";
defparam \SW_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N28
cycloneive_lcell_comb \SRAM_DQ~32 (
// Equation(s):
// \SRAM_DQ~32_combout  = (\autoing~q  & (out_data[0])) # (!\autoing~q  & ((\SW_dq[0]~input_o )))

	.dataa(\autoing~q ),
	.datab(gnd),
	.datac(out_data[0]),
	.datad(\SW_dq[0]~input_o ),
	.cin(gnd),
	.combout(\SRAM_DQ~32_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~32 .lut_mask = 16'hF5A0;
defparam \SRAM_DQ~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW_RW~input (
	.i(SW_RW),
	.ibar(gnd),
	.o(\SW_RW~input_o ));
// synopsys translate_off
defparam \SW_RW~input .bus_hold = "false";
defparam \SW_RW~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N12
cycloneive_lcell_comb \rw~0 (
// Equation(s):
// \rw~0_combout  = (\autoing~0_combout  & (\autoing~q )) # (!\autoing~0_combout  & ((\rw~q ) # ((\autoing~q  & \status.WRITE_RESET~q ))))

	.dataa(\autoing~0_combout ),
	.datab(\autoing~q ),
	.datac(\rw~q ),
	.datad(\status.WRITE_RESET~q ),
	.cin(gnd),
	.combout(\rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \rw~0 .lut_mask = 16'hDCD8;
defparam \rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N13
dffeas rw(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rw~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rw~q ),
	.prn(vcc));
// synopsys translate_off
defparam rw.is_wysiwyg = "true";
defparam rw.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N4
cycloneive_lcell_comb \SRAM_OE_N~0 (
// Equation(s):
// \SRAM_OE_N~0_combout  = (\autoing~q  & ((!\rw~q ))) # (!\autoing~q  & (\SW_RW~input_o ))

	.dataa(gnd),
	.datab(\autoing~q ),
	.datac(\SW_RW~input_o ),
	.datad(\rw~q ),
	.cin(gnd),
	.combout(\SRAM_OE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_OE_N~0 .lut_mask = 16'h30FC;
defparam \SRAM_OE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N0
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\out_data[0]~2_combout  & (((\out_data[0]~1_combout )))) # (!\out_data[0]~2_combout  & ((\out_data[0]~1_combout  & ((\dt[3][1]~q ))) # (!\out_data[0]~1_combout  & (\dt[0][1]~q ))))

	.dataa(\out_data[0]~2_combout ),
	.datab(\dt[0][1]~q ),
	.datac(\dt[3][1]~q ),
	.datad(\out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hFA44;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N2
cycloneive_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = (\out_data[0]~2_combout  & ((\Selector46~0_combout  & ((\dt[2][1]~q ))) # (!\Selector46~0_combout  & (\dt[1][1]~q )))) # (!\out_data[0]~2_combout  & (\Selector46~0_combout ))

	.dataa(\out_data[0]~2_combout ),
	.datab(\Selector46~0_combout ),
	.datac(\dt[1][1]~q ),
	.datad(\dt[2][1]~q ),
	.cin(gnd),
	.combout(\Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~1 .lut_mask = 16'hEC64;
defparam \Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N5
dffeas \out_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector46~1_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[1] .is_wysiwyg = "true";
defparam \out_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW_dq[1]~input (
	.i(SW_dq[1]),
	.ibar(gnd),
	.o(\SW_dq[1]~input_o ));
// synopsys translate_off
defparam \SW_dq[1]~input .bus_hold = "false";
defparam \SW_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N4
cycloneive_lcell_comb \SRAM_DQ~33 (
// Equation(s):
// \SRAM_DQ~33_combout  = (\autoing~q  & (out_data[1])) # (!\autoing~q  & ((\SW_dq[1]~input_o )))

	.dataa(\autoing~q ),
	.datab(gnd),
	.datac(out_data[1]),
	.datad(\SW_dq[1]~input_o ),
	.cin(gnd),
	.combout(\SRAM_DQ~33_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~33 .lut_mask = 16'hF5A0;
defparam \SRAM_DQ~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N2
cycloneive_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\out_data[0]~2_combout  & ((\dt[1][2]~q ) # ((\out_data[0]~1_combout )))) # (!\out_data[0]~2_combout  & (((\dt[0][2]~q  & !\out_data[0]~1_combout ))))

	.dataa(\dt[1][2]~q ),
	.datab(\out_data[0]~2_combout ),
	.datac(\dt[0][2]~q ),
	.datad(\out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'hCCB8;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N0
cycloneive_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = (\Selector45~0_combout  & ((\dt[2][2]~q ) # ((!\out_data[0]~1_combout )))) # (!\Selector45~0_combout  & (((\dt[3][2]~q  & \out_data[0]~1_combout ))))

	.dataa(\dt[2][2]~q ),
	.datab(\Selector45~0_combout ),
	.datac(\dt[3][2]~q ),
	.datad(\out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~1 .lut_mask = 16'hB8CC;
defparam \Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N1
dffeas \out_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector45~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[2] .is_wysiwyg = "true";
defparam \out_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW_dq[2]~input (
	.i(SW_dq[2]),
	.ibar(gnd),
	.o(\SW_dq[2]~input_o ));
// synopsys translate_off
defparam \SW_dq[2]~input .bus_hold = "false";
defparam \SW_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N0
cycloneive_lcell_comb \SRAM_DQ~34 (
// Equation(s):
// \SRAM_DQ~34_combout  = (\autoing~q  & (out_data[2])) # (!\autoing~q  & ((\SW_dq[2]~input_o )))

	.dataa(out_data[2]),
	.datab(\autoing~q ),
	.datac(gnd),
	.datad(\SW_dq[2]~input_o ),
	.cin(gnd),
	.combout(\SRAM_DQ~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~34 .lut_mask = 16'hBB88;
defparam \SRAM_DQ~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N0
cycloneive_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\out_data[0]~1_combout  & ((\out_data[0]~2_combout ) # ((\dt[3][3]~q )))) # (!\out_data[0]~1_combout  & (!\out_data[0]~2_combout  & ((\dt[0][3]~q ))))

	.dataa(\out_data[0]~1_combout ),
	.datab(\out_data[0]~2_combout ),
	.datac(\dt[3][3]~q ),
	.datad(\dt[0][3]~q ),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'hB9A8;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N6
cycloneive_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = (\Selector44~0_combout  & (((\dt[2][3]~q ) # (!\out_data[0]~2_combout )))) # (!\Selector44~0_combout  & (\dt[1][3]~q  & ((\out_data[0]~2_combout ))))

	.dataa(\dt[1][3]~q ),
	.datab(\Selector44~0_combout ),
	.datac(\dt[2][3]~q ),
	.datad(\out_data[0]~2_combout ),
	.cin(gnd),
	.combout(\Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~1 .lut_mask = 16'hE2CC;
defparam \Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N7
dffeas \out_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector44~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[3] .is_wysiwyg = "true";
defparam \out_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW_dq[3]~input (
	.i(SW_dq[3]),
	.ibar(gnd),
	.o(\SW_dq[3]~input_o ));
// synopsys translate_off
defparam \SW_dq[3]~input .bus_hold = "false";
defparam \SW_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y13_N0
cycloneive_lcell_comb \SRAM_DQ~35 (
// Equation(s):
// \SRAM_DQ~35_combout  = (\autoing~q  & (out_data[3])) # (!\autoing~q  & ((\SW_dq[3]~input_o )))

	.dataa(out_data[3]),
	.datab(gnd),
	.datac(\autoing~q ),
	.datad(\SW_dq[3]~input_o ),
	.cin(gnd),
	.combout(\SRAM_DQ~35_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~35 .lut_mask = 16'hAFA0;
defparam \SRAM_DQ~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N12
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\out_data[0]~2_combout  & ((\dt[1][4]~q ) # ((\out_data[0]~1_combout )))) # (!\out_data[0]~2_combout  & (((\dt[0][4]~q  & !\out_data[0]~1_combout ))))

	.dataa(\dt[1][4]~q ),
	.datab(\out_data[0]~2_combout ),
	.datac(\dt[0][4]~q ),
	.datad(\out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hCCB8;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N14
cycloneive_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = (\Selector43~0_combout  & (((\dt[2][4]~q )) # (!\out_data[0]~1_combout ))) # (!\Selector43~0_combout  & (\out_data[0]~1_combout  & ((\dt[3][4]~q ))))

	.dataa(\Selector43~0_combout ),
	.datab(\out_data[0]~1_combout ),
	.datac(\dt[2][4]~q ),
	.datad(\dt[3][4]~q ),
	.cin(gnd),
	.combout(\Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~1 .lut_mask = 16'hE6A2;
defparam \Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N15
dffeas \out_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector43~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[4] .is_wysiwyg = "true";
defparam \out_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW_dq[4]~input (
	.i(SW_dq[4]),
	.ibar(gnd),
	.o(\SW_dq[4]~input_o ));
// synopsys translate_off
defparam \SW_dq[4]~input .bus_hold = "false";
defparam \SW_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N4
cycloneive_lcell_comb \SRAM_DQ~36 (
// Equation(s):
// \SRAM_DQ~36_combout  = (\autoing~q  & (out_data[4])) # (!\autoing~q  & ((\SW_dq[4]~input_o )))

	.dataa(out_data[4]),
	.datab(gnd),
	.datac(\autoing~q ),
	.datad(\SW_dq[4]~input_o ),
	.cin(gnd),
	.combout(\SRAM_DQ~36_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~36 .lut_mask = 16'hAFA0;
defparam \SRAM_DQ~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N10
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\out_data[0]~1_combout  & ((\out_data[0]~2_combout ) # ((\dt[3][5]~q )))) # (!\out_data[0]~1_combout  & (!\out_data[0]~2_combout  & ((\dt[0][5]~q ))))

	.dataa(\out_data[0]~1_combout ),
	.datab(\out_data[0]~2_combout ),
	.datac(\dt[3][5]~q ),
	.datad(\dt[0][5]~q ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hB9A8;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N20
cycloneive_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = (\out_data[0]~2_combout  & ((\Selector42~0_combout  & ((\dt[2][5]~q ))) # (!\Selector42~0_combout  & (\dt[1][5]~q )))) # (!\out_data[0]~2_combout  & (((\Selector42~0_combout ))))

	.dataa(\dt[1][5]~q ),
	.datab(\out_data[0]~2_combout ),
	.datac(\dt[2][5]~q ),
	.datad(\Selector42~0_combout ),
	.cin(gnd),
	.combout(\Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~1 .lut_mask = 16'hF388;
defparam \Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N21
dffeas \out_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector42~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[5] .is_wysiwyg = "true";
defparam \out_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW_dq[5]~input (
	.i(SW_dq[5]),
	.ibar(gnd),
	.o(\SW_dq[5]~input_o ));
// synopsys translate_off
defparam \SW_dq[5]~input .bus_hold = "false";
defparam \SW_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y11_N8
cycloneive_lcell_comb \SRAM_DQ~37 (
// Equation(s):
// \SRAM_DQ~37_combout  = (\autoing~q  & (out_data[5])) # (!\autoing~q  & ((\SW_dq[5]~input_o )))

	.dataa(gnd),
	.datab(out_data[5]),
	.datac(\autoing~q ),
	.datad(\SW_dq[5]~input_o ),
	.cin(gnd),
	.combout(\SRAM_DQ~37_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~37 .lut_mask = 16'hCFC0;
defparam \SRAM_DQ~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N30
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\out_data[0]~2_combout  & (((\dt[1][6]~q ) # (\out_data[0]~1_combout )))) # (!\out_data[0]~2_combout  & (\dt[0][6]~q  & ((!\out_data[0]~1_combout ))))

	.dataa(\dt[0][6]~q ),
	.datab(\out_data[0]~2_combout ),
	.datac(\dt[1][6]~q ),
	.datad(\out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'hCCE2;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N4
cycloneive_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = (\out_data[0]~1_combout  & ((\Selector41~0_combout  & (\dt[2][6]~q )) # (!\Selector41~0_combout  & ((\dt[3][6]~q ))))) # (!\out_data[0]~1_combout  & (((\Selector41~0_combout ))))

	.dataa(\dt[2][6]~q ),
	.datab(\out_data[0]~1_combout ),
	.datac(\Selector41~0_combout ),
	.datad(\dt[3][6]~q ),
	.cin(gnd),
	.combout(\Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~1 .lut_mask = 16'hBCB0;
defparam \Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N5
dffeas \out_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector41~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[6] .is_wysiwyg = "true";
defparam \out_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW_dq[6]~input (
	.i(SW_dq[6]),
	.ibar(gnd),
	.o(\SW_dq[6]~input_o ));
// synopsys translate_off
defparam \SW_dq[6]~input .bus_hold = "false";
defparam \SW_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y11_N6
cycloneive_lcell_comb \SRAM_DQ~38 (
// Equation(s):
// \SRAM_DQ~38_combout  = (\autoing~q  & (out_data[6])) # (!\autoing~q  & ((\SW_dq[6]~input_o )))

	.dataa(gnd),
	.datab(\autoing~q ),
	.datac(out_data[6]),
	.datad(\SW_dq[6]~input_o ),
	.cin(gnd),
	.combout(\SRAM_DQ~38_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~38 .lut_mask = 16'hF3C0;
defparam \SRAM_DQ~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N28
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\out_data[0]~1_combout  & ((\dt[3][7]~q ) # ((\out_data[0]~2_combout )))) # (!\out_data[0]~1_combout  & (((\dt[0][7]~q  & !\out_data[0]~2_combout ))))

	.dataa(\out_data[0]~1_combout ),
	.datab(\dt[3][7]~q ),
	.datac(\dt[0][7]~q ),
	.datad(\out_data[0]~2_combout ),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'hAAD8;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N14
cycloneive_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = (\Selector40~0_combout  & (((\dt[2][7]~q ) # (!\out_data[0]~2_combout )))) # (!\Selector40~0_combout  & (\dt[1][7]~q  & ((\out_data[0]~2_combout ))))

	.dataa(\dt[1][7]~q ),
	.datab(\Selector40~0_combout ),
	.datac(\dt[2][7]~q ),
	.datad(\out_data[0]~2_combout ),
	.cin(gnd),
	.combout(\Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~1 .lut_mask = 16'hE2CC;
defparam \Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N15
dffeas \out_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector40~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[7] .is_wysiwyg = "true";
defparam \out_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW_dq[7]~input (
	.i(SW_dq[7]),
	.ibar(gnd),
	.o(\SW_dq[7]~input_o ));
// synopsys translate_off
defparam \SW_dq[7]~input .bus_hold = "false";
defparam \SW_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N28
cycloneive_lcell_comb \SRAM_DQ~39 (
// Equation(s):
// \SRAM_DQ~39_combout  = (\autoing~q  & (out_data[7])) # (!\autoing~q  & ((\SW_dq[7]~input_o )))

	.dataa(\autoing~q ),
	.datab(gnd),
	.datac(out_data[7]),
	.datad(\SW_dq[7]~input_o ),
	.cin(gnd),
	.combout(\SRAM_DQ~39_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_DQ~39 .lut_mask = 16'hF5A0;
defparam \SRAM_DQ~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N30
cycloneive_lcell_comb \ot[3]~3 (
// Equation(s):
// \ot[3]~3_combout  = (\SRAM_DQ[3]~input_o ) # ((\autoing~q  & ((\rw~q ))) # (!\autoing~q  & (!\SW_RW~input_o )))

	.dataa(\SRAM_DQ[3]~input_o ),
	.datab(\SW_RW~input_o ),
	.datac(\autoing~q ),
	.datad(\rw~q ),
	.cin(gnd),
	.combout(\ot[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ot[3]~3 .lut_mask = 16'hFBAB;
defparam \ot[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N24
cycloneive_lcell_comb \ot[2]~2 (
// Equation(s):
// \ot[2]~2_combout  = (\SRAM_DQ[2]~input_o ) # ((\autoing~q  & ((\rw~q ))) # (!\autoing~q  & (!\SW_RW~input_o )))

	.dataa(\SRAM_DQ[2]~input_o ),
	.datab(\SW_RW~input_o ),
	.datac(\autoing~q ),
	.datad(\rw~q ),
	.cin(gnd),
	.combout(\ot[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ot[2]~2 .lut_mask = 16'hFBAB;
defparam \ot[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N8
cycloneive_lcell_comb \ot[0]~0 (
// Equation(s):
// \ot[0]~0_combout  = (\SRAM_DQ[0]~input_o ) # ((\autoing~q  & ((\rw~q ))) # (!\autoing~q  & (!\SW_RW~input_o )))

	.dataa(\SRAM_DQ[0]~input_o ),
	.datab(\SW_RW~input_o ),
	.datac(\autoing~q ),
	.datad(\rw~q ),
	.cin(gnd),
	.combout(\ot[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ot[0]~0 .lut_mask = 16'hFBAB;
defparam \ot[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y18_N10
cycloneive_lcell_comb \ot[1]~1 (
// Equation(s):
// \ot[1]~1_combout  = (\SRAM_DQ[1]~input_o ) # ((\autoing~q  & (\rw~q )) # (!\autoing~q  & ((!\SW_RW~input_o ))))

	.dataa(\rw~q ),
	.datab(\SRAM_DQ[1]~input_o ),
	.datac(\SW_RW~input_o ),
	.datad(\autoing~q ),
	.cin(gnd),
	.combout(\ot[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ot[1]~1 .lut_mask = 16'hEECF;
defparam \ot[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y50_N24
cycloneive_lcell_comb \U1|WideOr6~0 (
// Equation(s):
// \U1|WideOr6~0_combout  = (\ot[2]~2_combout  & (!\ot[1]~1_combout  & ((\ot[3]~3_combout ) # (!\ot[0]~0_combout )))) # (!\ot[2]~2_combout  & (\ot[0]~0_combout  & (\ot[3]~3_combout  $ (!\ot[1]~1_combout ))))

	.dataa(\ot[3]~3_combout ),
	.datab(\ot[2]~2_combout ),
	.datac(\ot[0]~0_combout ),
	.datad(\ot[1]~1_combout ),
	.cin(gnd),
	.combout(\U1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|WideOr6~0 .lut_mask = 16'h209C;
defparam \U1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y50_N14
cycloneive_lcell_comb \U1|WideOr5~0 (
// Equation(s):
// \U1|WideOr5~0_combout  = (\ot[3]~3_combout  & ((\ot[0]~0_combout  & ((\ot[1]~1_combout ))) # (!\ot[0]~0_combout  & (\ot[2]~2_combout )))) # (!\ot[3]~3_combout  & (\ot[2]~2_combout  & (\ot[0]~0_combout  $ (\ot[1]~1_combout ))))

	.dataa(\ot[3]~3_combout ),
	.datab(\ot[2]~2_combout ),
	.datac(\ot[0]~0_combout ),
	.datad(\ot[1]~1_combout ),
	.cin(gnd),
	.combout(\U1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|WideOr5~0 .lut_mask = 16'hAC48;
defparam \U1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y50_N4
cycloneive_lcell_comb \U1|WideOr4~0 (
// Equation(s):
// \U1|WideOr4~0_combout  = (\ot[3]~3_combout  & (\ot[2]~2_combout  & ((\ot[1]~1_combout ) # (!\ot[0]~0_combout )))) # (!\ot[3]~3_combout  & (!\ot[2]~2_combout  & (!\ot[0]~0_combout  & \ot[1]~1_combout )))

	.dataa(\ot[3]~3_combout ),
	.datab(\ot[2]~2_combout ),
	.datac(\ot[0]~0_combout ),
	.datad(\ot[1]~1_combout ),
	.cin(gnd),
	.combout(\U1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|WideOr4~0 .lut_mask = 16'h8908;
defparam \U1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y50_N30
cycloneive_lcell_comb \U1|WideOr3~0 (
// Equation(s):
// \U1|WideOr3~0_combout  = (\ot[1]~1_combout  & ((\ot[2]~2_combout  & ((\ot[0]~0_combout ))) # (!\ot[2]~2_combout  & (\ot[3]~3_combout  & !\ot[0]~0_combout )))) # (!\ot[1]~1_combout  & (!\ot[3]~3_combout  & (\ot[2]~2_combout  $ (\ot[0]~0_combout ))))

	.dataa(\ot[3]~3_combout ),
	.datab(\ot[2]~2_combout ),
	.datac(\ot[0]~0_combout ),
	.datad(\ot[1]~1_combout ),
	.cin(gnd),
	.combout(\U1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|WideOr3~0 .lut_mask = 16'hC214;
defparam \U1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y50_N12
cycloneive_lcell_comb \U1|WideOr2~0 (
// Equation(s):
// \U1|WideOr2~0_combout  = (\ot[1]~1_combout  & (!\ot[3]~3_combout  & ((\ot[0]~0_combout )))) # (!\ot[1]~1_combout  & ((\ot[2]~2_combout  & (!\ot[3]~3_combout )) # (!\ot[2]~2_combout  & ((\ot[0]~0_combout )))))

	.dataa(\ot[3]~3_combout ),
	.datab(\ot[2]~2_combout ),
	.datac(\ot[0]~0_combout ),
	.datad(\ot[1]~1_combout ),
	.cin(gnd),
	.combout(\U1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|WideOr2~0 .lut_mask = 16'h5074;
defparam \U1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y50_N22
cycloneive_lcell_comb \U1|WideOr1~0 (
// Equation(s):
// \U1|WideOr1~0_combout  = (\ot[3]~3_combout  & (\ot[2]~2_combout  & ((!\ot[1]~1_combout )))) # (!\ot[3]~3_combout  & ((\ot[2]~2_combout  & (\ot[0]~0_combout  & \ot[1]~1_combout )) # (!\ot[2]~2_combout  & ((\ot[0]~0_combout ) # (\ot[1]~1_combout )))))

	.dataa(\ot[3]~3_combout ),
	.datab(\ot[2]~2_combout ),
	.datac(\ot[0]~0_combout ),
	.datad(\ot[1]~1_combout ),
	.cin(gnd),
	.combout(\U1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|WideOr1~0 .lut_mask = 16'h5198;
defparam \U1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y50_N8
cycloneive_lcell_comb \U1|WideOr0~0 (
// Equation(s):
// \U1|WideOr0~0_combout  = (\ot[3]~3_combout ) # ((\ot[2]~2_combout  & ((!\ot[1]~1_combout ) # (!\ot[0]~0_combout ))) # (!\ot[2]~2_combout  & ((\ot[1]~1_combout ))))

	.dataa(\ot[3]~3_combout ),
	.datab(\ot[2]~2_combout ),
	.datac(\ot[0]~0_combout ),
	.datad(\ot[1]~1_combout ),
	.cin(gnd),
	.combout(\U1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|WideOr0~0 .lut_mask = 16'hBFEE;
defparam \U1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N24
cycloneive_lcell_comb \ot[6]~6 (
// Equation(s):
// \ot[6]~6_combout  = (\SRAM_DQ[6]~input_o ) # ((\autoing~q  & ((\rw~q ))) # (!\autoing~q  & (!\SW_RW~input_o )))

	.dataa(\SRAM_DQ[6]~input_o ),
	.datab(\autoing~q ),
	.datac(\SW_RW~input_o ),
	.datad(\rw~q ),
	.cin(gnd),
	.combout(\ot[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ot[6]~6 .lut_mask = 16'hEFAB;
defparam \ot[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N10
cycloneive_lcell_comb \ot[7]~7 (
// Equation(s):
// \ot[7]~7_combout  = (\SRAM_DQ[7]~input_o ) # ((\autoing~q  & (\rw~q )) # (!\autoing~q  & ((!\SW_RW~input_o ))))

	.dataa(\rw~q ),
	.datab(\autoing~q ),
	.datac(\SW_RW~input_o ),
	.datad(\SRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\ot[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ot[7]~7 .lut_mask = 16'hFF8B;
defparam \ot[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N4
cycloneive_lcell_comb \ot[4]~4 (
// Equation(s):
// \ot[4]~4_combout  = (\SRAM_DQ[4]~input_o ) # ((\autoing~q  & (\rw~q )) # (!\autoing~q  & ((!\SW_RW~input_o ))))

	.dataa(\rw~q ),
	.datab(\autoing~q ),
	.datac(\SW_RW~input_o ),
	.datad(\SRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\ot[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ot[4]~4 .lut_mask = 16'hFF8B;
defparam \ot[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N6
cycloneive_lcell_comb \ot[5]~5 (
// Equation(s):
// \ot[5]~5_combout  = (\SRAM_DQ[5]~input_o ) # ((\autoing~q  & (\rw~q )) # (!\autoing~q  & ((!\SW_RW~input_o ))))

	.dataa(\rw~q ),
	.datab(\autoing~q ),
	.datac(\SW_RW~input_o ),
	.datad(\SRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\ot[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ot[5]~5 .lut_mask = 16'hFF8B;
defparam \ot[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N12
cycloneive_lcell_comb \U2|WideOr6~0 (
// Equation(s):
// \U2|WideOr6~0_combout  = (\ot[6]~6_combout  & (!\ot[5]~5_combout  & ((\ot[7]~7_combout ) # (!\ot[4]~4_combout )))) # (!\ot[6]~6_combout  & (\ot[4]~4_combout  & (\ot[7]~7_combout  $ (!\ot[5]~5_combout ))))

	.dataa(\ot[6]~6_combout ),
	.datab(\ot[7]~7_combout ),
	.datac(\ot[4]~4_combout ),
	.datad(\ot[5]~5_combout ),
	.cin(gnd),
	.combout(\U2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|WideOr6~0 .lut_mask = 16'h409A;
defparam \U2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N2
cycloneive_lcell_comb \U2|WideOr5~0 (
// Equation(s):
// \U2|WideOr5~0_combout  = (\ot[7]~7_combout  & ((\ot[4]~4_combout  & ((\ot[5]~5_combout ))) # (!\ot[4]~4_combout  & (\ot[6]~6_combout )))) # (!\ot[7]~7_combout  & (\ot[6]~6_combout  & (\ot[4]~4_combout  $ (\ot[5]~5_combout ))))

	.dataa(\ot[6]~6_combout ),
	.datab(\ot[7]~7_combout ),
	.datac(\ot[4]~4_combout ),
	.datad(\ot[5]~5_combout ),
	.cin(gnd),
	.combout(\U2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|WideOr5~0 .lut_mask = 16'hCA28;
defparam \U2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N24
cycloneive_lcell_comb \U2|WideOr4~0 (
// Equation(s):
// \U2|WideOr4~0_combout  = (\ot[6]~6_combout  & (\ot[7]~7_combout  & ((\ot[5]~5_combout ) # (!\ot[4]~4_combout )))) # (!\ot[6]~6_combout  & (!\ot[7]~7_combout  & (!\ot[4]~4_combout  & \ot[5]~5_combout )))

	.dataa(\ot[6]~6_combout ),
	.datab(\ot[7]~7_combout ),
	.datac(\ot[4]~4_combout ),
	.datad(\ot[5]~5_combout ),
	.cin(gnd),
	.combout(\U2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|WideOr4~0 .lut_mask = 16'h8908;
defparam \U2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N26
cycloneive_lcell_comb \U2|WideOr3~0 (
// Equation(s):
// \U2|WideOr3~0_combout  = (\ot[5]~5_combout  & ((\ot[6]~6_combout  & ((\ot[4]~4_combout ))) # (!\ot[6]~6_combout  & (\ot[7]~7_combout  & !\ot[4]~4_combout )))) # (!\ot[5]~5_combout  & (!\ot[7]~7_combout  & (\ot[6]~6_combout  $ (\ot[4]~4_combout ))))

	.dataa(\ot[6]~6_combout ),
	.datab(\ot[7]~7_combout ),
	.datac(\ot[4]~4_combout ),
	.datad(\ot[5]~5_combout ),
	.cin(gnd),
	.combout(\U2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|WideOr3~0 .lut_mask = 16'hA412;
defparam \U2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N28
cycloneive_lcell_comb \U2|WideOr2~0 (
// Equation(s):
// \U2|WideOr2~0_combout  = (\ot[5]~5_combout  & (((!\ot[7]~7_combout  & \ot[4]~4_combout )))) # (!\ot[5]~5_combout  & ((\ot[6]~6_combout  & (!\ot[7]~7_combout )) # (!\ot[6]~6_combout  & ((\ot[4]~4_combout )))))

	.dataa(\ot[6]~6_combout ),
	.datab(\ot[7]~7_combout ),
	.datac(\ot[4]~4_combout ),
	.datad(\ot[5]~5_combout ),
	.cin(gnd),
	.combout(\U2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|WideOr2~0 .lut_mask = 16'h3072;
defparam \U2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N22
cycloneive_lcell_comb \U2|WideOr1~0 (
// Equation(s):
// \U2|WideOr1~0_combout  = (\ot[6]~6_combout  & ((\ot[7]~7_combout  & ((!\ot[5]~5_combout ))) # (!\ot[7]~7_combout  & (\ot[4]~4_combout  & \ot[5]~5_combout )))) # (!\ot[6]~6_combout  & (!\ot[7]~7_combout  & ((\ot[4]~4_combout ) # (\ot[5]~5_combout ))))

	.dataa(\ot[6]~6_combout ),
	.datab(\ot[7]~7_combout ),
	.datac(\ot[4]~4_combout ),
	.datad(\ot[5]~5_combout ),
	.cin(gnd),
	.combout(\U2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|WideOr1~0 .lut_mask = 16'h3198;
defparam \U2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N4
cycloneive_lcell_comb \U2|WideOr0~0 (
// Equation(s):
// \U2|WideOr0~0_combout  = (\ot[7]~7_combout ) # ((\ot[6]~6_combout  & ((!\ot[5]~5_combout ) # (!\ot[4]~4_combout ))) # (!\ot[6]~6_combout  & ((\ot[5]~5_combout ))))

	.dataa(\ot[6]~6_combout ),
	.datab(\ot[7]~7_combout ),
	.datac(\ot[4]~4_combout ),
	.datad(\ot[5]~5_combout ),
	.cin(gnd),
	.combout(\U2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|WideOr0~0 .lut_mask = 16'hDFEE;
defparam \U2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW_addr[0]~input (
	.i(SW_addr[0]),
	.ibar(gnd),
	.o(\SW_addr[0]~input_o ));
// synopsys translate_off
defparam \SW_addr[0]~input .bus_hold = "false";
defparam \SW_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y11_N24
cycloneive_lcell_comb \SRAM_ADDR~0 (
// Equation(s):
// \SRAM_ADDR~0_combout  = (\autoing~q  & (addr[0])) # (!\autoing~q  & ((\SW_addr[0]~input_o )))

	.dataa(gnd),
	.datab(addr[0]),
	.datac(\autoing~q ),
	.datad(\SW_addr[0]~input_o ),
	.cin(gnd),
	.combout(\SRAM_ADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~0 .lut_mask = 16'hCFC0;
defparam \SRAM_ADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW_addr[1]~input (
	.i(SW_addr[1]),
	.ibar(gnd),
	.o(\SW_addr[1]~input_o ));
// synopsys translate_off
defparam \SW_addr[1]~input .bus_hold = "false";
defparam \SW_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N24
cycloneive_lcell_comb \SRAM_ADDR~1 (
// Equation(s):
// \SRAM_ADDR~1_combout  = (\autoing~q  & (addr[1])) # (!\autoing~q  & ((\SW_addr[1]~input_o )))

	.dataa(addr[1]),
	.datab(gnd),
	.datac(\autoing~q ),
	.datad(\SW_addr[1]~input_o ),
	.cin(gnd),
	.combout(\SRAM_ADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_ADDR~1 .lut_mask = 16'hAFA0;
defparam \SRAM_ADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N8
cycloneive_lcell_comb \ce~1 (
// Equation(s):
// \ce~1_combout  = (\ce~q  & ((\status.COMPUTING~q ) # (!\ce~0_combout )))

	.dataa(gnd),
	.datab(\status.COMPUTING~q ),
	.datac(\ce~0_combout ),
	.datad(\ce~q ),
	.cin(gnd),
	.combout(\ce~1_combout ),
	.cout());
// synopsys translate_off
defparam \ce~1 .lut_mask = 16'hCF00;
defparam \ce~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N6
cycloneive_lcell_comb \ce~2 (
// Equation(s):
// \ce~2_combout  = (\out_data[0]~0_combout ) # ((\ce~1_combout ) # (\autoing~0_combout ))

	.dataa(\out_data[0]~0_combout ),
	.datab(gnd),
	.datac(\ce~1_combout ),
	.datad(\autoing~0_combout ),
	.cin(gnd),
	.combout(\ce~2_combout ),
	.cout());
// synopsys translate_off
defparam \ce~2 .lut_mask = 16'hFFFA;
defparam \ce~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N7
dffeas ce(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ce~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam ce.is_wysiwyg = "true";
defparam ce.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW_CE~input (
	.i(SW_CE),
	.ibar(gnd),
	.o(\SW_CE~input_o ));
// synopsys translate_off
defparam \SW_CE~input .bus_hold = "false";
defparam \SW_CE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y11_N26
cycloneive_lcell_comb \SRAM_CE_N~0 (
// Equation(s):
// \SRAM_CE_N~0_combout  = (\autoing~q  & (\ce~q )) # (!\autoing~q  & ((\SW_CE~input_o )))

	.dataa(gnd),
	.datab(\autoing~q ),
	.datac(\ce~q ),
	.datad(\SW_CE~input_o ),
	.cin(gnd),
	.combout(\SRAM_CE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_CE_N~0 .lut_mask = 16'hF3C0;
defparam \SRAM_CE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign SRAM_ADDR[0] = \SRAM_ADDR[0]~output_o ;

assign SRAM_ADDR[1] = \SRAM_ADDR[1]~output_o ;

assign SRAM_ADDR[2] = \SRAM_ADDR[2]~output_o ;

assign SRAM_ADDR[3] = \SRAM_ADDR[3]~output_o ;

assign SRAM_ADDR[4] = \SRAM_ADDR[4]~output_o ;

assign SRAM_ADDR[5] = \SRAM_ADDR[5]~output_o ;

assign SRAM_ADDR[6] = \SRAM_ADDR[6]~output_o ;

assign SRAM_ADDR[7] = \SRAM_ADDR[7]~output_o ;

assign SRAM_ADDR[8] = \SRAM_ADDR[8]~output_o ;

assign SRAM_ADDR[9] = \SRAM_ADDR[9]~output_o ;

assign SRAM_ADDR[10] = \SRAM_ADDR[10]~output_o ;

assign SRAM_ADDR[11] = \SRAM_ADDR[11]~output_o ;

assign SRAM_ADDR[12] = \SRAM_ADDR[12]~output_o ;

assign SRAM_ADDR[13] = \SRAM_ADDR[13]~output_o ;

assign SRAM_ADDR[14] = \SRAM_ADDR[14]~output_o ;

assign SRAM_ADDR[15] = \SRAM_ADDR[15]~output_o ;

assign SRAM_ADDR[16] = \SRAM_ADDR[16]~output_o ;

assign SRAM_ADDR[17] = \SRAM_ADDR[17]~output_o ;

assign SRAM_ADDR[18] = \SRAM_ADDR[18]~output_o ;

assign SRAM_ADDR[19] = \SRAM_ADDR[19]~output_o ;

assign SRAM_CE_N = \SRAM_CE_N~output_o ;

assign SRAM_OE_N = \SRAM_OE_N~output_o ;

assign SRAM_WE_N = \SRAM_WE_N~output_o ;

assign SRAM_UE_N = \SRAM_UE_N~output_o ;

assign SRAM_LE_N = \SRAM_LE_N~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

endmodule
