

================================================================
== Vitis HLS Report for 'e2e_system'
================================================================
* Date:           Wed Dec  8 22:06:46 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.299 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10032|    10032| 0.100 ms | 0.100 ms |  10033|  10033|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_READ      |      340|      340|         1|          1|          1|   340|    yes   |
        |- INITIALIZATION   |      340|      340|         2|          1|          1|   340|    yes   |
        |- VITIS_LOOP_45_1  |       33|       33|         1|          1|          1|    33|    yes   |
        |- VITIS_LOOP_61_2  |       38|       38|         7|          1|          1|    33|    yes   |
        |- VITIS_LOOP_66_3  |       33|       33|         2|          1|          1|    33|    yes   |
        |- VITIS_LOOP_78_4  |       34|       34|         3|          1|          1|    33|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 7
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 7, States = { 10 11 12 13 14 15 16 }
  Pipeline-4 : II = 1, D = 2, States = { 18 19 }
  Pipeline-5 : II = 1, D = 3, States = { 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 17 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 10 
17 --> 18 
18 --> 20 19 
19 --> 18 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal_V_data_V, i4 %output_signal_V_keep_V, i4 %output_signal_V_strb_V, i1 %output_signal_V_last_V, void @empty_5, i32, i32, void @empty_7, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_signal_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_signal_V_strb_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_signal_V_last_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal_V_data_V, i4 %input_signal_V_keep_V, i4 %input_signal_V_strb_V, i1 %input_signal_V_last_V, void @empty_5, i32, i32, void @empty_7, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_signal_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_signal_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_signal_V_last_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_3, i32, i32, void @empty_4, i32, i32, void @empty_2, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%temp_data = alloca i64"   --->   Operation 37 'alloca' 'temp_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 340> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %temp_data"   --->   Operation 38 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_output = alloca i64"   --->   Operation 39 'alloca' 'temp_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_data = alloca i64" [e2e_system.cpp:26]   --->   Operation 40 'alloca' 'input_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%correlators_output_V = alloca i64" [e2e_system.cpp:28]   --->   Operation 41 'alloca' 'correlators_output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_data_data_V = alloca i64" [e2e_system.cpp:29]   --->   Operation 42 'alloca' 'output_data_data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb169.i.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.89>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln34, void %bb169.split.i.i, i9, void %codeRepl" [e2e_system.cpp:34]   --->   Operation 44 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln34 = icmp_eq  i9 %i, i9" [e2e_system.cpp:34]   --->   Operation 46 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln34 = add i9 %i, i9" [e2e_system.cpp:34]   --->   Operation 48 'add' 'add_ln34' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %bb169.split.i.i, void %bb168.preheader" [e2e_system.cpp:34]   --->   Operation 49 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_45 = read i41 @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P, i32 %input_signal_V_data_V, i4 %input_signal_V_keep_V, i4 %input_signal_V_strb_V, i1 %input_signal_V_last_V"   --->   Operation 51 'read' 'empty_45' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i41 %empty_45"   --->   Operation 52 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i41 %empty_45"   --->   Operation 53 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i41 %empty_45"   --->   Operation 54 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i41 %empty_45"   --->   Operation 55 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i9 %i"   --->   Operation 56 'zext' 'zext_ln324' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%temp_data_addr = getelementptr i64 %temp_data, i64, i64 %zext_ln324"   --->   Operation 57 'getelementptr' 'temp_data_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i4.i4.i4.i4.i32, i1 %tmp_last_V, i4, i4 %tmp_strb_V, i4, i4 %tmp_keep_V, i32 %tmp_data_V"   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i49 %tmp"   --->   Operation 59 'zext' 'zext_ln324_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln324 = store void @_ssdm_op_Write.bram.p0L_a2i32packedL, i9 %temp_data_addr, i64 %zext_ln324_1, i8"   --->   Operation 60 'store' 'store_ln324' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 340> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb169.i.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb168"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%i_1 = phi i9 %add_ln40, void %bb168.split, i9, void %bb168.preheader" [e2e_system.cpp:40]   --->   Operation 63 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.66ns)   --->   "%icmp_ln40 = icmp_eq  i9 %i_1, i9" [e2e_system.cpp:40]   --->   Operation 65 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 66 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.82ns)   --->   "%add_ln40 = add i9 %i_1, i9" [e2e_system.cpp:40]   --->   Operation 67 'add' 'add_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %bb168.split, void %bb167.preheader" [e2e_system.cpp:40]   --->   Operation 68 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%i_1_cast = zext i9 %i_1" [e2e_system.cpp:40]   --->   Operation 69 'zext' 'i_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%temp_data_addr_1 = getelementptr i64 %temp_data, i64, i64 %i_1_cast" [e2e_system.cpp:42]   --->   Operation 70 'getelementptr' 'temp_data_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%temp_data_load = load i9 %temp_data_addr_1" [e2e_system.cpp:42]   --->   Operation 71 'load' 'temp_data_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 340> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [e2e_system.cpp:40]   --->   Operation 72 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%temp_data_load = load i9 %temp_data_addr_1" [e2e_system.cpp:42]   --->   Operation 73 'load' 'temp_data_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 340> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %temp_data_load" [e2e_system.cpp:42]   --->   Operation 74 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %trunc_ln42" [e2e_system.cpp:42]   --->   Operation 75 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%input_data_addr = getelementptr i32 %input_data, i64, i64 %i_1_cast" [e2e_system.cpp:42]   --->   Operation 76 'getelementptr' 'input_data_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42, i9 %input_data_addr" [e2e_system.cpp:42]   --->   Operation 77 'store' 'store_ln42' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb168"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb167"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 5.65>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln45, void %bb167.split, i6, void %bb167.preheader" [e2e_system.cpp:45]   --->   Operation 80 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.42ns)   --->   "%icmp_ln45 = icmp_eq  i6 %i_2, i6" [e2e_system.cpp:45]   --->   Operation 82 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 83 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.82ns)   --->   "%add_ln45 = add i6 %i_2, i6" [e2e_system.cpp:45]   --->   Operation 84 'add' 'add_ln45' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %bb167.split, void %.preheader.preheader" [e2e_system.cpp:45]   --->   Operation 85 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [e2e_system.cpp:45]   --->   Operation 86 'zext' 'i_2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [e2e_system.cpp:45]   --->   Operation 87 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%correlators_output_V_addr = getelementptr i32 %correlators_output_V, i64, i64 %i_2_cast" [e2e_system.cpp:47]   --->   Operation 88 'getelementptr' 'correlators_output_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln205 = store i32, i6 %correlators_output_V_addr"   --->   Operation 89 'store' 'store_ln205' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb167"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %input_data, i32 %correlators_output_V, i32 %shift_signal_even_V_10, i32 %shift_signal_odd_V_10, i32 %shift_signal_even_V_9, i32 %shift_signal_odd_V_9, i32 %shift_signal_even_V_8, i32 %shift_signal_odd_V_8, i32 %shift_signal_even_V_7, i32 %shift_signal_odd_V_7, i32 %shift_signal_even_V_6, i32 %shift_signal_odd_V_6, i32 %shift_signal_even_V_5, i32 %shift_signal_odd_V_5, i32 %shift_signal_even_V_4, i32 %shift_signal_odd_V_4, i32 %shift_signal_even_V_3, i32 %shift_signal_odd_V_3, i32 %shift_signal_even_V_2, i32 %shift_signal_odd_V_2, i32 %shift_signal_even_V_1, i32 %shift_signal_odd_V_1, i32 %shift_signal_even_V_0, i32 %shift_signal_odd_V_0, i32 %temp_input_V_29, i32 %temp_input_V_28, i32 %temp_input_V_27, i32 %temp_input_V_26, i32 %temp_input_V_25, i32 %temp_input_V_24, i32 %temp_input_V_23, i32 %temp_input_V_22, i32 %temp_input_V_21, i32 %temp_input_V_20, i32 %temp_input_V_19, i32 %temp_input_V_18, i32 %temp_input_V_17, i32 %temp_input_V_16, i32 %temp_input_V_15, i32 %temp_input_V_14, i32 %temp_input_V_13, i32 %temp_input_V_12, i32 %temp_input_V_11, i32 %temp_input_V_10, i32 %temp_input_V_9, i32 %temp_input_V_8, i32 %temp_input_V_7, i32 %temp_input_V_6, i32 %temp_input_V_5, i32 %temp_input_V_4, i32 %temp_input_V_3, i32 %temp_input_V_2, i32 %temp_input_V_1, i32 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 1.76>
ST_9 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %input_data, i32 %correlators_output_V, i32 %shift_signal_even_V_10, i32 %shift_signal_odd_V_10, i32 %shift_signal_even_V_9, i32 %shift_signal_odd_V_9, i32 %shift_signal_even_V_8, i32 %shift_signal_odd_V_8, i32 %shift_signal_even_V_7, i32 %shift_signal_odd_V_7, i32 %shift_signal_even_V_6, i32 %shift_signal_odd_V_6, i32 %shift_signal_even_V_5, i32 %shift_signal_odd_V_5, i32 %shift_signal_even_V_4, i32 %shift_signal_odd_V_4, i32 %shift_signal_even_V_3, i32 %shift_signal_odd_V_3, i32 %shift_signal_even_V_2, i32 %shift_signal_odd_V_2, i32 %shift_signal_even_V_1, i32 %shift_signal_odd_V_1, i32 %shift_signal_even_V_0, i32 %shift_signal_odd_V_0, i32 %temp_input_V_29, i32 %temp_input_V_28, i32 %temp_input_V_27, i32 %temp_input_V_26, i32 %temp_input_V_25, i32 %temp_input_V_24, i32 %temp_input_V_23, i32 %temp_input_V_22, i32 %temp_input_V_21, i32 %temp_input_V_20, i32 %temp_input_V_19, i32 %temp_input_V_18, i32 %temp_input_V_17, i32 %temp_input_V_16, i32 %temp_input_V_15, i32 %temp_input_V_14, i32 %temp_input_V_13, i32 %temp_input_V_12, i32 %temp_input_V_11, i32 %temp_input_V_10, i32 %temp_input_V_9, i32 %temp_input_V_8, i32 %temp_input_V_7, i32 %temp_input_V_6, i32 %temp_input_V_5, i32 %temp_input_V_4, i32 %temp_input_V_3, i32 %temp_input_V_2, i32 %temp_input_V_1, i32 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 93 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb166"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln61, void %bb166.split_ifconv, i6, void %.preheader.preheader" [e2e_system.cpp:61]   --->   Operation 94 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.42ns)   --->   "%icmp_ln61 = icmp_eq  i6 %i_3, i6" [e2e_system.cpp:61]   --->   Operation 96 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 97 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln61 = add i6 %i_3, i6" [e2e_system.cpp:61]   --->   Operation 98 'add' 'add_ln61' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %bb166.split_ifconv, void %bb164.preheader" [e2e_system.cpp:61]   --->   Operation 99 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%i_5_cast = zext i6 %i_3" [e2e_system.cpp:61]   --->   Operation 100 'zext' 'i_5_cast' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%correlators_output_V_addr_1 = getelementptr i32 %correlators_output_V, i64, i64 %i_5_cast" [e2e_system.cpp:63]   --->   Operation 101 'getelementptr' 'correlators_output_V_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_10 : Operation 102 [2/2] (3.25ns)   --->   "%p_Val2_s = load i6 %correlators_output_V_addr_1"   --->   Operation 102 'load' 'p_Val2_s' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 11 <SV = 9> <Delay = 5.80>
ST_11 : Operation 103 [1/2] (3.25ns)   --->   "%p_Val2_s = load i6 %correlators_output_V_addr_1"   --->   Operation 103 'load' 'p_Val2_s' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32"   --->   Operation 104 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.55ns)   --->   "%sub_ln939 = sub i32, i32 %p_Val2_s"   --->   Operation 105 'sub' 'sub_ln939' <Predicate = (!icmp_ln61)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.64>
ST_12 : Operation 106 [1/1] (2.47ns)   --->   "%icmp_ln935 = icmp_eq  i32 %p_Val2_s, i32"   --->   Operation 106 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln61)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.69ns)   --->   "%m_5 = select i1 %p_Result_8, i32 %sub_ln939, i32 %p_Val2_s"   --->   Operation 107 'select' 'm_5' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_5, i32, i32"   --->   Operation 108 'partselect' 'p_Result_s' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (3.39ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_s, i1"   --->   Operation 109 'cttz' 'l' <Predicate = (!icmp_ln61)> <Delay = 3.39> <CoreInst = "CTTZ">   --->   Core 54 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (2.55ns)   --->   "%sub_ln944 = sub i32, i32 %l"   --->   Operation 110 'sub' 'sub_ln944' <Predicate = (!icmp_ln61)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 111 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 112 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 6.97>
ST_13 : Operation 113 [1/1] (2.55ns)   --->   "%lsb_index = add i32, i32 %sub_ln944"   --->   Operation 113 'add' 'lsb_index' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 114 'partselect' 'tmp_19' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_19, i31"   --->   Operation 115 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6, i6 %trunc_ln947"   --->   Operation 116 'sub' 'sub_ln947' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 117 'zext' 'zext_ln947' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32, i32 %zext_ln947"   --->   Operation 118 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32, i32 %lsb_index"   --->   Operation 119 'shl' 'shl_ln949' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_1 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 120 'or' 'or_ln949_1' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %m_5, i32 %or_ln949_1"   --->   Operation 121 'and' 'and_ln949' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32"   --->   Operation 122 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 123 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 6.97>
ST_14 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 124 'bitselect' 'tmp_20' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_20, i1"   --->   Operation 125 'xor' 'xor_ln949' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_5, i32 %lsb_index"   --->   Operation 126 'bitselect' 'p_Result_9' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_1 = and i1 %p_Result_9, i1 %xor_ln949"   --->   Operation 127 'and' 'and_ln949_1' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (2.55ns)   --->   "%sub_ln959 = sub i32, i32 %sub_ln944"   --->   Operation 128 'sub' 'sub_ln959' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 129 'zext' 'zext_ln959' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln959_1 = zext i32 %m_5"   --->   Operation 130 'zext' 'zext_ln959_1' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln959 = shl i64 %zext_ln959_1, i64 %zext_ln959"   --->   Operation 131 'shl' 'shl_ln959' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_9"   --->   Operation 132 'select' 'select_ln946' <Predicate = (!icmp_ln61 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (2.55ns)   --->   "%add_ln958 = add i32, i32 %sub_ln944"   --->   Operation 133 'add' 'add_ln958' <Predicate = (!icmp_ln61 & icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 134 'zext' 'zext_ln958' <Predicate = (!icmp_ln61 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i64 %zext_ln959_1, i64 %zext_ln958"   --->   Operation 135 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln61 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 136 'select' 'select_ln958' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 137 'select' 'm' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 138 'zext' 'zext_ln961' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, i64 %m"   --->   Operation 139 'add' 'm_2' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%m_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32, i32"   --->   Operation 140 'partselect' 'm_6' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32"   --->   Operation 141 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 5.61>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_6"   --->   Operation 142 'zext' 'zext_ln962' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (1.24ns)   --->   "%select_ln943 = select i1 %p_Result_6, i8, i8"   --->   Operation 143 'select' 'select_ln943' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8, i8 %trunc_ln943"   --->   Operation 144 'sub' 'sub_ln964' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 145 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 145 'add' 'add_ln964' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_8, i8 %add_ln964"   --->   Operation 146 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_10 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_2, i32, i32"   --->   Operation 147 'partset' 'p_Result_10' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln743 = trunc i64 %p_Result_10"   --->   Operation 148 'trunc' 'trunc_ln743' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.69ns)   --->   "%select_ln63 = select i1 %icmp_ln935, i32, i32 %trunc_ln743" [e2e_system.cpp:63]   --->   Operation 149 'select' 'select_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.25>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [e2e_system.cpp:61]   --->   Operation 150 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%temp_output_addr_1 = getelementptr i32 %temp_output, i64, i64 %i_5_cast" [e2e_system.cpp:63]   --->   Operation 151 'getelementptr' 'temp_output_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %select_ln63, i6 %temp_output_addr_1" [e2e_system.cpp:63]   --->   Operation 152 'store' 'store_ln63' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb166"   --->   Operation 153 'br' 'br_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 17 <SV = 9> <Delay = 1.76>
ST_17 : Operation 154 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb164"   --->   Operation 154 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 18 <SV = 10> <Delay = 3.25>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%i_4 = phi i6 %add_ln66, void %bb164.split, i6, void %bb164.preheader" [e2e_system.cpp:66]   --->   Operation 155 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (1.42ns)   --->   "%icmp_ln66 = icmp_eq  i6 %i_4, i6" [e2e_system.cpp:66]   --->   Operation 157 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 158 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (1.82ns)   --->   "%add_ln66 = add i6 %i_4, i6" [e2e_system.cpp:66]   --->   Operation 159 'add' 'add_ln66' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %bb164.split, void %bb.preheader" [e2e_system.cpp:66]   --->   Operation 160 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%i_6_cast = zext i6 %i_4" [e2e_system.cpp:66]   --->   Operation 161 'zext' 'i_6_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%temp_output_addr = getelementptr i32 %temp_output, i64, i64 %i_6_cast" [e2e_system.cpp:68]   --->   Operation 162 'getelementptr' 'temp_output_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_18 : Operation 163 [2/2] (3.25ns)   --->   "%temp_output_load = load i6 %temp_output_addr" [e2e_system.cpp:68]   --->   Operation 163 'load' 'temp_output_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 19 <SV = 11> <Delay = 6.50>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [e2e_system.cpp:66]   --->   Operation 164 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_19 : Operation 165 [1/2] (3.25ns)   --->   "%temp_output_load = load i6 %temp_output_addr" [e2e_system.cpp:68]   --->   Operation 165 'load' 'temp_output_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%output_data_data_V_addr = getelementptr i32 %output_data_data_V, i64, i64 %i_6_cast" [e2e_system.cpp:68]   --->   Operation 166 'getelementptr' 'output_data_data_V_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln324 = store i32 %temp_output_load, i6 %output_data_data_V_addr"   --->   Operation 167 'store' 'store_ln324' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb164"   --->   Operation 168 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 20 <SV = 11> <Delay = 1.76>
ST_20 : Operation 169 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 169 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 21 <SV = 12> <Delay = 3.25>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%i_5 = phi i6 %add_ln78, void %bb.split, i6, void %bb.preheader" [e2e_system.cpp:78]   --->   Operation 170 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 171 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (1.42ns)   --->   "%icmp_ln78 = icmp_eq  i6 %i_5, i6" [e2e_system.cpp:78]   --->   Operation 172 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 173 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (1.82ns)   --->   "%add_ln78 = add i6 %i_5, i6" [e2e_system.cpp:78]   --->   Operation 174 'add' 'add_ln78' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %bb.split, void" [e2e_system.cpp:78]   --->   Operation 175 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%i_7_cast = zext i6 %i_5" [e2e_system.cpp:78]   --->   Operation 176 'zext' 'i_7_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%output_data_data_V_addr_1 = getelementptr i32 %output_data_data_V, i64, i64 %i_7_cast" [e2e_system.cpp:80]   --->   Operation 177 'getelementptr' 'output_data_data_V_addr_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%output_data_keep_V_addr = getelementptr i1 %output_data_keep_V, i64, i64 %i_7_cast" [e2e_system.cpp:80]   --->   Operation 178 'getelementptr' 'output_data_keep_V_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%output_data_strb_V_addr = getelementptr i1 %output_data_strb_V, i64, i64 %i_7_cast" [e2e_system.cpp:80]   --->   Operation 179 'getelementptr' 'output_data_strb_V_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%output_data_last_V_addr = getelementptr i1 %output_data_last_V, i64, i64 %i_7_cast" [e2e_system.cpp:80]   --->   Operation 180 'getelementptr' 'output_data_last_V_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 181 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i6 %output_data_data_V_addr_1"   --->   Operation 181 'load' 'tmp_data_V_1' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_21 : Operation 182 [2/2] (2.32ns)   --->   "%tmp_keep_V_1 = load i6 %output_data_keep_V_addr"   --->   Operation 182 'load' 'tmp_keep_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_21 : Operation 183 [2/2] (2.32ns)   --->   "%tmp_strb_V_1 = load i6 %output_data_strb_V_addr"   --->   Operation 183 'load' 'tmp_strb_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_21 : Operation 184 [2/2] (2.32ns)   --->   "%tmp_last_V_1 = load i6 %output_data_last_V_addr"   --->   Operation 184 'load' 'tmp_last_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>

State 22 <SV = 13> <Delay = 3.31>
ST_22 : Operation 185 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i6 %output_data_data_V_addr_1"   --->   Operation 185 'load' 'tmp_data_V_1' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_22 : Operation 186 [1/2] (2.32ns)   --->   "%tmp_keep_V_1 = load i6 %output_data_keep_V_addr"   --->   Operation 186 'load' 'tmp_keep_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_22 : Operation 187 [1/1] (0.99ns)   --->   "%tmp_keep_V_3 = select i1 %tmp_keep_V_1, i4, i4"   --->   Operation 187 'select' 'tmp_keep_V_3' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 188 [1/2] (2.32ns)   --->   "%tmp_strb_V_1 = load i6 %output_data_strb_V_addr"   --->   Operation 188 'load' 'tmp_strb_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_22 : Operation 189 [1/1] (0.99ns)   --->   "%tmp_strb_V_3 = select i1 %tmp_strb_V_1, i4, i4"   --->   Operation 189 'select' 'tmp_strb_V_3' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 190 [1/2] (2.32ns)   --->   "%tmp_last_V_1 = load i6 %output_data_last_V_addr"   --->   Operation 190 'load' 'tmp_last_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_22 : Operation 191 [2/2] (0.00ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P, i32 %output_signal_V_data_V, i4 %output_signal_V_keep_V, i4 %output_signal_V_strb_V, i1 %output_signal_V_last_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_3, i4 %tmp_strb_V_3, i1 %tmp_last_V_1"   --->   Operation 191 'write' 'write_ln543' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 14> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [e2e_system.cpp:78]   --->   Operation 192 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 193 [1/2] (0.00ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P, i32 %output_signal_V_data_V, i4 %output_signal_V_keep_V, i4 %output_signal_V_strb_V, i1 %output_signal_V_last_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_3, i4 %tmp_strb_V_3, i1 %tmp_last_V_1"   --->   Operation 193 'write' 'write_ln543' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 194 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 24 <SV = 13> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [e2e_system.cpp:83]   --->   Operation 195 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:34) with incoming values : ('add_ln34', e2e_system.cpp:34) [149]  (1.77 ns)

 <State 2>: 5.89ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:34) with incoming values : ('add_ln34', e2e_system.cpp:34) [149]  (0 ns)
	'getelementptr' operation ('temp_data_addr') [163]  (0 ns)
	'store' operation ('store_ln324') of constant <constant:_ssdm_op_Write.bram.p0L_a2i32packedL> on array 'temp_data' [166]  (3.25 ns)
	blocking operation 2.64 ns on control path)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:40) with incoming values : ('add_ln40', e2e_system.cpp:40) [171]  (1.77 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:40) with incoming values : ('add_ln40', e2e_system.cpp:40) [171]  (0 ns)
	'getelementptr' operation ('temp_data_addr_1', e2e_system.cpp:42) [180]  (0 ns)
	'load' operation ('temp_data_load', e2e_system.cpp:42) on array 'temp_data' [181]  (3.25 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp_data_load', e2e_system.cpp:42) on array 'temp_data' [181]  (3.25 ns)
	'store' operation ('store_ln42', e2e_system.cpp:42) of variable 'bitcast_ln42', e2e_system.cpp:42 on array 'input_data', e2e_system.cpp:26 [185]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:45) with incoming values : ('add_ln45', e2e_system.cpp:45) [190]  (1.77 ns)

 <State 7>: 5.66ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:45) with incoming values : ('add_ln45', e2e_system.cpp:45) [190]  (0 ns)
	'getelementptr' operation ('correlators_output_V_addr', e2e_system.cpp:47) [199]  (0 ns)
	'store' operation ('store_ln205') of constant 0 on array 'correlators_output.V', e2e_system.cpp:28 [200]  (3.25 ns)
	blocking operation 2.4 ns on control path)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:61) with incoming values : ('add_ln61', e2e_system.cpp:61) [206]  (1.77 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:61) with incoming values : ('add_ln61', e2e_system.cpp:61) [206]  (0 ns)
	'getelementptr' operation ('correlators_output_V_addr_1', e2e_system.cpp:63) [215]  (0 ns)
	'load' operation ('__Val2__') on array 'correlators_output.V', e2e_system.cpp:28 [216]  (3.25 ns)

 <State 11>: 5.81ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'correlators_output.V', e2e_system.cpp:28 [216]  (3.25 ns)
	'sub' operation ('sub_ln939') [219]  (2.55 ns)

 <State 12>: 6.65ns
The critical path consists of the following:
	'select' operation ('m') [220]  (0.698 ns)
	'cttz' operation ('l') [222]  (3.4 ns)
	'sub' operation ('sub_ln944') [223]  (2.55 ns)

 <State 13>: 6.97ns
The critical path consists of the following:
	'add' operation ('lsb_index') [224]  (2.55 ns)
	'shl' operation ('shl_ln949') [231]  (0 ns)
	'or' operation ('or_ln949_1') [232]  (0 ns)
	'and' operation ('and_ln949') [233]  (0 ns)
	'icmp' operation ('icmp_ln949') [234]  (4.42 ns)

 <State 14>: 6.97ns
The critical path consists of the following:
	'sub' operation ('sub_ln959') [240]  (2.55 ns)
	'shl' operation ('shl_ln959') [243]  (0 ns)
	'select' operation ('m') [249]  (0 ns)
	'add' operation ('m') [251]  (4.42 ns)

 <State 15>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln943') [255]  (1.25 ns)
	'add' operation ('add_ln964') [258]  (3.67 ns)
	'select' operation ('select_ln63', e2e_system.cpp:63) [262]  (0.698 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_addr_1', e2e_system.cpp:63) [263]  (0 ns)
	'store' operation ('store_ln63', e2e_system.cpp:63) of variable 'select_ln63', e2e_system.cpp:63 on array 'temp_output' [264]  (3.25 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:66) with incoming values : ('add_ln66', e2e_system.cpp:66) [269]  (1.77 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:66) with incoming values : ('add_ln66', e2e_system.cpp:66) [269]  (0 ns)
	'getelementptr' operation ('temp_output_addr', e2e_system.cpp:68) [278]  (0 ns)
	'load' operation ('temp_output_load', e2e_system.cpp:68) on array 'temp_output' [279]  (3.25 ns)

 <State 19>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp_output_load', e2e_system.cpp:68) on array 'temp_output' [279]  (3.25 ns)
	'store' operation ('store_ln324') of variable 'temp_output_load', e2e_system.cpp:68 on array 'output_data.data.V', e2e_system.cpp:29 [281]  (3.25 ns)

 <State 20>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:78) with incoming values : ('add_ln78', e2e_system.cpp:78) [286]  (1.77 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:78) with incoming values : ('add_ln78', e2e_system.cpp:78) [286]  (0 ns)
	'getelementptr' operation ('output_data_data_V_addr_1', e2e_system.cpp:80) [295]  (0 ns)
	'load' operation ('tmp.data.V') on array 'output_data.data.V', e2e_system.cpp:29 [299]  (3.25 ns)

 <State 22>: 3.31ns
The critical path consists of the following:
	'load' operation ('tmp.keep.V') on array 'output_data_keep_V' [300]  (2.32 ns)
	'select' operation ('tmp_keep_V_3') [301]  (0.993 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
