--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7560 paths analyzed, 1317 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.995ns.
--------------------------------------------------------------------------------

Paths for end point currentCharIndex_5 (SLICE_X4Y83.C1), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               currentCharIndex_0 (FF)
  Destination:          currentCharIndex_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.939ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.106 - 0.127)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: currentCharIndex_0 to currentCharIndex_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y82.AQ       Tcko                  0.341   currentCharIndex<1>
                                                       currentCharIndex_0
    SLICE_X4Y84.B1       net (fanout=41)       0.960   currentCharIndex<0>
    SLICE_X4Y84.B        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<6>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A311
    SLICE_X7Y83.B2       net (fanout=7)        0.641   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A31
    SLICE_X7Y83.B        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<4>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A41
    SLICE_X4Y81.C2       net (fanout=5)        0.853   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<3>
    SLICE_X4Y81.C        Tilo                  0.097   N72
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<5>11_SW0
    SLICE_X4Y83.C1       net (fanout=1)        0.788   N72
    SLICE_X4Y83.CLK      Tas                   0.065   currentCharIndex<5>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<5>11
                                                       currentCharIndex_5
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (0.697ns logic, 3.242ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nextCharBtnPreviousState (FF)
  Destination:          currentCharIndex_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.106 - 0.127)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nextCharBtnPreviousState to currentCharIndex_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.DMUX     Tshcko                0.429   nextCharBtnPreviousState
                                                       nextCharBtnPreviousState
    SLICE_X4Y84.B3       net (fanout=17)       0.747   nextCharBtnPreviousState
    SLICE_X4Y84.B        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<6>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A311
    SLICE_X7Y83.B2       net (fanout=7)        0.641   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A31
    SLICE_X7Y83.B        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<4>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A41
    SLICE_X4Y81.C2       net (fanout=5)        0.853   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<3>
    SLICE_X4Y81.C        Tilo                  0.097   N72
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<5>11_SW0
    SLICE_X4Y83.C1       net (fanout=1)        0.788   N72
    SLICE_X4Y83.CLK      Tas                   0.065   currentCharIndex<5>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<5>11
                                                       currentCharIndex_5
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (0.785ns logic, 3.029ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               currentCharIndex_6 (FF)
  Destination:          currentCharIndex_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.097 - 0.118)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: currentCharIndex_6 to currentCharIndex_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y83.AQ       Tcko                  0.341   currentCharIndex<7>
                                                       currentCharIndex_6
    SLICE_X4Y84.B2       net (fanout=17)       0.782   currentCharIndex<6>
    SLICE_X4Y84.B        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<6>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A311
    SLICE_X7Y83.B2       net (fanout=7)        0.641   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A31
    SLICE_X7Y83.B        Tilo                  0.097   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<4>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_A41
    SLICE_X4Y81.C2       net (fanout=5)        0.853   Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_A<3>
    SLICE_X4Y81.C        Tilo                  0.097   N72
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<5>11_SW0
    SLICE_X4Y83.C1       net (fanout=1)        0.788   N72
    SLICE_X4Y83.CLK      Tas                   0.065   currentCharIndex<5>
                                                       Mmux_currentCharIndex[7]_GND_1_o_mux_38_OUT_rs_xor<5>11
                                                       currentCharIndex_5
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (0.697ns logic, 3.064ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result14_RAMA (SLICE_X6Y78.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_6 (FF)
  Destination:          Mram_result14_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_6 to Mram_result14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y86.CQ       Tcko                  0.341   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_6
    SLICE_X8Y83.B5       net (fanout=15)       0.778   sizeOfDataInByte<6>
    SLICE_X8Y83.B        Tilo                  0.097   N181
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW0
    SLICE_X10Y83.C3      net (fanout=4)        0.695   N39
    SLICE_X10Y83.C       Tilo                  0.097   encrypt_Ready
                                                       _n029411
    SLICE_X8Y82.A1       net (fanout=8)        0.796   encrypt_Ready_encrypt_Ack_AND_4_o_0
    SLICE_X8Y82.A        Tilo                  0.097   write_ctrl3
                                                       write_ctrl3
    SLICE_X6Y78.CE       net (fanout=3)        0.628   write_ctrl3
    SLICE_X6Y78.CLK      Tceck                 0.384   Mram_result14_RAMD_O
                                                       Mram_result14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (1.016ns logic, 2.897ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_7 (FF)
  Destination:          Mram_result14_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_7 to Mram_result14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y86.DQ       Tcko                  0.341   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_7
    SLICE_X8Y83.B1       net (fanout=14)       0.760   sizeOfDataInByte<7>
    SLICE_X8Y83.B        Tilo                  0.097   N181
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW0
    SLICE_X10Y83.C3      net (fanout=4)        0.695   N39
    SLICE_X10Y83.C       Tilo                  0.097   encrypt_Ready
                                                       _n029411
    SLICE_X8Y82.A1       net (fanout=8)        0.796   encrypt_Ready_encrypt_Ack_AND_4_o_0
    SLICE_X8Y82.A        Tilo                  0.097   write_ctrl3
                                                       write_ctrl3
    SLICE_X6Y78.CE       net (fanout=3)        0.628   write_ctrl3
    SLICE_X6Y78.CLK      Tceck                 0.384   Mram_result14_RAMD_O
                                                       Mram_result14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.016ns logic, 2.879ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_2 (FF)
  Destination:          Mram_result14_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_2 to Mram_result14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y87.CQ       Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_2
    SLICE_X9Y83.B1       net (fanout=11)       0.751   sizeOfDataInByte<2>
    SLICE_X9Y83.B        Tilo                  0.097   index[7]_sizeOfDataInByte[7]_LessThan_51_o1
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o2
    SLICE_X10Y83.C1      net (fanout=4)        0.621   index[7]_sizeOfDataInByte[7]_LessThan_51_o1
    SLICE_X10Y83.C       Tilo                  0.097   encrypt_Ready
                                                       _n029411
    SLICE_X8Y82.A1       net (fanout=8)        0.796   encrypt_Ready_encrypt_Ack_AND_4_o_0
    SLICE_X8Y82.A        Tilo                  0.097   write_ctrl3
                                                       write_ctrl3
    SLICE_X6Y78.CE       net (fanout=3)        0.628   write_ctrl3
    SLICE_X6Y78.CLK      Tceck                 0.384   Mram_result14_RAMD_O
                                                       Mram_result14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.068ns logic, 2.796ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result14_RAMB (SLICE_X6Y78.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_6 (FF)
  Destination:          Mram_result14_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_6 to Mram_result14_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y86.CQ       Tcko                  0.341   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_6
    SLICE_X8Y83.B5       net (fanout=15)       0.778   sizeOfDataInByte<6>
    SLICE_X8Y83.B        Tilo                  0.097   N181
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW0
    SLICE_X10Y83.C3      net (fanout=4)        0.695   N39
    SLICE_X10Y83.C       Tilo                  0.097   encrypt_Ready
                                                       _n029411
    SLICE_X8Y82.A1       net (fanout=8)        0.796   encrypt_Ready_encrypt_Ack_AND_4_o_0
    SLICE_X8Y82.A        Tilo                  0.097   write_ctrl3
                                                       write_ctrl3
    SLICE_X6Y78.CE       net (fanout=3)        0.628   write_ctrl3
    SLICE_X6Y78.CLK      Tceck                 0.384   Mram_result14_RAMD_O
                                                       Mram_result14_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (1.016ns logic, 2.897ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_7 (FF)
  Destination:          Mram_result14_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_7 to Mram_result14_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y86.DQ       Tcko                  0.341   sizeOfDataInByte<7>
                                                       sizeOfDataInByte_7
    SLICE_X8Y83.B1       net (fanout=14)       0.760   sizeOfDataInByte<7>
    SLICE_X8Y83.B        Tilo                  0.097   N181
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o1_SW0
    SLICE_X10Y83.C3      net (fanout=4)        0.695   N39
    SLICE_X10Y83.C       Tilo                  0.097   encrypt_Ready
                                                       _n029411
    SLICE_X8Y82.A1       net (fanout=8)        0.796   encrypt_Ready_encrypt_Ack_AND_4_o_0
    SLICE_X8Y82.A        Tilo                  0.097   write_ctrl3
                                                       write_ctrl3
    SLICE_X6Y78.CE       net (fanout=3)        0.628   write_ctrl3
    SLICE_X6Y78.CLK      Tceck                 0.384   Mram_result14_RAMD_O
                                                       Mram_result14_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.016ns logic, 2.879ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sizeOfDataInByte_2 (FF)
  Destination:          Mram_result14_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.629 - 0.620)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sizeOfDataInByte_2 to Mram_result14_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y87.CQ       Tcko                  0.393   sizeOfDataInByte<3>
                                                       sizeOfDataInByte_2
    SLICE_X9Y83.B1       net (fanout=11)       0.751   sizeOfDataInByte<2>
    SLICE_X9Y83.B        Tilo                  0.097   index[7]_sizeOfDataInByte[7]_LessThan_51_o1
                                                       index[7]_sizeOfDataInByte[7]_LessThan_51_o2
    SLICE_X10Y83.C1      net (fanout=4)        0.621   index[7]_sizeOfDataInByte[7]_LessThan_51_o1
    SLICE_X10Y83.C       Tilo                  0.097   encrypt_Ready
                                                       _n029411
    SLICE_X8Y82.A1       net (fanout=8)        0.796   encrypt_Ready_encrypt_Ack_AND_4_o_0
    SLICE_X8Y82.A        Tilo                  0.097   write_ctrl3
                                                       write_ctrl3
    SLICE_X6Y78.CE       net (fanout=3)        0.628   write_ctrl3
    SLICE_X6Y78.CLK      Tceck                 0.384   Mram_result14_RAMD_O
                                                       Mram_result14_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.068ns logic, 2.796ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point receiver/Ready (SLICE_X33Y97.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/State_FSM_FFd2 (FF)
  Destination:          receiver/Ready (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.280ns (0.842 - 0.562)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/State_FSM_FFd2 to receiver/Ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.BQ     Tcko                  0.141   receiver/State_FSM_FFd2
                                                       receiver/State_FSM_FFd2
    SLICE_X33Y97.A5      net (fanout=11)       0.284   receiver/State_FSM_FFd2
    SLICE_X33Y97.CLK     Tah         (-Th)     0.046   receiver/Ready
                                                       receiver/Ready_glue_set
                                                       receiver/Ready
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.095ns logic, 0.284ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point receiver/Count_11 (SLICE_X37Y99.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Count_10 (FF)
  Destination:          receiver/Count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.277ns (0.841 - 0.564)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Count_10 to receiver/Count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y100.AQ     Tcko                  0.141   receiver/Count<13>
                                                       receiver/Count_10
    SLICE_X37Y99.D2      net (fanout=4)        0.309   receiver/Count<10>
    SLICE_X37Y99.CLK     Tah         (-Th)     0.061   receiver/Count<11>
                                                       receiver/Mcount_Count_eqn_111
                                                       receiver/Count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.080ns logic, 0.309ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result (RAMB18_X0Y33.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               index_6 (FF)
  Destination:          Mram_result (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.116 - 0.064)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: index_6 to Mram_result
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X9Y81.CQ            Tcko                  0.141   index<7>
                                                            index_6
    RAMB18_X0Y33.ADDRARDADDR9 net (fanout=9)        0.212   index<6>
    RAMB18_X0Y33.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   Mram_result
                                                            Mram_result
    ------------------------------------------------------  ---------------------------
    Total                                           0.170ns (-0.042ns logic, 0.212ns route)
                                                            (-24.7% logic, 124.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_result/CLKARDCLK
  Logical resource: Mram_result/CLKARDCLK
  Location pin: RAMB18_X0Y33.CLKARDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_userData/CLKARDCLK
  Logical resource: Mram_userData/CLKARDCLK
  Location pin: RAMB18_X0Y34.RDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: N34/CLK
  Logical resource: Mram_userData162/DP/CLK
  Location pin: SLICE_X2Y85.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    3.995|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7560 paths, 0 nets, and 1471 connections

Design statistics:
   Minimum period:   3.995ns{1}   (Maximum frequency: 250.313MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 21 16:20:28 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



