m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Eclock_divider
Z1 w1675277695
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
l0
L7
V<afa>64UjEQH]]^OXYBGD1
Z9 OV;C;10.1d;51
31
Z10 !s108 1681480534.914000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 kkJkzg`S9>Uh:d>`IL6c[2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 clock_divider 0 22 <afa>64UjEQH]]^OXYBGD1
l20
L16
VP46Z5ngcMi1E`[U56KMS22
R9
31
R10
R11
R12
R13
R14
!s100 eg>ZV3=k;9E@8k4mm6<>S2
!i10b 1
Emram_controller
Z15 w1681480347
R2
R3
R4
R5
R6
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
l0
L11
Vo[Z@kdFC@^I1aDz4Z>aQd3
R9
31
Z18 !s108 1681480535.358000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
Z20 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
R13
R14
!s100 I4G8YaUH[fITOPGz8LiSd3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 mram_controller 0 22 o[Z@kdFC@^I1aDz4Z>aQd3
l36
L32
VEn_PNigoJH;h;?7Q0m8H@0
R9
31
R18
R19
R20
R13
R14
!s100 UjzLo]WjMW8`dG7:9NDKJ0
!i10b 1
Emulti_or
R15
R2
R3
R4
R5
R6
Z21 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Multi_OR.vhd
Z22 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Multi_OR.vhd
l0
L7
VBO`7o24F;JTLNhY[LCUcU3
R9
31
Z23 !s108 1681480535.681000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Multi_OR.vhd|
Z25 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Multi_OR.vhd|
R13
R14
!s100 k]8FoFF2bjgZb_W:8b]661
!i10b 1
Aarc1
R2
R3
R4
R5
DEx4 work 8 multi_or 0 22 BO`7o24F;JTLNhY[LCUcU3
l21
L19
VQDTQz[K@S^ebLn`[@Q2ek1
R9
31
R23
R24
R25
R13
R14
!s100 blaA77ReHC<GgNNkzUah10
!i10b 1
Eread_adc_manager
Z26 w1681481258
R2
R3
R4
R5
R6
Z27 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
Z28 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
l0
L7
V0N4PQdM`<oTGGdnC8>jkI0
R9
32
Z29 !s108 1681481277.756000
Z30 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
Z31 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
Z32 o-work work -O0
R14
!s100 mg^TDP1PJd@2QPOlVh8C]0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 16 read_adc_manager 0 22 0N4PQdM`<oTGGdnC8>jkI0
l25
L22
V@EUM7zI<]=HnP8Nl0zO;P1
R9
32
R29
R30
R31
R32
R14
!s100 EW[V`;1@[25d5LFN^Gd=72
!i10b 1
Esetup_manager
Z33 w1681480689
R2
R3
R4
R5
R6
Z34 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
Z35 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
l0
L7
VkNUnd^hXd3T8SEBmg<@2L1
R9
32
Z36 !s108 1681480703.215000
Z37 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
Z38 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
R32
R14
!s100 HRdi0kQO0J;`OWWiOg1^_0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 setup_manager 0 22 kNUnd^hXd3T8SEBmg<@2L1
l23
L21
V62e^ZIGzPl<KmjCg;h;CA0
R9
32
R36
R37
R38
R32
R14
!s100 >5fYz6eh<nIV8g<XFnjW?0
!i10b 1
Espi_controller
Z39 w1681480348
R2
R3
R4
R5
R6
Z40 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
Z41 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
l0
L9
V^>BQ9dEGE?bJ`CTD]4kf<3
R9
31
Z42 !s108 1681480535.166000
Z43 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z44 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
R13
R14
!s100 zL@Vi^VS_4HP=Vf60h=;h3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 14 spi_controller 0 22 ^>BQ9dEGE?bJ`CTD]4kf<3
l72
L26
V3A`^Bh:ElaeMfOIG>kgUF1
R9
31
R42
R43
R44
R13
R14
!s100 Vbk@M2d=;03DU1oP3GeH12
!i10b 1
Espi_tx
R39
R2
R3
R4
R5
R6
Z45 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z46 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
VNR_T6:U@:cB]1nEUfM3D]3
R9
31
Z47 !s108 1681480535.234000
Z48 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z49 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
R13
R14
!s100 9F=BPVQcO_H=DG`@CkSWB3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 NR_T6:U@:cB]1nEUfM3D]3
l35
L22
Vza[oK]_F1]I9U@m491?K?0
R9
31
R47
R48
R49
R13
R14
!s100 K`2m^faGNgQb@FCe8H^_j1
!i10b 1
Estate_manager
R39
R2
R3
R4
R5
R6
Z50 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
Z51 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
l0
L7
V7@z@7WCO2KNG20<H30N`42
R9
31
Z52 !s108 1681480535.422000
Z53 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
Z54 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
R13
R14
!s100 zC4<BBK[Gi8nekoW9fHY>2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 state_manager 0 22 7@z@7WCO2KNG20<H30N`42
l26
L22
VmTBOD@H=B1O>7YYjoXLoN0
R9
31
R52
R53
R54
R13
R14
!s100 _=P8o@3]FMOWNY052DFm=2
!i10b 1
Etestbenchas
R39
R2
R3
R4
R5
R6
Z55 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z56 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
V0a@5KG6gLY6NLcg=RO7@L1
R9
31
Z57 !s108 1681480535.748000
Z58 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z59 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
R13
R14
!s100 JCbIaeN<CK:SzhCj;_n0g3
!i10b 1
Auni_projektas_arch
R2
R3
R4
R5
DEx4 work 11 testbenchas 0 22 0a@5KG6gLY6NLcg=RO7@L1
l127
L14
V72<;hk@__Zm5JND3<b0C@0
R9
31
R57
R58
R59
R13
R14
!s100 8THi=i2>@KM7mm`2DhjU92
!i10b 1
Euart_controller
R39
R2
R3
R4
R5
R6
Z60 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z61 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L7
VdZJ=KZj3l=<zS]600kGXf2
R9
31
Z62 !s108 1681480534.978000
Z63 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z64 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
R13
R14
!s100 d;m3E5XB]2ZIZ@@DPHYTE0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 dZJ=KZj3l=<zS]600kGXf2
l69
L20
VU>T=Go<85dNM_S?WIG^:?0
R9
31
R62
R63
R64
R13
R14
!s100 iOWW<1XXV1ccT<`2VUB3h1
!i10b 1
Euart_fifo_wizard
R1
R4
R5
R6
Z65 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z66 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
VkPMA?<I:3BohhMEPM36VC3
R9
31
Z67 !s108 1681480535.102000
Z68 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z69 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
R13
R14
!s100 =<Ofg0c3hRkJnDCZUK5Qk1
!i10b 1
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 kPMA?<I:3BohhMEPM36VC3
l85
L55
V4FfC4F]KUU]l1H2I82jQj2
R9
31
R67
R68
R69
R13
R14
!s100 M>Q<kV1^YeQ8jO9V;ZRFa2
!i10b 1
Euart_tx
R1
R2
R3
R4
R5
R6
Z70 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z71 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L10
VB1[jgUGUUn5fhRWWWgT0]1
R9
31
Z72 !s108 1681480535.042000
Z73 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z74 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
R13
R14
!s100 aC5jh4o1^0CiBkF56hGUU3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 B1[jgUGUUn5fhRWWWgT0]1
l31
L24
VM0]cf:PiX_GXNH_]hEE2^1
R9
31
R72
R73
R74
R13
R14
!s100 RIm6SX3ALkM>LJPT8hDDg3
!i10b 1
Euni_projektas
Z75 w1681480479
R2
R3
R4
R5
R6
Z76 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z77 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
VoBcGRQGU4C_bUHLKiLOl11
R9
31
Z78 !s108 1681480534.818000
Z79 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z80 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R13
R14
!s100 G_`TVoM6aYnE1nCTeOB7b2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 oBcGRQGU4C_bUHLKiLOl11
l369
L52
V;B17aD679aIHCW4ij?@Tl3
R9
31
R78
R79
R80
R13
R14
!s100 6cB7OQ87d2?>XHWbV3XCV0
!i10b 1
Ewizard_spi_fifo
Z81 w1681480349
R4
R5
R6
Z82 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
Z83 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
l0
L42
VD^_hMGXQ:Gb^a7`Z41m0_3
R9
31
Z84 !s108 1681480535.298000
Z85 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
Z86 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
R13
R14
!s100 iXYb4lzRU]hoTz`TM4jSd2
!i10b 1
Asyn
R4
R5
DEx4 work 15 wizard_spi_fifo 0 22 D^_hMGXQ:Gb^a7`Z41m0_3
l85
L55
VGAC:9NM]k6;]^j_:HdBIA0
R9
31
R84
R85
R86
R13
R14
!s100 AWLgO7mS@7W^7O`e>5Iac2
!i10b 1
Ewrite_out_mram_manager
Z87 w1681481449
R2
R3
R4
R5
R6
Z88 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
Z89 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
l0
L7
VP6VFK_VCN1KUOPfe>hfX`0
!s100 =6gB2>X]18c6HOTDgdVno2
R9
32
!i10b 1
Z90 !s108 1681481461.768000
Z91 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
Z92 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
R32
R14
Aarc
R2
R3
R4
R5
Z93 DEx4 work 22 write_out_mram_manager 0 22 P6VFK_VCN1KUOPfe>hfX`0
l30
L26
V8OTf]?XQL9SIFe21E`V7_0
!s100 2kFJGQJRCBjC5ceGLzSS_0
R9
32
!i10b 1
R90
R91
R92
R32
R14
