

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Mon Mar  4 23:38:33 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.50|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     265|     290|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      81|
|Register         |        -|      -|     353|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     618|     371|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_3_s_fu_432_p2              |     +    |      0|   0|  16|          16|          16|
    |tmp10_fu_402_p2                   |     +    |      0|   0|  16|          16|          16|
    |tmp11_fu_408_p2                   |     +    |      0|   0|  16|          16|          16|
    |tmp12_fu_414_p2                   |     +    |      0|  53|  21|          16|          16|
    |tmp13_fu_420_p2                   |     +    |      0|   0|  16|          16|          16|
    |tmp14_fu_426_p2                   |     +    |      0|   0|  16|          16|          16|
    |tmp1_fu_348_p2                    |     +    |      0|   0|  16|          16|          16|
    |tmp2_fu_354_p2                    |     +    |      0|  53|  21|          16|          16|
    |tmp3_fu_360_p2                    |     +    |      0|   0|  16|          16|          16|
    |tmp4_fu_366_p2                    |     +    |      0|   0|  16|          16|          16|
    |tmp5_fu_372_p2                    |     +    |      0|  53|  21|          16|          16|
    |tmp6_fu_378_p2                    |     +    |      0|   0|  16|          16|          16|
    |tmp7_fu_384_p2                    |     +    |      0|   0|  16|          16|          16|
    |tmp8_fu_390_p2                    |     +    |      0|  53|  21|          16|          16|
    |tmp9_fu_396_p2                    |     +    |      0|  53|  21|          16|          16|
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state2_io                |    and   |      0|   0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|   0|   2|           1|           1|
    |ap_condition_440                  |    and   |      0|   0|   2|           1|           1|
    |ap_predicate_op10_read_state1     |    and   |      0|   0|   2|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|   0|   2|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|   0|   2|           1|           1|
    |tmp_nbreadreq_fu_124_p4           |    and   |      0|   0|   2|           1|           0|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|   0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 265| 290|         254|         253|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |currentState                |   9|          2|    2|          4|
    |i_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_V_data_V_1_state     |  15|          3|    2|          6|
    |o_data_V_last_V_1_state     |  15|          3|    2|          6|
    |storemerge_phi_fu_156_p4    |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  81|         17|   42|         90|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_562  |   2|   0|    2|          0|
    |currentState                                |   2|   0|    2|          0|
    |currentState_load_reg_562                   |   2|   0|    2|          0|
    |o_data_V_data_V_1_payload_A                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                     |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                     |   2|   0|    2|          0|
    |phaseClass0_V_0                             |  16|   0|   16|          0|
    |phaseClass0_V_1                             |  16|   0|   16|          0|
    |phaseClass0_V_10                            |  16|   0|   16|          0|
    |phaseClass0_V_11                            |  16|   0|   16|          0|
    |phaseClass0_V_12                            |  16|   0|   16|          0|
    |phaseClass0_V_13                            |  16|   0|   16|          0|
    |phaseClass0_V_14                            |  16|   0|   16|          0|
    |phaseClass0_V_15                            |  16|   0|   16|          0|
    |phaseClass0_V_2                             |  16|   0|   16|          0|
    |phaseClass0_V_3                             |  16|   0|   16|          0|
    |phaseClass0_V_4                             |  16|   0|   16|          0|
    |phaseClass0_V_5                             |  16|   0|   16|          0|
    |phaseClass0_V_6                             |  16|   0|   16|          0|
    |phaseClass0_V_7                             |  16|   0|   16|          0|
    |phaseClass0_V_8                             |  16|   0|   16|          0|
    |phaseClass0_V_9                             |  16|   0|   16|          0|
    |tmp_15_reg_570                              |  16|   0|   16|          0|
    |tmp_reg_566                                 |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 353|   0|  353|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 2.06ns
ST_1: start_V_read (43)  [1/1] 0.00ns
.preheader578.preheader:7  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_1: currentState_load (56)  [1/1] 0.00ns  loc: correlator.cpp:205
.preheader578.preheader:20  %currentState_load = load i2* @currentState, align 1

ST_1: StgValue_6 (72)  [1/1] 1.97ns  loc: correlator.cpp:205
.preheader578.preheader:36  switch i2 %currentState_load, label %.loopexit [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %.loopexit.loopexit
  ]

ST_1: StgValue_7 (112)  [1/1] 1.03ns  loc: correlator.cpp:245
.loopexit.loopexit:38  store i2 1, i2* @currentState, align 1

ST_1: tmp (115)  [1/1] 0.00ns  loc: correlator.cpp:212
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)

ST_1: StgValue_9 (116)  [1/1] 1.03ns  loc: correlator.cpp:212
:1  br i1 %tmp, label %._crit_edge829.0, label %.loopexit436

ST_1: empty (118)  [1/1] 0.00ns  loc: correlator.cpp:213
._crit_edge829.0:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

ST_1: tmp_data_V_3 (119)  [1/1] 0.00ns  loc: correlator.cpp:213
._crit_edge829.0:1  %tmp_data_V_3 = extractvalue { i32, i1 } %empty, 0

ST_1: tmp_15 (120)  [1/1] 0.00ns  loc: correlator.cpp:216
._crit_edge829.0:2  %tmp_15 = trunc i32 %tmp_data_V_3 to i16

ST_1: StgValue_13 (121)  [1/1] 0.00ns  loc: correlator.cpp:216
._crit_edge829.0:3  store i16 %tmp_15, i16* @newVal_V, align 2

ST_1: StgValue_14 (138)  [1/1] 1.03ns
._crit_edge829.0:20  br label %.loopexit436

ST_1: storemerge (140)  [1/1] 0.00ns
.loopexit436:0  %storemerge = phi i2 [ -2, %._crit_edge829.0 ], [ 1, %2 ]

ST_1: StgValue_16 (141)  [1/1] 1.03ns  loc: correlator.cpp:223
.loopexit436:1  store i2 %storemerge, i2* @currentState, align 1

ST_1: StgValue_17 (144)  [1/1] 0.00ns  loc: correlator.cpp:207
:0  br i1 %start_V_read, label %1, label %._crit_edge828

ST_1: StgValue_18 (146)  [1/1] 1.03ns  loc: correlator.cpp:208
:0  store i2 1, i2* @currentState, align 1


 <State 2>: 5.50ns
ST_2: phaseClass0_V_14_loa (57)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:21  %phaseClass0_V_14_loa = load i16* @phaseClass0_V_14, align 2

ST_2: phaseClass0_V_13_loa (58)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:22  %phaseClass0_V_13_loa = load i16* @phaseClass0_V_13, align 2

ST_2: phaseClass0_V_12_loa (59)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:23  %phaseClass0_V_12_loa = load i16* @phaseClass0_V_12, align 2

ST_2: phaseClass0_V_11_loa (60)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:24  %phaseClass0_V_11_loa = load i16* @phaseClass0_V_11, align 2

ST_2: phaseClass0_V_10_loa (61)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:25  %phaseClass0_V_10_loa = load i16* @phaseClass0_V_10, align 2

ST_2: phaseClass0_V_9_load (62)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:26  %phaseClass0_V_9_load = load i16* @phaseClass0_V_9, align 2

ST_2: phaseClass0_V_8_load (63)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:27  %phaseClass0_V_8_load = load i16* @phaseClass0_V_8, align 2

ST_2: phaseClass0_V_7_load (64)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:28  %phaseClass0_V_7_load = load i16* @phaseClass0_V_7, align 2

ST_2: phaseClass0_V_6_load (65)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:29  %phaseClass0_V_6_load = load i16* @phaseClass0_V_6, align 2

ST_2: phaseClass0_V_5_load (66)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:30  %phaseClass0_V_5_load = load i16* @phaseClass0_V_5, align 2

ST_2: phaseClass0_V_4_load (67)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:31  %phaseClass0_V_4_load = load i16* @phaseClass0_V_4, align 2

ST_2: phaseClass0_V_3_load (68)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:32  %phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2

ST_2: phaseClass0_V_2_load (69)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:33  %phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 2

ST_2: phaseClass0_V_1_load (70)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:34  %phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2

ST_2: phaseClass0_V_0_load (71)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:35  %phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 2

ST_2: phaseClass0_V_15_loa (74)  [1/1] 0.00ns  loc: correlator.cpp:236
.loopexit.loopexit:0  %phaseClass0_V_15_loa = load i16* @phaseClass0_V_15, align 2

ST_2: Phase0_V_8_load (75)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:1  %Phase0_V_8_load = load i16* @Phase0_V_8, align 16

ST_2: StgValue_36 (76)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:2  store i16 %Phase0_V_8_load, i16* @Phase0_V_9, align 2

ST_2: Phase0_V_7_load (77)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:3  %Phase0_V_7_load = load i16* @Phase0_V_7, align 2

ST_2: StgValue_38 (78)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:4  store i16 %Phase0_V_7_load, i16* @Phase0_V_8, align 16

ST_2: Phase0_V_6_load (79)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:5  %Phase0_V_6_load = load i16* @Phase0_V_6, align 4

ST_2: StgValue_40 (80)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:6  store i16 %Phase0_V_6_load, i16* @Phase0_V_7, align 2

ST_2: Phase0_V_5_load (81)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:7  %Phase0_V_5_load = load i16* @Phase0_V_5, align 2

ST_2: StgValue_42 (82)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:8  store i16 %Phase0_V_5_load, i16* @Phase0_V_6, align 4

ST_2: Phase0_V_4_load (83)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:9  %Phase0_V_4_load = load i16* @Phase0_V_4, align 8

ST_2: StgValue_44 (84)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:10  store i16 %Phase0_V_4_load, i16* @Phase0_V_5, align 2

ST_2: Phase0_V_3_load (85)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:11  %Phase0_V_3_load = load i16* @Phase0_V_3, align 2

ST_2: StgValue_46 (86)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:12  store i16 %Phase0_V_3_load, i16* @Phase0_V_4, align 8

ST_2: Phase0_V_2_load (87)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:13  %Phase0_V_2_load = load i16* @Phase0_V_2, align 4

ST_2: StgValue_48 (88)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:14  store i16 %Phase0_V_2_load, i16* @Phase0_V_3, align 2

ST_2: Phase0_V_1_load (89)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:15  %Phase0_V_1_load = load i16* @Phase0_V_1, align 2

ST_2: StgValue_50 (90)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:16  store i16 %Phase0_V_1_load, i16* @Phase0_V_2, align 4

ST_2: Phase0_V_0_load (91)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:17  %Phase0_V_0_load = load i16* @Phase0_V_0, align 16

ST_2: StgValue_52 (92)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:18  store i16 %Phase0_V_0_load, i16* @Phase0_V_1, align 2

ST_2: tmp1 (93)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:19  %tmp1 = add i16 %phaseClass0_V_2_load, %phaseClass0_V_1_load

ST_2: tmp2 (94)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:20  %tmp2 = add i16 %phaseClass0_V_3_load, %phaseClass0_V_4_load

ST_2: tmp3 (95)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:21  %tmp3 = add i16 %tmp2, %tmp1

ST_2: tmp4 (96)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:22  %tmp4 = add i16 %phaseClass0_V_7_load, %phaseClass0_V_8_load

ST_2: tmp5 (97)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:23  %tmp5 = add i16 %phaseClass0_V_5_load, %phaseClass0_V_6_load

ST_2: tmp6 (98)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:24  %tmp6 = add i16 %tmp5, %tmp4

ST_2: tmp7 (99)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:25  %tmp7 = add i16 %tmp6, %tmp3

ST_2: tmp8 (100)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:26  %tmp8 = add i16 %phaseClass0_V_15_loa, %phaseClass0_V_13_loa

ST_2: tmp9 (101)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:27  %tmp9 = add i16 %phaseClass0_V_14_loa, %phaseClass0_V_11_loa

ST_2: tmp10 (102)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:28  %tmp10 = add i16 %tmp9, %tmp8

ST_2: tmp11 (103)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:29  %tmp11 = add i16 %phaseClass0_V_12_loa, %phaseClass0_V_9_load

ST_2: tmp12 (104)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:30  %tmp12 = add i16 %phaseClass0_V_10_loa, %phaseClass0_V_0_load

ST_2: tmp13 (105)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:31  %tmp13 = add i16 %tmp12, %tmp11

ST_2: tmp14 (106)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:32  %tmp14 = add i16 %tmp13, %tmp10

ST_2: p_Val2_3_s (107)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:33  %p_Val2_3_s = add i16 %tmp14, %tmp7

ST_2: StgValue_68 (108)  [1/1] 0.00ns  loc: correlator.cpp:236
.loopexit.loopexit:34  store i16 %p_Val2_3_s, i16* @corHelperI_V, align 2

ST_2: StgValue_69 (109)  [1/1] 0.00ns  loc: correlator.cpp:241
.loopexit.loopexit:35  store i16 %p_Val2_3_s, i16* @Phase0_V_0, align 16

ST_2: tmp_data_V (110)  [1/1] 0.00ns  loc: correlator.cpp:242
.loopexit.loopexit:36  %tmp_data_V = call i32 @llvm.part.set.i32.i16(i32 undef, i16 %p_Val2_3_s, i32 0, i32 15)

ST_2: StgValue_71 (111)  [2/2] 0.00ns  loc: correlator.cpp:244
.loopexit.loopexit:37  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)

ST_2: StgValue_72 (122)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:4  store i16 %phaseClass0_V_14_loa, i16* @phaseClass0_V_15, align 2

ST_2: StgValue_73 (123)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:5  store i16 %phaseClass0_V_13_loa, i16* @phaseClass0_V_14, align 4

ST_2: StgValue_74 (124)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:6  store i16 %phaseClass0_V_12_loa, i16* @phaseClass0_V_13, align 2

ST_2: StgValue_75 (125)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:7  store i16 %phaseClass0_V_11_loa, i16* @phaseClass0_V_12, align 8

ST_2: StgValue_76 (126)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:8  store i16 %phaseClass0_V_10_loa, i16* @phaseClass0_V_11, align 2

ST_2: StgValue_77 (127)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:9  store i16 %phaseClass0_V_9_load, i16* @phaseClass0_V_10, align 4

ST_2: StgValue_78 (128)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:10  store i16 %phaseClass0_V_8_load, i16* @phaseClass0_V_9, align 2

ST_2: StgValue_79 (129)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:11  store i16 %phaseClass0_V_7_load, i16* @phaseClass0_V_8, align 16

ST_2: StgValue_80 (130)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:12  store i16 %phaseClass0_V_6_load, i16* @phaseClass0_V_7, align 2

ST_2: StgValue_81 (131)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:13  store i16 %phaseClass0_V_5_load, i16* @phaseClass0_V_6, align 4

ST_2: StgValue_82 (132)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:14  store i16 %phaseClass0_V_4_load, i16* @phaseClass0_V_5, align 2

ST_2: StgValue_83 (133)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:15  store i16 %phaseClass0_V_3_load, i16* @phaseClass0_V_4, align 8

ST_2: StgValue_84 (134)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:16  store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2

ST_2: StgValue_85 (135)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:17  store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 4

ST_2: StgValue_86 (136)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:18  store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2

ST_2: StgValue_87 (137)  [1/1] 0.00ns  loc: correlator.cpp:222
._crit_edge829.0:19  store i16 %tmp_15, i16* @phaseClass0_V_0, align 16


 <State 3>: 0.00ns
ST_3: StgValue_88 (36)  [1/1] 0.00ns
.preheader578.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !71

ST_3: StgValue_89 (37)  [1/1] 0.00ns
.preheader578.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !75

ST_3: StgValue_90 (38)  [1/1] 0.00ns
.preheader578.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !79

ST_3: StgValue_91 (39)  [1/1] 0.00ns
.preheader578.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !83

ST_3: StgValue_92 (40)  [1/1] 0.00ns
.preheader578.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !87

ST_3: StgValue_93 (41)  [1/1] 0.00ns
.preheader578.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !93

ST_3: StgValue_94 (42)  [1/1] 0.00ns
.preheader578.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind

ST_3: StgValue_95 (44)  [1/1] 0.00ns  loc: correlator.cpp:12
.preheader578.preheader:8  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_96 (45)  [1/1] 0.00ns  loc: correlator.cpp:14
.preheader578.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_97 (46)  [1/1] 0.00ns  loc: correlator.cpp:15
.preheader578.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_98 (47)  [1/1] 0.00ns  loc: correlator.cpp:16
.preheader578.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_99 (48)  [1/1] 0.00ns  loc: correlator.cpp:18
.preheader578.preheader:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: StgValue_100 (49)  [1/1] 0.00ns  loc: correlator.cpp:165
.preheader578.preheader:13  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_101 (50)  [1/1] 0.00ns  loc: correlator.cpp:172
.preheader578.preheader:14  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str)

ST_3: StgValue_102 (51)  [1/1] 0.00ns  loc: correlator.cpp:182
.preheader578.preheader:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_103 (52)  [1/1] 0.00ns  loc: correlator.cpp:185
.preheader578.preheader:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_104 (53)  [1/1] 0.00ns  loc: correlator.cpp:190
.preheader578.preheader:17  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_105 (54)  [1/1] 0.00ns  loc: correlator.cpp:193
.preheader578.preheader:18  call void (...)* @_ssdm_op_SpecReset(i16* @corHelperI_V, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_106 (55)  [1/1] 0.00ns  loc: correlator.cpp:196
.preheader578.preheader:19  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_107 (111)  [1/2] 0.00ns  loc: correlator.cpp:244
.loopexit.loopexit:37  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)

ST_3: StgValue_108 (113)  [1/1] 0.00ns
.loopexit.loopexit:39  br label %.loopexit

ST_3: StgValue_109 (142)  [1/1] 0.00ns  loc: correlator.cpp:230
.loopexit436:2  br label %.loopexit

ST_3: StgValue_110 (147)  [1/1] 0.00ns  loc: correlator.cpp:209
:1  br label %._crit_edge828

ST_3: StgValue_111 (149)  [1/1] 0.00ns  loc: correlator.cpp:210
._crit_edge828:0  br label %.loopexit

ST_3: StgValue_112 (151)  [1/1] 0.00ns  loc: correlator.cpp:573
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ phaseClass0_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ Phase0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Phase0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ corHelperI_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
start_V_read         (read         ) [ 0111]
currentState_load    (load         ) [ 0111]
StgValue_6           (switch       ) [ 0000]
StgValue_7           (store        ) [ 0000]
tmp                  (nbreadreq    ) [ 0110]
StgValue_9           (br           ) [ 0000]
empty                (read         ) [ 0000]
tmp_data_V_3         (extractvalue ) [ 0000]
tmp_15               (trunc        ) [ 0110]
StgValue_13          (store        ) [ 0000]
StgValue_14          (br           ) [ 0000]
storemerge           (phi          ) [ 0000]
StgValue_16          (store        ) [ 0000]
StgValue_17          (br           ) [ 0000]
StgValue_18          (store        ) [ 0000]
phaseClass0_V_14_loa (load         ) [ 0000]
phaseClass0_V_13_loa (load         ) [ 0000]
phaseClass0_V_12_loa (load         ) [ 0000]
phaseClass0_V_11_loa (load         ) [ 0000]
phaseClass0_V_10_loa (load         ) [ 0000]
phaseClass0_V_9_load (load         ) [ 0000]
phaseClass0_V_8_load (load         ) [ 0000]
phaseClass0_V_7_load (load         ) [ 0000]
phaseClass0_V_6_load (load         ) [ 0000]
phaseClass0_V_5_load (load         ) [ 0000]
phaseClass0_V_4_load (load         ) [ 0000]
phaseClass0_V_3_load (load         ) [ 0000]
phaseClass0_V_2_load (load         ) [ 0000]
phaseClass0_V_1_load (load         ) [ 0000]
phaseClass0_V_0_load (load         ) [ 0000]
phaseClass0_V_15_loa (load         ) [ 0000]
Phase0_V_8_load      (load         ) [ 0000]
StgValue_36          (store        ) [ 0000]
Phase0_V_7_load      (load         ) [ 0000]
StgValue_38          (store        ) [ 0000]
Phase0_V_6_load      (load         ) [ 0000]
StgValue_40          (store        ) [ 0000]
Phase0_V_5_load      (load         ) [ 0000]
StgValue_42          (store        ) [ 0000]
Phase0_V_4_load      (load         ) [ 0000]
StgValue_44          (store        ) [ 0000]
Phase0_V_3_load      (load         ) [ 0000]
StgValue_46          (store        ) [ 0000]
Phase0_V_2_load      (load         ) [ 0000]
StgValue_48          (store        ) [ 0000]
Phase0_V_1_load      (load         ) [ 0000]
StgValue_50          (store        ) [ 0000]
Phase0_V_0_load      (load         ) [ 0000]
StgValue_52          (store        ) [ 0000]
tmp1                 (add          ) [ 0000]
tmp2                 (add          ) [ 0000]
tmp3                 (add          ) [ 0000]
tmp4                 (add          ) [ 0000]
tmp5                 (add          ) [ 0000]
tmp6                 (add          ) [ 0000]
tmp7                 (add          ) [ 0000]
tmp8                 (add          ) [ 0000]
tmp9                 (add          ) [ 0000]
tmp10                (add          ) [ 0000]
tmp11                (add          ) [ 0000]
tmp12                (add          ) [ 0000]
tmp13                (add          ) [ 0000]
tmp14                (add          ) [ 0000]
p_Val2_3_s           (add          ) [ 0000]
StgValue_68          (store        ) [ 0000]
StgValue_69          (store        ) [ 0000]
tmp_data_V           (partset      ) [ 0101]
StgValue_72          (store        ) [ 0000]
StgValue_73          (store        ) [ 0000]
StgValue_74          (store        ) [ 0000]
StgValue_75          (store        ) [ 0000]
StgValue_76          (store        ) [ 0000]
StgValue_77          (store        ) [ 0000]
StgValue_78          (store        ) [ 0000]
StgValue_79          (store        ) [ 0000]
StgValue_80          (store        ) [ 0000]
StgValue_81          (store        ) [ 0000]
StgValue_82          (store        ) [ 0000]
StgValue_83          (store        ) [ 0000]
StgValue_84          (store        ) [ 0000]
StgValue_85          (store        ) [ 0000]
StgValue_86          (store        ) [ 0000]
StgValue_87          (store        ) [ 0000]
StgValue_88          (specbitsmap  ) [ 0000]
StgValue_89          (specbitsmap  ) [ 0000]
StgValue_90          (specbitsmap  ) [ 0000]
StgValue_91          (specbitsmap  ) [ 0000]
StgValue_92          (specbitsmap  ) [ 0000]
StgValue_93          (specbitsmap  ) [ 0000]
StgValue_94          (spectopmodule) [ 0000]
StgValue_95          (specresource ) [ 0000]
StgValue_96          (specinterface) [ 0000]
StgValue_97          (specinterface) [ 0000]
StgValue_98          (specinterface) [ 0000]
StgValue_99          (specpipeline ) [ 0000]
StgValue_100         (specreset    ) [ 0000]
StgValue_101         (specreset    ) [ 0000]
StgValue_102         (specreset    ) [ 0000]
StgValue_103         (specreset    ) [ 0000]
StgValue_104         (specreset    ) [ 0000]
StgValue_105         (specreset    ) [ 0000]
StgValue_106         (specreset    ) [ 0000]
StgValue_107         (write        ) [ 0000]
StgValue_108         (br           ) [ 0000]
StgValue_109         (br           ) [ 0000]
StgValue_110         (br           ) [ 0000]
StgValue_111         (br           ) [ 0000]
StgValue_112         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="phaseClass0_V_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="phaseClass0_V_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="phaseClass0_V_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="phaseClass0_V_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="phaseClass0_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="phaseClass0_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="phaseClass0_V_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="phaseClass0_V_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="phaseClass0_V_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="phaseClass0_V_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="phaseClass0_V_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="phaseClass0_V_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="phaseClass0_V_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="phaseClass0_V_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="phaseClass0_V_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="newVal_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="phaseClass0_V_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="Phase0_V_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Phase0_V_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Phase0_V_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="Phase0_V_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="Phase0_V_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Phase0_V_4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Phase0_V_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Phase0_V_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Phase0_V_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="Phase0_V_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Phase0_V_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="corHelperI_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corHelperI_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="start_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_nbreadreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="33" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="32" slack="0"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_71/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="storemerge_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="155" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="storemerge_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_7/1 StgValue_18/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="currentState_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_data_V_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="33" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_15_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="StgValue_13_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="StgValue_16_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="phaseClass0_V_14_loa_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_14_loa/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="phaseClass0_V_13_loa_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_13_loa/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="phaseClass0_V_12_loa_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_12_loa/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="phaseClass0_V_11_loa_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_11_loa/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="phaseClass0_V_10_loa_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_10_loa/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="phaseClass0_V_9_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_9_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="phaseClass0_V_8_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_8_load/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="phaseClass0_V_7_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_7_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="phaseClass0_V_6_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_6_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="phaseClass0_V_5_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_5_load/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="phaseClass0_V_4_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_4_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="phaseClass0_V_3_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_3_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="phaseClass0_V_2_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_2_load/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="phaseClass0_V_1_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_1_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="phaseClass0_V_0_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_0_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="phaseClass0_V_15_loa_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_15_loa/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="Phase0_V_8_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_8_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_36_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="Phase0_V_7_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_7_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="StgValue_38_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="Phase0_V_6_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_6_load/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="StgValue_40_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="Phase0_V_5_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_5_load/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="StgValue_42_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="Phase0_V_4_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_4_load/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="StgValue_44_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="Phase0_V_3_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_3_load/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="StgValue_46_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="Phase0_V_2_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_2_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="StgValue_48_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="Phase0_V_1_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_1_load/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="StgValue_50_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="Phase0_V_0_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Phase0_V_0_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="StgValue_52_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp5_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp8_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp9_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp10_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp11_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp12_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp13_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp14_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Val2_3_s_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3_s/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="StgValue_68_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="StgValue_69_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_data_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="16" slack="0"/>
<pin id="454" dir="0" index="3" bw="1" slack="0"/>
<pin id="455" dir="0" index="4" bw="5" slack="0"/>
<pin id="456" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="StgValue_72_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="StgValue_73_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="16" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="StgValue_74_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="StgValue_75_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="StgValue_76_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="StgValue_77_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="StgValue_78_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="StgValue_79_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="StgValue_80_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="16" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="StgValue_81_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="StgValue_82_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="StgValue_83_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="StgValue_84_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="0"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="StgValue_85_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="16" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="StgValue_86_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="StgValue_87_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="1"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="start_V_read_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="2"/>
<pin id="560" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="562" class="1005" name="currentState_load_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="1"/>
<pin id="564" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_15_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_data_V_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="78" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="139"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="149"><net_src comp="92" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="94" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="134" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="156" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="242" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="246" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="238" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="234" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="348" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="222" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="218" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="230" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="226" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="366" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="360" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="254" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="198" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="194" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="206" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="390" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="202" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="214" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="210" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="250" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="408" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="402" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="384" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="68" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="432" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="66" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="457"><net_src comp="84" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="86" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="432" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="450" pin=4"/></net>

<net id="462"><net_src comp="450" pin="5"/><net_sink comp="142" pin=3"/></net>

<net id="467"><net_src comp="194" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="198" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="14" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="202" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="16" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="206" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="18" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="210" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="214" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="22" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="218" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="24" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="222" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="226" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="28" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="230" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="30" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="234" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="32" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="238" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="34" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="242" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="36" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="246" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="38" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="250" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="40" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="42" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="118" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="170" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="124" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="178" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="578"><net_src comp="450" pin="5"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="142" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_V_data_V | {3 }
	Port: o_data_V_last_V | {3 }
	Port: currentState | {1 }
	Port: phaseClass0_V_14 | {2 }
	Port: phaseClass0_V_13 | {2 }
	Port: phaseClass0_V_12 | {2 }
	Port: phaseClass0_V_11 | {2 }
	Port: phaseClass0_V_10 | {2 }
	Port: phaseClass0_V_9 | {2 }
	Port: phaseClass0_V_8 | {2 }
	Port: phaseClass0_V_7 | {2 }
	Port: phaseClass0_V_6 | {2 }
	Port: phaseClass0_V_5 | {2 }
	Port: phaseClass0_V_4 | {2 }
	Port: phaseClass0_V_3 | {2 }
	Port: phaseClass0_V_2 | {2 }
	Port: phaseClass0_V_1 | {2 }
	Port: phaseClass0_V_0 | {2 }
	Port: newVal_V | {1 }
	Port: phaseClass0_V_15 | {2 }
	Port: Phase0_V_8 | {2 }
	Port: Phase0_V_9 | {2 }
	Port: Phase0_V_7 | {2 }
	Port: Phase0_V_6 | {2 }
	Port: Phase0_V_5 | {2 }
	Port: Phase0_V_4 | {2 }
	Port: Phase0_V_3 | {2 }
	Port: Phase0_V_2 | {2 }
	Port: Phase0_V_1 | {2 }
	Port: Phase0_V_0 | {2 }
	Port: corHelperI_V | {2 }
 - Input state : 
	Port: correlator : i_data_V_data_V | {1 }
	Port: correlator : i_data_V_last_V | {1 }
	Port: correlator : start_V | {1 }
	Port: correlator : currentState | {1 }
	Port: correlator : phaseClass0_V_14 | {2 }
	Port: correlator : phaseClass0_V_13 | {2 }
	Port: correlator : phaseClass0_V_12 | {2 }
	Port: correlator : phaseClass0_V_11 | {2 }
	Port: correlator : phaseClass0_V_10 | {2 }
	Port: correlator : phaseClass0_V_9 | {2 }
	Port: correlator : phaseClass0_V_8 | {2 }
	Port: correlator : phaseClass0_V_7 | {2 }
	Port: correlator : phaseClass0_V_6 | {2 }
	Port: correlator : phaseClass0_V_5 | {2 }
	Port: correlator : phaseClass0_V_4 | {2 }
	Port: correlator : phaseClass0_V_3 | {2 }
	Port: correlator : phaseClass0_V_2 | {2 }
	Port: correlator : phaseClass0_V_1 | {2 }
	Port: correlator : phaseClass0_V_0 | {2 }
	Port: correlator : phaseClass0_V_15 | {2 }
	Port: correlator : Phase0_V_8 | {2 }
	Port: correlator : Phase0_V_7 | {2 }
	Port: correlator : Phase0_V_6 | {2 }
	Port: correlator : Phase0_V_5 | {2 }
	Port: correlator : Phase0_V_4 | {2 }
	Port: correlator : Phase0_V_3 | {2 }
	Port: correlator : Phase0_V_2 | {2 }
	Port: correlator : Phase0_V_1 | {2 }
	Port: correlator : Phase0_V_0 | {2 }
  - Chain level:
	State 1
		StgValue_6 : 1
		tmp_15 : 1
		StgValue_13 : 2
		storemerge : 1
		StgValue_16 : 2
	State 2
		StgValue_36 : 1
		StgValue_38 : 1
		StgValue_40 : 1
		StgValue_42 : 1
		StgValue_44 : 1
		StgValue_46 : 1
		StgValue_48 : 1
		StgValue_50 : 1
		StgValue_52 : 1
		tmp1 : 1
		tmp2 : 1
		tmp3 : 2
		tmp4 : 1
		tmp5 : 1
		tmp6 : 2
		tmp7 : 3
		tmp8 : 1
		tmp9 : 1
		tmp10 : 2
		tmp11 : 1
		tmp12 : 1
		tmp13 : 2
		tmp14 : 3
		p_Val2_3_s : 4
		StgValue_68 : 5
		StgValue_69 : 5
		tmp_data_V : 5
		StgValue_71 : 6
		StgValue_72 : 1
		StgValue_73 : 1
		StgValue_74 : 1
		StgValue_75 : 1
		StgValue_76 : 1
		StgValue_77 : 1
		StgValue_78 : 1
		StgValue_79 : 1
		StgValue_80 : 1
		StgValue_81 : 1
		StgValue_82 : 1
		StgValue_83 : 1
		StgValue_84 : 1
		StgValue_85 : 1
		StgValue_86 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        tmp1_fu_348       |    0    |    16   |
|          |        tmp2_fu_354       |    53   |    21   |
|          |        tmp3_fu_360       |    0    |    16   |
|          |        tmp4_fu_366       |    0    |    16   |
|          |        tmp5_fu_372       |    53   |    21   |
|          |        tmp6_fu_378       |    0    |    16   |
|          |        tmp7_fu_384       |    0    |    16   |
|    add   |        tmp8_fu_390       |    53   |    21   |
|          |        tmp9_fu_396       |    53   |    21   |
|          |       tmp10_fu_402       |    0    |    16   |
|          |       tmp11_fu_408       |    0    |    16   |
|          |       tmp12_fu_414       |    53   |    21   |
|          |       tmp13_fu_420       |    0    |    16   |
|          |       tmp14_fu_426       |    0    |    16   |
|          |     p_Val2_3_s_fu_432    |    0    |    16   |
|----------|--------------------------|---------|---------|
|   read   | start_V_read_read_fu_118 |    0    |    0    |
|          |     empty_read_fu_134    |    0    |    0    |
|----------|--------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_124   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_142     |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|    tmp_data_V_3_fu_174   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_15_fu_178      |    0    |    0    |
|----------|--------------------------|---------|---------|
|  partset |     tmp_data_V_fu_450    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |   265   |   265   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|currentState_load_reg_562|    2   |
|   start_V_read_reg_558  |    1   |
|    storemerge_reg_153   |    2   |
|      tmp_15_reg_570     |   16   |
|    tmp_data_V_reg_575   |   32   |
|       tmp_reg_566       |    1   |
+-------------------------+--------+
|          Total          |   54   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_142 |  p3  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.029  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   265  |   265  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   319  |   274  |
+-----------+--------+--------+--------+
