<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>CPLD_top.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9536xl.chp</devFile><mfdFile>CPLD_top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="12-17-2017" design="CPLD_top" device="XC9536XL" eqnType="1" pkg="VQ44" speed="-5" status="1" statusStr="Successful" swVersion="P.20131013" time=" 11:13AM" version="1.0"/><inputs id="RAM_READ_IN" userloc="P3"/><inputs id="ENABLE" userloc="P1"/><inputs id="FAST_CLK" userloc="P44"/><pin id="FB1_MC1_PIN40" pinnum="40"/><pin id="FB1_MC2_PIN41" pinnum="41" signal="ADC_CLK" use="O"/><pin id="FB1_MC3_PIN43" pinnum="43"/><pin id="FB1_MC4_PIN42" pinnum="42"/><pin id="FB1_MC5_PIN44" pinnum="44" signal="FAST_CLK" use="I"/><pin id="FB1_MC6_PIN2" pinnum="2"/><pin id="FB1_MC7_PIN1" pinnum="1" signal="ENABLE" use="I"/><pin id="FB1_MC8_PIN3" pinnum="3" signal="RAM_READ_IN" use="I"/><pin id="FB1_MC9_PIN5" pinnum="5"/><pin id="FB1_MC10_PIN6" pinnum="6" signal="RAM_READ_OUT" use="O"/><pin id="FB1_MC11_PIN7" pinnum="7"/><pin id="FB1_MC12_PIN8" pinnum="8"/><pin id="FB1_MC13_PIN12" pinnum="12"/><pin id="FB1_MC14_PIN13" pinnum="13"/><pin id="FB1_MC15_PIN14" pinnum="14"/><pin id="FB1_MC16_PIN16" pinnum="16"/><pin id="FB1_MC17_PIN18" pinnum="18"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN38" pinnum="38"/><pin id="FB2_MC3_PIN36" pinnum="36"/><pin id="FB2_MC4_PIN37" pinnum="37"/><pin id="FB2_MC5_PIN34" pinnum="34"/><pin id="FB2_MC6_PIN33" pinnum="33"/><pin id="FB2_MC7_PIN32" pinnum="32"/><pin id="FB2_MC8_PIN31" pinnum="31" signal="CLEAR_COUNT" slew="SLOW" use="O"/><pin id="FB2_MC9_PIN30" pinnum="30" signal="ENABLE_COUNT" slew="SLOW" use="O"/><pin id="FB2_MC10_PIN29" pinnum="29" signal="COUNTER_CLK" use="O"/><pin id="FB2_MC11_PIN28" pinnum="28" signal="FILL_COMPLETE" slew="SLOW" use="O"/><pin id="FB2_MC12_PIN27" pinnum="27"/><pin id="FB2_MC13_PIN23" pinnum="23"/><pin id="FB2_MC14_PIN22" pinnum="22"/><pin id="FB2_MC15_PIN21" pinnum="21"/><pin id="FB2_MC16_PIN20" pinnum="20"/><pin id="FB2_MC17_PIN19" pinnum="19"/><fblock id="FB1" inputUse="1" pinUse="5"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN40"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN41" sigUse="1" signal="ADC_CLK"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN43"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN42"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN44"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN2"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN1"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN3"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN6" sigUse="0" signal="RAM_READ_OUT"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN8"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN12"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN13"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN14"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN18"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="RAM_READ_IN"/><pterm id="FB1_2_1"><signal id="RAM_READ_IN"/></pterm><equation id="ADC_CLK" userloc="P41"><d2><eq_pterm ptindx="FB1_2_1"/></d2></equation><equation id="RAM_READ_OUT" userloc="P6"><d2><eq_pterm ptindx="VCC"/></d2></equation></fblock><fblock id="FB2" inputUse="2" pinUse="4"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN38"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN36"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN37"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN34"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN33"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN32"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN31" sigUse="1" signal="CLEAR_COUNT"><pterms pt1="FB2_8_1"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN30" sigUse="1" signal="ENABLE_COUNT"><pterms pt1="FB2_9_1"/></macrocell><macrocell id="FB2_MC10" pin="FB2_MC10_PIN29" sigUse="1" signal="COUNTER_CLK"><pterms pt1="FB2_10_1"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN28" sigUse="1" signal="FILL_COMPLETE"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN27"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN23"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN22"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN21"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN20"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN19"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="ENABLE"/><fbinput id="FB2_I2" signal="FAST_CLK"/><pterm id="FB2_8_1"><signal id="ENABLE"/></pterm><pterm id="FB2_9_1"><signal id="ENABLE" negated="ON"/></pterm><pterm id="FB2_10_1"><signal id="FAST_CLK"/></pterm><pterm id="FB2_11_1"><signal id="ENABLE" negated="ON"/></pterm><equation id="CLEAR_COUNT" userloc="P31"><d2><eq_pterm ptindx="FB2_8_1"/></d2></equation><equation id="ENABLE_COUNT" userloc="P30"><d2><eq_pterm ptindx="FB2_9_1"/></d2></equation><equation id="COUNTER_CLK" userloc="P29"><d2><eq_pterm ptindx="FB2_10_1"/></d2></equation><equation id="FILL_COMPLETE" userloc="P28"><d2><eq_pterm ptindx="FB2_11_1"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'CPLD_top.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'ENABLE' based upon the LOC   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'FAST_CLK' based upon the LOC   constraint 'P44'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'SLOW_CLK' based upon the LOC   constraint 'P43'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1007 - Removing unused input(s) 'SLOW_CLK'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal   'FAST_CLK_IBUF' is ignored. Most likely the signal is gated and therefore   cannot be used as a global control signal.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'ENABLE_IBUF'   is ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9536xl-5-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="ON" wysiwyg="OFF"/></document>
