

================================================================
== Vitis HLS Report for 'write_r'
================================================================
* Date:           Fri Dec  9 11:05:02 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |       13|     1966|  65.000 ns|  9.830 us|   13|  1966|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_270_1  |        0|      966|    2 ~ 69|          -|          -|  0 ~ 14|        no|
        |- VITIS_LOOP_283_4  |        0|      966|    2 ~ 69|          -|          -|  0 ~ 14|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 43 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 42 43 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 34 
43 --> 44 51 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 43 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 52 [1/1] (1.50ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 52 'read' 'p_read_1' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (1.50ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 53 'read' 'p_read_2' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 54 [12/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 54 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 55 [11/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 55 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 56 [10/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 56 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.14>
ST_5 : Operation 57 [9/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 57 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 58 [8/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 58 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.14>
ST_7 : Operation 59 [7/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 59 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.14>
ST_8 : Operation 60 [6/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 60 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.14>
ST_9 : Operation 61 [5/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 61 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.14>
ST_10 : Operation 62 [4/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 62 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.14>
ST_11 : Operation 63 [3/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 63 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.14>
ST_12 : Operation 64 [1/1] (1.50ns)   --->   "%layer2_reg_2_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %layer2_reg_2"   --->   Operation 64 'read' 'layer2_reg_2_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_12 : Operation 65 [1/1] (1.50ns)   --->   "%out2_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out2"   --->   Operation 65 'read' 'out2_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_12 : Operation 66 [1/1] (1.50ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out1"   --->   Operation 66 'read' 'out1_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_12 : Operation 67 [2/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 67 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.99>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_reg_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 1024, void @empty_2, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/12] (2.14ns)   --->   "%div = udiv i8 %p_read_2, i8 %p_read_1"   --->   Operation 72 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_eq  i8 %div, i8 0"   --->   Operation 73 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln270 = br i1 %icmp_ln1027, void %for.body.lr.ph, void %for.end55" [src/fft.cpp:270]   --->   Operation 74 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 75 'alloca' 'y' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%actp_reg_3_cast = zext i8 %p_read_1"   --->   Operation 76 'zext' 'actp_reg_3_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_13 : Operation 77 [20/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 77 'udiv' 'conv3_i49' <Predicate = (!icmp_ln1027)> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.54>
ST_14 : Operation 78 [19/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 78 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln270 = store i8 0, i8 %y" [src/fft.cpp:270]   --->   Operation 79 'store' 'store_ln270' <Predicate = true> <Delay = 0.48>

State 15 <SV = 14> <Delay = 1.54>
ST_15 : Operation 80 [18/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 80 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.54>
ST_16 : Operation 81 [17/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 81 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.54>
ST_17 : Operation 82 [16/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 82 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.54>
ST_18 : Operation 83 [15/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 83 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.54>
ST_19 : Operation 84 [14/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 84 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.54>
ST_20 : Operation 85 [13/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 85 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.54>
ST_21 : Operation 86 [12/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 86 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.54>
ST_22 : Operation 87 [11/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 87 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.54>
ST_23 : Operation 88 [10/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 88 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.54>
ST_24 : Operation 89 [9/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 89 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.54>
ST_25 : Operation 90 [8/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 90 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.54>
ST_26 : Operation 91 [7/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 91 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.54>
ST_27 : Operation 92 [6/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 92 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.54>
ST_28 : Operation 93 [5/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 93 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.54>
ST_29 : Operation 94 [4/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 94 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.54>
ST_30 : Operation 95 [3/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 95 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.54>
ST_31 : Operation 96 [2/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 96 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.56>
ST_32 : Operation 97 [1/20] (1.54ns)   --->   "%conv3_i49 = udiv i16 %layer2_reg_2_read, i16 %actp_reg_3_cast"   --->   Operation 97 'udiv' 'conv3_i49' <Predicate = true> <Delay = 1.54> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.54> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 98 [1/1] (0.86ns)   --->   "%cmp_i_i577 = icmp_eq  i16 %conv3_i49, i16 0"   --->   Operation 98 'icmp' 'cmp_i_i577' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i16 %conv3_i49" [src/fft.cpp:270]   --->   Operation 99 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 100 [1/1] (1.01ns)   --->   "%add_ln270 = add i17 %zext_ln270, i17 131071" [src/fft.cpp:270]   --->   Operation 100 'add' 'add_ln270' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln270, i32 3, i32 16" [src/fft.cpp:270]   --->   Operation 101 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.42>
ST_33 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i14 %trunc_ln" [src/fft.cpp:270]   --->   Operation 102 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln270_1 = zext i61 %sext_ln270" [src/fft.cpp:270]   --->   Operation 103 'zext' 'zext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln270_1 = sext i14 %trunc_ln" [src/fft.cpp:270]   --->   Operation 104 'sext' 'sext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 105 [1/1] (1.42ns)   --->   "%add_ln270_1 = add i62 %zext_ln270_1, i62 1" [src/fft.cpp:270]   --->   Operation 105 'add' 'add_ln270_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 106 [1/1] (0.98ns)   --->   "%add_ln273_1 = add i15 %sext_ln270_1, i15 1" [src/fft.cpp:273]   --->   Operation 106 'add' 'add_ln273_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln270_2 = sext i15 %add_ln273_1" [src/fft.cpp:270]   --->   Operation 107 'sext' 'sext_ln270_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln270 = br void %VITIS_LOOP_273_2" [src/fft.cpp:270]   --->   Operation 108 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 109 [1/1] (0.00ns)   --->   "%y_2 = load i8 %y"   --->   Operation 109 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i8 %y_2"   --->   Operation 110 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 111 [1/1] (0.85ns)   --->   "%icmp_ln1027_1 = icmp_eq  i8 %y_2, i8 %div"   --->   Operation 111 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 112 [1/1] (0.90ns)   --->   "%add_ln270_2 = add i8 %y_2, i8 1" [src/fft.cpp:270]   --->   Operation 112 'add' 'add_ln270_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln270 = br i1 %icmp_ln1027_1, void %VITIS_LOOP_273_2.split, void %for.body25.lr.ph" [src/fft.cpp:270]   --->   Operation 113 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln1027, i7 0" [src/fft.cpp:278]   --->   Operation 114 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_34 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln272 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 14, i64 7" [src/fft.cpp:272]   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln272' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_34 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/fft.cpp:266]   --->   Operation 116 'specloopname' 'specloopname_ln266' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_34 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %cmp_i_i577, void %for.body5.lr.ph, void %for.inc17" [src/fft.cpp:273]   --->   Operation 117 'br' 'br_ln273' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_34 : Operation 118 [1/1] (0.00ns)   --->   "%wr_ptr1_load = load i32 %wr_ptr1" [src/fft.cpp:280]   --->   Operation 118 'load' 'wr_ptr1_load' <Predicate = (!icmp_ln1027_1 & !cmp_i_i577)> <Delay = 0.00>
ST_34 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %wr_ptr1_load, i4 0" [src/fft.cpp:273]   --->   Operation 119 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1027_1 & !cmp_i_i577)> <Delay = 0.00>
ST_34 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln273 = sext i36 %shl_ln" [src/fft.cpp:273]   --->   Operation 120 'sext' 'sext_ln273' <Predicate = (!icmp_ln1027_1 & !cmp_i_i577)> <Delay = 0.00>
ST_34 : Operation 121 [1/1] (1.47ns)   --->   "%add_ln273 = add i64 %out1_read, i64 %sext_ln273" [src/fft.cpp:273]   --->   Operation 121 'add' 'add_ln273' <Predicate = (!icmp_ln1027_1 & !cmp_i_i577)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln273, i32 4, i32 63" [src/fft.cpp:273]   --->   Operation 122 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln1027_1 & !cmp_i_i577)> <Delay = 0.00>
ST_34 : Operation 123 [1/1] (1.20ns)   --->   "%add_ln280 = add i32 %wr_ptr1_load, i32 %sext_ln270_2" [src/fft.cpp:280]   --->   Operation 123 'add' 'add_ln280' <Predicate = (!icmp_ln1027_1 & !cmp_i_i577)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln280 = store i32 %add_ln280, i32 %wr_ptr1" [src/fft.cpp:280]   --->   Operation 124 'store' 'store_ln280' <Predicate = (!icmp_ln1027_1 & !cmp_i_i577)> <Delay = 0.00>
ST_34 : Operation 125 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 125 'alloca' 'y_1' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_34 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln283 = sext i14 %trunc_ln" [src/fft.cpp:283]   --->   Operation 126 'sext' 'sext_ln283' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_34 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i29 %sext_ln283" [src/fft.cpp:283]   --->   Operation 127 'zext' 'zext_ln283' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_34 : Operation 128 [1/1] (1.16ns)   --->   "%add_ln293 = add i30 %zext_ln283, i30 1" [src/fft.cpp:293]   --->   Operation 128 'add' 'add_ln293' <Predicate = (icmp_ln1027_1)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i30 %add_ln293" [src/fft.cpp:293]   --->   Operation 129 'zext' 'zext_ln293' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_34 : Operation 130 [1/1] (0.48ns)   --->   "%store_ln283 = store i8 0, i8 %y_1" [src/fft.cpp:283]   --->   Operation 130 'store' 'store_ln283' <Predicate = (icmp_ln1027_1)> <Delay = 0.48>
ST_34 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln283 = br void %VITIS_LOOP_286_5" [src/fft.cpp:283]   --->   Operation 131 'br' 'br_ln283' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 3.00>
ST_35 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln273_1 = sext i60 %trunc_ln1" [src/fft.cpp:273]   --->   Operation 132 'sext' 'sext_ln273_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln273_1" [src/fft.cpp:273]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 134 [1/1] (3.00ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr, i32 %sext_ln270_2" [src/fft.cpp:273]   --->   Operation 134 'writereq' 'empty' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln273 = call void @write_Pipeline_VITIS_LOOP_273_2, i128 %gmem, i60 %trunc_ln1, i62 %add_ln270_1, i13 %tmp, i16 %buffer1_0, i16 %buffer1_1" [src/fft.cpp:273]   --->   Operation 135 'call' 'call_ln273' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln273 = call void @write_Pipeline_VITIS_LOOP_273_2, i128 %gmem, i60 %trunc_ln1, i62 %add_ln270_1, i13 %tmp, i16 %buffer1_0, i16 %buffer1_1" [src/fft.cpp:273]   --->   Operation 136 'call' 'call_ln273' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 3.00>
ST_38 : Operation 137 [5/5] (3.00ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/fft.cpp:280]   --->   Operation 137 'writeresp' 'empty_59' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 3.00>
ST_39 : Operation 138 [4/5] (3.00ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/fft.cpp:280]   --->   Operation 138 'writeresp' 'empty_59' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 3.00>
ST_40 : Operation 139 [3/5] (3.00ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/fft.cpp:280]   --->   Operation 139 'writeresp' 'empty_59' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 3.00>
ST_41 : Operation 140 [2/5] (3.00ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/fft.cpp:280]   --->   Operation 140 'writeresp' 'empty_59' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 3.00>
ST_42 : Operation 141 [1/5] (3.00ns)   --->   "%empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [src/fft.cpp:280]   --->   Operation 141 'writeresp' 'empty_59' <Predicate = (!cmp_i_i577)> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln270 = br void %for.inc17" [src/fft.cpp:270]   --->   Operation 142 'br' 'br_ln270' <Predicate = (!cmp_i_i577)> <Delay = 0.00>
ST_42 : Operation 143 [1/1] (0.48ns)   --->   "%store_ln270 = store i8 %add_ln270_2, i8 %y" [src/fft.cpp:270]   --->   Operation 143 'store' 'store_ln270' <Predicate = true> <Delay = 0.48>
ST_42 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln270 = br void %VITIS_LOOP_273_2" [src/fft.cpp:270]   --->   Operation 144 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>

State 43 <SV = 34> <Delay = 1.47>
ST_43 : Operation 145 [1/1] (0.00ns)   --->   "%y_3 = load i8 %y_1"   --->   Operation 145 'load' 'y_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_43 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln1027_1 = trunc i8 %y_3"   --->   Operation 146 'trunc' 'trunc_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_43 : Operation 147 [1/1] (0.85ns)   --->   "%icmp_ln1027_2 = icmp_eq  i8 %y_3, i8 %div"   --->   Operation 147 'icmp' 'icmp_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 148 [1/1] (0.90ns)   --->   "%add_ln283 = add i8 %y_3, i8 1" [src/fft.cpp:283]   --->   Operation 148 'add' 'add_ln283' <Predicate = (!icmp_ln1027)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %icmp_ln1027_2, void %VITIS_LOOP_286_5.split, void %for.end55.loopexit" [src/fft.cpp:283]   --->   Operation 149 'br' 'br_ln283' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_43 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln1027_1, i7 0" [src/fft.cpp:291]   --->   Operation 150 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1027 & !icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 151 [1/1] (0.00ns)   --->   "%speclooptripcount_ln285 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 14, i64 7" [src/fft.cpp:285]   --->   Operation 151 'speclooptripcount' 'speclooptripcount_ln285' <Predicate = (!icmp_ln1027 & !icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/fft.cpp:266]   --->   Operation 152 'specloopname' 'specloopname_ln266' <Predicate = (!icmp_ln1027 & !icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %cmp_i_i577, void %for.body31.lr.ph, void %for.inc53" [src/fft.cpp:286]   --->   Operation 153 'br' 'br_ln286' <Predicate = (!icmp_ln1027 & !icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 154 [1/1] (0.00ns)   --->   "%wr_ptr2_load = load i32 %wr_ptr2" [src/fft.cpp:293]   --->   Operation 154 'load' 'wr_ptr2_load' <Predicate = (!icmp_ln1027 & !cmp_i_i577 & !icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %wr_ptr2_load, i4 0" [src/fft.cpp:286]   --->   Operation 155 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln1027 & !cmp_i_i577 & !icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i36 %shl_ln1" [src/fft.cpp:286]   --->   Operation 156 'sext' 'sext_ln286' <Predicate = (!icmp_ln1027 & !cmp_i_i577 & !icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 157 [1/1] (1.47ns)   --->   "%add_ln286 = add i64 %out2_read, i64 %sext_ln286" [src/fft.cpp:286]   --->   Operation 157 'add' 'add_ln286' <Predicate = (!icmp_ln1027 & !cmp_i_i577 & !icmp_ln1027_2)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln286, i32 4, i32 63" [src/fft.cpp:286]   --->   Operation 158 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln1027 & !cmp_i_i577 & !icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 159 [1/1] (1.20ns)   --->   "%add_ln293_1 = add i32 %wr_ptr2_load, i32 %zext_ln293" [src/fft.cpp:293]   --->   Operation 159 'add' 'add_ln293_1' <Predicate = (!icmp_ln1027 & !cmp_i_i577 & !icmp_ln1027_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln293 = store i32 %add_ln293_1, i32 %wr_ptr2" [src/fft.cpp:293]   --->   Operation 160 'store' 'store_ln293' <Predicate = (!icmp_ln1027 & !cmp_i_i577 & !icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end55"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & icmp_ln1027_2)> <Delay = 0.00>
ST_43 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln297 = ret" [src/fft.cpp:297]   --->   Operation 162 'ret' 'ret_ln297' <Predicate = (icmp_ln1027_2) | (icmp_ln1027)> <Delay = 0.00>

State 44 <SV = 35> <Delay = 3.00>
ST_44 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln286_1 = sext i60 %trunc_ln2" [src/fft.cpp:286]   --->   Operation 163 'sext' 'sext_ln286_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 164 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln286_1" [src/fft.cpp:286]   --->   Operation 164 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 165 [1/1] (3.00ns)   --->   "%empty_60 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %sext_ln270_2" [src/fft.cpp:286]   --->   Operation 165 'writereq' 'empty_60' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 36> <Delay = 0.00>
ST_45 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln286 = call void @write_Pipeline_VITIS_LOOP_286_5, i128 %gmem, i60 %trunc_ln2, i62 %add_ln270_1, i13 %tmp_1, i16 %buffer1_0, i16 %buffer1_1" [src/fft.cpp:286]   --->   Operation 166 'call' 'call_ln286' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 37> <Delay = 0.00>
ST_46 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln286 = call void @write_Pipeline_VITIS_LOOP_286_5, i128 %gmem, i60 %trunc_ln2, i62 %add_ln270_1, i13 %tmp_1, i16 %buffer1_0, i16 %buffer1_1" [src/fft.cpp:286]   --->   Operation 167 'call' 'call_ln286' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 38> <Delay = 3.00>
ST_47 : Operation 168 [5/5] (3.00ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [src/fft.cpp:286]   --->   Operation 168 'writeresp' 'empty_61' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 39> <Delay = 3.00>
ST_48 : Operation 169 [4/5] (3.00ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [src/fft.cpp:286]   --->   Operation 169 'writeresp' 'empty_61' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 40> <Delay = 3.00>
ST_49 : Operation 170 [3/5] (3.00ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [src/fft.cpp:286]   --->   Operation 170 'writeresp' 'empty_61' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 41> <Delay = 3.00>
ST_50 : Operation 171 [2/5] (3.00ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [src/fft.cpp:286]   --->   Operation 171 'writeresp' 'empty_61' <Predicate = true> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 42> <Delay = 3.00>
ST_51 : Operation 172 [1/5] (3.00ns)   --->   "%empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [src/fft.cpp:286]   --->   Operation 172 'writeresp' 'empty_61' <Predicate = (!cmp_i_i577)> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln283 = br void %for.inc53" [src/fft.cpp:283]   --->   Operation 173 'br' 'br_ln283' <Predicate = (!cmp_i_i577)> <Delay = 0.00>
ST_51 : Operation 174 [1/1] (0.48ns)   --->   "%store_ln283 = store i8 %add_ln283, i8 %y_1" [src/fft.cpp:283]   --->   Operation 174 'store' 'store_ln283' <Predicate = true> <Delay = 0.48>
ST_51 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln283 = br void %VITIS_LOOP_286_5" [src/fft.cpp:283]   --->   Operation 175 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 1.5ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read1' [12]  (1.5 ns)

 <State 2>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 3>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 4>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 6>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 7>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 8>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 9>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 10>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 11>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 12>: 2.14ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)

 <State 13>: 3ns
The critical path consists of the following:
	'udiv' operation ('div') [20]  (2.14 ns)
	'icmp' operation ('icmp_ln1027') [21]  (0.856 ns)

 <State 14>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 15>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 16>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 17>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 18>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 19>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 20>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 21>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 22>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 23>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 24>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 25>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 26>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 27>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 28>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 29>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 30>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 31>: 1.55ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)

 <State 32>: 2.56ns
The critical path consists of the following:
	'udiv' operation ('conv3_i49') [26]  (1.55 ns)
	'add' operation ('add_ln270', src/fft.cpp:270) [29]  (1.02 ns)

 <State 33>: 1.43ns
The critical path consists of the following:
	'add' operation ('add_ln270_1', src/fft.cpp:270) [34]  (1.43 ns)

 <State 34>: 1.47ns
The critical path consists of the following:
	'load' operation ('wr_ptr1_load', src/fft.cpp:280) on static variable 'wr_ptr1' [51]  (0 ns)
	'add' operation ('add_ln273', src/fft.cpp:273) [54]  (1.47 ns)

 <State 35>: 3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', src/fft.cpp:273) [57]  (0 ns)
	bus request operation ('empty', src/fft.cpp:273) on port 'gmem' (src/fft.cpp:273) [58]  (3 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 3ns
The critical path consists of the following:
	bus response operation ('empty_59', src/fft.cpp:280) on port 'gmem' (src/fft.cpp:280) [60]  (3 ns)

 <State 39>: 3ns
The critical path consists of the following:
	bus response operation ('empty_59', src/fft.cpp:280) on port 'gmem' (src/fft.cpp:280) [60]  (3 ns)

 <State 40>: 3ns
The critical path consists of the following:
	bus response operation ('empty_59', src/fft.cpp:280) on port 'gmem' (src/fft.cpp:280) [60]  (3 ns)

 <State 41>: 3ns
The critical path consists of the following:
	bus response operation ('empty_59', src/fft.cpp:280) on port 'gmem' (src/fft.cpp:280) [60]  (3 ns)

 <State 42>: 3ns
The critical path consists of the following:
	bus response operation ('empty_59', src/fft.cpp:280) on port 'gmem' (src/fft.cpp:280) [60]  (3 ns)

 <State 43>: 1.47ns
The critical path consists of the following:
	'load' operation ('wr_ptr2_load', src/fft.cpp:293) on static variable 'wr_ptr2' [87]  (0 ns)
	'add' operation ('add_ln286', src/fft.cpp:286) [90]  (1.47 ns)

 <State 44>: 3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', src/fft.cpp:286) [93]  (0 ns)
	bus request operation ('empty_60', src/fft.cpp:286) on port 'gmem' (src/fft.cpp:286) [94]  (3 ns)

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 3ns
The critical path consists of the following:
	bus response operation ('empty_61', src/fft.cpp:286) on port 'gmem' (src/fft.cpp:286) [96]  (3 ns)

 <State 48>: 3ns
The critical path consists of the following:
	bus response operation ('empty_61', src/fft.cpp:286) on port 'gmem' (src/fft.cpp:286) [96]  (3 ns)

 <State 49>: 3ns
The critical path consists of the following:
	bus response operation ('empty_61', src/fft.cpp:286) on port 'gmem' (src/fft.cpp:286) [96]  (3 ns)

 <State 50>: 3ns
The critical path consists of the following:
	bus response operation ('empty_61', src/fft.cpp:286) on port 'gmem' (src/fft.cpp:286) [96]  (3 ns)

 <State 51>: 3ns
The critical path consists of the following:
	bus response operation ('empty_61', src/fft.cpp:286) on port 'gmem' (src/fft.cpp:286) [96]  (3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
