Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/zpstr/Device/SNR_NIOS/ --output-directory=E:/zpstr/Device/SNR_NIOS/nios/ --report-file=bsf:E:/zpstr/Device/SNR_NIOS/nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/zpstr/Device/SNR_NIOS/nios.qsys
Progress: Loading SNR_NIOS/nios.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Adding PIO [altera_avalon_pio 13.0.1]
Progress: Parameterizing module PIO
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios.JTAG: Interrupt sender JTAG.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/zpstr/Device/SNR_NIOS/ --output-directory=E:/zpstr/Device/SNR_NIOS/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:E:/zpstr/Device/SNR_NIOS/nios.sopcinfo --report-file=html:E:/zpstr/Device/SNR_NIOS/nios.html --report-file=qip:E:/zpstr/Device/SNR_NIOS/nios/synthesis/nios.qip --report-file=cmp:E:/zpstr/Device/SNR_NIOS/nios.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/zpstr/Device/SNR_NIOS/nios.qsys --language=VERILOG
Progress: Loading SNR_NIOS/nios.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.0]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module RAM
Progress: Adding JTAG [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module JTAG
Progress: Adding PIO [altera_avalon_pio 13.0.1]
Progress: Parameterizing module PIO
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios.JTAG: Interrupt sender JTAG.irq is not connected to an interrupt receiver
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 20 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 44 connections
Info: merlin_domain_transform: After transform: 22 modules, 114 connections
Info: merlin_router_transform: After transform: 28 modules, 138 connections
Info: reset_adaptation_transform: After transform: 29 modules, 109 connections
Info: merlin_network_to_switch_transform: After transform: 40 modules, 137 connections
Info: merlin_mm_transform: After transform: 40 modules, 137 connections
Info: merlin_interrupt_mapper_transform: After transform: 41 modules, 140 connections
Info: CPU: Starting RTL generation for module 'nios_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_CPU --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_4506735536033232283.dir/0023_CPU_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7049_4506735536033232283.dir/0023_CPU_gen//nios_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2016.09.05 21:39:07 (*) Starting Nios II generation
Info: CPU: # 2016.09.05 21:39:07 (*)   Checking for plaintext license.
Info: CPU: # 2016.09.05 21:39:08 (*)   Plaintext license not found.
Info: CPU: # 2016.09.05 21:39:08 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2016.09.05 21:39:08 (*)   Elaborating CPU configuration settings
Info: CPU: # 2016.09.05 21:39:08 (*)   Creating all objects for CPU
Info: CPU: # 2016.09.05 21:39:10 (*)   Generating RTL from CPU objects
Info: CPU: # 2016.09.05 21:39:10 (*)   Creating plain-text RTL
Info: CPU: # 2016.09.05 21:39:15 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_CPU'
Info: CPU: "nios" instantiated altera_nios2_qsys "CPU"
Error: Generation stopped, 39 or more modules remaining
Info: nios: Done nios" with 18 modules, 11 files, 462396 bytes
Error: ip-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
