.TH "PORT_Type" 3 "Mon Sep 13 2021" "TP2_G1" \" -*- nroff -*-
.ad l
.nh
.SH NAME
PORT_Type
.SH SYNOPSIS
.br
.PP
.PP
\fC#include <MK64F12\&.h>\fP
.SS "Data Fields"

.in +1c
.ti -1c
.RI "\fB__IO\fP uint32_t \fBPCR\fP [32]"
.br
.ti -1c
.RI "\fB__O\fP uint32_t \fBGPCLR\fP"
.br
.ti -1c
.RI "\fB__O\fP uint32_t \fBGPCHR\fP"
.br
.ti -1c
.RI "uint8_t \fBRESERVED_0\fP [24]"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBISFR\fP"
.br
.ti -1c
.RI "uint8_t \fBRESERVED_1\fP [28]"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDFER\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDFCR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDFWR\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 
PORT - Register Layout Typedef 

.SH "Author"
.PP 
Generated automatically by Doxygen for TP2_G1 from the source code\&.
