Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jun  1 23:45:46 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.266       -1.632                     16                21692        0.026        0.000                      0                21692        4.020        0.000                       0                  7993  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.266       -1.632                     16                21692        0.026        0.000                      0                21692        4.020        0.000                       0                  7993  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.266ns,  Total Violation       -1.632ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 7.250ns (74.571%)  route 2.472ns (25.429%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.890 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.890    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.205 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1/O[3]
                         net (fo=2, routed)           0.650    12.855    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[71]
    SLICE_X11Y25         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.564    12.743    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X11Y25         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]/C
                         clock pessimism              0.230    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.230    12.589    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 7.375ns (75.994%)  route 2.330ns (24.006%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.890 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.890    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.007 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.330 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[75]_i_1/O[1]
                         net (fo=2, routed)           0.508    12.837    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[73]
    SLICE_X11Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.567    12.747    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X11Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[73]/C
                         clock pessimism              0.230    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.222    12.600    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[73]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -12.837    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 7.367ns (76.031%)  route 2.322ns (23.969%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.890 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.890    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.007 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.322 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[75]_i_1/O[3]
                         net (fo=2, routed)           0.500    12.822    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[75]
    SLICE_X10Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.567    12.747    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X10Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[75]/C
                         clock pessimism              0.230    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.199    12.623    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[75]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 7.291ns (76.184%)  route 2.279ns (23.817%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.890 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.890    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.007 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.246 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[75]_i_1/O[2]
                         net (fo=2, routed)           0.457    12.703    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[74]
    SLICE_X11Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.567    12.747    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X11Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[74]/C
                         clock pessimism              0.230    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.269    12.553    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[74]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 7.141ns (74.416%)  route 2.455ns (25.584%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.096 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/O[1]
                         net (fo=2, routed)           0.633    12.729    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[65]
    SLICE_X11Y26         FDRE                                         r  design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.566    12.745    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X11Y26         FDRE                                         r  design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[3]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.229    12.592    design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[3]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 7.258ns (75.576%)  route 2.346ns (24.424%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.890 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.890    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.213 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1/O[1]
                         net (fo=2, routed)           0.523    12.736    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[69]
    SLICE_X14Y26         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.565    12.745    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X14Y26         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[69]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X14Y26         FDRE (Setup_fdre_C_D)       -0.213    12.607    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[69]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 7.258ns (75.701%)  route 2.330ns (24.299%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.890 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.890    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.213 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1/O[1]
                         net (fo=2, routed)           0.508    12.720    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[69]
    SLICE_X11Y26         FDRE                                         r  design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.566    12.745    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X11Y26         FDRE                                         r  design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[7]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.222    12.599    design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[7]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 7.271ns (75.734%)  route 2.330ns (24.266%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.890 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.890    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.007 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.226 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[75]_i_1/O[0]
                         net (fo=2, routed)           0.508    12.733    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[72]
    SLICE_X10Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.567    12.747    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X10Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[72]/C
                         clock pessimism              0.230    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.184    12.638    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[72]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 7.154ns (75.001%)  route 2.385ns (24.999%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.890 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.890    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.109 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1/O[0]
                         net (fo=2, routed)           0.563    12.671    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[68]
    SLICE_X15Y26         FDRE                                         r  design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.565    12.745    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X15Y26         FDRE                                         r  design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[6]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)       -0.243    12.577    design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[6]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 7.367ns (77.283%)  route 2.166ns (22.717%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.839     3.133    design_1_i/rcReceiver_0/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.339 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.341    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[37])
                                                      1.518     8.859 r  design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2/P[37]
                         net (fo=2, routed)           1.132     9.990    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__2_n_68
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.153    10.143 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2/O
                         net (fo=2, routed)           0.679    10.823    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_2_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.331    11.154 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6/O
                         net (fo=1, routed)           0.000    11.154    design_1_i/rcReceiver_0/inst/mul1_reg_2195[55]_i_6_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.530 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.530    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[55]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.647 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.647    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[59]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.764 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.773    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[63]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.890 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.890    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[67]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.007 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[71]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.322 r  design_1_i/rcReceiver_0/inst/mul1_reg_2195_reg[75]_i_1/O[3]
                         net (fo=2, routed)           0.343    12.665    design_1_i/rcReceiver_0/inst/mul1_fu_1151_p2__3[75]
    SLICE_X15Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        1.566    12.745    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X15Y27         FDRE                                         r  design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[13]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)       -0.230    12.591    design_1_i/rcReceiver_0/inst/tmp_36_reg_2200_reg[13]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                 -0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.082%)  route 0.229ns (61.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.552     0.888    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X53Y54         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Dout_reg[3]/Q
                         net (fo=1, routed)           0.229     1.258    design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X42Y52         FDRE                                         r  design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.825     1.191    design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y52         FDRE                                         r  design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.076     1.232    design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.387%)  route 0.217ns (60.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.591     0.927    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X27Y46         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[12]/Q
                         net (fo=2, routed)           0.217     1.284    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata_n_51
    SLICE_X28Y50         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.845     1.211    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[28]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.066     1.247    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.600%)  route 0.180ns (58.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.592     0.928    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[5]/Q
                         net (fo=2, routed)           0.180     1.235    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata_n_58
    SLICE_X29Y50         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.845     1.211    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[5]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.013     1.194    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/addr_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.706%)  route 0.233ns (62.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.557     0.893    design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.233     1.267    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/bus2ip_addr_i_reg[4][1]
    SLICE_X52Y52         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/addr_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.821     1.187    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X52Y52         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/addr_d_reg[1]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.070     1.222    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/addr_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/rcReceiver_0/inst/SBUS_data_load_3_reg_1934_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rcReceiver_0/inst/channels_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.066%)  route 0.217ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.550     0.886    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X50Y19         FDRE                                         r  design_1_i/rcReceiver_0/inst/SBUS_data_load_3_reg_1934_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/rcReceiver_0/inst/SBUS_data_load_3_reg_1934_reg[3]/Q
                         net (fo=2, routed)           0.217     1.266    design_1_i/rcReceiver_0/inst/tmp_6_fu_648_p3[8]
    SLICE_X48Y17         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.821     1.187    design_1_i/rcReceiver_0/inst/ap_clk
    SLICE_X48Y17         FDRE                                         r  design_1_i/rcReceiver_0/inst/channels_1_reg[8]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.066     1.218    design_1_i/rcReceiver_0/inst/channels_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.256ns (61.170%)  route 0.163ns (38.830%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.563     0.899    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X39Y49         FDRE                                         r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/Q
                         net (fo=5, routed)           0.163     1.202    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_0[4]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.247 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/p_0_out_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.247    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata_n_52
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.317 r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/p_0_out_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.317    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[4]
    SLICE_X39Y50         FDRE                                         r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.825     1.191    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.266    design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.924%)  route 0.231ns (62.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.592     0.928    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[10]/Q
                         net (fo=2, routed)           0.231     1.299    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata_n_53
    SLICE_X28Y51         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.845     1.211    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X28Y51         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[10]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.066     1.247    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/d_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.182%)  route 0.217ns (53.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.556     0.892    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X45Y54         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/d_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/d_d_reg[1]/Q
                         net (fo=10, routed)          0.217     1.249    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/d_d_reg_n_0_[1]
    SLICE_X51Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.294 r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.294    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr[1]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.820     1.186    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X51Y54         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.091     1.242    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.089%)  route 0.191ns (59.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.592     0.928    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X24Y49         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[8]/Q
                         net (fo=2, routed)           0.191     1.247    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata_n_55
    SLICE_X29Y51         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.845     1.211    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X29Y51         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[24]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.012     1.193    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.447%)  route 0.196ns (60.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.591     0.927    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X27Y46         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.128     1.054 r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/dout_buf_reg[13]/Q
                         net (fo=2, routed)           0.196     1.251    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata_n_50
    SLICE_X28Y50         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8027, routed)        0.845     1.211    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/ap_clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[29]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.016     1.197    design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.data_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y13   design_1_i/pid_0/inst/p_Val2_16_reg_3029_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y14   design_1_i/pid_0/inst/p_Val2_7_reg_2902_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y15   design_1_i/pid_0/inst/p_Val2_18_reg_2984_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y18   design_1_i/pid_0/inst/p_Val2_36_reg_3194_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y19   design_1_i/pid_0/inst/p_Val2_45_reg_3204_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y27   design_1_i/pid_0/inst/p_Val2_6_reg_2969_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y13   design_1_i/pid_0/inst/p_Val2_17_reg_2979_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y18   design_1_i/pid_0/inst/p_Val2_6_reg_2969_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y22   design_1_i/pid_0/inst/p_Val2_34_reg_3189_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y25   design_1_i/pid_0/inst/p_Val2_43_reg_3199_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y68  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y68  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y68  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y68  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y68  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y66  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y67  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y66  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y66  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y67  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y67  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y66  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y66  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y67  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y67  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y67  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y66  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y66  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



