
---------- Begin Simulation Statistics ----------
final_tick                               2542183157500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229458                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   229456                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.31                       # Real time elapsed on the host
host_tick_rate                              664978626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200499                       # Number of instructions simulated
sim_ops                                       4200499                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012173                       # Number of seconds simulated
sim_ticks                                 12173312500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.950477                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  382229                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               814111                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2662                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115898                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            871323                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43437                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          281695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           238258                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1077003                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71791                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32624                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200499                       # Number of instructions committed
system.cpu.committedOps                       4200499                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.792848                       # CPI: cycles per instruction
system.cpu.discardedOps                        297219                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622744                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1480009                       # DTB hits
system.cpu.dtb.data_misses                       8611                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   420105                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875210                       # DTB read hits
system.cpu.dtb.read_misses                       7687                       # DTB read misses
system.cpu.dtb.write_accesses                  202639                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604799                       # DTB write hits
system.cpu.dtb.write_misses                       924                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18166                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3660744                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1156789                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688934                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17083672                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172627                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1011863                       # ITB accesses
system.cpu.itb.fetch_acv                          824                       # ITB acv
system.cpu.itb.fetch_hits                     1004168                       # ITB hits
system.cpu.itb.fetch_misses                      7695                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11234480000     92.25%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8964000      0.07%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19128000      0.16%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               915098000      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12177670000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8174355000     67.13%     67.13% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4003315000     32.87%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24332853                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544046     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840429     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593287     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200499                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7249181                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22839452                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22839452                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22839452                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22839452                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117125.394872                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117125.394872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117125.394872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117125.394872                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13074488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13074488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13074488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13074488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67048.656410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67048.656410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67048.656410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67048.656410                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22489955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22489955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117135.182292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117135.182292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12874991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12874991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67057.244792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67057.244792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.284007                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539683502000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.284007                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205250                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205250                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131043                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34893                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89052                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34535                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28983                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89642                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41295                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11432384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11432384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18163449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160335                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002732                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052195                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159897     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160335                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837493039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378118250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475371250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5733056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10230528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5733056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5733056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470952832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369453425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840406258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470952832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470952832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183446535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183446535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183446535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470952832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369453425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023852793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000144847250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114283                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159852                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123729                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10555                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2066                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5842                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2056218500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4855537250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13772.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32522.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105494                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82082                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159852                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.017469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.985099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.362173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35359     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24748     29.69%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10209     12.25%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4769      5.72%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2416      2.90%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1458      1.75%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          956      1.15%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          651      0.78%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2783      3.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83349                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.931909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.343745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.431010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1369     18.28%     18.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5623     75.07%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           317      4.23%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7490                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.224797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.739993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6684     89.24%     89.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     90.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              495      6.61%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      2.03%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      0.71%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7490                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9555008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7784896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10230528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7918656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12173307500                       # Total gap between requests
system.mem_ctrls.avgGap                      42927.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5090816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7784896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418194801.127466320992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366719576.121947109699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639505147.017297029495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123729                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2591678750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2263858500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298954209000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28931.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32215.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2416201.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320550300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170353755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569507820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315136620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5325764220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189697920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7851692955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.992310                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    439088250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11327844250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274640100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145955700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496472760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319818960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5262954210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242590560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7703114610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.787059                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    577145000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11189787500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1009452                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12166112500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1716422                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1716422                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1716422                       # number of overall hits
system.cpu.icache.overall_hits::total         1716422                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89643                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89643                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89643                       # number of overall misses
system.cpu.icache.overall_misses::total         89643                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5523491500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5523491500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5523491500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5523491500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1806065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1806065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1806065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1806065                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049634                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049634                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049634                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049634                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61616.540053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61616.540053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61616.540053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61616.540053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89052                       # number of writebacks
system.cpu.icache.writebacks::total             89052                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89643                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89643                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89643                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89643                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5433849500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5433849500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5433849500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5433849500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049634                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049634                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049634                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049634                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60616.551209                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60616.551209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60616.551209                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60616.551209                       # average overall mshr miss latency
system.cpu.icache.replacements                  89052                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1716422                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1716422                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89643                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89643                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5523491500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5523491500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1806065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1806065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049634                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049634                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61616.540053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61616.540053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5433849500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5433849500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049634                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049634                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60616.551209                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60616.551209                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.843255                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1774503                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89130                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.909155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.843255                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3701772                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3701772                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336848                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336848                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105970                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105970                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105970                       # number of overall misses
system.cpu.dcache.overall_misses::total        105970                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6799360500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6799360500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6799360500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6799360500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442818                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073447                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073447                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073447                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64163.069737                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64163.069737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64163.069737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64163.069737                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34717                       # number of writebacks
system.cpu.dcache.writebacks::total             34717                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36572                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36572                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4424234500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4424234500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4424234500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4424234500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048099                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048099                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63751.613879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63751.613879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63751.613879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63751.613879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69249                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3317842000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3317842000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66987.865695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66987.865695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699634000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699634000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66819.315875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66819.315875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3481518500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3481518500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61684.210060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61684.210060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724600500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724600500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59477.186508                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59477.186508                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63985500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63985500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71732.623318                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71732.623318                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63093500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63093500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70732.623318                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70732.623318                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542183157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.370463                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399419                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.208508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.370463                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000529                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000529                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552919449500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 670044                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744832                       # Number of bytes of host memory used
host_op_rate                                   670037                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.05                       # Real time elapsed on the host
host_tick_rate                              763497436                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7403676                       # Number of instructions simulated
sim_ops                                       7403676                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008436                       # Number of seconds simulated
sim_ticks                                  8436392000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.708375                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  198653                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               526814                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1671                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             62485                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            526928                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30751                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          233047                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           202296                       # Number of indirect misses.
system.cpu.branchPred.lookups                  668681                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   54935                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23906                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2463941                       # Number of instructions committed
system.cpu.committedOps                       2463941                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.802004                       # CPI: cycles per instruction
system.cpu.discardedOps                        164911                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168093                       # DTB accesses
system.cpu.dtb.data_acv                            71                       # DTB access violations
system.cpu.dtb.data_hits                       838152                       # DTB hits
system.cpu.dtb.data_misses                       3364                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110614                       # DTB read accesses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_hits                       495379                       # DTB read hits
system.cpu.dtb.read_misses                       2872                       # DTB read misses
system.cpu.dtb.write_accesses                   57479                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342773                       # DTB write hits
system.cpu.dtb.write_misses                       492                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4763                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2072686                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            621784                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383459                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12540733                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147015                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  362100                       # ITB accesses
system.cpu.itb.fetch_acv                          222                       # ITB acv
system.cpu.itb.fetch_hits                      358705                       # ITB hits
system.cpu.itb.fetch_misses                      3395                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5100     80.06%     85.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     157      2.46%     87.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.58% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.61% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.25%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6370                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9953                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2314     41.25%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3248     57.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5610                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2311     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2311     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4670                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6034820500     71.54%     71.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67335000      0.80%     72.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10658500      0.13%     72.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2323290000     27.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8436104000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711515                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832442                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7053421500     83.61%     83.61% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1382682500     16.39%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16759737                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43238      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1524320     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3582      0.15%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486211     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339533     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58891      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2463941                       # Class of committed instruction
system.cpu.quiesceCycles                       113047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4219004                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          223                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2663148479                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2663148479                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2663148479                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2663148479                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118267.540590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118267.540590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118267.540590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118267.540590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           232                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    46.400000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1535968816                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1535968816                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1535968816                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1535968816                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68210.712141                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68210.712141                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68210.712141                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68210.712141                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6225475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6225475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115286.574074                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115286.574074                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3525475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3525475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65286.574074                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65286.574074                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2656923004                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2656923004                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118274.706375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118274.706375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1532443341                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1532443341                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68217.741319                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68217.741319                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93564                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41923                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73732                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14632                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15416                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15416                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18677                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9437888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9437888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3423744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3426671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14302255                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132254                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001663                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040752                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132034     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     220      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132254                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3099500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           736660609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186697500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          391745000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4719040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2178368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6897408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4719040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4719040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2683072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2683072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41923                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41923                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         559367085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         258210856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             817577941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    559367085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        559367085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      318035482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            318035482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      318035482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        559367085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        258210856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1135613423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247090500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7044                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7044                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              292044                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108136                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107772                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115567                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107772                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115567                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1022                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5257                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1536408500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  512660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3458883500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14984.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33734.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80096                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107772                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115567                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    552                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.423149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.383642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.545692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26328     41.20%     41.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19045     29.80%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8017     12.54%     83.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3573      5.59%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1954      3.06%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1078      1.69%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          698      1.09%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          446      0.70%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2770      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63909                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.556786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.836838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.272365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1462     20.76%     20.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            937     13.30%     34.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4258     60.45%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           217      3.08%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            80      1.14%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            37      0.53%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            19      0.27%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            14      0.20%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7044                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6109     86.73%     86.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              334      4.74%     91.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              403      5.72%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              132      1.87%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               43      0.61%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.16%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7044                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6562048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  335360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7331264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6897408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7396288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       777.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       869.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    817.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    876.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8436393000                       # Total gap between requests
system.mem_ctrls.avgGap                      37773.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4392448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2169600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7331264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520654801.246788978577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 257171549.164619207382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 869004664.553283095360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115567                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2297541000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1161342500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212463737750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31159.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34120.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1838446.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            259460460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137891325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           407322720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315549000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     666269760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3591005130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        217767840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5595266235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.229759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    531468000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    281840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7628806500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            197213940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            104795130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           325384080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          282840480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     666269760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3550385790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252113280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5379002460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.595131                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    621260750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    281840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7539377500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               176500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117405479                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1163500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1620000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              108000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10676292000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       941037                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           941037                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       941037                       # number of overall hits
system.cpu.icache.overall_hits::total          941037                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73742                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73742                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73742                       # number of overall misses
system.cpu.icache.overall_misses::total         73742                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4758043500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4758043500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4758043500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4758043500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1014779                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1014779                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1014779                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1014779                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64522.843156                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64522.843156                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64522.843156                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64522.843156                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73732                       # number of writebacks
system.cpu.icache.writebacks::total             73732                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73742                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73742                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73742                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73742                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4684301500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4684301500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4684301500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4684301500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072668                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072668                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072668                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072668                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63522.843156                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63522.843156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63522.843156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63522.843156                       # average overall mshr miss latency
system.cpu.icache.replacements                  73732                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       941037                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          941037                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73742                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73742                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4758043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4758043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1014779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1014779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64522.843156                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64522.843156                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4684301500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4684301500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072668                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072668                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63522.843156                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63522.843156                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985221                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1071722                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74253                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.433383                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2103300                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2103300                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       759536                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           759536                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       759536                       # number of overall hits
system.cpu.dcache.overall_hits::total          759536                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51708                       # number of overall misses
system.cpu.dcache.overall_misses::total         51708                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3392365500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3392365500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3392365500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3392365500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       811244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       811244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       811244                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       811244                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063739                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063739                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063739                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063739                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65606.202135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65606.202135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65606.202135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65606.202135                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19459                       # number of writebacks
system.cpu.dcache.writebacks::total             19459                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18228                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2199547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2199547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2199547500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2199547500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233734000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233734000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041270                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65697.356631                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65697.356631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65697.356631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65697.356631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120357.363543                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120357.363543                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       458929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          458929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1538047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1538047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       480749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       480749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70487.946838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70487.946838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1274262500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1274262500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233734000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233734000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70584.528887                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70584.528887                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203778.552746                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203778.552746                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1854318500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1854318500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62042.241033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62042.241033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    925285000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    925285000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59978.284825                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59978.284825                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8552                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8552                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          573                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          573                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43650500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43650500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062795                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062795                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76178.883072                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76178.883072                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          572                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          572                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     43021500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43021500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062685                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062685                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75212.412587                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75212.412587                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10736292000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              842115                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35061                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.018568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1692393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1692393                       # Number of data accesses

---------- End Simulation Statistics   ----------
