{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553940591779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553940591779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 14:09:51 2019 " "Processing started: Sat Mar 30 14:09:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553940591779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1553940591779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Audio_Effects -c FPGA_Audio_Effects --generate_symbol=C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/keytr.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Audio_Effects -c FPGA_Audio_Effects --generate_symbol=C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/keytr.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1553940591779 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ACK i2c.sv(23) " "Verilog HDL error at i2c.sv(23): object ACK declared in a list of port declarations cannot be redeclared within the module body" {  } { { "modules/i2c.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/i2c.sv" 23 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Design Software" 0 -1 1553940592394 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "i2c i2c.sv(1) " "Ignored design unit \"i2c\" at i2c.sv(1) due to previous errors" {  } { { "modules/i2c.sv" "" { Text "C:/Users/Windows/Desktop/FPGA-Audio-Effects-System/modules/i2c.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1553940592395 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553940592405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 30 14:09:52 2019 " "Processing ended: Sat Mar 30 14:09:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553940592405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553940592405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553940592405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1553940592405 ""}
