[
    {
        "name": "UID",
        "offset": "0x00",
        "length": 16,
        "comments": "",
        "display":0,
        "subitem": [
            {
                "name": "FAB",
                "offset": "0x00",
                "length": 3,
                "display":0,
                "comments": ""
            },
            {
                "name": "Year",
                "offset": "0x03",
                "length": 1,
                "display":0,
                "comments": ""
            },
            {
                "name": "Mon",
                "offset": "0x04",
                "length": 1,
                "display":0,
                "comments": ""
            },
            {
                "name": "LOT_ID",
                "offset": "0x05",
                "length": 8,
                "display":0,
                "comments": ""
            },
            {
                "name": "Wafer_ID",
                "offset": "0x0D",
                "length": 1,
                "display":0,
                "comments": ""
            },
            {
                "name": "Wafer_X",
                "offset": "0x0E",
                "length": 1,
                "display":0,
                "comments": ""
            },
            {
                "name": "Wafer_Y",
                "offset": "0x0F",
                "length": 1,
                "display":0,
                "comments": ""
            }
        ]
    },
    {
        "name": "SRAM",
        "offset": "0x10",
        "length": 1,
        "display":0,
        "comments": "",
        "subitem": [
            {
                "name": "SRAM Size",
                "offset": "0x00",
                "length": 1,
                "display":0,
                "comments": "0:96K, 1:80K, 2:64K, 3:48K"
            }
        ]
    },
    {
        "name": "Flash",
        "offset": "0x11",
        "length": 6,
        "display":0,
        "comments": "",
        "subitem": [
            {
                "name": "SE_ADDR1",
                "offset": "0x00",
                "length": 3,
                "display":0,
                "comments": "the start address for Flash security registers1(24bit)"
            },
            {
                "name": "SE_ADDR2",
                "offset": "0x3",
                "length": 3,
                "display":0,
                "comments": "the start address for Flash security registers2(24bit)"
            }
        ]

    },
    {
        "name": "BOD",
        "offset": "0x17",
        "length": 1,
        "display":0,
        "comments": "",
        "subitem": [
            {
                "name": "BOD",
                "offset": "0x00",
                "display":0,
                "length": 1,
                "comments": "0-3bit: BOD triming; 4-7bit: pattern:0xA"
            }
        ]
    },
    {
        "name": "Config",
        "offset": "0x18",
        "length": 1,
        "display":1,
        "comments": "",
        "subitem": [
            {
                "name": "Configuration",
                "offset": "0x00",
                "length": 1,
                "display":1,
                "comments": "0bit: isp_uart_bypass ( 0: Support UART ISP, 1: Not Support UART ISP)\r\n1bit: isp_jlink_bypass.( 0: Support JLINK ISP, 1: Not Support JLINK ISP)\r\n2bit: SWD control (0:enable, 1:disable)\r\n3bit: IO LDO adjust enable (0:disable,1:enable)\r\n4bit: IO_LDO_SEL(IO voltage 0: 1.8v, 1:3.0v)\r\n5bit: IO_LDO_Bypass (0: no bypass, 1: bypass)"
            }
        ]
    },
    {
        "name": "USER",
        "offset": "0x19",
        "length": 8,
        "display":0,
        "comments": "",
        "subitem": [
            {
                "name": "IO_LDO_1P8",
                "offset": "0x00",
                "length": 1,
                "display":0,
                "comments": "IO LDO output 1.8V   A804  bit<30:29>  coarse;  bit<28:24> fine"
            },
            {
                "name": "IO_LDO_3P0",
                "offset": "0x01",
                "length": 1,
                "display":0,
                "comments": "IO LDO output 3.0V   A804  bit<30:29>  coarse;  bit<28:24> fine"
            },
            {
                "name": "User_Start",
                "offset": "0x02",
                "length": 5,
                "display":0,
                "comments": "Reserved for customer"
            },
            {
                "name": "User_End",
                "offset": "0x07",
                "length": 0,
                "display":0,
                "comments": "Reserved for customer"
            }
        ]
    }
]