--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -ise /home/k4user/poly-imag/archi2/projet/ise/ProcesseurAndCo.ise
-intstyle ise -e 3 -s 4 -xml ProcesseurAndCo ProcesseurAndCo.ncd -o
ProcesseurAndCo.twr ProcesseurAndCo.pcf -ucf
/home/k4user/poly-imag/archi2/projet/ProcesseurAndCo.ucf

Design file:              ProcesseurAndCo.ncd
Physical constraint file: ProcesseurAndCo.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
OSCILLATOR   |    4.033(R)|   -1.319(R)|CLK_BUFGP         |   0.000|
PS2C         |    8.794(R)|    0.592(R)|CLK_BUFGP         |   0.000|
PS2D         |   12.394(R)|   -7.309(R)|CLK_BUFGP         |   0.000|
PUSHBUTTON<0>|    8.485(R)|   -4.843(R)|CLK_BUFGP         |   0.000|
PUSHBUTTON<1>|    8.486(R)|   -4.898(R)|CLK_BUFGP         |   0.000|
PUSHBUTTON<2>|    8.977(R)|   -4.788(R)|CLK_BUFGP         |   0.000|
RESET        |   11.985(R)|   -3.335(R)|CLK_BUFGP         |   0.000|
RXD          |    8.967(R)|   -5.042(R)|CLK_BUFGP         |   0.000|
RXDA         |    7.522(R)|   -3.915(R)|CLK_BUFGP         |   0.000|
SLIDER<0>    |    5.475(R)|   -1.926(R)|CLK_BUFGP         |   0.000|
SLIDER<1>    |    5.226(R)|   -1.775(R)|CLK_BUFGP         |   0.000|
SLIDER<2>    |    6.697(R)|   -3.077(R)|CLK_BUFGP         |   0.000|
SLIDER<3>    |    7.009(R)|   -3.158(R)|CLK_BUFGP         |   0.000|
SLIDER<4>    |    5.420(R)|   -1.934(R)|CLK_BUFGP         |   0.000|
SLIDER<5>    |    7.767(R)|   -3.788(R)|CLK_BUFGP         |   0.000|
SLIDER<6>    |    8.715(R)|   -4.442(R)|CLK_BUFGP         |   0.000|
SLIDER<7>    |    8.018(R)|   -4.024(R)|CLK_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ANODE<0>    |    7.254(R)|CLK_BUFGP         |   0.000|
B           |   19.251(R)|CLK_BUFGP         |   0.000|
G           |   19.597(R)|CLK_BUFGP         |   0.000|
HS          |   13.859(R)|CLK_BUFGP         |   0.000|
LED<0>      |    7.454(R)|CLK_BUFGP         |   0.000|
LED<1>      |    7.257(R)|CLK_BUFGP         |   0.000|
LED<2>      |    7.454(R)|CLK_BUFGP         |   0.000|
LED<3>      |    7.308(R)|CLK_BUFGP         |   0.000|
LED<4>      |    7.341(R)|CLK_BUFGP         |   0.000|
LED<5>      |    7.201(R)|CLK_BUFGP         |   0.000|
LED<6>      |    7.235(R)|CLK_BUFGP         |   0.000|
LED<7>      |    7.250(R)|CLK_BUFGP         |   0.000|
R           |   19.932(R)|CLK_BUFGP         |   0.000|
SEGMENT<0>  |    7.298(R)|CLK_BUFGP         |   0.000|
SEGMENT<1>  |    7.454(R)|CLK_BUFGP         |   0.000|
SEGMENT<2>  |    7.285(R)|CLK_BUFGP         |   0.000|
SEGMENT<3>  |    7.257(R)|CLK_BUFGP         |   0.000|
SEGMENT<4>  |    7.331(R)|CLK_BUFGP         |   0.000|
SEGMENT<5>  |    7.488(R)|CLK_BUFGP         |   0.000|
SEGMENT<6>  |    7.285(R)|CLK_BUFGP         |   0.000|
VS          |   14.032(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   15.785|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 11 12:57:00 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 104 MB



