[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F27K40 ]
[d frameptr 4065 ]
"114 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/adcc.c
[e E9579 . `uc
pot 20
channel_VSS 60
channel_Temp 61
channel_DAC1 62
channel_FVR_buf1 63
]
"36 /home/mohit/MPLABXProjects/IR_remot.X/main.c
[e E9900 . `uc
pot 20
channel_VSS 60
channel_Temp 61
channel_DAC1 62
channel_FVR_buf1 63
]
"1 /opt/microchip/xc8/v2.35/pic/sources/c99/common/abs.c
[v _abs abs `(i  1 e 2 0 ]
"9 /opt/microchip/xc8/v2.35/pic/sources/c99/common/aodiv.c
[v ___aodiv __aodiv `(o  1 e 8 0 ]
"9 /opt/microchip/xc8/v2.35/pic/sources/c99/common/aomod.c
[v ___aomod __aomod `(o  1 e 8 0 ]
"72 /opt/microchip/xc8/v2.35/pic/sources/c99/common/doprnt.c
[v _pad pad `(i  1 s 2 pad ]
"287
[v _dtoa dtoa `(i  1 s 2 dtoa ]
"692
[v _vfpfcnvrt vfpfcnvrt `(i  1 s 2 vfpfcnvrt ]
"1390
[v _vfprintf vfprintf `(i  1 e 2 0 ]
"4 /opt/microchip/xc8/v2.35/pic/sources/c99/common/fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 /opt/microchip/xc8/v2.35/pic/sources/c99/common/float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 /opt/microchip/xc8/v2.35/pic/sources/c99/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 /opt/microchip/xc8/v2.35/pic/sources/c99/common/ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 /opt/microchip/xc8/v2.35/pic/sources/c99/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 /opt/microchip/xc8/v2.35/pic/sources/c99/common/ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"8 /opt/microchip/xc8/v2.35/pic/sources/c99/common/nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
"8 /opt/microchip/xc8/v2.35/pic/sources/c99/common/nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
"9 /opt/microchip/xc8/v2.35/pic/sources/c99/common/nf_sprintf.c
[v _sprintf sprintf `(i  1 e 2 0 ]
"7 /opt/microchip/xc8/v2.35/pic/sources/c99/common/putch.c
[v _putch putch `(v  1 e 1 0 ]
"10 /opt/microchip/xc8/v2.35/pic/sources/c99/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 /opt/microchip/xc8/v2.35/pic/sources/c99/common/sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 /opt/microchip/xc8/v2.35/pic/sources/c99/common/sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"5 /opt/microchip/xc8/v2.35/pic/sources/c99/common/strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
"15 /opt/microchip/xc8/v2.35/pic/sources/c99/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 /opt/microchip/xc8/v2.35/pic/sources/c99/common/Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"10 /home/mohit/MPLABXProjects/IR_remot.X/main.c
[v _SendToUart SendToUart `(v  1 e 1 0 ]
"15
[v _Tmr1_intt Tmr1_intt `(v  1 e 1 0 ]
"26
[v _main main `(v  1 e 1 0 ]
"63 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/adcc.c
[v _ADCC_Initialize ADCC_Initialize `(v  1 e 1 0 ]
"138
[v _ADCC_GetSingleConversion ADCC_GetSingleConversion `(us  1 e 2 0 ]
"298
[v _ADCC_ISR ADCC_ISR `(v  1 e 1 0 ]
"307
[v _ADCC_SetADIInterruptHandler ADCC_SetADIInterruptHandler `(v  1 e 1 0 ]
"311
[v _ADCC_DefaultInterruptHandler ADCC_DefaultInterruptHandler `(v  1 e 1 0 ]
"62 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/ccp2.c
[v _CCP2_DefaultCallBack CCP2_DefaultCallBack `(v  1 s 1 CCP2_DefaultCallBack ]
"67
[v _CCP2_Initialize CCP2_Initialize `(v  1 e 1 0 ]
"101
[v _CCP2_CaptureISR CCP2_CaptureISR `(v  1 e 1 0 ]
"156
[v _CCP2_SetCallBack CCP2_SetCallBack `(v  1 e 1 0 ]
"66 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/eusart2.c
[v _EUSART2_Initialize EUSART2_Initialize `(v  1 e 1 0 ]
"132
[v _EUSART2_Write EUSART2_Write `(v  1 e 1 0 ]
"144
[v _EUSART2_DefaultFramingErrorHandler EUSART2_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"146
[v _EUSART2_DefaultOverrunErrorHandler EUSART2_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"154
[v _EUSART2_DefaultErrorHandler EUSART2_DefaultErrorHandler `(v  1 e 1 0 ]
"157
[v _EUSART2_SetFramingErrorHandler EUSART2_SetFramingErrorHandler `(v  1 e 1 0 ]
"161
[v _EUSART2_SetOverrunErrorHandler EUSART2_SetOverrunErrorHandler `(v  1 e 1 0 ]
"165
[v _EUSART2_SetErrorHandler EUSART2_SetErrorHandler `(v  1 e 1 0 ]
"52 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
"58
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `IIH(v  1 e 1 0 ]
"50 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"63
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"77
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"55 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"64 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/tmr1.c
[v _TMR1_Initialize TMR1_Initialize `(v  1 e 1 0 ]
"127
[v _TMR1_WriteTimer TMR1_WriteTimer `(v  1 e 1 0 ]
"164
[v _TMR1_ISR TMR1_ISR `(v  1 e 1 0 ]
"176
[v _TMR1_CallBack TMR1_CallBack `(v  1 e 1 0 ]
"185
[v _TMR1_SetInterruptHandler TMR1_SetInterruptHandler `(v  1 e 1 0 ]
"189
[v _TMR1_DefaultInterruptHandler TMR1_DefaultInterruptHandler `(v  1 e 1 0 ]
"64 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/tmr3.c
[v _TMR3_Initialize TMR3_Initialize `(v  1 e 1 0 ]
"127
[v _TMR3_WriteTimer TMR3_WriteTimer `(v  1 e 1 0 ]
"164
[v _TMR3_ISR TMR3_ISR `(v  1 e 1 0 ]
"176
[v _TMR3_CallBack TMR3_CallBack `(v  1 e 1 0 ]
"185
[v _TMR3_SetInterruptHandler TMR3_SetInterruptHandler `(v  1 e 1 0 ]
"189
[v _TMR3_DefaultInterruptHandler TMR3_DefaultInterruptHandler `(v  1 e 1 0 ]
"1288 /opt/microchip/mplabx/v6.00/packs/Microchip/PIC18F-K_DFP/1.5.114/xc8/pic/include/proc/pic18f27k40.h
[v _RC2REG RC2REG `VEuc  1 e 1 @3737 ]
"1326
[v _TX2REG TX2REG `VEuc  1 e 1 @3738 ]
"1371
[v _SP2BRGL SP2BRGL `VEuc  1 e 1 @3739 ]
"1409
[v _SP2BRGH SP2BRGH `VEuc  1 e 1 @3740 ]
"1447
[v _RC2STA RC2STA `VEuc  1 e 1 @3741 ]
[s S403 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"1480
[s S412 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S415 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S418 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S420 . 1 `S403 1 . 1 0 `S412 1 . 1 0 `S415 1 . 1 0 `S418 1 . 1 0 ]
[v _RC2STAbits RC2STAbits `VES420  1 e 1 @3741 ]
"1621
[v _TX2STA TX2STA `VEuc  1 e 1 @3742 ]
[s S370 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"1650
[s S379 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S382 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S384 . 1 `S370 1 . 1 0 `S379 1 . 1 0 `S382 1 . 1 0 ]
[v _TX2STAbits TX2STAbits `VES384  1 e 1 @3742 ]
"1777
[v _BAUD2CON BAUD2CON `VEuc  1 e 1 @3743 ]
"3126
[v _CCP2PPS CCP2PPS `VEuc  1 e 1 @3760 ]
[s S160 . 1 `uc 1 ADIE 1 0 :1:0 
`uc 1 ADTIE 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 CSWIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
"4449
[s S166 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIE 1 0 :1:7 
]
[u S169 . 1 `S160 1 . 1 0 `S166 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES169  1 e 1 @3779 ]
[s S208 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 TMR3IE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TMR5IE 1 0 :1:4 
`uc 1 TMR6IE 1 0 :1:5 
]
"4652
[u S215 . 1 `S208 1 . 1 0 ]
[v _PIE4bits PIE4bits `VES215  1 e 1 @3782 ]
[s S138 . 1 `uc 1 CCP1IE 1 0 :1:0 
`uc 1 CCP2IE 1 0 :1:1 
]
"4730
[u S141 . 1 `S138 1 . 1 0 ]
[v _PIE6bits PIE6bits `VES141  1 e 1 @3784 ]
[s S182 . 1 `uc 1 ADIF 1 0 :1:0 
`uc 1 ADTIF 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 CSWIF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
"4855
[s S188 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PSPIF 1 0 :1:7 
]
[u S191 . 1 `S182 1 . 1 0 `S188 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES191  1 e 1 @3787 ]
[s S338 . 1 `uc 1 SSP1IF 1 0 :1:0 
`uc 1 BCL1IF 1 0 :1:1 
`uc 1 SSP2IF 1 0 :1:2 
`uc 1 BCL2IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 TX2IF 1 0 :1:6 
`uc 1 RC2IF 1 0 :1:7 
]
"4956
[s S347 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S352 . 1 `S338 1 . 1 0 `S347 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES352  1 e 1 @3789 ]
[s S225 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 TMR3IF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TMR5IF 1 0 :1:4 
`uc 1 TMR6IF 1 0 :1:5 
]
"5026
[u S232 . 1 `S225 1 . 1 0 ]
[v _PIR4bits PIR4bits `VES232  1 e 1 @3790 ]
[s S147 . 1 `uc 1 CCP1IF 1 0 :1:0 
`uc 1 CCP2IF 1 0 :1:1 
]
"5104
[u S150 . 1 `S147 1 . 1 0 ]
[v _PIR6bits PIR6bits `VES150  1 e 1 @3792 ]
"5744
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @3800 ]
"5884
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @3802 ]
"6036
[v _OSCEN OSCEN `VEuc  1 e 1 @3804 ]
"6087
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @3805 ]
"6145
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @3806 ]
"6252
[v _PMD0 PMD0 `VEuc  1 e 1 @3809 ]
"6329
[v _PMD1 PMD1 `VEuc  1 e 1 @3810 ]
"6393
[v _PMD2 PMD2 `VEuc  1 e 1 @3811 ]
"6438
[v _PMD3 PMD3 `VEuc  1 e 1 @3812 ]
"6476
[v _PMD4 PMD4 `VEuc  1 e 1 @3813 ]
"6529
[v _PMD5 PMD5 `VEuc  1 e 1 @3814 ]
"7561
[v _RC7PPS RC7PPS `VEuc  1 e 1 @3838 ]
"7791
[v _INLVLA INLVLA `VEuc  1 e 1 @3853 ]
"7853
[v _SLRCONA SLRCONA `VEuc  1 e 1 @3854 ]
"7915
[v _ODCONA ODCONA `VEuc  1 e 1 @3855 ]
"7977
[v _WPUA WPUA `VEuc  1 e 1 @3856 ]
"8039
[v _ANSELA ANSELA `VEuc  1 e 1 @3857 ]
"8287
[v _INLVLB INLVLB `VEuc  1 e 1 @3861 ]
"8349
[v _SLRCONB SLRCONB `VEuc  1 e 1 @3862 ]
"8411
[v _ODCONB ODCONB `VEuc  1 e 1 @3863 ]
"8473
[v _WPUB WPUB `VEuc  1 e 1 @3864 ]
"8535
[v _ANSELB ANSELB `VEuc  1 e 1 @3865 ]
"8783
[v _INLVLC INLVLC `VEuc  1 e 1 @3869 ]
"8845
[v _SLRCONC SLRCONC `VEuc  1 e 1 @3870 ]
"8907
[v _ODCONC ODCONC `VEuc  1 e 1 @3871 ]
"8969
[v _WPUC WPUC `VEuc  1 e 1 @3872 ]
"9031
[v _ANSELC ANSELC `VEuc  1 e 1 @3873 ]
"9156
[v _INLVLE INLVLE `VEuc  1 e 1 @3882 ]
"9177
[v _WPUE WPUE `VEuc  1 e 1 @3885 ]
"12406
[v _ADACT ADACT `VEuc  1 e 1 @3926 ]
"12458
[v _ADCLK ADCLK `VEuc  1 e 1 @3927 ]
"12516
[v _ADREF ADREF `VEuc  1 e 1 @3928 ]
"12557
[v _ADCON1 ADCON1 `VEuc  1 e 1 @3929 ]
[s S1060 . 1 `uc 1 ADDSEN 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 ADGPOL 1 0 :1:5 
`uc 1 ADIPEN 1 0 :1:6 
`uc 1 ADPPOL 1 0 :1:7 
]
"12571
[u S1066 . 1 `S1060 1 . 1 0 ]
[v _ADCON1bits ADCON1bits `VES1066  1 e 1 @3929 ]
"12596
[v _ADCON2 ADCON2 `VEuc  1 e 1 @3930 ]
[s S996 . 1 `uc 1 ADMD 1 0 :3:0 
`uc 1 ADACLR 1 0 :1:3 
`uc 1 ADCRS 1 0 :3:4 
`uc 1 ADPSIS 1 0 :1:7 
]
"12618
[s S1001 . 1 `uc 1 ADMD0 1 0 :1:0 
`uc 1 ADMD1 1 0 :1:1 
`uc 1 ADMD2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCRS0 1 0 :1:4 
`uc 1 ADCRS1 1 0 :1:5 
`uc 1 ADCRS2 1 0 :1:6 
]
[u S1009 . 1 `S996 1 . 1 0 `S1001 1 . 1 0 ]
[v _ADCON2bits ADCON2bits `VES1009  1 e 1 @3930 ]
"12673
[v _ADCON3 ADCON3 `VEuc  1 e 1 @3931 ]
[s S967 . 1 `uc 1 ADTMD 1 0 :3:0 
`uc 1 ADSOI 1 0 :1:3 
`uc 1 ADCALC 1 0 :3:4 
]
"12694
[s S971 . 1 `uc 1 ADTMD0 1 0 :1:0 
`uc 1 ADTMD1 1 0 :1:1 
`uc 1 ADTMD2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCALC0 1 0 :1:4 
`uc 1 ADCALC1 1 0 :1:5 
`uc 1 ADCALC2 1 0 :1:6 
]
[u S979 . 1 `S967 1 . 1 0 `S971 1 . 1 0 ]
[v _ADCON3bits ADCON3bits `VES979  1 e 1 @3931 ]
"12744
[v _ADACQ ADACQ `VEuc  1 e 1 @3932 ]
"12814
[v _ADCAP ADCAP `VEuc  1 e 1 @3933 ]
"12866
[v _ADPRE ADPRE `VEuc  1 e 1 @3934 ]
"12936
[v _ADPCH ADPCH `VEuc  1 e 1 @3935 ]
"12994
[v _ADCON0 ADCON0 `VEuc  1 e 1 @3936 ]
[s S913 . 1 `uc 1 ADGO 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 ADFM 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADCS 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADCONT 1 0 :1:6 
`uc 1 ADON 1 0 :1:7 
]
"13029
[s S922 . 1 `uc 1 GO 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 ADFM0 1 0 :1:2 
]
[s S926 . 1 `uc 1 DONE 1 0 :1:0 
]
[s S928 . 1 `uc 1 GO_NOT_DONE 1 0 :1:0 
]
[s S930 . 1 `uc 1 GO_nDONE 1 0 :1:0 
]
[s S932 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[u S935 . 1 `S913 1 . 1 0 `S922 1 . 1 0 `S926 1 . 1 0 `S928 1 . 1 0 `S930 1 . 1 0 `S932 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES935  1 e 1 @3936 ]
"13096
[v _ADPREVL ADPREVL `VEuc  1 e 1 @3937 ]
"13166
[v _ADPREVH ADPREVH `VEuc  1 e 1 @3938 ]
"13243
[v _ADRESL ADRESL `VEuc  1 e 1 @3939 ]
"13313
[v _ADRESH ADRESH `VEuc  1 e 1 @3940 ]
"13375
[v _ADSTAT ADSTAT `VEuc  1 e 1 @3941 ]
[s S1028 . 1 `uc 1 ADSTAT 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 ADMATH 1 0 :1:4 
`uc 1 ADLTHR 1 0 :1:5 
`uc 1 ADUTHR 1 0 :1:6 
`uc 1 ADAOV 1 0 :1:7 
]
"13395
[s S1035 . 1 `uc 1 ADSTAT0 1 0 :1:0 
`uc 1 ADSTAT1 1 0 :1:1 
`uc 1 ADSTAT2 1 0 :1:2 
]
[u S1039 . 1 `S1028 1 . 1 0 `S1035 1 . 1 0 ]
[v _ADSTATbits ADSTATbits `VES1039  1 e 1 @3941 ]
"13440
[v _ADRPT ADRPT `VEuc  1 e 1 @3942 ]
"13510
[v _ADCNT ADCNT `VEuc  1 e 1 @3943 ]
"13587
[v _ADSTPTL ADSTPTL `VEuc  1 e 1 @3944 ]
"13657
[v _ADSTPTH ADSTPTH `VEuc  1 e 1 @3945 ]
"13734
[v _ADLTHL ADLTHL `VEuc  1 e 1 @3946 ]
"13804
[v _ADLTHH ADLTHH `VEuc  1 e 1 @3947 ]
"13881
[v _ADUTHL ADUTHL `VEuc  1 e 1 @3948 ]
"13951
[v _ADUTHH ADUTHH `VEuc  1 e 1 @3949 ]
"14028
[v _ADERRL ADERRL `VEuc  1 e 1 @3950 ]
"14098
[v _ADERRH ADERRH `VEuc  1 e 1 @3951 ]
"14175
[v _ADACCL ADACCL `VEuc  1 e 1 @3952 ]
"14245
[v _ADACCH ADACCH `VEuc  1 e 1 @3953 ]
"14322
[v _ADFLTRL ADFLTRL `VEuc  1 e 1 @3954 ]
"14392
[v _ADFLTRH ADFLTRH `VEuc  1 e 1 @3955 ]
"15464
[v _LATA LATA `VEuc  1 e 1 @3971 ]
"15576
[v _LATB LATB `VEuc  1 e 1 @3972 ]
"15688
[v _LATC LATC `VEuc  1 e 1 @3973 ]
"15800
[v _TRISA TRISA `VEuc  1 e 1 @3976 ]
"15922
[v _TRISB TRISB `VEuc  1 e 1 @3977 ]
"16044
[v _TRISC TRISC `VEuc  1 e 1 @3978 ]
[s S768 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"16271
[s S777 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S780 . 1 `S768 1 . 1 0 `S777 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES780  1 e 1 @3982 ]
"20028
[v _CCPR2L CCPR2L `VEuc  1 e 1 @4006 ]
"20048
[v _CCPR2H CCPR2H `VEuc  1 e 1 @4007 ]
"20068
[v _CCP2CON CCP2CON `VEuc  1 e 1 @4008 ]
"20186
[v _CCP2CAP CCP2CAP `VEuc  1 e 1 @4009 ]
[s S715 . 1 `uc 1 C1TSEL 1 0 :2:0 
`uc 1 C2TSEL 1 0 :2:2 
`uc 1 P3TSEL 1 0 :2:4 
`uc 1 P4TSEL 1 0 :2:6 
]
"20495
[s S720 . 1 `uc 1 C1TSEL0 1 0 :1:0 
`uc 1 C1TSEL1 1 0 :1:1 
`uc 1 C2TSEL0 1 0 :1:2 
`uc 1 C2TSEL1 1 0 :1:3 
`uc 1 P3TSEL0 1 0 :1:4 
`uc 1 P3TSEL1 1 0 :1:5 
`uc 1 P4TSEL0 1 0 :1:6 
`uc 1 P4TSEL1 1 0 :1:7 
]
[u S729 . 1 `S715 1 . 1 0 `S720 1 . 1 0 ]
[v _CCPTMRSbits CCPTMRSbits `VES729  1 e 1 @4014 ]
"23251
[v _TMR3 TMR3 `VEus  1 e 2 @4039 ]
"23258
[v _TMR3L TMR3L `VEuc  1 e 1 @4039 ]
"23428
[v _TMR3H TMR3H `VEuc  1 e 1 @4040 ]
"23548
[v _T3CON T3CON `VEuc  1 e 1 @4041 ]
[s S540 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_SYNC 1 0 :1:2 
]
"23587
[s S543 . 1 `uc 1 ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nSYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CKPS 1 0 :2:4 
]
[s S1191 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S1194 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 T3RD16 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S559 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
]
[s S1205 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD163 1 0 :1:1 
]
[u S1208 . 1 `S540 1 . 1 0 `S543 1 . 1 0 `S1191 1 . 1 0 `S1194 1 . 1 0 `S559 1 . 1 0 `S1205 1 . 1 0 ]
[v _T3CONbits T3CONbits `VES1208  1 e 1 @4041 ]
"23662
[v _T3GCON T3GCON `VEuc  1 e 1 @4042 ]
[s S600 . 1 `uc 1 . 1 0 :3:0 
`uc 1 GGO_NOT_DONE 1 0 :1:3 
]
"23704
[s S603 . 1 `uc 1 . 1 0 :2:0 
`uc 1 GVAL 1 0 :1:2 
`uc 1 GGO_nDONE 1 0 :1:3 
`uc 1 GSPM 1 0 :1:4 
`uc 1 GTM 1 0 :1:5 
`uc 1 GPOL 1 0 :1:6 
`uc 1 GE 1 0 :1:7 
]
[s S1253 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO_NOT_DONE 1 0 :1:3 
]
[s S1256 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_nDONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 T3GE 1 0 :1:7 
]
[s S1264 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[u S1267 . 1 `S600 1 . 1 0 `S603 1 . 1 0 `S1253 1 . 1 0 `S1256 1 . 1 0 `S1264 1 . 1 0 ]
[v _T3GCONbits T3GCONbits `VES1267  1 e 1 @4042 ]
"23894
[v _T3GATE T3GATE `VEuc  1 e 1 @4043 ]
"24036
[v _T3CLK T3CLK `VEuc  1 e 1 @4044 ]
"24185
[v _TMR1L TMR1L `VEuc  1 e 1 @4045 ]
"24355
[v _TMR1H TMR1H `VEuc  1 e 1 @4046 ]
"24475
[v _T1CON T1CON `VEuc  1 e 1 @4047 ]
"24514
[s S549 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S552 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 T1RD16 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S563 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
]
[u S566 . 1 `S540 1 . 1 0 `S543 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 `S559 1 . 1 0 `S563 1 . 1 0 ]
[v _T1CONbits T1CONbits `VES566  1 e 1 @4047 ]
"24589
[v _T1GCON T1GCON `VEuc  1 e 1 @4048 ]
"24631
[s S611 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_NOT_DONE 1 0 :1:3 
]
[s S614 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 T1GE 1 0 :1:7 
]
[s S622 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S625 . 1 `S600 1 . 1 0 `S603 1 . 1 0 `S611 1 . 1 0 `S614 1 . 1 0 `S622 1 . 1 0 ]
[v _T1GCONbits T1GCONbits `VES625  1 e 1 @4048 ]
"24821
[v _T1GATE T1GATE `VEuc  1 e 1 @4049 ]
"24963
[v _T1CLK T1CLK `VEuc  1 e 1 @4050 ]
[s S101 . 1 `uc 1 INT0EDG 1 0 :1:0 
`uc 1 INT1EDG 1 0 :1:1 
`uc 1 INT2EDG 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 IPEN 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"26415
[s S109 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S113 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S117 . 1 `S101 1 . 1 0 `S109 1 . 1 0 `S113 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES117  1 e 1 @4082 ]
"55 /opt/microchip/xc8/v2.35/pic/sources/c99/common/doprnt.c
[v _flags flags `i  1 s 2 flags ]
[v _prec prec `i  1 s 2 prec ]
[v _width width `i  1 s 2 width ]
"66
[v _dbuf dbuf `[32]uc  1 s 32 dbuf ]
"69
[v _nout nout `i  1 s 2 nout ]
"25 /home/mohit/MPLABXProjects/IR_remot.X/IRLIB.c
[v _DecodedIRKey DecodedIRKey `uc  1 e 1 0 ]
"37
[v _MyBuf MyBuf `[32]uc  1 e 32 0 ]
"42
[v _IRAddress IRAddress `C[17]uc  1 e 17 0 ]
"44
[v _KEYCODE KEYCODE `C[2][12]uc  1 e 24 0 ]
"47
[v _jj jj `uc  1 e 1 0 ]
"49
[v _kk kk `uc  1 e 1 0 ]
[s S797 . 1 `uc 1 Buff 1 0 :5:0 
`uc 1 Reserved 1 0 :3:5 
]
"51
[u S800 BufRotate 1 `uc 1 FullByte 1 0 `S797 1 This 1 0 ]
[v _Rotate Rotate `S800  1 e 1 0 ]
"8 /home/mohit/MPLABXProjects/IR_remot.X/main.c
[v _dummy dummy `us  1 e 2 0 ]
[v _adc adc `us  1 e 2 0 ]
[v _tt tt `us  1 e 2 0 ]
"9
[v _SendBuf SendBuf `[100]uc  1 e 100 0 ]
"57 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/adcc.c
[v _ADCC_ADI_InterruptHandler ADCC_ADI_InterruptHandler `*.38(v  1 e 3 0 ]
"56 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/ccp2.c
[v _CCP2_CallBack CCP2_CallBack `*.38(v  1 s 3 CCP2_CallBack ]
"98
[v _TimerValue TimerValue `ui  1 e 2 0 ]
"99
[v _MyTBuf MyTBuf `[1000]us  1 e 2000 0 ]
[v _kl kl `us  1 e 2 0 ]
[s S292 . 1 `uc 1 perr 1 0 :1:0 
`uc 1 ferr 1 0 :1:1 
`uc 1 oerr 1 0 :1:2 
`uc 1 reserved 1 0 :5:3 
]
"52 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/eusart2.c
[u S297 . 1 `S292 1 . 1 0 `uc 1 status 1 0 ]
[v _eusart2RxLastError eusart2RxLastError `VES297  1 e 1 0 ]
"58
[v _EUSART2_FramingErrorHandler EUSART2_FramingErrorHandler `*.38(v  1 e 3 0 ]
"59
[v _EUSART2_OverrunErrorHandler EUSART2_OverrunErrorHandler `*.38(v  1 e 3 0 ]
"60
[v _EUSART2_ErrorHandler EUSART2_ErrorHandler `*.38(v  1 e 3 0 ]
"57 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/tmr1.c
[v _timer1ReloadVal timer1ReloadVal `VEus  1 e 2 0 ]
"58
[v _TMR1_InterruptHandler TMR1_InterruptHandler `*.38(v  1 e 3 0 ]
"57 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/tmr3.c
[v _timer3ReloadVal timer3ReloadVal `VEus  1 e 2 0 ]
"58
[v _TMR3_InterruptHandler TMR3_InterruptHandler `*.38(v  1 e 3 0 ]
"26 /home/mohit/MPLABXProjects/IR_remot.X/main.c
[v _main main `(v  1 e 1 0 ]
{
"44
} 0
"9 /opt/microchip/xc8/v2.35/pic/sources/c99/common/nf_sprintf.c
[v _sprintf sprintf `(i  1 e 2 0 ]
{
[u S1862 . 3 `*.2uc 1 buffer 3 0 `*.2Cuc 1 source 3 0 ]
"13
[s S1865 _IO_FILE 11 `S1862 1 . 3 0 `i 1 count 2 3 `[2]uc 1 ungetbuf 2 5 `i 1 ungetcnt 2 7 `i 1 limit 2 9 ]
[v sprintf@f f `S1865  1 a 11 26 ]
"12
[v sprintf@ap ap `[1]*.39v  1 a 2 24 ]
"9
[v sprintf@s s `*.39uc  1 p 2 18 ]
[v sprintf@fmt fmt `*.32Cuc  1 p 2 20 ]
"23
} 0
"1390 /opt/microchip/xc8/v2.35/pic/sources/c99/common/doprnt.c
[v _vfprintf vfprintf `(i  1 e 2 0 ]
{
"1393
[v vfprintf@cfmt cfmt `*.32uc  1 a 2 16 ]
[s S1897 _IO_FILE 0 ]
"1390
[v vfprintf@fp fp `*.39S1897  1 p 2 10 ]
[v vfprintf@fmt fmt `*.32Cuc  1 p 2 12 ]
[v vfprintf@ap ap `*.39*.39v  1 p 2 14 ]
"1404
} 0
"692
[v _vfpfcnvrt vfpfcnvrt `(i  1 s 2 vfpfcnvrt ]
{
"696
[v vfpfcnvrt@ll ll `o  1 a 8 2 ]
[s S1897 _IO_FILE 0 ]
"692
[v vfpfcnvrt@fp fp `*.39S1897  1 p 2 71 ]
[v vfpfcnvrt@fmt fmt `*.39*.32uc  1 p 2 73 ]
[v vfpfcnvrt@ap ap `*.39*.39v  1 p 2 75 ]
"1387
} 0
"287
[v _dtoa dtoa `(i  1 s 2 dtoa ]
{
"290
[v dtoa@n n `o  1 a 8 61 ]
"289
[v dtoa@i i `i  1 a 2 69 ]
[v dtoa@s s `i  1 a 2 59 ]
[v dtoa@w w `i  1 a 2 57 ]
[v dtoa@p p `i  1 a 2 55 ]
[s S1897 _IO_FILE 0 ]
"287
[v dtoa@fp fp `*.39S1897  1 p 2 35 ]
[v dtoa@d d `o  1 p 8 37 ]
"328
} 0
"72
[v _pad pad `(i  1 s 2 pad ]
{
"74
[v pad@w w `i  1 a 2 33 ]
[v pad@i i `i  1 a 2 31 ]
[s S1897 _IO_FILE 0 ]
"72
[v pad@fp fp `*.39S1897  1 p 2 24 ]
[v pad@buf buf `*.39uc  1 p 2 26 ]
[v pad@p p `i  1 p 2 28 ]
"95
} 0
"5 /opt/microchip/xc8/v2.35/pic/sources/c99/common/strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
{
"7
[v strlen@a a `*.39Cuc  1 a 2 10 ]
"5
[v strlen@s s `*.39Cuc  1 p 2 8 ]
"12
} 0
"8 /opt/microchip/xc8/v2.35/pic/sources/c99/common/nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
{
"11
[v fputs@i i `i  1 a 2 22 ]
"10
[v fputs@c c `uc  1 a 1 21 ]
"8
[v fputs@s s `*.39Cuc  1 p 2 17 ]
[u S1862 . 3 `*.2uc 1 buffer 3 0 `*.2Cuc 1 source 3 0 ]
[s S1865 _IO_FILE 11 `S1862 1 . 3 0 `i 1 count 2 3 `[2]uc 1 ungetbuf 2 5 `i 1 ungetcnt 2 7 `i 1 limit 2 9 ]
[v fputs@fp fp `*.39S1865  1 p 2 19 ]
"19
} 0
"8 /opt/microchip/xc8/v2.35/pic/sources/c99/common/nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
{
[v fputc@c c `i  1 p 2 8 ]
[u S1862 . 3 `*.2uc 1 buffer 3 0 `*.2Cuc 1 source 3 0 ]
[s S1865 _IO_FILE 11 `S1862 1 . 3 0 `i 1 count 2 3 `[2]uc 1 ungetbuf 2 5 `i 1 ungetcnt 2 7 `i 1 limit 2 9 ]
[v fputc@fp fp `*.39S1865  1 p 2 10 ]
"24
} 0
"7 /opt/microchip/xc8/v2.35/pic/sources/c99/common/putch.c
[v _putch putch `(v  1 e 1 0 ]
{
"9
} 0
"1 /opt/microchip/xc8/v2.35/pic/sources/c99/common/abs.c
[v _abs abs `(i  1 e 2 0 ]
{
[v abs@a a `i  1 p 2 26 ]
"4
} 0
"9 /opt/microchip/xc8/v2.35/pic/sources/c99/common/aomod.c
[v ___aomod __aomod `(o  1 e 8 0 ]
{
"12
[v ___aomod@sign sign `uc  1 a 1 25 ]
[v ___aomod@counter counter `uc  1 a 1 24 ]
"9
[v ___aomod@dividend dividend `o  1 p 8 8 ]
[v ___aomod@divisor divisor `o  1 p 8 16 ]
"36
} 0
"9 /opt/microchip/xc8/v2.35/pic/sources/c99/common/aodiv.c
[v ___aodiv __aodiv `(o  1 e 8 0 ]
{
"12
[v ___aodiv@quotient quotient `o  1 a 8 26 ]
"13
[v ___aodiv@sign sign `uc  1 a 1 25 ]
[v ___aodiv@counter counter `uc  1 a 1 24 ]
"9
[v ___aodiv@dividend dividend `o  1 p 8 8 ]
[v ___aodiv@divisor divisor `o  1 p 8 16 ]
"43
} 0
"10 /home/mohit/MPLABXProjects/IR_remot.X/main.c
[v _SendToUart SendToUart `(v  1 e 1 0 ]
{
[v SendToUart@st_pt st_pt `*.39uc  1 p 2 9 ]
"14
} 0
"132 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/eusart2.c
[v _EUSART2_Write EUSART2_Write `(v  1 e 1 0 ]
{
[v EUSART2_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART2_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART2_Write@txData txData `uc  1 a 1 8 ]
"139
} 0
"50 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"61
} 0
"64 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/tmr3.c
[v _TMR3_Initialize TMR3_Initialize `(v  1 e 1 0 ]
{
"97
} 0
"185
[v _TMR3_SetInterruptHandler TMR3_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR3_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 8 ]
"187
} 0
"64 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/tmr1.c
[v _TMR1_Initialize TMR1_Initialize `(v  1 e 1 0 ]
{
"97
} 0
"185
[v _TMR1_SetInterruptHandler TMR1_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR1_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 8 ]
"187
} 0
"77 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/mcc.c
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"91
} 0
"55 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"117
} 0
"63 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"75
} 0
"52 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
{
"56
} 0
"66 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/eusart2.c
[v _EUSART2_Initialize EUSART2_Initialize `(v  1 e 1 0 ]
{
"92
} 0
"161
[v _EUSART2_SetOverrunErrorHandler EUSART2_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v EUSART2_SetOverrunErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 8 ]
"163
} 0
"157
[v _EUSART2_SetFramingErrorHandler EUSART2_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v EUSART2_SetFramingErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 8 ]
"159
} 0
"165
[v _EUSART2_SetErrorHandler EUSART2_SetErrorHandler `(v  1 e 1 0 ]
{
[v EUSART2_SetErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 8 ]
"167
} 0
"67 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/ccp2.c
[v _CCP2_Initialize CCP2_Initialize `(v  1 e 1 0 ]
{
"94
} 0
"156
[v _CCP2_SetCallBack CCP2_SetCallBack `(v  1 e 1 0 ]
{
[v CCP2_SetCallBack@customCallBack customCallBack `*.38(v  1 p 3 8 ]
"158
} 0
"63 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/adcc.c
[v _ADCC_Initialize ADCC_Initialize `(v  1 e 1 0 ]
{
"112
} 0
"307
[v _ADCC_SetADIInterruptHandler ADCC_SetADIInterruptHandler `(v  1 e 1 0 ]
{
[v ADCC_SetADIInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 8 ]
"309
} 0
"138
[v _ADCC_GetSingleConversion ADCC_GetSingleConversion `(us  1 e 2 0 ]
{
[v ADCC_GetSingleConversion@channel channel `E9579  1 a 1 wreg ]
[v ADCC_GetSingleConversion@channel channel `E9579  1 a 1 wreg ]
"141
[v ADCC_GetSingleConversion@channel channel `E9579  1 a 1 12 ]
"161
} 0
"58 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `IIH(v  1 e 1 0 ]
{
"88
} 0
"164 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/tmr3.c
[v _TMR3_ISR TMR3_ISR `(v  1 e 1 0 ]
{
"174
} 0
"127
[v _TMR3_WriteTimer TMR3_WriteTimer `(v  1 e 1 0 ]
{
[v TMR3_WriteTimer@timerVal timerVal `us  1 p 2 0 ]
"147
} 0
"176
[v _TMR3_CallBack TMR3_CallBack `(v  1 e 1 0 ]
{
"183
} 0
"189
[v _TMR3_DefaultInterruptHandler TMR3_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"192
} 0
"164 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/tmr1.c
[v _TMR1_ISR TMR1_ISR `(v  1 e 1 0 ]
{
"174
} 0
"127
[v _TMR1_WriteTimer TMR1_WriteTimer `(v  1 e 1 0 ]
{
[v TMR1_WriteTimer@timerVal timerVal `us  1 p 2 0 ]
"147
} 0
"176
[v _TMR1_CallBack TMR1_CallBack `(v  1 e 1 0 ]
{
"183
} 0
"189
[v _TMR1_DefaultInterruptHandler TMR1_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"192
} 0
"15 /home/mohit/MPLABXProjects/IR_remot.X/main.c
[v _Tmr1_intt Tmr1_intt `(v  1 e 1 0 ]
{
"25
} 0
"101 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/ccp2.c
[v _CCP2_CaptureISR CCP2_CaptureISR `(v  1 e 1 0 ]
{
[s S759 . 2 `uc 1 ccpr2l 1 0 `uc 1 ccpr2h 1 1 ]
"103
[s S762 . 2 `us 1 ccpr2_16Bit 2 0 ]
[u S764 CCPR2Reg_tag 2 `S759 1 . 2 0 `S762 1 . 2 0 ]
[v CCP2_CaptureISR@module module `S764  1 a 2 2 ]
"154
} 0
"298 /home/mohit/MPLABXProjects/IR_remot.X/mcc_generated_files/adcc.c
[v _ADCC_ISR ADCC_ISR `(v  1 e 1 0 ]
{
"305
} 0
"311
[v _ADCC_DefaultInterruptHandler ADCC_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"314
} 0
