

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14'
================================================================
* Date:           Thu Dec 29 16:06:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.025 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_1  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     6540|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|     6576|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln95_fu_105_p2    |         +|   0|  0|    16|           9|           1|
    |icmp_ln95_fu_99_p2    |      icmp|   0|  0|    11|           9|          10|
    |lshr_ln95_fu_127_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |shl_ln95_1_fu_164_p2  |       shl|   0|  0|  2171|           4|        1024|
    |this_0_d0             |       shl|   0|  0|  2171|        8192|        8192|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  6540|       16406|       17419|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+------+-----------+
    |          Name         | LUT| Input Size| Bits | Total Bits|
    +-----------------------+----+-----------+------+-----------+
    |ap_done_int            |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_24  |   9|          2|     9|         18|
    |i_fu_58                |   9|          2|     9|         18|
    |this_0_we0             |   9|          2|  1024|       2048|
    +-----------------------+----+-----------+------+-----------+
    |Total                  |  36|          8|  1043|       2086|
    +-----------------------+----+-----------+------+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_58      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+------+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+------------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk            |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_95_14|  return value|
|ap_rst            |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_95_14|  return value|
|ap_start          |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_95_14|  return value|
|ap_done           |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_95_14|  return value|
|ap_idle           |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_95_14|  return value|
|ap_ready          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_95_14|  return value|
|this_0_address0   |  out|     8|   ap_memory|                                this_0|         array|
|this_0_ce0        |  out|     1|   ap_memory|                                this_0|         array|
|this_0_we0        |  out|  1024|   ap_memory|                                this_0|         array|
|this_0_d0         |  out|  8192|   ap_memory|                                this_0|         array|
|idxprom2_i53      |   in|     6|     ap_none|                          idxprom2_i53|        scalar|
|this_5_11_reload  |   in|  8192|     ap_none|                      this_5_11_reload|        scalar|
+------------------+-----+------+------------+--------------------------------------+--------------+

