<profile>

<section name = "Vitis HLS Report for 'gap_Pipeline_VITIS_LOOP_115_1'" level="0">
<item name = "Date">Thu Dec 11 00:00:18 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ecg_cnn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.339 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">356, 356, 3.560 us, 3.560 us, 354, 354, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_115_1">354, 354, 3, 1, 1, 353, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 53, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 17, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 38, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_11_1_1_U172">sparsemux_9_2_11_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln115_fu_164_p2">+, 0, 0, 16, 9, 1</column>
<column name="sum_1_fu_220_p2">+, 0, 0, 19, 12, 12</column>
<column name="icmp_ln115_fu_158_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 9, 18</column>
<column name="i_fu_70">9, 2, 9, 18</column>
<column name="sum_fu_66">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_70">9, 0, 9, 0</column>
<column name="icmp_ln115_reg_255">1, 0, 1, 0</column>
<column name="sum_fu_66">12, 0, 12, 0</column>
<column name="tmp_reg_279">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gap_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gap_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gap_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gap_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gap_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gap_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="lshr_ln">in, 2, ap_none, lshr_ln, scalar</column>
<column name="input_0_address0">out, 11, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 11, ap_memory, input_0, array</column>
<column name="input_1_address0">out, 11, ap_memory, input_1, array</column>
<column name="input_1_ce0">out, 1, ap_memory, input_1, array</column>
<column name="input_1_q0">in, 11, ap_memory, input_1, array</column>
<column name="input_2_address0">out, 11, ap_memory, input_2, array</column>
<column name="input_2_ce0">out, 1, ap_memory, input_2, array</column>
<column name="input_2_q0">in, 11, ap_memory, input_2, array</column>
<column name="input_3_address0">out, 11, ap_memory, input_3, array</column>
<column name="input_3_ce0">out, 1, ap_memory, input_3, array</column>
<column name="input_3_q0">in, 11, ap_memory, input_3, array</column>
<column name="empty">in, 2, ap_none, empty, scalar</column>
<column name="sum_out">out, 12, ap_vld, sum_out, pointer</column>
<column name="sum_out_ap_vld">out, 1, ap_vld, sum_out, pointer</column>
</table>
</item>
</section>
</profile>
