= control target key start
LH: loop header
LB: loop body
LE: loop exit
PB: predicated region body
PF: predicated region fallthrough
CT: control target
= control target key end

     0   :  { %s196 = sld [smem:[#allocation14]] } /* Start region 0 */
   0x1   :  {}
   0x2   :  {}
   0x3   :  {}
   0x4   :  {}
   0x5   :  {}
   0x6   :  { %s197 = sand.u32 134217727, %s196 }
   0x7   :  { %s198 = sor.u32 4026531840, %s197 }
   0x8   :  { %199 = vtrace %s198 }
   0x9   :  { %s190 = sld [smem:[#allocation11]] }
   0xa   :  {}
   0xb   :  {}
   0xc   :  {}
   0xd   :  {}
   0xe   :  {}
   0xf   :  { %191 = vtrace %s190 }
  0x10   :  { %s192 = sld [smem:[#allocation12]] }
  0x11   :  {}
  0x12   :  {}
  0x13   :  {}
  0x14   :  {}
  0x15   :  {}
  0x16   :  { %193 = vtrace %s192 }
  0x17   :  { %s194 = sld [smem:[#allocation13]] }
  0x18   :  {}
  0x19   :  {}
  0x1a   :  {}
  0x1b   :  {}
  0x1c   :  {}
  0x1d   :  { %195 = vtrace %s194 }
  0x1e   :  { %v177 = vlaneseq } /* Start region 25 :: Start region 26 :: Start region 27 */
  0x1f   :  {}
  0x20   :  { %v178 = vshrl.u32 %v177, 7 }
  0x21   :  {}
  0x22   :  { %v179 = vshrl.u32 %v178, 1  ;;  %v180 = vand.u32 1, %v178 }
  0x23   :  {}
  0x24   :  { %v181 = vshll.u32 %v180, 2  ;;  %v188 = vsub.s32 %v179, %v178 }
  0x25   :  {}
  0x26   :  { %v182 = vadd.s32 %v181, %v179 }
  0x27   :  {}
  0x28   :  { %v183 = vsub.s32 %v182, %v178 }
  0x29   :  {}
  0x2a   :  { %184 = vsetiar.raw.iar0 %v183 /* EvenOdd Store IAR initialization */ }
  0x2b   :  { %189 = vsetiar.raw.iar1 %v188 /* EvenOdd Load IAR initialization */ }
  0x2c   :  { %s57 = sld [smem:[#allocation8]] }
  0x2d   :  {}
  0x2e   :  {}
  0x2f   :  {}
  0x30   :  {}
  0x31   :  {}
  0x32   :  { %p200 = scmp.eq.s32.totalorder %s57, 0 } /* End region 25 */
  0x33   :  { %s74 = sxor.u32 (!%p200), 2925155241, %s57 }
  0x34   :  { %61 = sbr.rel (%p200) target bundleno = 160 (0xa0), region = 28 }
  0x35   :  { %s75 = smul.u32 (!%p200), 2223506493, %s74 }
  0x36   :  {}
  0x37   :  { %s76 = sshrl.u32 (!%p200), %s75, 16 }
  0x38   :  { %s77 = sxor.u32 (!%p200), %s76, %s75 } /* End region 26 */
  0x39   :  { %v66 = vand.u32 127, %v177  ;;  %s82 = smul.u32 3389127133, %s77  ;;  %vm201 = vcmp.eq.s32.totalorder %v178, 1  ;;  %vm202 = vcmp.eq.s32.totalorder %v178, 2  ;;  %vm203 = vcmp.eq.s32.totalorder %v178, 3 }
  0x3a   :  {}
  0x3b   :  { %v70 = vxor.u32 1135663077, %v66  ;;  %v84 = vstv %s82 }
  0x3c   :  {}
  0x3d   :  { %v71 = vmul.u32 2925155241, %v70 }
  0x3e   :  {}
  0x3f   :  { %v72 = vshrl.u32 %v71, 16 }
  0x40   :  {}
  0x41   :  { %v73 = vxor.u32 %v72, %v71 }
  0x42   :  {}
  0x43   :  { %v78 = vxor.u32 2223506493, %v73  ;;  %v92 = vmul.u32 3389127133, %v73 }
  0x44   :  {}
  0x45   :  { %v79 = vmul.u32 1519409121, %v78 }
  0x46   :  {}
  0x47   :  { %v80 = vshrl.u32 %v79, 16 }
  0x48   :  {}
  0x49   :  { %v81 = vxor.u32 %v80, %v79 }
  0x4a   :  {}
  0x4b   :  { %v83 = vmul.u32 1232336661, %v81 }
  0x4c   :  {}
  0x4d   :  { %v85 = vsub.s32 %v84, %v83 }
  0x4e   :  {}
  0x4f   :  { %v86 = vshrl.u32 %v85, 16 }
  0x50   :  {}
  0x51   :  { %v87 = vxor.u32 %v86, %v85 }
  0x52   :  {}
  0x53   :  { %v88 = vxor.u32 1519409121, %v87  ;;  %v101 = vxor.u32 2925155241, %v87 }
  0x54   :  {}
  0x55   :  { %v89 = vmul.u32 2449846741, %v88  ;;  %v102 = vmul.u32 2223506493, %v101 }
  0x56   :  {}
  0x57   :  { %v90 = vshrl.u32 %v89, 16  ;;  %v103 = vshrl.u32 %v102, 16 }
  0x58   :  {}
  0x59   :  { %v91 = vxor.u32 %v90, %v89  ;;  %v104 = vxor.u32 %v103, %v102 }
  0x5a   :  {}
  0x5b   :  { %v93 = vmul.u32 1232336661, %v91  ;;  %v109 = vmul.u32 3389127133, %v104 }
  0x5c   :  {}
  0x5d   :  { %v94 = vsub.s32 %v92, %v93 }
  0x5e   :  {}
  0x5f   :  { %v95 = vshrl.u32 %v94, 16 }
  0x60   :  {}
  0x61   :  { %v96 = vxor.u32 %v95, %v94 }
  0x62   :  {}
  0x63   :  { %v97 = vxor.u32 1135663077, %v96 }
  0x64   :  {}
  0x65   :  { %v98 = vmul.u32 2925155241, %v97 }
  0x66   :  {}
  0x67   :  { %v99 = vshrl.u32 %v98, 16 }
  0x68   :  {}
  0x69   :  { %v100 = vxor.u32 %v99, %v98 }
  0x6a   :  {}
  0x6b   :  { %v105 = vxor.u32 2223506493, %v100  ;;  %v118 = vmul.u32 3389127133, %v100 }
  0x6c   :  {}
  0x6d   :  { %v106 = vmul.u32 1519409121, %v105 }
  0x6e   :  {}
  0x6f   :  { %v107 = vshrl.u32 %v106, 16 }
  0x70   :  {}
  0x71   :  { %v108 = vxor.u32 %v107, %v106 }
  0x72   :  {}
  0x73   :  { %v110 = vmul.u32 1232336661, %v108 }
  0x74   :  {}
  0x75   :  { %v111 = vsub.s32 %v109, %v110 }
  0x76   :  {}
  0x77   :  { %v112 = vshrl.u32 %v111, 16 }
  0x78   :  {}
  0x79   :  { %v113 = vxor.u32 %v112, %v111 }
  0x7a   :  {}
  0x7b   :  { %v114 = vxor.u32 1519409121, %v113  ;;  %v131 = vxor.u32 1179257497, %v113  ;;  %v147 = vxor.u32 3546938817, %v113 }
  0x7c   :  { %v135 = vxor.u32 461070425, %v113  ;;  %v151 = vxor.u32 728804945, %v113 }
  0x7d   :  { %v115 = vmul.u32 2449846741, %v114  ;;  %v132 = vmul.u32 2174555301, %v131 }
  0x7e   :  { %v148 = vmul.u32 1343633581, %v147  ;;  %v136 = vmul.u32 702470093, %v135 }
  0x7f   :  { %v116 = vshrl.u32 %v115, 16  ;;  %v133 = vshrl.u32 %v132, 16  ;;  %v152 = vmul.u32 1920080165, %v151 }
  0x80   :  { %v149 = vshrl.u32 %v148, 16  ;;  %v137 = vshrl.u32 %v136, 16 }
  0x81   :  { %v117 = vxor.u32 %v116, %v115  ;;  %v134 = vxor.u32 %v133, %v132  ;;  %v153 = vshrl.u32 %v152, 16 }
  0x82   :  { %v150 = vxor.u32 %v149, %v148  ;;  %v138 = vxor.u32 %v137, %v136 }
  0x83   :  { %v119 = vmul.u32 1232336661, %v117  ;;  %v154 = vxor.u32 %v153, %v152 }
  0x84   :  {}
  0x85   :  { %v120 = vsub.s32 %v118, %v119 }
  0x86   :  {}
  0x87   :  { %v121 = vshrl.u32 %v120, 16 }
  0x88   :  {}
  0x89   :  { %v122 = vxor.u32 %v121, %v120 }
  0x8a   :  {}
  0x8b   :  { %v123 = vxor.u32 2337405405, %v122  ;;  %v127 = vxor.u32 747796405, %v122  ;;  %v139 = vxor.u32 2174555301, %v122 }
  0x8c   :  { %v143 = vxor.u32 702470093, %v122 }
  0x8d   :  { %v124 = vmul.u32 1179257497, %v123  ;;  %v128 = vmul.u32 461070425, %v127 }
  0x8e   :  { %v140 = vmul.u32 3546938817, %v139  ;;  %v144 = vmul.u32 728804945, %v143 }
  0x8f   :  { %v125 = vshrl.u32 %v124, 16  ;;  %v129 = vshrl.u32 %v128, 16 }
  0x90   :  { %v141 = vshrl.u32 %v140, 16  ;;  %v145 = vshrl.u32 %v144, 16 }
  0x91   :  { %v126 = vxor.u32 %v125, %v124  ;;  %v130 = vxor.u32 %v129, %v128 }
  0x92   :  { %v142 = vxor.u32 %v141, %v140  ;;  %v146 = vxor.u32 %v145, %v144 }
  0x93   :  { %v155 = vor.u32 %v134, %v126 }
  0x94   :  {}
  0x95   :  { %v156 = vor.u32 %v155, %v142 }
  0x96   :  {}
  0x97   :  { %v157 = vor.u32 %v156, %v150 }
  0x98   :  {}
  0x99   :  { %vm158 = vcmp.eq.s32.totalorder %v157, 0 }
  0x9a   :  { %v168 = vsel /*vm=*/%vm158, /*on_true_vy=*/%v130, /*on_false_vx=*/%v126  ;;  %v169 = vsel /*vm=*/%vm158, /*on_true_vy=*/%v138, /*on_false_vx=*/%v134  ;;  %v171 = vsel /*vm=*/%vm158, /*on_true_vy=*/%v146, /*on_false_vx=*/%v142  ;;  %v173 = vsel /*vm=*/%vm158, /*on_true_vy=*/%v154, /*on_false_vx=*/%v150 }
  0x9b   :  { %v170 = vsel /*vm=*/%vm201, /*on_true_vy=*/%v169, /*on_false_vx=*/%v168 }
  0x9c   :  { %v172 = vsel /*vm=*/%vm202, /*on_true_vy=*/%v171, /*on_false_vx=*/%v170 }
  0x9d   :  { %v174 = vsel /*vm=*/%vm203, /*on_true_vy=*/%v173, /*on_false_vx=*/%v172 }
  0x9e   :  { %175 = setrngseed %v174 /* Rng seed initialization */ }
  0x9f   :  { %v176 = vrng /* Rng seed initialization */ } /* End region 27 */
  0xa0 PF:  { %50 = vsettm 1 } /* Start/End empty region 28 */
  0xa1   :  { %s211 = smov 2147483646 /* materialized constant */ }
  0xa2   :  { %49 = vsettm %s211 }
  0xa3   :  {}
  0xa4   :  { %47 = vtrace 2415919103 }
  0xa5   :  { %0 = vtrace 2952790016 }
  0xa6   :  { %1 = vtrace 3221225472 }
  0xa7   :  { %s2 = sld [smem:[#allocation0]] } /* Start region 1 :: Start region 2 :: Start region 3 */
  0xa8   :  {}
  0xa9   :  {}
  0xaa   :  {}
  0xab   :  {}
  0xac   :  {}
  0xad   :  { %p204 = scmp.ne.s32.totalorder %s2, 1 } /* End region 1 */
  0xae   :  {}
  0xaf   :  { %6 = sbr.rel (%p204) target bundleno = 205 (0xcd), region = 4 }
  0xb0   :  {}
  0xb1   :  {}
  0xb2   :  {}
  0xb3   :  {} /* End region 2 */
  0xb4   :  { %s7 = sld [smem:[#allocation2]] } /* Start/End empty region 6 */
  0xb5   :  {}
  0xb6   :  {}
  0xb7   :  {}
  0xb8   :  {}
  0xb9   :  {}
  0xba   :  { %s8 = int_to_ptr.hbm [resolvable:$false] %s7 }
  0xbb   :  { %s212 = smov [#allocation3] /* materialized constant */ } /* Start region 7 :: Start region 8 */
  0xbc   :  { %10 = dma.hbm_to_smem /*hbm=*/%s8, /*size_in_granules=*/1, /*smem=*/%s212, /*dst_syncflagno=*/[#allocation4] }
  0xbd   :  { %209 = dma.done.wait [#allocation4], 1 /* local-dma-wait */ }
  0xbe   :  { %210 = vsyncadd [#allocation4], 4294967295 }
  0xbf   :  { %12 = sfence } /* End region 8 */
  0xc0   :  { %s13 = sld [smem:[#allocation3]] }
  0xc1   :  { %s16 = sld [smem:[#allocation3 + $0x1]] }
  0xc2   :  { %s19 = sld [smem:[#allocation3 + $0x2]] }
  0xc3   :  { %s22 = sld [smem:[#allocation3 + $0x3]] }
  0xc4   :  { %s24 = scalar_parameter_address 0 }
  0xc5   :  {}
  0xc6   :  { %s14 = int_to_ptr.hbm [resolvable:$false] %s13 }
  0xc7   :  { %s17 = int_to_ptr.hbm [resolvable:$false] %s16 }
  0xc8   :  { %s20 = int_to_ptr.hbm [resolvable:$false] %s19 }
  0xc9   :  { %s23 = int_to_ptr.hbm [resolvable:$false] %s22 } /* End region 7 */
  0xca   :  { %33 = vtrace 2147483648  ;;  %25 = compiler-scheduling-barrier  ;;  %27 = compiler-scheduling-barrier } /* Start/End empty region 9 :: Start/End empty region 10 :: Start region 11 */
  0xcb   :  { %30 = inlined_call %s24, %s23, %s20, %s17, %s14 /* %slice_reduce_fusion = fusion(%Arg_0.1) */  ;;  %28 = compiler-scheduling-barrier }
  0xcc   :  { %34 = vtrace 2415919104  ;;  %32 = compiler-scheduling-barrier } /* End region 3 :: End region 11 */
  0xcd PF:  { %48 = vtrace 2684354559  ;;  %35 = compiler-scheduling-barrier  ;;  %36 = compiler-scheduling-barrier  ;;  %37 = compiler-scheduling-barrier  ;;  %38 = compiler-scheduling-barrier  ;;  %39 = compiler-scheduling-barrier  ;;  %40 = compiler-scheduling-barrier  ;;  %41 = compiler-scheduling-barrier  ;;  %42 = compiler-scheduling-barrier  ;;  %43 = compiler-scheduling-barrier  ;;  %46 = compiler-scheduling-barrier } /* Start/End empty region 14 :: Start/End empty region 15 :: Start/End empty region 16 :: Start/End empty region 17 :: Start/End empty region 18 :: Start/End empty region 4 */
  0xce   :  { %s213 = smov 2147483647 /* materialized constant */ }
  0xcf   :  { %51 = vsettm %s213 }
  0xd0   :  { %54 = vdelay 1 }
  0xd1   :  { %55 = sfence }
  0xd2   :  { %s214 = smov 0 /* materialized constant */ }
  0xd3   :  { %56 = sst [smem:[#allocation7]] %s214 } /* End region 0 */
