{
    "code": "module TopModule (\n    input logic clk,\n    input logic aresetn,\n    input logic x,\n    output logic z\n);\n\n    typedef enum logic [1:0] {\n        IDLE = 2'b00,\n        S1   = 2'b01,\n        S10  = 2'b10\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // State transition logic\n    always_ff @(posedge clk or negedge aresetn) begin\n        if (!aresetn)\n            current_state <= IDLE;\n        else\n            current_state <= next_state;\n    end\n\n    // Next state logic\n    always_comb begin\n        next_state = current_state; // Default state remains the same\n        z = 1'b0; // Default output\n\n        case (current_state)\n            IDLE: begin\n                if (x)\n                    next_state = S1;\n            end\n            S1: begin\n                if (!x)\n                    next_state = S10;\n            end\n            S10: begin\n                if (x) begin\n                    next_state = S1;\n                    z = 1'b1; // Assert z when \"101\" is detected\n                end else\n                    next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}