$comment
	File created using the following command:
		vcd file resetsincr.msim.vcd -direction
$end
$date
	Thu Jan 05 12:17:21 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module resetsincr_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " Q $end
$var reg 1 # SOME $end
$var reg 1 $ X $end
$var wire 1 % Qout $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , Qout~output_o $end
$var wire 1 - CLK~input_o $end
$var wire 1 . SOME~input_o $end
$var wire 1 / Q~input_o $end
$var wire 1 0 X~input_o $end
$var wire 1 1 inst3~0_combout $end
$var wire 1 2 inst~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
1/
10
01
02
$end
#20000
1!
1#
1.
1-
11
#40000
0!
0-
#60000
1!
1-
12
1,
1%
#80000
0!
0-
#100000
0#
1!
0.
1-
01
#120000
0!
0-
#130000
1#
1.
11
#140000
1!
1-
#160000
0!
0-
#180000
1!
1-
#200000
0!
0-
#220000
0#
1!
0.
1-
01
#240000
0!
0-
#260000
1!
1-
02
0,
0%
#280000
0!
0-
#290000
1#
1.
11
#300000
1!
1-
12
1,
1%
#320000
0!
0-
#340000
1!
1-
#360000
0!
0-
#380000
1!
1-
#400000
0!
0-
#420000
0#
1!
0.
1-
01
#440000
0!
0-
#460000
1!
1-
02
0,
0%
#480000
0!
0-
#490000
1#
1.
11
#500000
1!
1-
12
1,
1%
#520000
0!
0-
#540000
0#
1!
0.
1-
01
#560000
0!
0-
#580000
1!
1-
02
0,
0%
#600000
0!
0-
#620000
1#
1!
1.
1-
11
#640000
0!
0-
#660000
1!
1-
12
1,
1%
#680000
0!
0-
#690000
0#
0.
01
#700000
1!
1-
02
0,
0%
#720000
0!
0-
#740000
1!
1-
#760000
0!
0-
#780000
1!
1-
#800000
0!
0-
#820000
1!
1-
#840000
0!
0-
#860000
1!
1-
#880000
0!
0-
#900000
1!
1-
#920000
0!
0-
#940000
1!
1-
#960000
0!
0-
#980000
1!
1-
#1000000
