#include "common.h"
#include "driver.h"
// Code banking configuration, do not remove

#ifdef DRV_RX_FUNC_CFG_V0

void drv_rx_train_if_cfg(void) BANKING_CTRL {

	if(reg_ETHERNET_MODE_LANE_1_0 == 0x1) {
                reg_TRAIN_RX_SEL_BITS_LANE = 0x1;
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x0;
		reg_TRAIN_PAT_NUM_LANE_9_0_b0 = 0x88;
		reg_TRAIN_PAT_NUM_LANE_9_0_b1 = 0x0;
                reg_TX_AMP_DEFAULT1_LANE_6_0 = 0x2b;
                reg_TX_EMPH0_DEFAULT1_LANE_4_0 = 0x3;
                reg_TX_EMPH1_DEFAULT1_LANE_4_0 = 0x11;

                reg_TX_AMP_DEFAULT2_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT2_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT2_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT3_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT3_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT3_LANE_4_0 = 0x0;

                reg_TX_EMPH0_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH1_MAX_LANE_4_0 = 0x19;
                reg_TX_EMPH2_MAX_LANE_4_0 = 0x0;

                #ifdef CONFIG_5NM_56G_X4_4PLL_R1P0
                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x1; 
                #endif //#ifdef CONFIG_5NM_56G_X4_4PLL_R1P0

                #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)
                reg_TRX_TRAIN_TIMER_LANE_15_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_15_0_b1 = 0x1; 
                #endif // #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)

                reg_INT_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x1;


	} else if(reg_ETHERNET_MODE_LANE_1_0 == 0x2) {
                reg_TRAIN_RX_SEL_BITS_LANE = 0x1;
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x0;
		reg_TRAIN_PAT_NUM_LANE_9_0_b0 = 0x8;
		reg_TRAIN_PAT_NUM_LANE_9_0_b1 = 0x2;
                reg_TX_AMP_DEFAULT1_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT1_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT1_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT2_LANE_6_0 = 0x2f;
                reg_TX_EMPH0_DEFAULT2_LANE_4_0 = 0xa;
                reg_TX_EMPH1_DEFAULT2_LANE_4_0 = 0x6;

                reg_TX_AMP_DEFAULT3_LANE_6_0 = 0x2f;
                reg_TX_EMPH0_DEFAULT3_LANE_4_0 = 0x10;
                reg_TX_EMPH1_DEFAULT3_LANE_4_0 = 0x0;

                reg_TX_EMPH0_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH1_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH2_MAX_LANE_4_0 = 0x6;

                reg_TRX_TRAIN_TIMER_LANE_15_0_b0 = 0xb7;
                reg_TRX_TRAIN_TIMER_LANE_15_0_b1 = 0x0b;
                reg_INT_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x0;


        }
         else if (reg_ETHERNET_MODE_LANE_1_0 == 0x0) {
                reg_TRAIN_RX_SEL_BITS_LANE = 0x0;
                #ifdef CONFIG_5NM_56G_X4_4PLL_R1P0
                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x1; 
                #endif //#ifdef CONFIG_5NM_56G_X4_4PLL_R1P0

                #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)
                reg_TRX_TRAIN_TIMER_LANE_15_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_15_0_b1 = 0x1; 
                #endif // #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)
                reg_TRAIN_PAT_NUM_LANE_9_0_b0 = 0x42;
                reg_TRAIN_PAT_NUM_LANE_9_0_b1 = 0x0;


        }
	reg_TRAIN_PAT_NUM_RX_LANE_9_0_b0 = reg_TRAIN_PAT_NUM_LANE_9_0_b0;
	reg_TRAIN_PAT_NUM_RX_LANE_9_0_b1 = reg_TRAIN_PAT_NUM_LANE_9_0_b1;

}

#else

void drv_rx_train_if_cfg(void) BANKING_CTRL {

// pam2 based on 5nm tx_train_if design spec. section 11.5
	if(reg_ETHERNET_MODE_LANE_1_0 == 0x1) {
                reg_TRAIN_RX_SEL_BITS_LANE = 0x1;
		reg_TRAIN_PAT_NUM_LANE_9_0_b0 = 0x88;
		reg_TRAIN_PAT_NUM_LANE_9_0_b1 = 0x0;
                reg_TX_AMP_DEFAULT1_LANE_6_0 = 0x2a;
                reg_TX_EMPH0_DEFAULT1_LANE_4_0 = 0x3;
                reg_TX_EMPH1_DEFAULT1_LANE_4_0 = 0x12;

                reg_TX_AMP_DEFAULT2_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT2_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT2_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT3_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT3_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT3_LANE_4_0 = 0x0;

                reg_TX_EMPH0_MAX_LANE_4_0 = 0x16;
                reg_TX_EMPH1_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH2_MAX_LANE_4_0 = 0x0;

                #ifdef CONFIG_5NM_56G_X4_4PLL_R1P0
                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x1; 
                #endif //#ifdef CONFIG_5NM_56G_X4_4PLL_R1P0

                #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)
                reg_TRX_TRAIN_TIMER_LANE_15_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_15_0_b1 = 0x1; 
                #endif // #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)
                reg_INT_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_LOCAL_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x1;

// 56G pam4 on 5nm tx_train_if design spec. section 11.5
	} else if(reg_ETHERNET_MODE_LANE_1_0 == 0x2) {
                reg_TRAIN_RX_SEL_BITS_LANE = 0x1;
		reg_TRAIN_PAT_NUM_LANE_9_0_b0 = 0x8;
		reg_TRAIN_PAT_NUM_LANE_9_0_b1 = 0x2;
                reg_TX_AMP_DEFAULT1_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT1_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT1_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT2_LANE_6_0 = 0x2f;
                reg_TX_EMPH0_DEFAULT2_LANE_4_0 = 0xa;
                reg_TX_EMPH1_DEFAULT2_LANE_4_0 = 0x6;

                reg_TX_AMP_DEFAULT3_LANE_6_0 = 0x2f;
                reg_TX_EMPH0_DEFAULT3_LANE_4_0 = 0x10;
                reg_TX_EMPH1_DEFAULT3_LANE_4_0 = 0x0;

                reg_TX_EMPH0_MAX_LANE_4_0 = 0x16;
                reg_TX_EMPH1_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH2_MAX_LANE_4_0 = 0x9;

                #ifdef CONFIG_5NM_56G_X4_4PLL_R1P0
                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xb7;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x0b;
                #endif //#ifdef CONFIG_5NM_56G_X4_4PLL_R1P0

                #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)
                reg_TRX_TRAIN_TIMER_LANE_15_0_b0 = 0xb7;
                reg_TRX_TRAIN_TIMER_LANE_15_0_b1 = 0x0b; 
                #endif // #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)

                reg_INT_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_LOCAL_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x0;

// 100G pam4, no spec. for default value based on Peng's input. 
        } else if(reg_ETHERNET_MODE_LANE_1_0 == 0x3) { 
                reg_TRAIN_RX_SEL_BITS_LANE = 0x1;
                reg_TRAIN_PAT_NUM_LANE_9_0_b0 = 0x4;
                reg_TRAIN_PAT_NUM_LANE_9_0_b1 = 0x1;
                reg_TX_AMP_DEFAULT1_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT1_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT1_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT2_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT2_LANE_4_0 = 0x0;
                reg_TX_EMPH1_DEFAULT2_LANE_4_0 = 0x0;

                reg_TX_AMP_DEFAULT3_LANE_6_0 = 0x3f;
                reg_TX_EMPH0_DEFAULT3_LANE_4_0 = 0x00;
                reg_TX_EMPH1_DEFAULT3_LANE_4_0 = 0x0;

                reg_TX_EMPH0_MAX_LANE_4_0 = 0x16;
                reg_TX_EMPH1_MAX_LANE_4_0 = 0x10;
                reg_TX_EMPH2_MAX_LANE_4_0 = 0x9;

                #ifdef CONFIG_5NM_56G_X4_4PLL_R1P0
                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xff;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x1f; 
                #endif //#ifdef CONFIG_5NM_56G_X4_4PLL_R1P0

                #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)
                reg_TRX_TRAIN_TIMER_LANE_15_0_b0 = 0xff;
                reg_TRX_TRAIN_TIMER_LANE_15_0_b1 = 0x1f; 
                #endif // #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)

                reg_INT_TX_PRESET_INDEX_LANE_3_0 = 0x1;
                reg_LOCAL_TX_PRESET_INDEX_LANE_3_0 = 0x1;                
                reg_TX_TRAIN_PAT_CODING_SEL_LANE_1_0 = 0x0;

              }


         else if (reg_ETHERNET_MODE_LANE_1_0 == 0x0) {
               reg_TRAIN_RX_SEL_BITS_LANE = 0x0;
                #ifdef CONFIG_5NM_56G_X4_4PLL_R1P0
                reg_TRX_TRAIN_TIMER_LANE_12_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_12_0_b1 = 0x1; 
                #endif //#ifdef CONFIG_5NM_56G_X4_4PLL_R1P0

                #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)
                reg_TRX_TRAIN_TIMER_LANE_15_0_b0 = 0xf4;
                reg_TRX_TRAIN_TIMER_LANE_15_0_b1 = 0x1; 
                #endif // #if defined(CONFIG_5NM_56G_X4_4PLL_R1P1) || defined(CONFIG_5NM_56G_X1_2PLL)

        }
	reg_TRAIN_PAT_NUM_RX_LANE_9_0_b0 = reg_TRAIN_PAT_NUM_LANE_9_0_b0;
	reg_TRAIN_PAT_NUM_RX_LANE_9_0_b1 = reg_TRAIN_PAT_NUM_LANE_9_0_b1;
        reg_DET_BYPASS_LANE = 0x1;


}

#endif









#ifdef DRV_RX_FUNC_CFG_V2
void drv_rx_eq_cfg (void) BANKING_CTRL {

	if((reg_RX_TH_SEL_LANE_1_0 == 3) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LS_BUF_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST11_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST12_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST13_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST14_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST15_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST16_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST17_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST18_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST19_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST20_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x0;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0xff;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0xff;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0xff;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;
	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 2) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST11_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST12_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST13_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST14_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST15_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST16_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST17_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST18_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST19_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST20_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x1;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x55;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x55;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x55;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x55;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;
	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 2) & (reg_RX_RATE_MODE_LANE_1_0 == 1)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x2;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x11;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x11;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x55;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x55;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 1) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST8_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST9_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST10_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x2;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x11;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x11;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x11;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x11;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 1) & (reg_RX_RATE_MODE_LANE_1_0 == 1)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x3;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x11;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x11;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 1;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x3;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x01;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 1)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_BLW_EN_LANE = 0;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 0;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST4_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 0;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x4;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x00;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x01;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x0f;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 2)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE1_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE2_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE3_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST1_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST2_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST3_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_BLW_EN_LANE = 0;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE1_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE2_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PRE3_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST1_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST2_EN_LANE = 0;
		reg_RX_DTL_LMS_FFE_PST3_EN_LANE = 0;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LS_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE3_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE4_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST4_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST9_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST10_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST11_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT2_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT3_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT4_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT5_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT6_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT7_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT8_CLK_EN_LANE = 0;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PRE2_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE3_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE4_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PRE8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST1_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST2_EN_LANE = 1;
		reg_RX_DP_LMS_FFE_PST3_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST4_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST8_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST9_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST10_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST11_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST12_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST13_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST14_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST15_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST16_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST17_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST18_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST19_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_PST20_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT1_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT2_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT3_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT4_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT5_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT6_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT7_EN_LANE = 0;
		reg_RX_DP_LMS_FFE_FLT8_EN_LANE = 0;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0x5;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x5;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x00;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x00;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x03;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x00;
		reg_RX_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
	
	}

}
#endif // DRV_RX_FUNC_CFG_V0

#ifdef DRV_RX_FUNC_CFG_V2
void drv_rx_eq_cfg (void) BANKING_CTRL {

	if((reg_RX_TH_SEL_LANE_1_0 == 3) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_CLK_EN_LANE_2_0 = 7;
        reg_RX_DTL_LMS_FFE_PST_CLK_EN_LANE_2_0 = 7;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_EN_LANE_2_0 = 7;
        reg_RX_DTL_LMS_FFE_PST_EN_LANE_2_0 = 7;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_CLK_EN_LANE_5_0 = 0x3f;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b0 = 0xff;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b1 = 0xff;
        reg_RX_DP_LMS_FFE_FLT_B0_CLK_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_CLK_EN_LANE_3_0 = 0xf;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_EN_LANE_5_0 = 0x3f;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b0 = 0xff;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b1 = 0xff;
        reg_RX_DP_LMS_FFE_FLT_B0_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x0;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0xff;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0xff;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0xff;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0xff;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0xff;
        reg_RX_DP_DAT_CLK_EN_LANE_5_0 = 0x3f;	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 2) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_CLK_EN_LANE_2_0 = 7;
        reg_RX_DTL_LMS_FFE_PST_CLK_EN_LANE_2_0 = 7;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_EN_LANE_2_0 = 7;
        reg_RX_DTL_LMS_FFE_PST_EN_LANE_2_0 = 7;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_CLK_EN_LANE_5_0 = 0x3f;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b0 = 0xff;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b1 = 0xff;
        reg_RX_DP_LMS_FFE_FLT_B0_CLK_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_CLK_EN_LANE_3_0 = 0xf;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_EN_LANE_5_0 = 0x3f;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b0 = 0xff;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b1 = 0xff;
        reg_RX_DP_LMS_FFE_FLT_B0_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x1;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x55;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x55;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x55;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x55;
        reg_RX_DP_DAT_CLK_EN_LANE_5_0 = 0x1f;	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 2) & (reg_RX_RATE_MODE_LANE_1_0 == 1)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_CLK_EN_LANE_2_0 = 7;
        reg_RX_DTL_LMS_FFE_PST_CLK_EN_LANE_2_0 = 7;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_EN_LANE_2_0 = 7;
        reg_RX_DTL_LMS_FFE_PST_EN_LANE_2_0 = 7;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_CLK_EN_LANE_5_0 = 0xf;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b0 = 0xff;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b1 = 0x3;
        reg_RX_DP_LMS_FFE_FLT_B0_CLK_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_CLK_EN_LANE_3_0 = 0xf;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_EN_LANE_5_0 = 0xf;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b0 = 0xff;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b1 = 0x3;
        reg_RX_DP_LMS_FFE_FLT_B0_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x2;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x11;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x11;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x55;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x55;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x55;
        reg_RX_DP_DAT_CLK_EN_LANE_5_0 = 0xf;	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 1) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_CLK_EN_LANE_2_0 = 7;
        reg_RX_DTL_LMS_FFE_PST_CLK_EN_LANE_2_0 = 7;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_EN_LANE_2_0 = 7;
        reg_RX_DTL_LMS_FFE_PST_EN_LANE_2_0 = 7;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_CLK_EN_LANE_5_0 = 0xf;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b0 = 0xff;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b1 = 0x3;
        reg_RX_DP_LMS_FFE_FLT_B0_CLK_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_CLK_EN_LANE_3_0 = 0xf;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_EN_LANE_5_0 = 0xf;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b0 = 0xff;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b1 = 0x3;
        reg_RX_DP_LMS_FFE_FLT_B0_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x2;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x11;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x11;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x11;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x11;
        reg_RX_DP_DAT_CLK_EN_LANE_5_0 = 0xf;	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 1) & (reg_RX_RATE_MODE_LANE_1_0 == 1)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_CLK_EN_LANE_2_0 = 3;
        reg_RX_DTL_LMS_FFE_PST_CLK_EN_LANE_2_0 = 7;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_EN_LANE_2_0 = 3;
        reg_RX_DTL_LMS_FFE_PST_EN_LANE_2_0 = 7;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_CLK_EN_LANE_5_0 = 0x3;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b0 = 0x1f;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b1 = 0;
        reg_RX_DP_LMS_FFE_FLT_B0_CLK_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_CLK_EN_LANE_3_0 = 0xf;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_EN_LANE_5_0 = 0x3;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b0 = 0x1f;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b1 = 0;
        reg_RX_DP_LMS_FFE_FLT_B0_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x3;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x11;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x11;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x11;
        reg_RX_DP_DAT_CLK_EN_LANE_5_0 = 0x7;	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 0)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_CLK_EN_LANE_2_0 = 3;
        reg_RX_DTL_LMS_FFE_PST_CLK_EN_LANE_2_0 = 7;
		reg_RX_DTL_LMS_BLW_EN_LANE = 1;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 1;
        reg_RX_DTL_LMS_FFE_PRE_EN_LANE_2_0 = 3;
        reg_RX_DTL_LMS_FFE_PST_EN_LANE_2_0 = 7;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_CLK_EN_LANE_5_0 = 0x3;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b0 = 0x1f;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b1 = 0;
        reg_RX_DP_LMS_FFE_FLT_B0_CLK_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_CLK_EN_LANE_3_0 = 0xf;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_EN_LANE_5_0 = 0x3;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b0 = 0x1f;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b1 = 0;
        reg_RX_DP_LMS_FFE_FLT_B0_EN_LANE_3_0 = 0xf;
        reg_RX_DP_LMS_FFE_FLT_B1_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x3;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x01;
        reg_RX_DP_DAT_CLK_EN_LANE_5_0 = 0x7;	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 1)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 0;
        reg_RX_DTL_LMS_FFE_PRE_CLK_EN_LANE_2_0 = 0;
        reg_RX_DTL_LMS_FFE_PST_CLK_EN_LANE_2_0 = 0;
		reg_RX_DTL_LMS_BLW_EN_LANE = 0;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 0;
        reg_RX_DTL_LMS_FFE_PRE_EN_LANE_2_0 = 0;
        reg_RX_DTL_LMS_FFE_PST_EN_LANE_2_0 = 0;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_CLK_EN_LANE_5_0 = 0x1;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b0 = 0x3;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b1 = 0;
        reg_RX_DP_LMS_FFE_FLT_B0_CLK_EN_LANE_3_0 = 0;
        reg_RX_DP_LMS_FFE_FLT_B1_CLK_EN_LANE_3_0 = 0;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_EN_LANE_5_0 = 0x1;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b0 = 0x3;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b1 = 0;
        reg_RX_DP_LMS_FFE_FLT_B0_EN_LANE_3_0 = 0;
        reg_RX_DP_LMS_FFE_FLT_B1_EN_LANE_3_0 = 0;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x4;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x00;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x01;
        reg_RX_DP_DAT_CLK_EN_LANE_5_0 = 0x3;	
	} else if((reg_RX_TH_SEL_LANE_1_0 == 0) & (reg_RX_RATE_MODE_LANE_1_0 == 2)) {
		reg_RX_DTL_BUF_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_BLW_CLK_EN_LANE = 0;
		reg_RX_DTL_LMS_GAIN_CLK_EN_LANE = 0;
        reg_RX_DTL_LMS_FFE_PRE_CLK_EN_LANE_2_0 = 0;
        reg_RX_DTL_LMS_FFE_PST_CLK_EN_LANE_2_0 = 0;
		reg_RX_DTL_LMS_BLW_EN_LANE = 0;
		reg_RX_DTL_LMS_GAIN_EN_LANE = 0;
        reg_RX_DTL_LMS_FFE_PRE_EN_LANE_2_0 = 0;
        reg_RX_DTL_LMS_FFE_PST_EN_LANE_2_0 = 0;
		reg_RX_DP_BUF_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_DFE_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_CLK_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_CLK_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_CLK_EN_LANE_5_0 = 0x1;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b0 = 0x3;
        reg_RX_DP_LMS_FFE_PST_CLK_EN_LANE_15_0_b1 = 0;
        reg_RX_DP_LMS_FFE_FLT_B0_CLK_EN_LANE_3_0 = 0;
        reg_RX_DP_LMS_FFE_FLT_B1_CLK_EN_LANE_3_0 = 0;
		reg_RX_DP_LMS_DFE_EN_LANE = 1;
		reg_RX_DP_LMS_BLW_EN_LANE = 1;
		reg_RX_DP_LMS_GAIN_EN_LANE = 1;
        reg_RX_DP_LMS_FFE_PRE_EN_LANE_5_0 = 0x1;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b0 = 0x3;
        reg_RX_DP_LMS_FFE_PST_EN_LANE_15_0_b1 = 0;
        reg_RX_DP_LMS_FFE_FLT_B0_EN_LANE_3_0 = 0;
        reg_RX_DP_LMS_FFE_FLT_B1_EN_LANE_3_0 = 0;
		reg_RX_ADC_IF_DAT_GAIN_CTRL_EN_LANE_3_0 = 0x5;
		reg_RX_ADC_IF_DAT_OFST_CTRL_EN_LANE_3_0 = 0xf;
		reg_RX_ADC_IF_DAT_GAIN_TH_SEL_LANE_2_0 = 0x5;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_GAIN_TH_EN_LANE_15_0_b1 = 0x00;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b0 = 0x01;
		reg_RX_ADC_IF_DAT_OFST_TH_EN_LANE_15_0_b1 = 0x00;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b1 = 0x00;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_63_32_b3 = 0x00;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b0 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b1 = 0x00;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b2 = 0x01;
		reg_RX_ADC_IF_DP_DAT_CLK_EN_LANE_31_0_b3 = 0x00;
        reg_RX_DP_DAT_CLK_EN_LANE_5_0 = 0x1;	
	}

}
#endif // DRV_RX_FUNC_CFG_V1

#ifndef CONFIG_5NM_56G_X4_4PLL_R1P0
void drv_rx_datasync_cfg(void) BANKING_CTRL {
       //reg_MCU_DEBUG6_LANE_7_0 = lnx_CK2FLOOP_FREQ_LANE_9_0_b0;
       //reg_MCU_DEBUG6_LANE_7_0 = lnx_CK2FLOOP_FREQ_LANE_9_0_b1;
       reg_TIMER_CLK_FREQ_LANE_9_0_b1 = lnx_CK2FLOOP_FREQ_LANE_9_0_b1;
       reg_TIMER_CLK_FREQ_LANE_9_0_b0 = lnx_CK2FLOOP_FREQ_LANE_9_0_b0;
       reg_RX_SPEED_DIV_4_DATASYNC_LANE_2_0 = reg_RXSPEED_DIV_LANE_2_0;
}
#endif // CONFIG_5NM_56G_X4_4PLL_R1P0

//Call it after speed table load
void drv_rx_func_cfg(void) BANKING_CTRL {

	drv_rx_train_if_cfg();
//	drv_rx_eq_cfg();
        drv_nt_decoder_rx();

#ifndef CONFIG_5NM_56G_X4_4PLL_R1P0
        drv_rx_datasync_cfg(); 
        reg_RX_ANA_PAM2_EN_LANE = reg_RX_PAM2_EN_LANE;
        reg_RX_EQ_PAM2_EN_LANE = reg_RX_PAM2_EN_LANE;
#endif // CONFIG_5NM_56G_X4_4PLL_R1P0

}
