git clone --depth 1 --no-tags https://github.com/hekurani/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/737001659
git clone --depth 1 --no-tags https://github.com/usmank23/UART--Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/737472169
git clone --depth 1 --no-tags https://github.com/shreyas0770/RISC_V_CNN_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/733842299
git clone --depth 1 --no-tags https://github.com/viethoang298/UART_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/732757865
git clone --depth 1 --no-tags https://github.com/Ponponri/SOC_labD.git f:/verilog_sva_gh_scraper/data/full_repos/734265767
git clone --depth 1 --no-tags https://github.com/bbbuuggg/HITSZ-DIGLogic-Password-lock.git f:/verilog_sva_gh_scraper/data/full_repos/734347808
git clone --depth 1 --no-tags https://github.com/george91731/CNN.git f:/verilog_sva_gh_scraper/data/full_repos/733727608
git clone --depth 1 --no-tags https://github.com/tvd040562/RTL-APB.git f:/verilog_sva_gh_scraper/data/full_repos/734180737
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/734959583
git clone --depth 1 --no-tags https://github.com/luoxi1228/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/736471595
git clone --depth 1 --no-tags https://github.com/eecsmap/ucb_eecs151_2023_fall_fpga_project.git f:/verilog_sva_gh_scraper/data/full_repos/735445904
git clone --depth 1 --no-tags https://github.com/avikvaish123/Super-Smash-Bros-FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/734506195
git clone --depth 1 --no-tags https://github.com/LordAdamsy/Multicycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/735916973
git clone --depth 1 --no-tags https://github.com/kleungkt/comp-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/735291963
git clone --depth 1 --no-tags https://github.com/john-1109/SoC-Lab-SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/737910448
git clone --depth 1 --no-tags https://github.com/FeridunTavsanli/FB-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/736990664
git clone --depth 1 --no-tags https://github.com/sametbr/FB-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/738118088
git clone --depth 1 --no-tags https://github.com/suvadeep3/32bitMIPS_Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/737184969
git clone --depth 1 --no-tags https://github.com/984-ISHU/8-Bit-ALU-Using-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/737463824
git clone --depth 1 --no-tags https://github.com/PalakTripathi1/SAChache-Project.git f:/verilog_sva_gh_scraper/data/full_repos/737071112
git clone --depth 1 --no-tags https://github.com/Zeynepuraz/FB-CPU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/738521583
git clone --depth 1 --no-tags https://github.com/kerlee/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/738980054
git clone --depth 1 --no-tags https://github.com/hsuting0627/ICLAB_final.git f:/verilog_sva_gh_scraper/data/full_repos/737841944
git clone --depth 1 --no-tags https://github.com/pranjal20498/RISCV-Single-Stage.git f:/verilog_sva_gh_scraper/data/full_repos/739359549
git clone --depth 1 --no-tags https://github.com/soy3563/MNIST_CNN.git f:/verilog_sva_gh_scraper/data/full_repos/735745784
git clone --depth 1 --no-tags https://github.com/RookieT0T/Processor_Cache_Design.git f:/verilog_sva_gh_scraper/data/full_repos/739303004
git clone --depth 1 --no-tags https://github.com/shadowash0215/ZJU-LCDF-FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/735240930
git clone --depth 1 --no-tags https://github.com/chuanjunzhang/About-me.git f:/verilog_sva_gh_scraper/data/full_repos/736213315
git clone --depth 1 --no-tags https://github.com/doee-hc/ucas_digital_ic_homework.git f:/verilog_sva_gh_scraper/data/full_repos/736560143
git clone --depth 1 --no-tags https://github.com/J-oseph/glorbcore.git f:/verilog_sva_gh_scraper/data/full_repos/735839723
git clone --depth 1 --no-tags https://github.com/AnselPeng2019/IFC_protocol_CPLD_test.git f:/verilog_sva_gh_scraper/data/full_repos/733735981
git clone --depth 1 --no-tags https://github.com/sdcarlson/FPGA-Battleship.git f:/verilog_sva_gh_scraper/data/full_repos/737942989
git clone --depth 1 --no-tags https://github.com/AntiHexCode/PIC-8259A.git f:/verilog_sva_gh_scraper/data/full_repos/738101292
git clone --depth 1 --no-tags https://github.com/TurDi1/I2C_CORE.git f:/verilog_sva_gh_scraper/data/full_repos/739144673
git clone --depth 1 --no-tags https://github.com/sintanony/dld.git f:/verilog_sva_gh_scraper/data/full_repos/736373503
git clone --depth 1 --no-tags https://github.com/Aniketkumarroy/NovaEdge32.git f:/verilog_sva_gh_scraper/data/full_repos/739448248
git clone --depth 1 --no-tags https://github.com/vinycecard/Lab.git f:/verilog_sva_gh_scraper/data/full_repos/732714302
git clone --depth 1 --no-tags https://github.com/Kuramych/HLIMDS_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/733127961
git clone --depth 1 --no-tags https://github.com/LeonardoEnne12/Verilog-Morse-Code-Translator.git f:/verilog_sva_gh_scraper/data/full_repos/733267018
git clone --depth 1 --no-tags https://github.com/savvy-tech-bySF/RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/733744595
git clone --depth 1 --no-tags https://github.com/CLEEIV/UART.git f:/verilog_sva_gh_scraper/data/full_repos/733018751
git clone --depth 1 --no-tags https://github.com/sofyafyaa/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/733808810
git clone --depth 1 --no-tags https://github.com/Zhuyh1139/verilog_guess-number.git f:/verilog_sva_gh_scraper/data/full_repos/737206391
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt05-FIR_VERSION2.git f:/verilog_sva_gh_scraper/data/full_repos/733634449
git clone --depth 1 --no-tags https://github.com/bbnoir/simple_processor.git f:/verilog_sva_gh_scraper/data/full_repos/736938631
git clone --depth 1 --no-tags https://github.com/gggmmm/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/732639861
git clone --depth 1 --no-tags https://github.com/johnbagshaw007/FPGA-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/733306659
git clone --depth 1 --no-tags https://github.com/kritika902/Traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/733765982
git clone --depth 1 --no-tags https://github.com/Manish0120/Name-Detector-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/733761088
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/IEEE-754-32-bit-Floating-Point-Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/732947936
git clone --depth 1 --no-tags https://github.com/niyati-10/Car-Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/732984301
git clone --depth 1 --no-tags https://github.com/yyybbbyyyb/2023_BUAA_CO_P3-P7.git f:/verilog_sva_gh_scraper/data/full_repos/734408434
git clone --depth 1 --no-tags https://github.com/tahiya04/FPGAPianoTiles.git f:/verilog_sva_gh_scraper/data/full_repos/735191459
git clone --depth 1 --no-tags https://github.com/vemulasarika/Adder.git f:/verilog_sva_gh_scraper/data/full_repos/734589129
git clone --depth 1 --no-tags https://github.com/Gatsch/tt06-verilog-demo.git f:/verilog_sva_gh_scraper/data/full_repos/732837304
git clone --depth 1 --no-tags https://github.com/tadjc/DSD_assignment.git f:/verilog_sva_gh_scraper/data/full_repos/733963045
git clone --depth 1 --no-tags https://github.com/APikka1984/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/735234591
git clone --depth 1 --no-tags https://github.com/rtwoa/verilog_sem.git f:/verilog_sva_gh_scraper/data/full_repos/735010604
git clone --depth 1 --no-tags https://github.com/advaneharshal/prog_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/735888351
git clone --depth 1 --no-tags https://github.com/rjujjav/FIR-Filter-Accelerator-physical-design-and-HLS-for-RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/736028395
git clone --depth 1 --no-tags https://github.com/molly5617/ncue-verilog11.git f:/verilog_sva_gh_scraper/data/full_repos/735895076
git clone --depth 1 --no-tags https://github.com/Sidshah29/Zybo-Pipeline-CPU-Verilog-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/736716795
git clone --depth 1 --no-tags https://github.com/Mustafasohail7/DLD_Project.git f:/verilog_sva_gh_scraper/data/full_repos/736706701
git clone --depth 1 --no-tags https://github.com/yuchengliu0519/2023-Fall-NTU-Soc-Design-Laboratory-Lab_SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/736680551
git clone --depth 1 --no-tags https://github.com/PhuocTai03/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/736855477
git clone --depth 1 --no-tags https://github.com/Zharasbek/and_module.git f:/verilog_sva_gh_scraper/data/full_repos/738129475
git clone --depth 1 --no-tags https://github.com/john-1109/SoC-Lab-WLOS.git f:/verilog_sva_gh_scraper/data/full_repos/732890406
git clone --depth 1 --no-tags https://github.com/Pritham13/ADLD_assignment_1.git f:/verilog_sva_gh_scraper/data/full_repos/736735221
git clone --depth 1 --no-tags https://github.com/Awaumikoubou/wakasagiviewer.git f:/verilog_sva_gh_scraper/data/full_repos/738496195
git clone --depth 1 --no-tags https://github.com/UmarJavaid56/Project-3---Memory-Chips.git f:/verilog_sva_gh_scraper/data/full_repos/738498615
git clone --depth 1 --no-tags https://github.com/daiwuzhenhan/Dinasour.git f:/verilog_sva_gh_scraper/data/full_repos/738340432
git clone --depth 1 --no-tags https://github.com/omardoesart/PIC-8259.git f:/verilog_sva_gh_scraper/data/full_repos/738234587
git clone --depth 1 --no-tags https://github.com/TranNguyenAnhKhoa/Square-root-algorithm-structeral-code.git f:/verilog_sva_gh_scraper/data/full_repos/738862591
git clone --depth 1 --no-tags https://github.com/rfzjk9/Timer.git f:/verilog_sva_gh_scraper/data/full_repos/739435496
git clone --depth 1 --no-tags https://github.com/StewartChicken/Digital-Logic-ECEN-2350.git f:/verilog_sva_gh_scraper/data/full_repos/739131994
git clone --depth 1 --no-tags https://github.com/Quiibbz/HDLBits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/735151068
git clone --depth 1 --no-tags https://github.com/noyaboy/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/736269069
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/old_tb_sensor_emu.git f:/verilog_sva_gh_scraper/data/full_repos/732525682
git clone --depth 1 --no-tags https://github.com/rishabh4749/Four_Bit_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/737463530
git clone --depth 1 --no-tags https://github.com/rishabh4749/Decade_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/737468871
git clone --depth 1 --no-tags https://github.com/SonalSinha237/Binary_Squaring.git f:/verilog_sva_gh_scraper/data/full_repos/738627954
git clone --depth 1 --no-tags https://github.com/rjacobs1969/TTT8BG_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/739040248
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/ARTY_A7_I2C_MPU-6050.git f:/verilog_sva_gh_scraper/data/full_repos/737762901
git clone --depth 1 --no-tags https://github.com/Entwinedime/AXI4.git f:/verilog_sva_gh_scraper/data/full_repos/736709776
git clone --depth 1 --no-tags https://github.com/armangokalp/Digital-Combination-Lock-System.git f:/verilog_sva_gh_scraper/data/full_repos/735970096
git clone --depth 1 --no-tags https://github.com/FrankOu2001/y86_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/738339655
git clone --depth 1 --no-tags https://github.com/embedded-explorer/RTL2GDS-Flow.git f:/verilog_sva_gh_scraper/data/full_repos/734370102
git clone --depth 1 --no-tags https://github.com/fangfang0930/GR20230909PCB_MingDeCode_Test.git f:/verilog_sva_gh_scraper/data/full_repos/736527551
git clone --depth 1 --no-tags https://github.com/s095339/SOC_wlos_opt.git f:/verilog_sva_gh_scraper/data/full_repos/732592002
git clone --depth 1 --no-tags https://github.com/jarthomas/EEE120-Digital-Design-Fundementals.git f:/verilog_sva_gh_scraper/data/full_repos/737409482
git clone --depth 1 --no-tags https://github.com/Patrick-Lew/LabOfMIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/738462162
git clone --depth 1 --no-tags https://github.com/shubhamghorpade88/100-Days-of-RTL-Coding.git f:/verilog_sva_gh_scraper/data/full_repos/739282858
git clone --depth 1 --no-tags https://github.com/Noha-A-Kh/8259-PIC-Verilog-CA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/735586417
git clone --depth 1 --no-tags https://github.com/Andyyyy64/SCCP2023.git f:/verilog_sva_gh_scraper/data/full_repos/738430659
git clone --depth 1 --no-tags https://github.com/varunposimsetty/N_Bit_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/738847064
git clone --depth 1 --no-tags https://github.com/Lanxas1018/Lab_sdram.git f:/verilog_sva_gh_scraper/data/full_repos/739211284
git clone --depth 1 --no-tags https://github.com/TomerBitton/UART-8-bit-transmitter-and-receiver.git f:/verilog_sva_gh_scraper/data/full_repos/739356191
git clone --depth 1 --no-tags https://github.com/dlugano32/r4054-LUGANO-DAMIAN-GABRIEL.git f:/verilog_sva_gh_scraper/data/full_repos/739022640
git clone --depth 1 --no-tags https://github.com/Squirrel7ang/BUAA-CO-2023-Aut.git f:/verilog_sva_gh_scraper/data/full_repos/737277964
git clone --depth 1 --no-tags https://github.com/qnigma/qnigma-nam-demo.git f:/verilog_sva_gh_scraper/data/full_repos/739139031
