$date
	Sat Oct 22 18:42:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#413539
b1000 !
1"
#413542
b1000 &
b1000 %
1$
#413543
0"
#413546
b100 &
b100 %
#413550
b10 &
b10 %
#413554
b1 &
b1 %
1#
#413558
b0 &
0#
b0 %
0$
#1354387
b10000 !
1"
#1354390
b10000 &
b10000 %
1$
#1354391
0"
#1354394
b1000 &
b1000 %
#1354398
b100 &
b100 %
#1354402
b10 &
b10 %
#1354406
b1 &
1#
b1 %
#1354410
b0 &
b0 %
0#
0$
#2356989
b11100 !
1"
#2356990
b11100 &
b11100 %
1$
#2356991
0"
#2356994
b1110 &
b1110 %
#2356998
b111 &
b111 %
#2357002
b10110 &
b10110 %
#2357006
b1011 &
b1011 %
#2357010
b100010 &
b100010 %
#2357014
b10001 &
b10001 %
#2357018
b110100 &
b110100 %
#2357022
b11010 &
b11010 %
#2357026
b1101 &
b1101 %
#2357030
b101000 &
b101000 %
#2357034
b10100 &
b10100 %
#2357038
b1010 &
b1010 %
#2357042
b101 &
b101 %
#2357046
b10000 &
b10000 %
#2357050
b1000 &
b1000 %
#2357054
b100 &
b100 %
#2357058
b10 &
b10 %
#2357062
b1 &
1#
b1 %
#2357066
b0 &
b0 %
0#
0$
#4500012
