[2025-09-17 07:43:47] START suite=qualcomm_srv trace=srv782_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv782_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2581567 heartbeat IPC: 3.874 cumulative IPC: 3.874 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4994020 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4994020 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4994021 heartbeat IPC: 4.145 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13188103 heartbeat IPC: 1.22 cumulative IPC: 1.22 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21340872 heartbeat IPC: 1.227 cumulative IPC: 1.223 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29500445 heartbeat IPC: 1.226 cumulative IPC: 1.224 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 37662803 heartbeat IPC: 1.225 cumulative IPC: 1.224 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 45854395 heartbeat IPC: 1.221 cumulative IPC: 1.224 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 54071497 heartbeat IPC: 1.217 cumulative IPC: 1.223 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv782_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 62281790 heartbeat IPC: 1.218 cumulative IPC: 1.222 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 70492428 heartbeat IPC: 1.218 cumulative IPC: 1.221 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 78731986 heartbeat IPC: 1.214 cumulative IPC: 1.221 (Simulation time: 00 hr 11 min 13 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 81993232 cumulative IPC: 1.22 (Simulation time: 00 hr 12 min 23 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 81993232 cumulative IPC: 1.22 (Simulation time: 00 hr 12 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv782_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.22 instructions: 100000002 cycles: 81993232
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.45 Average ROB Occupancy at Mispredict: 29.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08543
BRANCH_INDIRECT: 0.3692
BRANCH_CONDITIONAL: 11.63
BRANCH_DIRECT_CALL: 0.4203
BRANCH_INDIRECT_CALL: 0.544
BRANCH_RETURN: 0.4054


====Backend Stall Breakdown====
ROB_STALL: 2062
LQ_STALL: 0
SQ_STALL: 43910


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 8.215139

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 2062

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 251

cpu0->cpu0_STLB TOTAL        ACCESS:    2114372 HIT:    2113702 MISS:        670 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2114372 HIT:    2113702 MISS:        670 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 142 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9451534 HIT:    8897464 MISS:     554070 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7726504 HIT:    7237972 MISS:     488532 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     581248 HIT:     529550 MISS:      51698 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1142556 HIT:    1129543 MISS:      13013 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1226 HIT:        399 MISS:        827 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15853788 HIT:    7761183 MISS:    8092605 MSHR_MERGE:    1992051
cpu0->cpu0_L1I LOAD         ACCESS:   15853788 HIT:    7761183 MISS:    8092605 MSHR_MERGE:    1992051
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30631383 HIT:   26742805 MISS:    3888578 MSHR_MERGE:    1680151
cpu0->cpu0_L1D LOAD         ACCESS:   16762566 HIT:   14643621 MISS:    2118945 MSHR_MERGE:     492995
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13867456 HIT:   12099070 MISS:    1768386 MSHR_MERGE:    1187135
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1361 HIT:        114 MISS:       1247 MSHR_MERGE:         21
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13005135 HIT:   10720244 MISS:    2284891 MSHR_MERGE:    1154834
cpu0->cpu0_ITLB LOAD         ACCESS:   13005135 HIT:   10720244 MISS:    2284891 MSHR_MERGE:    1154834
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.024 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29136818 HIT:   27821364 MISS:    1315454 MSHR_MERGE:     331139
cpu0->cpu0_DTLB LOAD         ACCESS:   29136818 HIT:   27821364 MISS:    1315454 MSHR_MERGE:     331139
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.087 cycles
cpu0->LLC TOTAL        ACCESS:     638628 HIT:     628932 MISS:       9696 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     488532 HIT:     479106 MISS:       9426 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      51698 HIT:      51695 MISS:          3 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      97571 HIT:      97570 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        827 HIT:        561 MISS:        266 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:       9677
  AVG DBUS CONGESTED CYCLE: 2.996
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6832

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542745       544650        48511          649
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           54           42           19
  STLB miss resolved @ L2C                0           45          254          184           22
  STLB miss resolved @ LLC                0           31          246          305           55
  STLB miss resolved @ MEM                0            1           73          117          121

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199961        51884      1575154        98528           28
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            4            6
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            7           22           23            4
  STLB miss resolved @ MEM                0            0            9           25           35
[2025-09-17 07:56:11] END   suite=qualcomm_srv trace=srv782_ap (rc=0)
