;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* IR_L */
IR_L__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
IR_L__0__MASK EQU 0x40
IR_L__0__PC EQU CYREG_PRT5_PC6
IR_L__0__PORT EQU 5
IR_L__0__SHIFT EQU 6
IR_L__AG EQU CYREG_PRT5_AG
IR_L__AMUX EQU CYREG_PRT5_AMUX
IR_L__BIE EQU CYREG_PRT5_BIE
IR_L__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IR_L__BYP EQU CYREG_PRT5_BYP
IR_L__CTL EQU CYREG_PRT5_CTL
IR_L__DM0 EQU CYREG_PRT5_DM0
IR_L__DM1 EQU CYREG_PRT5_DM1
IR_L__DM2 EQU CYREG_PRT5_DM2
IR_L__DR EQU CYREG_PRT5_DR
IR_L__INP_DIS EQU CYREG_PRT5_INP_DIS
IR_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IR_L__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IR_L__LCD_EN EQU CYREG_PRT5_LCD_EN
IR_L__MASK EQU 0x40
IR_L__PORT EQU 5
IR_L__PRT EQU CYREG_PRT5_PRT
IR_L__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IR_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IR_L__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IR_L__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IR_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IR_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IR_L__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IR_L__PS EQU CYREG_PRT5_PS
IR_L__SHIFT EQU 6
IR_L__SLW EQU CYREG_PRT5_SLW

/* IR_R */
IR_R__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
IR_R__0__MASK EQU 0x80
IR_R__0__PC EQU CYREG_PRT5_PC7
IR_R__0__PORT EQU 5
IR_R__0__SHIFT EQU 7
IR_R__AG EQU CYREG_PRT5_AG
IR_R__AMUX EQU CYREG_PRT5_AMUX
IR_R__BIE EQU CYREG_PRT5_BIE
IR_R__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IR_R__BYP EQU CYREG_PRT5_BYP
IR_R__CTL EQU CYREG_PRT5_CTL
IR_R__DM0 EQU CYREG_PRT5_DM0
IR_R__DM1 EQU CYREG_PRT5_DM1
IR_R__DM2 EQU CYREG_PRT5_DM2
IR_R__DR EQU CYREG_PRT5_DR
IR_R__INP_DIS EQU CYREG_PRT5_INP_DIS
IR_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IR_R__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IR_R__LCD_EN EQU CYREG_PRT5_LCD_EN
IR_R__MASK EQU 0x80
IR_R__PORT EQU 5
IR_R__PRT EQU CYREG_PRT5_PRT
IR_R__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IR_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IR_R__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IR_R__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IR_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IR_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IR_R__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IR_R__PS EQU CYREG_PRT5_PS
IR_R__SHIFT EQU 7
IR_R__SLW EQU CYREG_PRT5_SLW

/* START */
START__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
START__0__MASK EQU 0x02
START__0__PC EQU CYREG_PRT6_PC1
START__0__PORT EQU 6
START__0__SHIFT EQU 1
START__AG EQU CYREG_PRT6_AG
START__AMUX EQU CYREG_PRT6_AMUX
START__BIE EQU CYREG_PRT6_BIE
START__BIT_MASK EQU CYREG_PRT6_BIT_MASK
START__BYP EQU CYREG_PRT6_BYP
START__CTL EQU CYREG_PRT6_CTL
START__DM0 EQU CYREG_PRT6_DM0
START__DM1 EQU CYREG_PRT6_DM1
START__DM2 EQU CYREG_PRT6_DM2
START__DR EQU CYREG_PRT6_DR
START__INP_DIS EQU CYREG_PRT6_INP_DIS
START__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
START__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
START__LCD_EN EQU CYREG_PRT6_LCD_EN
START__MASK EQU 0x02
START__PORT EQU 6
START__PRT EQU CYREG_PRT6_PRT
START__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
START__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
START__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
START__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
START__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
START__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
START__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
START__PS EQU CYREG_PRT6_PS
START__SHIFT EQU 1
START__SLW EQU CYREG_PRT6_SLW

/* ADC_in */
ADC_in__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
ADC_in__0__MASK EQU 0x20
ADC_in__0__PC EQU CYREG_PRT6_PC5
ADC_in__0__PORT EQU 6
ADC_in__0__SHIFT EQU 5
ADC_in__AG EQU CYREG_PRT6_AG
ADC_in__AMUX EQU CYREG_PRT6_AMUX
ADC_in__BIE EQU CYREG_PRT6_BIE
ADC_in__BIT_MASK EQU CYREG_PRT6_BIT_MASK
ADC_in__BYP EQU CYREG_PRT6_BYP
ADC_in__CTL EQU CYREG_PRT6_CTL
ADC_in__DM0 EQU CYREG_PRT6_DM0
ADC_in__DM1 EQU CYREG_PRT6_DM1
ADC_in__DM2 EQU CYREG_PRT6_DM2
ADC_in__DR EQU CYREG_PRT6_DR
ADC_in__INP_DIS EQU CYREG_PRT6_INP_DIS
ADC_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
ADC_in__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
ADC_in__LCD_EN EQU CYREG_PRT6_LCD_EN
ADC_in__MASK EQU 0x20
ADC_in__PORT EQU 6
ADC_in__PRT EQU CYREG_PRT6_PRT
ADC_in__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
ADC_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
ADC_in__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
ADC_in__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
ADC_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
ADC_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
ADC_in__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
ADC_in__PS EQU CYREG_PRT6_PS
ADC_in__SHIFT EQU 5
ADC_in__SLW EQU CYREG_PRT6_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Reg_PWM */
Reg_PWM_Sync_ctrl_reg__0__MASK EQU 0x01
Reg_PWM_Sync_ctrl_reg__0__POS EQU 0
Reg_PWM_Sync_ctrl_reg__1__MASK EQU 0x02
Reg_PWM_Sync_ctrl_reg__1__POS EQU 1
Reg_PWM_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Reg_PWM_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Reg_PWM_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Reg_PWM_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Reg_PWM_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Reg_PWM_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Reg_PWM_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Reg_PWM_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Reg_PWM_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Reg_PWM_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Reg_PWM_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Reg_PWM_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Reg_PWM_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Reg_PWM_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Reg_PWM_Sync_ctrl_reg__MASK EQU 0x03
Reg_PWM_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Reg_PWM_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Reg_PWM_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

/* ADC_SAR_1 */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_1_Bypass__0__MASK EQU 0x04
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 2
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x04
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 2
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* LCD_Char_1 */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

/* LEFT_MOT_DIR */
LEFT_MOT_DIR__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
LEFT_MOT_DIR__0__MASK EQU 0x01
LEFT_MOT_DIR__0__PC EQU CYREG_PRT4_PC0
LEFT_MOT_DIR__0__PORT EQU 4
LEFT_MOT_DIR__0__SHIFT EQU 0
LEFT_MOT_DIR__AG EQU CYREG_PRT4_AG
LEFT_MOT_DIR__AMUX EQU CYREG_PRT4_AMUX
LEFT_MOT_DIR__BIE EQU CYREG_PRT4_BIE
LEFT_MOT_DIR__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LEFT_MOT_DIR__BYP EQU CYREG_PRT4_BYP
LEFT_MOT_DIR__CTL EQU CYREG_PRT4_CTL
LEFT_MOT_DIR__DM0 EQU CYREG_PRT4_DM0
LEFT_MOT_DIR__DM1 EQU CYREG_PRT4_DM1
LEFT_MOT_DIR__DM2 EQU CYREG_PRT4_DM2
LEFT_MOT_DIR__DR EQU CYREG_PRT4_DR
LEFT_MOT_DIR__INP_DIS EQU CYREG_PRT4_INP_DIS
LEFT_MOT_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LEFT_MOT_DIR__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LEFT_MOT_DIR__LCD_EN EQU CYREG_PRT4_LCD_EN
LEFT_MOT_DIR__MASK EQU 0x01
LEFT_MOT_DIR__PORT EQU 4
LEFT_MOT_DIR__PRT EQU CYREG_PRT4_PRT
LEFT_MOT_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LEFT_MOT_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LEFT_MOT_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LEFT_MOT_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LEFT_MOT_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LEFT_MOT_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LEFT_MOT_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LEFT_MOT_DIR__PS EQU CYREG_PRT4_PS
LEFT_MOT_DIR__SHIFT EQU 0
LEFT_MOT_DIR__SLW EQU CYREG_PRT4_SLW

/* LEFT_MOT_PWM */
LEFT_MOT_PWM_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
LEFT_MOT_PWM_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
LEFT_MOT_PWM_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
LEFT_MOT_PWM_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
LEFT_MOT_PWM_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
LEFT_MOT_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
LEFT_MOT_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
LEFT_MOT_PWM_PWMHW__PER0 EQU CYREG_TMR0_PER0
LEFT_MOT_PWM_PWMHW__PER1 EQU CYREG_TMR0_PER1
LEFT_MOT_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
LEFT_MOT_PWM_PWMHW__PM_ACT_MSK EQU 0x01
LEFT_MOT_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
LEFT_MOT_PWM_PWMHW__PM_STBY_MSK EQU 0x01
LEFT_MOT_PWM_PWMHW__RT0 EQU CYREG_TMR0_RT0
LEFT_MOT_PWM_PWMHW__RT1 EQU CYREG_TMR0_RT1
LEFT_MOT_PWM_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* RIGHT_MOT_DIR */
RIGHT_MOT_DIR__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
RIGHT_MOT_DIR__0__MASK EQU 0x08
RIGHT_MOT_DIR__0__PC EQU CYREG_PRT4_PC3
RIGHT_MOT_DIR__0__PORT EQU 4
RIGHT_MOT_DIR__0__SHIFT EQU 3
RIGHT_MOT_DIR__AG EQU CYREG_PRT4_AG
RIGHT_MOT_DIR__AMUX EQU CYREG_PRT4_AMUX
RIGHT_MOT_DIR__BIE EQU CYREG_PRT4_BIE
RIGHT_MOT_DIR__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RIGHT_MOT_DIR__BYP EQU CYREG_PRT4_BYP
RIGHT_MOT_DIR__CTL EQU CYREG_PRT4_CTL
RIGHT_MOT_DIR__DM0 EQU CYREG_PRT4_DM0
RIGHT_MOT_DIR__DM1 EQU CYREG_PRT4_DM1
RIGHT_MOT_DIR__DM2 EQU CYREG_PRT4_DM2
RIGHT_MOT_DIR__DR EQU CYREG_PRT4_DR
RIGHT_MOT_DIR__INP_DIS EQU CYREG_PRT4_INP_DIS
RIGHT_MOT_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RIGHT_MOT_DIR__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RIGHT_MOT_DIR__LCD_EN EQU CYREG_PRT4_LCD_EN
RIGHT_MOT_DIR__MASK EQU 0x08
RIGHT_MOT_DIR__PORT EQU 4
RIGHT_MOT_DIR__PRT EQU CYREG_PRT4_PRT
RIGHT_MOT_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RIGHT_MOT_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RIGHT_MOT_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RIGHT_MOT_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RIGHT_MOT_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RIGHT_MOT_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RIGHT_MOT_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RIGHT_MOT_DIR__PS EQU CYREG_PRT4_PS
RIGHT_MOT_DIR__SHIFT EQU 3
RIGHT_MOT_DIR__SLW EQU CYREG_PRT4_SLW

/* RIGHT_MOT_PWM */
RIGHT_MOT_PWM_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
RIGHT_MOT_PWM_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
RIGHT_MOT_PWM_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
RIGHT_MOT_PWM_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
RIGHT_MOT_PWM_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
RIGHT_MOT_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
RIGHT_MOT_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
RIGHT_MOT_PWM_PWMHW__PER0 EQU CYREG_TMR1_PER0
RIGHT_MOT_PWM_PWMHW__PER1 EQU CYREG_TMR1_PER1
RIGHT_MOT_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
RIGHT_MOT_PWM_PWMHW__PM_ACT_MSK EQU 0x02
RIGHT_MOT_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
RIGHT_MOT_PWM_PWMHW__PM_STBY_MSK EQU 0x02
RIGHT_MOT_PWM_PWMHW__RT0 EQU CYREG_TMR1_RT0
RIGHT_MOT_PWM_PWMHW__RT1 EQU CYREG_TMR1_RT1
RIGHT_MOT_PWM_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* LEFT_MOT_CNTRL */
LEFT_MOT_CNTRL__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
LEFT_MOT_CNTRL__0__MASK EQU 0x02
LEFT_MOT_CNTRL__0__PC EQU CYREG_PRT4_PC1
LEFT_MOT_CNTRL__0__PORT EQU 4
LEFT_MOT_CNTRL__0__SHIFT EQU 1
LEFT_MOT_CNTRL__AG EQU CYREG_PRT4_AG
LEFT_MOT_CNTRL__AMUX EQU CYREG_PRT4_AMUX
LEFT_MOT_CNTRL__BIE EQU CYREG_PRT4_BIE
LEFT_MOT_CNTRL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LEFT_MOT_CNTRL__BYP EQU CYREG_PRT4_BYP
LEFT_MOT_CNTRL__CTL EQU CYREG_PRT4_CTL
LEFT_MOT_CNTRL__DM0 EQU CYREG_PRT4_DM0
LEFT_MOT_CNTRL__DM1 EQU CYREG_PRT4_DM1
LEFT_MOT_CNTRL__DM2 EQU CYREG_PRT4_DM2
LEFT_MOT_CNTRL__DR EQU CYREG_PRT4_DR
LEFT_MOT_CNTRL__INP_DIS EQU CYREG_PRT4_INP_DIS
LEFT_MOT_CNTRL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LEFT_MOT_CNTRL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LEFT_MOT_CNTRL__LCD_EN EQU CYREG_PRT4_LCD_EN
LEFT_MOT_CNTRL__MASK EQU 0x02
LEFT_MOT_CNTRL__PORT EQU 4
LEFT_MOT_CNTRL__PRT EQU CYREG_PRT4_PRT
LEFT_MOT_CNTRL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LEFT_MOT_CNTRL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LEFT_MOT_CNTRL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LEFT_MOT_CNTRL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LEFT_MOT_CNTRL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LEFT_MOT_CNTRL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LEFT_MOT_CNTRL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LEFT_MOT_CNTRL__PS EQU CYREG_PRT4_PS
LEFT_MOT_CNTRL__SHIFT EQU 1
LEFT_MOT_CNTRL__SLW EQU CYREG_PRT4_SLW

/* RIGHT_MOT_CNTRL */
RIGHT_MOT_CNTRL__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
RIGHT_MOT_CNTRL__0__MASK EQU 0x04
RIGHT_MOT_CNTRL__0__PC EQU CYREG_PRT4_PC2
RIGHT_MOT_CNTRL__0__PORT EQU 4
RIGHT_MOT_CNTRL__0__SHIFT EQU 2
RIGHT_MOT_CNTRL__AG EQU CYREG_PRT4_AG
RIGHT_MOT_CNTRL__AMUX EQU CYREG_PRT4_AMUX
RIGHT_MOT_CNTRL__BIE EQU CYREG_PRT4_BIE
RIGHT_MOT_CNTRL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RIGHT_MOT_CNTRL__BYP EQU CYREG_PRT4_BYP
RIGHT_MOT_CNTRL__CTL EQU CYREG_PRT4_CTL
RIGHT_MOT_CNTRL__DM0 EQU CYREG_PRT4_DM0
RIGHT_MOT_CNTRL__DM1 EQU CYREG_PRT4_DM1
RIGHT_MOT_CNTRL__DM2 EQU CYREG_PRT4_DM2
RIGHT_MOT_CNTRL__DR EQU CYREG_PRT4_DR
RIGHT_MOT_CNTRL__INP_DIS EQU CYREG_PRT4_INP_DIS
RIGHT_MOT_CNTRL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RIGHT_MOT_CNTRL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RIGHT_MOT_CNTRL__LCD_EN EQU CYREG_PRT4_LCD_EN
RIGHT_MOT_CNTRL__MASK EQU 0x04
RIGHT_MOT_CNTRL__PORT EQU 4
RIGHT_MOT_CNTRL__PRT EQU CYREG_PRT4_PRT
RIGHT_MOT_CNTRL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RIGHT_MOT_CNTRL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RIGHT_MOT_CNTRL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RIGHT_MOT_CNTRL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RIGHT_MOT_CNTRL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RIGHT_MOT_CNTRL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RIGHT_MOT_CNTRL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RIGHT_MOT_CNTRL__PS EQU CYREG_PRT4_PS
RIGHT_MOT_CNTRL__SHIFT EQU 2
RIGHT_MOT_CNTRL__SLW EQU CYREG_PRT4_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
