Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  5 20:41:31 2019
| Host         : LAPTOP-9CDK2BBH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 587 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3757 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.698        0.000                      0                 9108        0.030        0.000                      0                 9108        3.000        0.000                       0                  3763  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.698        0.000                      0                 9108        0.128        0.000                      0                 9108       19.230        0.000                       0                  3759  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       27.701        0.000                      0                 9108        0.128        0.000                      0                 9108       19.230        0.000                       0                  3759  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         27.698        0.000                      0                 9108        0.030        0.000                      0                 9108  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       27.698        0.000                      0                 9108        0.030        0.000                      0                 9108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.698ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.938ns  (logic 1.913ns (16.025%)  route 10.025ns (83.975%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.720    11.651    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.748 r  bin_maze_filt/genblk1[15].inst/min[6]_i_1__14/O
                         net (fo=1, routed)           0.000    11.748    bin_maze_filt/genblk1[15].inst/min[6]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[6]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[15].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 27.698    

Slack (MET) :             27.701ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.936ns  (logic 1.913ns (16.028%)  route 10.023ns (83.972%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.718    11.648    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.745 r  bin_maze_filt/genblk1[15].inst/min[7]_i_2__14/O
                         net (fo=1, routed)           0.000    11.745    bin_maze_filt/genblk1[15].inst/min[7]_i_2__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[7]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.033    39.447    bin_maze_filt/genblk1[15].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                 27.701    

Slack (MET) :             27.915ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 1.816ns (15.466%)  route 9.926ns (84.534%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.570    11.303    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.552 r  bin_maze_filt/genblk1[6].inst/min[4]_i_1__5/O
                         net (fo=1, routed)           0.000    11.552    bin_maze_filt/genblk1[6].inst/min[4]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[4]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.030    39.466    bin_maze_filt/genblk1[6].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.466    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                 27.915    

Slack (MET) :             28.000ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 1.816ns (15.577%)  route 9.842ns (84.423%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.486    11.219    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.468 r  bin_maze_filt/genblk1[6].inst/min[5]_i_1__5/O
                         net (fo=1, routed)           0.000    11.468    bin_maze_filt/genblk1[6].inst/min[5]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[5]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[6].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                 28.000    

Slack (MET) :             28.005ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.631ns  (logic 1.913ns (16.447%)  route 9.718ns (83.553%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.414    11.344    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.441 r  bin_maze_filt/genblk1[15].inst/min[5]_i_1__14/O
                         net (fo=1, routed)           0.000    11.441    bin_maze_filt/genblk1[15].inst/min[5]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[5]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[15].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                 28.005    

Slack (MET) :             28.010ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 1.913ns (16.457%)  route 9.711ns (83.543%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.406    11.337    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.434 r  bin_maze_filt/genblk1[15].inst/min[4]_i_1__14/O
                         net (fo=1, routed)           0.000    11.434    bin_maze_filt/genblk1[15].inst/min[4]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[4]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.030    39.444    bin_maze_filt/genblk1[15].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                 28.010    

Slack (MET) :             28.110ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.915ns (16.581%)  route 9.634ns (83.419%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.173     9.771    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.097     9.868 r  bin_maze_filt/genblk1[6].inst/max[7]_i_18__5/O
                         net (fo=1, routed)           0.000     9.868    bin_maze_filt/genblk1[6].inst/max[7]_i_18__5_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.210 r  bin_maze_filt/genblk1[6].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.379    10.589    bin_maze_filt/genblk1[6].inst/max28_in
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.251    10.840 r  bin_maze_filt/genblk1[6].inst/max[7]_i_2__5/O
                         net (fo=4, routed)           0.422    11.262    bin_maze_filt/genblk1[6].inst/max19_out
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.097    11.359 r  bin_maze_filt/genblk1[6].inst/max[4]_i_1__5/O
                         net (fo=1, routed)           0.000    11.359    bin_maze_filt/genblk1[6].inst/max[4]_i_1__5_n_0
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[4]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.033    39.469    bin_maze_filt/genblk1[6].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 28.110    

Slack (MET) :             28.113ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.915ns (16.587%)  route 9.630ns (83.413%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.173     9.771    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.097     9.868 r  bin_maze_filt/genblk1[6].inst/max[7]_i_18__5/O
                         net (fo=1, routed)           0.000     9.868    bin_maze_filt/genblk1[6].inst/max[7]_i_18__5_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.210 r  bin_maze_filt/genblk1[6].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.379    10.589    bin_maze_filt/genblk1[6].inst/max28_in
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.251    10.840 r  bin_maze_filt/genblk1[6].inst/max[7]_i_2__5/O
                         net (fo=4, routed)           0.418    11.258    bin_maze_filt/genblk1[6].inst/max19_out
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.097    11.355 r  bin_maze_filt/genblk1[6].inst/max[7]_i_1__5/O
                         net (fo=1, routed)           0.000    11.355    bin_maze_filt/genblk1[6].inst/max[7]_i_1__5_n_0
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[7]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[6].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                 28.113    

Slack (MET) :             28.118ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.542ns  (logic 1.816ns (15.734%)  route 9.726ns (84.266%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.370    11.103    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.352 r  bin_maze_filt/genblk1[6].inst/min[7]_i_2__5/O
                         net (fo=1, routed)           0.000    11.352    bin_maze_filt/genblk1[6].inst/min[7]_i_2__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[7]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.033    39.469    bin_maze_filt/genblk1[6].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 28.118    

Slack (MET) :             28.121ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.538ns  (logic 1.816ns (15.739%)  route 9.722ns (84.261%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.366    11.099    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.348 r  bin_maze_filt/genblk1[6].inst/min[6]_i_1__5/O
                         net (fo=1, routed)           0.000    11.348    bin_maze_filt/genblk1[6].inst/min[6]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[6]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[6].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 28.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.068 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    -0.068    bin_maze_filt/genblk1[10].inst/v_div1/out[28]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.055 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.055    bin_maze_filt/genblk1[10].inst/v_div1/out[30]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.357ns (69.650%)  route 0.156ns (30.350%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X62Y99         FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.155    -0.276    bin_maze_filt/genblk1[6].inst/divider_copy_0[6]
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.137 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.137    bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.083 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.083    bin_maze_filt/genblk1[6].inst/v_div1/out[8]
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.839    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105    -0.225    bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.368ns (70.287%)  route 0.156ns (29.713%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X62Y99         FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.155    -0.276    bin_maze_filt/genblk1[6].inst/divider_copy_0[6]
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.137 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.137    bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.072 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.072    bin_maze_filt/genblk1[6].inst/v_div1/out[10]
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.839    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105    -0.225    bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.565    -0.599    bin_maze_filt/genblk1[12].inst/s_div1/clk_out1
    SLICE_X55Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.168    -0.290    bin_maze_filt/genblk1[12].inst/s_div1_n_19
    SLICE_X55Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.245 r  bin_maze_filt/genblk1[12].inst/dividend_copy[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.245    bin_maze_filt/genblk1[12].inst/dividend_copy[3]_i_7_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.130 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[3]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    bin_maze_filt/genblk1[12].inst/s_div1/out[4]
    SLICE_X55Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.828    -0.844    bin_maze_filt/genblk1[12].inst/s_div1/clk_out1
    SLICE_X55Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.057%)  route 0.102ns (41.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.598    -0.566    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X7Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/Q
                         net (fo=1, routed)           0.102    -0.323    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r_n_0
    SLICE_X4Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.868    -0.804    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X4Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/C
                         clock pessimism              0.254    -0.550    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.070    -0.480    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.563    -0.601    bin_maze_filt/genblk1[1].inst/s_div1/clk_out1
    SLICE_X57Y88         FDRE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.350    bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg__0__0[0]
    SLICE_X56Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.305    bin_maze_filt/genblk1[1].inst/s_div1/bit_n0__0[4]
    SLICE_X56Y88         FDSE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.840    bin_maze_filt/genblk1[1].inst/s_div1/clk_out1
    SLICE_X56Y88         FDSE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X56Y88         FDSE (Hold_fdse_C_D)         0.121    -0.467    bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.355ns (66.659%)  route 0.178ns (33.341%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.576    -0.588    bin_maze_filt/genblk1[8].inst/v_div1/clk_out1
    SLICE_X9Y99          FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/Q
                         net (fo=3, routed)           0.177    -0.270    bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg_n_0_[23]
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.225 r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy[23]_i_6__15/O
                         net (fo=1, routed)           0.000    -0.225    bin_maze_filt/genblk1[8].inst/v_div1_n_34
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.110 r  bin_maze_filt/genblk1[8].inst/dividend_copy_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    bin_maze_filt/genblk1[8].inst/dividend_copy_reg[23]_i_1__0_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.056 r  bin_maze_filt/genblk1[8].inst/dividend_copy_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.056    bin_maze_filt/genblk1[8].inst/v_div1/out[24]
    SLICE_X9Y100         FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.841    -0.832    bin_maze_filt/genblk1[8].inst/v_div1/clk_out1
    SLICE_X9Y100         FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105    -0.218    bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.407ns (72.219%)  route 0.157ns (27.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.032 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    -0.032    bin_maze_filt/genblk1[10].inst/v_div1/out[29]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.355ns (66.659%)  route 0.178ns (33.341%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.566    -0.598    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X51Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/Q
                         net (fo=3, routed)           0.177    -0.280    bin_maze_filt/genblk1[12].inst/v_div1_n_18
    SLICE_X51Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  bin_maze_filt/genblk1[12].inst/dividend_copy[11]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.235    bin_maze_filt/genblk1[12].inst/dividend_copy[11]_i_6__0_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.120 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.120    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__0_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.066 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.066    bin_maze_filt/genblk1[12].inst/v_div1/out[12]
    SLICE_X51Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.830    -0.843    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X51Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y10     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y9      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y11     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y8      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y10     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y21     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y21     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y11     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y22     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y22     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X38Y102    bin_maze_filt/genblk1[0].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_640/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y103    bin_maze_filt/genblk1[9].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_667/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y96      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y102     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[356]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y99      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[36]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y102     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[388]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X38Y102    bin_maze_filt/genblk1[0].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_640/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y103    bin_maze_filt/genblk1[9].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_667/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y96      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1188]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1220]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1252]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_286/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.701ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.938ns  (logic 1.913ns (16.025%)  route 10.025ns (83.975%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.720    11.651    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.748 r  bin_maze_filt/genblk1[15].inst/min[6]_i_1__14/O
                         net (fo=1, routed)           0.000    11.748    bin_maze_filt/genblk1[15].inst/min[6]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[6]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.094    39.417    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.032    39.449    bin_maze_filt/genblk1[15].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 27.701    

Slack (MET) :             27.705ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.936ns  (logic 1.913ns (16.028%)  route 10.023ns (83.972%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.718    11.648    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.745 r  bin_maze_filt/genblk1[15].inst/min[7]_i_2__14/O
                         net (fo=1, routed)           0.000    11.745    bin_maze_filt/genblk1[15].inst/min[7]_i_2__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[7]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.094    39.417    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.033    39.450    bin_maze_filt/genblk1[15].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.450    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                 27.705    

Slack (MET) :             27.918ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 1.816ns (15.466%)  route 9.926ns (84.534%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.570    11.303    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.552 r  bin_maze_filt/genblk1[6].inst/min[4]_i_1__5/O
                         net (fo=1, routed)           0.000    11.552    bin_maze_filt/genblk1[6].inst/min[4]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[4]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.094    39.440    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.030    39.470    bin_maze_filt/genblk1[6].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.470    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                 27.918    

Slack (MET) :             28.004ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 1.816ns (15.577%)  route 9.842ns (84.423%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.486    11.219    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.468 r  bin_maze_filt/genblk1[6].inst/min[5]_i_1__5/O
                         net (fo=1, routed)           0.000    11.468    bin_maze_filt/genblk1[6].inst/min[5]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[5]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.094    39.440    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.032    39.472    bin_maze_filt/genblk1[6].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.472    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                 28.004    

Slack (MET) :             28.008ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.631ns  (logic 1.913ns (16.447%)  route 9.718ns (83.553%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.414    11.344    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.441 r  bin_maze_filt/genblk1[15].inst/min[5]_i_1__14/O
                         net (fo=1, routed)           0.000    11.441    bin_maze_filt/genblk1[15].inst/min[5]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[5]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.094    39.417    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.032    39.449    bin_maze_filt/genblk1[15].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                 28.008    

Slack (MET) :             28.013ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 1.913ns (16.457%)  route 9.711ns (83.543%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.406    11.337    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.434 r  bin_maze_filt/genblk1[15].inst/min[4]_i_1__14/O
                         net (fo=1, routed)           0.000    11.434    bin_maze_filt/genblk1[15].inst/min[4]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[4]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.094    39.417    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.030    39.447    bin_maze_filt/genblk1[15].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                 28.013    

Slack (MET) :             28.113ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.915ns (16.581%)  route 9.634ns (83.419%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.173     9.771    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.097     9.868 r  bin_maze_filt/genblk1[6].inst/max[7]_i_18__5/O
                         net (fo=1, routed)           0.000     9.868    bin_maze_filt/genblk1[6].inst/max[7]_i_18__5_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.210 r  bin_maze_filt/genblk1[6].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.379    10.589    bin_maze_filt/genblk1[6].inst/max28_in
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.251    10.840 r  bin_maze_filt/genblk1[6].inst/max[7]_i_2__5/O
                         net (fo=4, routed)           0.422    11.262    bin_maze_filt/genblk1[6].inst/max19_out
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.097    11.359 r  bin_maze_filt/genblk1[6].inst/max[4]_i_1__5/O
                         net (fo=1, routed)           0.000    11.359    bin_maze_filt/genblk1[6].inst/max[4]_i_1__5_n_0
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[4]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.094    39.440    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.033    39.473    bin_maze_filt/genblk1[6].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.473    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 28.113    

Slack (MET) :             28.116ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.915ns (16.587%)  route 9.630ns (83.413%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.173     9.771    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.097     9.868 r  bin_maze_filt/genblk1[6].inst/max[7]_i_18__5/O
                         net (fo=1, routed)           0.000     9.868    bin_maze_filt/genblk1[6].inst/max[7]_i_18__5_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.210 r  bin_maze_filt/genblk1[6].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.379    10.589    bin_maze_filt/genblk1[6].inst/max28_in
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.251    10.840 r  bin_maze_filt/genblk1[6].inst/max[7]_i_2__5/O
                         net (fo=4, routed)           0.418    11.258    bin_maze_filt/genblk1[6].inst/max19_out
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.097    11.355 r  bin_maze_filt/genblk1[6].inst/max[7]_i_1__5/O
                         net (fo=1, routed)           0.000    11.355    bin_maze_filt/genblk1[6].inst/max[7]_i_1__5_n_0
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[7]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.094    39.440    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.032    39.472    bin_maze_filt/genblk1[6].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.472    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                 28.116    

Slack (MET) :             28.121ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.542ns  (logic 1.816ns (15.734%)  route 9.726ns (84.266%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.370    11.103    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.352 r  bin_maze_filt/genblk1[6].inst/min[7]_i_2__5/O
                         net (fo=1, routed)           0.000    11.352    bin_maze_filt/genblk1[6].inst/min[7]_i_2__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[7]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.094    39.440    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.033    39.473    bin_maze_filt/genblk1[6].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.473    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 28.121    

Slack (MET) :             28.124ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.538ns  (logic 1.816ns (15.739%)  route 9.722ns (84.261%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.366    11.099    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.348 r  bin_maze_filt/genblk1[6].inst/min[6]_i_1__5/O
                         net (fo=1, routed)           0.000    11.348    bin_maze_filt/genblk1[6].inst/min[6]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[6]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.094    39.440    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.032    39.472    bin_maze_filt/genblk1[6].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.472    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 28.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.068 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    -0.068    bin_maze_filt/genblk1[10].inst/v_div1/out[28]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.055 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.055    bin_maze_filt/genblk1[10].inst/v_div1/out[30]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.357ns (69.650%)  route 0.156ns (30.350%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X62Y99         FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.155    -0.276    bin_maze_filt/genblk1[6].inst/divider_copy_0[6]
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.137 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.137    bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.083 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.083    bin_maze_filt/genblk1[6].inst/v_div1/out[8]
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.839    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105    -0.225    bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.368ns (70.287%)  route 0.156ns (29.713%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X62Y99         FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.155    -0.276    bin_maze_filt/genblk1[6].inst/divider_copy_0[6]
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.137 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.137    bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.072 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.072    bin_maze_filt/genblk1[6].inst/v_div1/out[10]
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.839    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105    -0.225    bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.565    -0.599    bin_maze_filt/genblk1[12].inst/s_div1/clk_out1
    SLICE_X55Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.168    -0.290    bin_maze_filt/genblk1[12].inst/s_div1_n_19
    SLICE_X55Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.245 r  bin_maze_filt/genblk1[12].inst/dividend_copy[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.245    bin_maze_filt/genblk1[12].inst/dividend_copy[3]_i_7_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.130 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[3]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    bin_maze_filt/genblk1[12].inst/s_div1/out[4]
    SLICE_X55Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.828    -0.844    bin_maze_filt/genblk1[12].inst/s_div1/clk_out1
    SLICE_X55Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.057%)  route 0.102ns (41.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.598    -0.566    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X7Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/Q
                         net (fo=1, routed)           0.102    -0.323    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r_n_0
    SLICE_X4Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.868    -0.804    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X4Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/C
                         clock pessimism              0.254    -0.550    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.070    -0.480    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.563    -0.601    bin_maze_filt/genblk1[1].inst/s_div1/clk_out1
    SLICE_X57Y88         FDRE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.350    bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg__0__0[0]
    SLICE_X56Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.305    bin_maze_filt/genblk1[1].inst/s_div1/bit_n0__0[4]
    SLICE_X56Y88         FDSE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.840    bin_maze_filt/genblk1[1].inst/s_div1/clk_out1
    SLICE_X56Y88         FDSE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X56Y88         FDSE (Hold_fdse_C_D)         0.121    -0.467    bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.355ns (66.659%)  route 0.178ns (33.341%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.576    -0.588    bin_maze_filt/genblk1[8].inst/v_div1/clk_out1
    SLICE_X9Y99          FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/Q
                         net (fo=3, routed)           0.177    -0.270    bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg_n_0_[23]
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.225 r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy[23]_i_6__15/O
                         net (fo=1, routed)           0.000    -0.225    bin_maze_filt/genblk1[8].inst/v_div1_n_34
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.110 r  bin_maze_filt/genblk1[8].inst/dividend_copy_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    bin_maze_filt/genblk1[8].inst/dividend_copy_reg[23]_i_1__0_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.056 r  bin_maze_filt/genblk1[8].inst/dividend_copy_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.056    bin_maze_filt/genblk1[8].inst/v_div1/out[24]
    SLICE_X9Y100         FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.841    -0.832    bin_maze_filt/genblk1[8].inst/v_div1/clk_out1
    SLICE_X9Y100         FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105    -0.218    bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.407ns (72.219%)  route 0.157ns (27.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.032 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    -0.032    bin_maze_filt/genblk1[10].inst/v_div1/out[29]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.195    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.355ns (66.659%)  route 0.178ns (33.341%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.566    -0.598    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X51Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/Q
                         net (fo=3, routed)           0.177    -0.280    bin_maze_filt/genblk1[12].inst/v_div1_n_18
    SLICE_X51Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  bin_maze_filt/genblk1[12].inst/dividend_copy[11]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.235    bin_maze_filt/genblk1[12].inst/dividend_copy[11]_i_6__0_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.120 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.120    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__0_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.066 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.066    bin_maze_filt/genblk1[12].inst/v_div1/out[12]
    SLICE_X51Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.830    -0.843    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X51Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y10     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y9      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X3Y11     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y8      cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y10     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y21     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y21     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y11     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y22     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y22     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X38Y102    bin_maze_filt/genblk1[0].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_640/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y103    bin_maze_filt/genblk1[9].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_667/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y96      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_94/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y102     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[356]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y99      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[36]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X8Y102     bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[388]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X38Y102    bin_maze_filt/genblk1[0].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_640/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y103    bin_maze_filt/genblk1[9].inst/v_div1/quotient_reg[1]_srl2___bin_maze_filt_genblk1_r_667/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y96      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X2Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1188]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1220]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X6Y95      bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1252]_srl32___bin_maze_filt_bin_dilation_pixel_buffer_reg_r_286/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.698ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.938ns  (logic 1.913ns (16.025%)  route 10.025ns (83.975%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.720    11.651    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.748 r  bin_maze_filt/genblk1[15].inst/min[6]_i_1__14/O
                         net (fo=1, routed)           0.000    11.748    bin_maze_filt/genblk1[15].inst/min[6]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[6]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[15].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 27.698    

Slack (MET) :             27.701ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.936ns  (logic 1.913ns (16.028%)  route 10.023ns (83.972%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.718    11.648    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.745 r  bin_maze_filt/genblk1[15].inst/min[7]_i_2__14/O
                         net (fo=1, routed)           0.000    11.745    bin_maze_filt/genblk1[15].inst/min[7]_i_2__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[7]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.033    39.447    bin_maze_filt/genblk1[15].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                 27.701    

Slack (MET) :             27.915ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 1.816ns (15.466%)  route 9.926ns (84.534%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.570    11.303    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.552 r  bin_maze_filt/genblk1[6].inst/min[4]_i_1__5/O
                         net (fo=1, routed)           0.000    11.552    bin_maze_filt/genblk1[6].inst/min[4]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[4]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.030    39.466    bin_maze_filt/genblk1[6].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.466    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                 27.915    

Slack (MET) :             28.000ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 1.816ns (15.577%)  route 9.842ns (84.423%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.486    11.219    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.468 r  bin_maze_filt/genblk1[6].inst/min[5]_i_1__5/O
                         net (fo=1, routed)           0.000    11.468    bin_maze_filt/genblk1[6].inst/min[5]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[5]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[6].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                 28.000    

Slack (MET) :             28.005ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.631ns  (logic 1.913ns (16.447%)  route 9.718ns (83.553%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.414    11.344    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.441 r  bin_maze_filt/genblk1[15].inst/min[5]_i_1__14/O
                         net (fo=1, routed)           0.000    11.441    bin_maze_filt/genblk1[15].inst/min[5]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[5]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[15].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                 28.005    

Slack (MET) :             28.010ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 1.913ns (16.457%)  route 9.711ns (83.543%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.406    11.337    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.434 r  bin_maze_filt/genblk1[15].inst/min[4]_i_1__14/O
                         net (fo=1, routed)           0.000    11.434    bin_maze_filt/genblk1[15].inst/min[4]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[4]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.030    39.444    bin_maze_filt/genblk1[15].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                 28.010    

Slack (MET) :             28.110ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.915ns (16.581%)  route 9.634ns (83.419%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.173     9.771    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.097     9.868 r  bin_maze_filt/genblk1[6].inst/max[7]_i_18__5/O
                         net (fo=1, routed)           0.000     9.868    bin_maze_filt/genblk1[6].inst/max[7]_i_18__5_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.210 r  bin_maze_filt/genblk1[6].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.379    10.589    bin_maze_filt/genblk1[6].inst/max28_in
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.251    10.840 r  bin_maze_filt/genblk1[6].inst/max[7]_i_2__5/O
                         net (fo=4, routed)           0.422    11.262    bin_maze_filt/genblk1[6].inst/max19_out
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.097    11.359 r  bin_maze_filt/genblk1[6].inst/max[4]_i_1__5/O
                         net (fo=1, routed)           0.000    11.359    bin_maze_filt/genblk1[6].inst/max[4]_i_1__5_n_0
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[4]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.033    39.469    bin_maze_filt/genblk1[6].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 28.110    

Slack (MET) :             28.113ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.915ns (16.587%)  route 9.630ns (83.413%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.173     9.771    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.097     9.868 r  bin_maze_filt/genblk1[6].inst/max[7]_i_18__5/O
                         net (fo=1, routed)           0.000     9.868    bin_maze_filt/genblk1[6].inst/max[7]_i_18__5_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.210 r  bin_maze_filt/genblk1[6].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.379    10.589    bin_maze_filt/genblk1[6].inst/max28_in
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.251    10.840 r  bin_maze_filt/genblk1[6].inst/max[7]_i_2__5/O
                         net (fo=4, routed)           0.418    11.258    bin_maze_filt/genblk1[6].inst/max19_out
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.097    11.355 r  bin_maze_filt/genblk1[6].inst/max[7]_i_1__5/O
                         net (fo=1, routed)           0.000    11.355    bin_maze_filt/genblk1[6].inst/max[7]_i_1__5_n_0
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[7]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[6].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                 28.113    

Slack (MET) :             28.118ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.542ns  (logic 1.816ns (15.734%)  route 9.726ns (84.266%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.370    11.103    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.352 r  bin_maze_filt/genblk1[6].inst/min[7]_i_2__5/O
                         net (fo=1, routed)           0.000    11.352    bin_maze_filt/genblk1[6].inst/min[7]_i_2__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[7]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.033    39.469    bin_maze_filt/genblk1[6].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 28.118    

Slack (MET) :             28.121ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.538ns  (logic 1.816ns (15.739%)  route 9.722ns (84.261%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.366    11.099    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.348 r  bin_maze_filt/genblk1[6].inst/min[6]_i_1__5/O
                         net (fo=1, routed)           0.000    11.348    bin_maze_filt/genblk1[6].inst/min[6]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[6]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[6].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 28.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.068 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    -0.068    bin_maze_filt/genblk1[10].inst/v_div1/out[28]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.098    -0.232    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.098    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.055 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.055    bin_maze_filt/genblk1[10].inst/v_div1/out[30]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.098    -0.232    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.098    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.357ns (69.650%)  route 0.156ns (30.350%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X62Y99         FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.155    -0.276    bin_maze_filt/genblk1[6].inst/divider_copy_0[6]
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.137 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.137    bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.083 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.083    bin_maze_filt/genblk1[6].inst/v_div1/out[8]
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.839    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.098    -0.233    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105    -0.128    bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.368ns (70.287%)  route 0.156ns (29.713%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X62Y99         FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.155    -0.276    bin_maze_filt/genblk1[6].inst/divider_copy_0[6]
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.137 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.137    bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.072 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.072    bin_maze_filt/genblk1[6].inst/v_div1/out[10]
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.839    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.098    -0.233    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105    -0.128    bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.565    -0.599    bin_maze_filt/genblk1[12].inst/s_div1/clk_out1
    SLICE_X55Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.168    -0.290    bin_maze_filt/genblk1[12].inst/s_div1_n_19
    SLICE_X55Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.245 r  bin_maze_filt/genblk1[12].inst/dividend_copy[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.245    bin_maze_filt/genblk1[12].inst/dividend_copy[3]_i_7_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.130 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[3]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    bin_maze_filt/genblk1[12].inst/s_div1/out[4]
    SLICE_X55Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.828    -0.844    bin_maze_filt/genblk1[12].inst/s_div1/clk_out1
    SLICE_X55Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.133    bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.057%)  route 0.102ns (41.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.598    -0.566    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X7Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/Q
                         net (fo=1, routed)           0.102    -0.323    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r_n_0
    SLICE_X4Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.868    -0.804    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X4Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.098    -0.453    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.070    -0.383    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.563    -0.601    bin_maze_filt/genblk1[1].inst/s_div1/clk_out1
    SLICE_X57Y88         FDRE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.350    bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg__0__0[0]
    SLICE_X56Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.305    bin_maze_filt/genblk1[1].inst/s_div1/bit_n0__0[4]
    SLICE_X56Y88         FDSE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.840    bin_maze_filt/genblk1[1].inst/s_div1/clk_out1
    SLICE_X56Y88         FDSE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X56Y88         FDSE (Hold_fdse_C_D)         0.121    -0.370    bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.355ns (66.659%)  route 0.178ns (33.341%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.576    -0.588    bin_maze_filt/genblk1[8].inst/v_div1/clk_out1
    SLICE_X9Y99          FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/Q
                         net (fo=3, routed)           0.177    -0.270    bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg_n_0_[23]
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.225 r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy[23]_i_6__15/O
                         net (fo=1, routed)           0.000    -0.225    bin_maze_filt/genblk1[8].inst/v_div1_n_34
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.110 r  bin_maze_filt/genblk1[8].inst/dividend_copy_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    bin_maze_filt/genblk1[8].inst/dividend_copy_reg[23]_i_1__0_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.056 r  bin_maze_filt/genblk1[8].inst/dividend_copy_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.056    bin_maze_filt/genblk1[8].inst/v_div1/out[24]
    SLICE_X9Y100         FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.841    -0.832    bin_maze_filt/genblk1[8].inst/v_div1/clk_out1
    SLICE_X9Y100         FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.098    -0.226    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105    -0.121    bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.407ns (72.219%)  route 0.157ns (27.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.032 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    -0.032    bin_maze_filt/genblk1[10].inst/v_div1/out[29]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.098    -0.232    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.098    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.355ns (66.659%)  route 0.178ns (33.341%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.566    -0.598    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X51Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/Q
                         net (fo=3, routed)           0.177    -0.280    bin_maze_filt/genblk1[12].inst/v_div1_n_18
    SLICE_X51Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  bin_maze_filt/genblk1[12].inst/dividend_copy[11]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.235    bin_maze_filt/genblk1[12].inst/dividend_copy[11]_i_6__0_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.120 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.120    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__0_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.066 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.066    bin_maze_filt/genblk1[12].inst/v_div1/out[12]
    SLICE_X51Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.830    -0.843    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X51Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.098    -0.237    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.132    bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.698ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.938ns  (logic 1.913ns (16.025%)  route 10.025ns (83.975%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.720    11.651    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.748 r  bin_maze_filt/genblk1[15].inst/min[6]_i_1__14/O
                         net (fo=1, routed)           0.000    11.748    bin_maze_filt/genblk1[15].inst/min[6]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[6]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[15].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 27.698    

Slack (MET) :             27.701ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.936ns  (logic 1.913ns (16.028%)  route 10.023ns (83.972%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.718    11.648    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.745 r  bin_maze_filt/genblk1[15].inst/min[7]_i_2__14/O
                         net (fo=1, routed)           0.000    11.745    bin_maze_filt/genblk1[15].inst/min[7]_i_2__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[7]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.033    39.447    bin_maze_filt/genblk1[15].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                 27.701    

Slack (MET) :             27.915ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 1.816ns (15.466%)  route 9.926ns (84.534%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.570    11.303    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.552 r  bin_maze_filt/genblk1[6].inst/min[4]_i_1__5/O
                         net (fo=1, routed)           0.000    11.552    bin_maze_filt/genblk1[6].inst/min[4]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[4]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.030    39.466    bin_maze_filt/genblk1[6].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.466    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                 27.915    

Slack (MET) :             28.000ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 1.816ns (15.577%)  route 9.842ns (84.423%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.486    11.219    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.468 r  bin_maze_filt/genblk1[6].inst/min[5]_i_1__5/O
                         net (fo=1, routed)           0.000    11.468    bin_maze_filt/genblk1[6].inst/min[5]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[5]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[6].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                 28.000    

Slack (MET) :             28.005ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.631ns  (logic 1.913ns (16.447%)  route 9.718ns (83.553%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.414    11.344    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.441 r  bin_maze_filt/genblk1[15].inst/min[5]_i_1__14/O
                         net (fo=1, routed)           0.000    11.441    bin_maze_filt/genblk1[15].inst/min[5]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[5]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[15].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                 28.005    

Slack (MET) :             28.010ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.624ns  (logic 1.913ns (16.457%)  route 9.711ns (83.543%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.191     9.790    bin_maze_filt/genblk1[15].inst/doutb[8]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.097     9.887 r  bin_maze_filt/genblk1[15].inst/min[7]_i_19__15/O
                         net (fo=1, routed)           0.000     9.887    bin_maze_filt/genblk1[15].inst/min[7]_i_19__15_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.229 r  bin_maze_filt/genblk1[15].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.453    10.681    bin_maze_filt/genblk1[15].inst/min24_in
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.249    10.930 r  bin_maze_filt/genblk1[15].inst/min[7]_i_3__12/O
                         net (fo=4, routed)           0.406    11.337    bin_maze_filt/genblk1[15].inst/min15_out
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.097    11.434 r  bin_maze_filt/genblk1[15].inst/min[4]_i_1__14/O
                         net (fo=1, routed)           0.000    11.434    bin_maze_filt/genblk1[15].inst/min[4]_i_1__14_n_0
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.128    39.224    bin_maze_filt/genblk1[15].inst/clk_out1
    SLICE_X40Y106        FDRE                                         r  bin_maze_filt/genblk1[15].inst/min_reg[4]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)        0.030    39.444    bin_maze_filt/genblk1[15].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                 28.010    

Slack (MET) :             28.110ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.915ns (16.581%)  route 9.634ns (83.419%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.173     9.771    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.097     9.868 r  bin_maze_filt/genblk1[6].inst/max[7]_i_18__5/O
                         net (fo=1, routed)           0.000     9.868    bin_maze_filt/genblk1[6].inst/max[7]_i_18__5_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.210 r  bin_maze_filt/genblk1[6].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.379    10.589    bin_maze_filt/genblk1[6].inst/max28_in
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.251    10.840 r  bin_maze_filt/genblk1[6].inst/max[7]_i_2__5/O
                         net (fo=4, routed)           0.422    11.262    bin_maze_filt/genblk1[6].inst/max19_out
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.097    11.359 r  bin_maze_filt/genblk1[6].inst/max[4]_i_1__5/O
                         net (fo=1, routed)           0.000    11.359    bin_maze_filt/genblk1[6].inst/max[4]_i_1__5_n_0
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[4]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.033    39.469    bin_maze_filt/genblk1[6].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 28.110    

Slack (MET) :             28.113ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 1.915ns (16.587%)  route 9.630ns (83.413%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.173     9.771    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.097     9.868 r  bin_maze_filt/genblk1[6].inst/max[7]_i_18__5/O
                         net (fo=1, routed)           0.000     9.868    bin_maze_filt/genblk1[6].inst/max[7]_i_18__5_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.210 r  bin_maze_filt/genblk1[6].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.379    10.589    bin_maze_filt/genblk1[6].inst/max28_in
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.251    10.840 r  bin_maze_filt/genblk1[6].inst/max[7]_i_2__5/O
                         net (fo=4, routed)           0.418    11.258    bin_maze_filt/genblk1[6].inst/max19_out
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.097    11.355 r  bin_maze_filt/genblk1[6].inst/max[7]_i_1__5/O
                         net (fo=1, routed)           0.000    11.355    bin_maze_filt/genblk1[6].inst/max[7]_i_1__5_n_0
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X63Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/max_reg[7]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[6].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                 28.113    

Slack (MET) :             28.118ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.542ns  (logic 1.816ns (15.734%)  route 9.726ns (84.266%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.370    11.103    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.352 r  bin_maze_filt/genblk1[6].inst/min[7]_i_2__5/O
                         net (fo=1, routed)           0.000    11.352    bin_maze_filt/genblk1[6].inst/min[7]_i_2__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[7]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.033    39.469    bin_maze_filt/genblk1[6].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 28.118    

Slack (MET) :             28.121ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.538ns  (logic 1.816ns (15.739%)  route 9.722ns (84.261%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.427    -0.190    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.635     0.445 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.354     1.799    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[5]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.097     1.896 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.896    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.167     2.063 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.307     3.370    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.229     3.599 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=266, routed)         6.695    10.294    bin_maze_filt/genblk1[6].inst/doutb[8]
    SLICE_X68Y96         LUT4 (Prop_lut4_I0_O)        0.097    10.391 r  bin_maze_filt/genblk1[6].inst/min[7]_i_11__6/O
                         net (fo=1, routed)           0.000    10.391    bin_maze_filt/genblk1[6].inst/min[7]_i_11__6_n_0
    SLICE_X68Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.733 r  bin_maze_filt/genblk1[6].inst/min_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.366    11.099    bin_maze_filt/genblk1[6].inst/min22_in
    SLICE_X67Y96         LUT6 (Prop_lut6_I3_O)        0.249    11.348 r  bin_maze_filt/genblk1[6].inst/min[6]_i_1__5/O
                         net (fo=1, routed)           0.000    11.348    bin_maze_filt/genblk1[6].inst/min[6]_i_1__5_n_0
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        1.145    39.241    bin_maze_filt/genblk1[6].inst/clk_out1
    SLICE_X67Y96         FDRE                                         r  bin_maze_filt/genblk1[6].inst/min_reg[6]/C
                         clock pessimism              0.293    39.534    
                         clock uncertainty           -0.098    39.436    
    SLICE_X67Y96         FDRE (Setup_fdre_C_D)        0.032    39.468    bin_maze_filt/genblk1[6].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.468    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 28.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.371ns (70.323%)  route 0.157ns (29.677%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.068 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    -0.068    bin_maze_filt/genblk1[10].inst/v_div1/out[28]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.098    -0.232    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.098    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.384ns (71.037%)  route 0.157ns (28.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.055 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.055    bin_maze_filt/genblk1[10].inst/v_div1/out[30]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.098    -0.232    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.098    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.357ns (69.650%)  route 0.156ns (30.350%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X62Y99         FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.155    -0.276    bin_maze_filt/genblk1[6].inst/divider_copy_0[6]
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.137 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.137    bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.083 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.083    bin_maze_filt/genblk1[6].inst/v_div1/out[8]
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.839    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.098    -0.233    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105    -0.128    bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.368ns (70.287%)  route 0.156ns (29.713%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X62Y99         FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[6].inst/v_div1/divider_copy_reg[6]/Q
                         net (fo=4, routed)           0.155    -0.276    bin_maze_filt/genblk1[6].inst/divider_copy_0[6]
    SLICE_X63Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.231 r  bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.231    bin_maze_filt/genblk1[6].inst/dividend_copy[7]_i_3__0_n_0
    SLICE_X63Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.137 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.137    bin_maze_filt/genblk1[6].inst/dividend_copy_reg[7]_i_1__0_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.072 r  bin_maze_filt/genblk1[6].inst/dividend_copy_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.072    bin_maze_filt/genblk1[6].inst/v_div1/out[10]
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.839    bin_maze_filt/genblk1[6].inst/v_div1/clk_out1
    SLICE_X63Y100        FDRE                                         r  bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.098    -0.233    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.105    -0.128    bin_maze_filt/genblk1[6].inst/v_div1/dividend_copy_reg[10]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.355ns (67.747%)  route 0.169ns (32.253%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.565    -0.599    bin_maze_filt/genblk1[12].inst/s_div1/clk_out1
    SLICE_X55Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[3]/Q
                         net (fo=3, routed)           0.168    -0.290    bin_maze_filt/genblk1[12].inst/s_div1_n_19
    SLICE_X55Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.245 r  bin_maze_filt/genblk1[12].inst/dividend_copy[3]_i_7/O
                         net (fo=1, routed)           0.000    -0.245    bin_maze_filt/genblk1[12].inst/dividend_copy[3]_i_7_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.130 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[3]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    bin_maze_filt/genblk1[12].inst/s_div1/out[4]
    SLICE_X55Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.828    -0.844    bin_maze_filt/genblk1[12].inst/s_div1/clk_out1
    SLICE_X55Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.098    -0.238    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.133    bin_maze_filt/genblk1[12].inst/s_div1/dividend_copy_reg[4]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.057%)  route 0.102ns (41.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.598    -0.566    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X7Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r/Q
                         net (fo=1, routed)           0.102    -0.323    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_604_r_n_0
    SLICE_X4Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.868    -0.804    bin_maze_filt/bin_dilation/clk_out1
    SLICE_X4Y100         FDRE                                         r  bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.098    -0.453    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.070    -0.383    bin_maze_filt/bin_dilation/pixel_buffer_reg_r_605_r
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.865%)  route 0.110ns (37.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.563    -0.601    bin_maze_filt/genblk1[1].inst/s_div1/clk_out1
    SLICE_X57Y88         FDRE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[0]/Q
                         net (fo=7, routed)           0.110    -0.350    bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg__0__0[0]
    SLICE_X56Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.305    bin_maze_filt/genblk1[1].inst/s_div1/bit_n0__0[4]
    SLICE_X56Y88         FDSE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.833    -0.840    bin_maze_filt/genblk1[1].inst/s_div1/clk_out1
    SLICE_X56Y88         FDSE                                         r  bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X56Y88         FDSE (Hold_fdse_C_D)         0.121    -0.370    bin_maze_filt/genblk1[1].inst/s_div1/bit_n_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.355ns (66.659%)  route 0.178ns (33.341%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.576    -0.588    bin_maze_filt/genblk1[8].inst/v_div1/clk_out1
    SLICE_X9Y99          FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[23]/Q
                         net (fo=3, routed)           0.177    -0.270    bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg_n_0_[23]
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.225 r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy[23]_i_6__15/O
                         net (fo=1, routed)           0.000    -0.225    bin_maze_filt/genblk1[8].inst/v_div1_n_34
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.110 r  bin_maze_filt/genblk1[8].inst/dividend_copy_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.110    bin_maze_filt/genblk1[8].inst/dividend_copy_reg[23]_i_1__0_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.056 r  bin_maze_filt/genblk1[8].inst/dividend_copy_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.056    bin_maze_filt/genblk1[8].inst/v_div1/out[24]
    SLICE_X9Y100         FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.841    -0.832    bin_maze_filt/genblk1[8].inst/v_div1/clk_out1
    SLICE_X9Y100         FDRE                                         r  bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.098    -0.226    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105    -0.121    bin_maze_filt/genblk1[8].inst/v_div1/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.407ns (72.219%)  route 0.157ns (27.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.569    -0.595    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y99         FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[27]/Q
                         net (fo=3, routed)           0.156    -0.275    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg_n_0_[27]
    SLICE_X38Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.230 r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy[27]_i_6__19/O
                         net (fo=1, routed)           0.000    -0.230    bin_maze_filt/genblk1[10].inst/v_div1_n_35
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.121 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.121    bin_maze_filt/genblk1[10].inst/dividend_copy_reg[27]_i_1__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.032 r  bin_maze_filt/genblk1[10].inst/dividend_copy_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    -0.032    bin_maze_filt/genblk1[10].inst/v_div1/out[29]
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.835    -0.838    bin_maze_filt/genblk1[10].inst/v_div1/clk_out1
    SLICE_X38Y100        FDRE                                         r  bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.098    -0.232    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134    -0.098    bin_maze_filt/genblk1[10].inst/v_div1/dividend_copy_reg[29]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.355ns (66.659%)  route 0.178ns (33.341%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.566    -0.598    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X51Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[11]/Q
                         net (fo=3, routed)           0.177    -0.280    bin_maze_filt/genblk1[12].inst/v_div1_n_18
    SLICE_X51Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  bin_maze_filt/genblk1[12].inst/dividend_copy[11]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.235    bin_maze_filt/genblk1[12].inst/dividend_copy[11]_i_6__0_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.120 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.120    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__0_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.066 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.066    bin_maze_filt/genblk1[12].inst/v_div1/out[12]
    SLICE_X51Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=3759, routed)        0.830    -0.843    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X51Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.098    -0.237    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.132    bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[12]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.066    





