
../repos/inetutils/src/inetd:     file format elf32-littlearm


Disassembly of section .init:

00011a64 <.init>:
   11a64:	push	{r3, lr}
   11a68:	bl	11fc4 <__assert_fail@plt+0x48>
   11a6c:	pop	{r3, pc}

Disassembly of section .plt:

00011a70 <calloc@plt-0x14>:
   11a70:	push	{lr}		; (str lr, [sp, #-4]!)
   11a74:	ldr	lr, [pc, #4]	; 11a80 <calloc@plt-0x4>
   11a78:	add	lr, pc, lr
   11a7c:	ldr	pc, [lr, #8]!
   11a80:	andeq	sp, r1, r0, lsl #11

00011a84 <calloc@plt>:
   11a84:	add	ip, pc, #0, 12
   11a88:	add	ip, ip, #118784	; 0x1d000
   11a8c:	ldr	pc, [ip, #1408]!	; 0x580

00011a90 <fputs_unlocked@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #118784	; 0x1d000
   11a98:	ldr	pc, [ip, #1400]!	; 0x578

00011a9c <__getdelim@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #118784	; 0x1d000
   11aa4:	ldr	pc, [ip, #1392]!	; 0x570

00011aa8 <getpwnam@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #118784	; 0x1d000
   11ab0:	ldr	pc, [ip, #1384]!	; 0x568

00011ab4 <strcmp@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #118784	; 0x1d000
   11abc:	ldr	pc, [ip, #1376]!	; 0x560

00011ac0 <strtol@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #118784	; 0x1d000
   11ac8:	ldr	pc, [ip, #1368]!	; 0x558

00011acc <setsockopt@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #118784	; 0x1d000
   11ad4:	ldr	pc, [ip, #1360]!	; 0x550

00011ad8 <strcspn@plt>:
   11ad8:	add	ip, pc, #0, 12
   11adc:	add	ip, ip, #118784	; 0x1d000
   11ae0:	ldr	pc, [ip, #1352]!	; 0x548

00011ae4 <pause@plt>:
   11ae4:	add	ip, pc, #0, 12
   11ae8:	add	ip, ip, #118784	; 0x1d000
   11aec:	ldr	pc, [ip, #1344]!	; 0x540

00011af0 <printf@plt>:
   11af0:	add	ip, pc, #0, 12
   11af4:	add	ip, ip, #118784	; 0x1d000
   11af8:	ldr	pc, [ip, #1336]!	; 0x538

00011afc <read@plt>:
   11afc:	add	ip, pc, #0, 12
   11b00:	add	ip, ip, #118784	; 0x1d000
   11b04:	ldr	pc, [ip, #1328]!	; 0x530

00011b08 <getprotobyname@plt>:
   11b08:	add	ip, pc, #0, 12
   11b0c:	add	ip, ip, #118784	; 0x1d000
   11b10:	ldr	pc, [ip, #1320]!	; 0x528

00011b14 <sigprocmask@plt>:
   11b14:	add	ip, pc, #0, 12
   11b18:	add	ip, ip, #118784	; 0x1d000
   11b1c:	ldr	pc, [ip, #1312]!	; 0x520

00011b20 <memmove@plt>:
   11b20:	add	ip, pc, #0, 12
   11b24:	add	ip, ip, #118784	; 0x1d000
   11b28:	ldr	pc, [ip, #1304]!	; 0x518

00011b2c <strchrnul@plt>:
   11b2c:	add	ip, pc, #0, 12
   11b30:	add	ip, ip, #118784	; 0x1d000
   11b34:	ldr	pc, [ip, #1296]!	; 0x510

00011b38 <free@plt>:
   11b38:	add	ip, pc, #0, 12
   11b3c:	add	ip, ip, #118784	; 0x1d000
   11b40:	ldr	pc, [ip, #1288]!	; 0x508

00011b44 <gai_strerror@plt>:
   11b44:	add	ip, pc, #0, 12
   11b48:	add	ip, ip, #118784	; 0x1d000
   11b4c:	ldr	pc, [ip, #1280]!	; 0x500

00011b50 <strndup@plt>:
   11b50:	add	ip, pc, #0, 12
   11b54:	add	ip, ip, #118784	; 0x1d000
   11b58:	ldr	pc, [ip, #1272]!	; 0x4f8

00011b5c <_exit@plt>:
   11b5c:	add	ip, pc, #0, 12
   11b60:	add	ip, ip, #118784	; 0x1d000
   11b64:	ldr	pc, [ip, #1264]!	; 0x4f0

00011b68 <memcpy@plt>:
   11b68:	add	ip, pc, #0, 12
   11b6c:	add	ip, ip, #118784	; 0x1d000
   11b70:	ldr	pc, [ip, #1256]!	; 0x4e8

00011b74 <signal@plt>:
   11b74:	add	ip, pc, #0, 12
   11b78:	add	ip, ip, #118784	; 0x1d000
   11b7c:	ldr	pc, [ip, #1248]!	; 0x4e0

00011b80 <time@plt>:
   11b80:	add	ip, pc, #0, 12
   11b84:	add	ip, ip, #118784	; 0x1d000
   11b88:	ldr	pc, [ip, #1240]!	; 0x4d8

00011b8c <fwrite_unlocked@plt>:
   11b8c:	add	ip, pc, #0, 12
   11b90:	add	ip, ip, #118784	; 0x1d000
   11b94:	ldr	pc, [ip, #1232]!	; 0x4d0

00011b98 <memcmp@plt>:
   11b98:	add	ip, pc, #0, 12
   11b9c:	add	ip, ip, #118784	; 0x1d000
   11ba0:	ldr	pc, [ip, #1224]!	; 0x4c8

00011ba4 <select@plt>:
   11ba4:	add	ip, pc, #0, 12
   11ba8:	add	ip, ip, #118784	; 0x1d000
   11bac:	ldr	pc, [ip, #1216]!	; 0x4c0

00011bb0 <sleep@plt>:
   11bb0:	add	ip, pc, #0, 12
   11bb4:	add	ip, ip, #118784	; 0x1d000
   11bb8:	ldr	pc, [ip, #1208]!	; 0x4b8

00011bbc <ctime@plt>:
   11bbc:	add	ip, pc, #0, 12
   11bc0:	add	ip, ip, #118784	; 0x1d000
   11bc4:	ldr	pc, [ip, #1200]!	; 0x4b0

00011bc8 <recvfrom@plt>:
   11bc8:	add	ip, pc, #0, 12
   11bcc:	add	ip, ip, #118784	; 0x1d000
   11bd0:	ldr	pc, [ip, #1192]!	; 0x4a8

00011bd4 <strdup@plt>:
   11bd4:	add	ip, pc, #0, 12
   11bd8:	add	ip, ip, #118784	; 0x1d000
   11bdc:	ldr	pc, [ip, #1184]!	; 0x4a0

00011be0 <alarm@plt>:
   11be0:	add	ip, pc, #0, 12
   11be4:	add	ip, ip, #118784	; 0x1d000
   11be8:	ldr	pc, [ip, #1176]!	; 0x498

00011bec <sysconf@plt>:
   11bec:	add	ip, pc, #0, 12
   11bf0:	add	ip, ip, #118784	; 0x1d000
   11bf4:	ldr	pc, [ip, #1168]!	; 0x490

00011bf8 <dup2@plt>:
   11bf8:	add	ip, pc, #0, 12
   11bfc:	add	ip, ip, #118784	; 0x1d000
   11c00:	ldr	pc, [ip, #1160]!	; 0x488

00011c04 <realloc@plt>:
   11c04:	add	ip, pc, #0, 12
   11c08:	add	ip, ip, #118784	; 0x1d000
   11c0c:	ldr	pc, [ip, #1152]!	; 0x480

00011c10 <initgroups@plt>:
   11c10:	add	ip, pc, #0, 12
   11c14:	add	ip, ip, #118784	; 0x1d000
   11c18:	ldr	pc, [ip, #1144]!	; 0x478

00011c1c <chdir@plt>:
   11c1c:	add	ip, pc, #0, 12
   11c20:	add	ip, ip, #118784	; 0x1d000
   11c24:	ldr	pc, [ip, #1136]!	; 0x470

00011c28 <strcasecmp@plt>:
   11c28:	add	ip, pc, #0, 12
   11c2c:	add	ip, ip, #118784	; 0x1d000
   11c30:	ldr	pc, [ip, #1128]!	; 0x468

00011c34 <funlockfile@plt>:
   11c34:	add	ip, pc, #0, 12
   11c38:	add	ip, ip, #118784	; 0x1d000
   11c3c:	ldr	pc, [ip, #1120]!	; 0x460

00011c40 <accept@plt>:
   11c40:	add	ip, pc, #0, 12
   11c44:	add	ip, ip, #118784	; 0x1d000
   11c48:	ldr	pc, [ip, #1112]!	; 0x458

00011c4c <sigaction@plt>:
   11c4c:	add	ip, pc, #0, 12
   11c50:	add	ip, ip, #118784	; 0x1d000
   11c54:	ldr	pc, [ip, #1104]!	; 0x450

00011c58 <fwrite@plt>:
   11c58:	add	ip, pc, #0, 12
   11c5c:	add	ip, ip, #118784	; 0x1d000
   11c60:	ldr	pc, [ip, #1096]!	; 0x448

00011c64 <strcat@plt>:
   11c64:	add	ip, pc, #0, 12
   11c68:	add	ip, ip, #118784	; 0x1d000
   11c6c:	ldr	pc, [ip, #1088]!	; 0x440

00011c70 <gettimeofday@plt>:
   11c70:	add	ip, pc, #0, 12
   11c74:	add	ip, ip, #118784	; 0x1d000
   11c78:	ldr	pc, [ip, #1080]!	; 0x438

00011c7c <error@plt>:
   11c7c:	add	ip, pc, #0, 12
   11c80:	add	ip, ip, #118784	; 0x1d000
   11c84:	ldr	pc, [ip, #1072]!	; 0x430

00011c88 <opendir@plt>:
   11c88:	add	ip, pc, #0, 12
   11c8c:	add	ip, ip, #118784	; 0x1d000
   11c90:	ldr	pc, [ip, #1064]!	; 0x428

00011c94 <open64@plt>:
   11c94:	add	ip, pc, #0, 12
   11c98:	add	ip, ip, #118784	; 0x1d000
   11c9c:	ldr	pc, [ip, #1056]!	; 0x420

00011ca0 <getenv@plt>:
   11ca0:	add	ip, pc, #0, 12
   11ca4:	add	ip, ip, #118784	; 0x1d000
   11ca8:	ldr	pc, [ip, #1048]!	; 0x418

00011cac <setgid@plt>:
   11cac:	add	ip, pc, #0, 12
   11cb0:	add	ip, ip, #118784	; 0x1d000
   11cb4:	ldr	pc, [ip, #1040]!	; 0x410

00011cb8 <malloc@plt>:
   11cb8:	add	ip, pc, #0, 12
   11cbc:	add	ip, ip, #118784	; 0x1d000
   11cc0:	ldr	pc, [ip, #1032]!	; 0x408

00011cc4 <sigaddset@plt>:
   11cc4:	add	ip, pc, #0, 12
   11cc8:	add	ip, ip, #118784	; 0x1d000
   11ccc:	ldr	pc, [ip, #1024]!	; 0x400

00011cd0 <__libc_start_main@plt>:
   11cd0:	add	ip, pc, #0, 12
   11cd4:	add	ip, ip, #118784	; 0x1d000
   11cd8:	ldr	pc, [ip, #1016]!	; 0x3f8

00011cdc <strerror@plt>:
   11cdc:	add	ip, pc, #0, 12
   11ce0:	add	ip, ip, #118784	; 0x1d000
   11ce4:	ldr	pc, [ip, #1008]!	; 0x3f0

00011ce8 <__ctype_tolower_loc@plt>:
   11ce8:	add	ip, pc, #0, 12
   11cec:	add	ip, ip, #118784	; 0x1d000
   11cf0:	ldr	pc, [ip, #1000]!	; 0x3e8

00011cf4 <__gmon_start__@plt>:
   11cf4:	add	ip, pc, #0, 12
   11cf8:	add	ip, ip, #118784	; 0x1d000
   11cfc:	ldr	pc, [ip, #992]!	; 0x3e0

00011d00 <__ctype_b_loc@plt>:
   11d00:	add	ip, pc, #0, 12
   11d04:	add	ip, ip, #118784	; 0x1d000
   11d08:	ldr	pc, [ip, #984]!	; 0x3d8

00011d0c <getpid@plt>:
   11d0c:	add	ip, pc, #0, 12
   11d10:	add	ip, ip, #118784	; 0x1d000
   11d14:	ldr	pc, [ip, #976]!	; 0x3d0

00011d18 <exit@plt>:
   11d18:	add	ip, pc, #0, 12
   11d1c:	add	ip, ip, #118784	; 0x1d000
   11d20:	ldr	pc, [ip, #968]!	; 0x3c8

00011d24 <strtoul@plt>:
   11d24:	add	ip, pc, #0, 12
   11d28:	add	ip, ip, #118784	; 0x1d000
   11d2c:	ldr	pc, [ip, #960]!	; 0x3c0

00011d30 <strlen@plt>:
   11d30:	add	ip, pc, #0, 12
   11d34:	add	ip, ip, #118784	; 0x1d000
   11d38:	ldr	pc, [ip, #952]!	; 0x3b8

00011d3c <setsid@plt>:
   11d3c:	add	ip, pc, #0, 12
   11d40:	add	ip, ip, #118784	; 0x1d000
   11d44:	ldr	pc, [ip, #944]!	; 0x3b0

00011d48 <strchr@plt>:
   11d48:	add	ip, pc, #0, 12
   11d4c:	add	ip, ip, #118784	; 0x1d000
   11d50:	ldr	pc, [ip, #936]!	; 0x3a8

00011d54 <setenv@plt>:
   11d54:	add	ip, pc, #0, 12
   11d58:	add	ip, ip, #118784	; 0x1d000
   11d5c:	ldr	pc, [ip, #928]!	; 0x3a0

00011d60 <fprintf@plt>:
   11d60:	add	ip, pc, #0, 12
   11d64:	add	ip, ip, #118784	; 0x1d000
   11d68:	ldr	pc, [ip, #920]!	; 0x398

00011d6c <execv@plt>:
   11d6c:	add	ip, pc, #0, 12
   11d70:	add	ip, ip, #118784	; 0x1d000
   11d74:	ldr	pc, [ip, #912]!	; 0x390

00011d78 <__errno_location@plt>:
   11d78:	add	ip, pc, #0, 12
   11d7c:	add	ip, ip, #118784	; 0x1d000
   11d80:	ldr	pc, [ip, #904]!	; 0x388

00011d84 <snprintf@plt>:
   11d84:	add	ip, pc, #0, 12
   11d88:	add	ip, ip, #118784	; 0x1d000
   11d8c:	ldr	pc, [ip, #896]!	; 0x380

00011d90 <strerror_r@plt>:
   11d90:	add	ip, pc, #0, 12
   11d94:	add	ip, ip, #118784	; 0x1d000
   11d98:	ldr	pc, [ip, #888]!	; 0x378

00011d9c <bind@plt>:
   11d9c:	add	ip, pc, #0, 12
   11da0:	add	ip, ip, #118784	; 0x1d000
   11da4:	ldr	pc, [ip, #880]!	; 0x370

00011da8 <memset@plt>:
   11da8:	add	ip, pc, #0, 12
   11dac:	add	ip, ip, #118784	; 0x1d000
   11db0:	ldr	pc, [ip, #872]!	; 0x368

00011db4 <strncpy@plt>:
   11db4:	add	ip, pc, #0, 12
   11db8:	add	ip, ip, #118784	; 0x1d000
   11dbc:	ldr	pc, [ip, #864]!	; 0x360

00011dc0 <sigsuspend@plt>:
   11dc0:	add	ip, pc, #0, 12
   11dc4:	add	ip, ip, #118784	; 0x1d000
   11dc8:	ldr	pc, [ip, #856]!	; 0x358

00011dcc <wait3@plt>:
   11dcc:	add	ip, pc, #0, 12
   11dd0:	add	ip, ip, #118784	; 0x1d000
   11dd4:	ldr	pc, [ip, #848]!	; 0x350

00011dd8 <write@plt>:
   11dd8:	add	ip, pc, #0, 12
   11ddc:	add	ip, ip, #118784	; 0x1d000
   11de0:	ldr	pc, [ip, #840]!	; 0x348

00011de4 <memchr@plt>:
   11de4:	add	ip, pc, #0, 12
   11de8:	add	ip, ip, #118784	; 0x1d000
   11dec:	ldr	pc, [ip, #832]!	; 0x340

00011df0 <fclose@plt>:
   11df0:	add	ip, pc, #0, 12
   11df4:	add	ip, ip, #118784	; 0x1d000
   11df8:	ldr	pc, [ip, #824]!	; 0x338

00011dfc <sendto@plt>:
   11dfc:	add	ip, pc, #0, 12
   11e00:	add	ip, ip, #118784	; 0x1d000
   11e04:	ldr	pc, [ip, #816]!	; 0x330

00011e08 <__overflow@plt>:
   11e08:	add	ip, pc, #0, 12
   11e0c:	add	ip, ip, #118784	; 0x1d000
   11e10:	ldr	pc, [ip, #808]!	; 0x328

00011e14 <sigemptyset@plt>:
   11e14:	add	ip, pc, #0, 12
   11e18:	add	ip, ip, #118784	; 0x1d000
   11e1c:	ldr	pc, [ip, #800]!	; 0x320

00011e20 <fork@plt>:
   11e20:	add	ip, pc, #0, 12
   11e24:	add	ip, ip, #118784	; 0x1d000
   11e28:	ldr	pc, [ip, #792]!	; 0x318

00011e2c <getnameinfo@plt>:
   11e2c:	add	ip, pc, #0, 12
   11e30:	add	ip, ip, #118784	; 0x1d000
   11e34:	ldr	pc, [ip, #784]!	; 0x310

00011e38 <strrchr@plt>:
   11e38:	add	ip, pc, #0, 12
   11e3c:	add	ip, ip, #118784	; 0x1d000
   11e40:	ldr	pc, [ip, #776]!	; 0x308

00011e44 <listen@plt>:
   11e44:	add	ip, pc, #0, 12
   11e48:	add	ip, ip, #118784	; 0x1d000
   11e4c:	ldr	pc, [ip, #768]!	; 0x300

00011e50 <vfprintf@plt>:
   11e50:	add	ip, pc, #0, 12
   11e54:	add	ip, ip, #118784	; 0x1d000
   11e58:	ldr	pc, [ip, #760]!	; 0x2f8

00011e5c <fputc@plt>:
   11e5c:	add	ip, pc, #0, 12
   11e60:	add	ip, ip, #118784	; 0x1d000
   11e64:	ldr	pc, [ip, #752]!	; 0x2f0

00011e68 <syslog@plt>:
   11e68:	add	ip, pc, #0, 12
   11e6c:	add	ip, ip, #118784	; 0x1d000
   11e70:	ldr	pc, [ip, #744]!	; 0x2e8

00011e74 <setuid@plt>:
   11e74:	add	ip, pc, #0, 12
   11e78:	add	ip, ip, #118784	; 0x1d000
   11e7c:	ldr	pc, [ip, #736]!	; 0x2e0

00011e80 <sprintf@plt>:
   11e80:	add	ip, pc, #0, 12
   11e84:	add	ip, ip, #118784	; 0x1d000
   11e88:	ldr	pc, [ip, #728]!	; 0x2d8

00011e8c <readdir64@plt>:
   11e8c:	add	ip, pc, #0, 12
   11e90:	add	ip, ip, #118784	; 0x1d000
   11e94:	ldr	pc, [ip, #720]!	; 0x2d0

00011e98 <openlog@plt>:
   11e98:	add	ip, pc, #0, 12
   11e9c:	add	ip, ip, #118784	; 0x1d000
   11ea0:	ldr	pc, [ip, #712]!	; 0x2c8

00011ea4 <getsockname@plt>:
   11ea4:	add	ip, pc, #0, 12
   11ea8:	add	ip, ip, #118784	; 0x1d000
   11eac:	ldr	pc, [ip, #704]!	; 0x2c0

00011eb0 <flockfile@plt>:
   11eb0:	add	ip, pc, #0, 12
   11eb4:	add	ip, ip, #118784	; 0x1d000
   11eb8:	ldr	pc, [ip, #696]!	; 0x2b8

00011ebc <vsnprintf@plt>:
   11ebc:	add	ip, pc, #0, 12
   11ec0:	add	ip, ip, #118784	; 0x1d000
   11ec4:	ldr	pc, [ip, #688]!	; 0x2b0

00011ec8 <fopen64@plt>:
   11ec8:	add	ip, pc, #0, 12
   11ecc:	add	ip, ip, #118784	; 0x1d000
   11ed0:	ldr	pc, [ip, #680]!	; 0x2a8

00011ed4 <qsort@plt>:
   11ed4:	add	ip, pc, #0, 12
   11ed8:	add	ip, ip, #118784	; 0x1d000
   11edc:	ldr	pc, [ip, #672]!	; 0x2a0

00011ee0 <getpeername@plt>:
   11ee0:	add	ip, pc, #0, 12
   11ee4:	add	ip, ip, #118784	; 0x1d000
   11ee8:	ldr	pc, [ip, #664]!	; 0x298

00011eec <freeaddrinfo@plt>:
   11eec:	add	ip, pc, #0, 12
   11ef0:	add	ip, ip, #118784	; 0x1d000
   11ef4:	ldr	pc, [ip, #656]!	; 0x290

00011ef8 <getaddrinfo@plt>:
   11ef8:	add	ip, pc, #0, 12
   11efc:	add	ip, ip, #118784	; 0x1d000
   11f00:	ldr	pc, [ip, #648]!	; 0x288

00011f04 <socket@plt>:
   11f04:	add	ip, pc, #0, 12
   11f08:	add	ip, ip, #118784	; 0x1d000
   11f0c:	ldr	pc, [ip, #640]!	; 0x280

00011f10 <__xstat64@plt>:
   11f10:	add	ip, pc, #0, 12
   11f14:	add	ip, ip, #118784	; 0x1d000
   11f18:	ldr	pc, [ip, #632]!	; 0x278

00011f1c <unsetenv@plt>:
   11f1c:	add	ip, pc, #0, 12
   11f20:	add	ip, ip, #118784	; 0x1d000
   11f24:	ldr	pc, [ip, #624]!	; 0x270

00011f28 <strncmp@plt>:
   11f28:	add	ip, pc, #0, 12
   11f2c:	add	ip, ip, #118784	; 0x1d000
   11f30:	ldr	pc, [ip, #616]!	; 0x268

00011f34 <abort@plt>:
   11f34:	add	ip, pc, #0, 12
   11f38:	add	ip, ip, #118784	; 0x1d000
   11f3c:	ldr	pc, [ip, #608]!	; 0x260

00011f40 <recv@plt>:
   11f40:	add	ip, pc, #0, 12
   11f44:	add	ip, ip, #118784	; 0x1d000
   11f48:	ldr	pc, [ip, #600]!	; 0x258

00011f4c <close@plt>:
   11f4c:	add	ip, pc, #0, 12
   11f50:	add	ip, ip, #118784	; 0x1d000
   11f54:	ldr	pc, [ip, #592]!	; 0x250

00011f58 <closedir@plt>:
   11f58:	add	ip, pc, #0, 12
   11f5c:	add	ip, ip, #118784	; 0x1d000
   11f60:	ldr	pc, [ip, #584]!	; 0x248

00011f64 <getgrnam@plt>:
   11f64:	add	ip, pc, #0, 12
   11f68:	add	ip, ip, #118784	; 0x1d000
   11f6c:	ldr	pc, [ip, #576]!	; 0x240

00011f70 <strspn@plt>:
   11f70:	add	ip, pc, #0, 12
   11f74:	add	ip, ip, #118784	; 0x1d000
   11f78:	ldr	pc, [ip, #568]!	; 0x238

00011f7c <__assert_fail@plt>:
   11f7c:	add	ip, pc, #0, 12
   11f80:	add	ip, ip, #118784	; 0x1d000
   11f84:	ldr	pc, [ip, #560]!	; 0x230

Disassembly of section .text:

00011f88 <daemon@@Base-0x4a6c>:
   11f88:	mov	fp, #0
   11f8c:	mov	lr, #0
   11f90:	pop	{r1}		; (ldr r1, [sp], #4)
   11f94:	mov	r2, sp
   11f98:	push	{r2}		; (str r2, [sp, #-4]!)
   11f9c:	push	{r0}		; (str r0, [sp, #-4]!)
   11fa0:	ldr	ip, [pc, #16]	; 11fb8 <__assert_fail@plt+0x3c>
   11fa4:	push	{ip}		; (str ip, [sp, #-4]!)
   11fa8:	ldr	r0, [pc, #12]	; 11fbc <__assert_fail@plt+0x40>
   11fac:	ldr	r3, [pc, #12]	; 11fc0 <__assert_fail@plt+0x44>
   11fb0:	bl	11cd0 <__libc_start_main@plt>
   11fb4:	bl	11f34 <abort@plt>
   11fb8:	andeq	sp, r1, ip, asr #19
   11fbc:	andeq	r5, r1, r4, lsr #16
   11fc0:	andeq	sp, r1, ip, ror #18
   11fc4:	ldr	r3, [pc, #20]	; 11fe0 <__assert_fail@plt+0x64>
   11fc8:	ldr	r2, [pc, #20]	; 11fe4 <__assert_fail@plt+0x68>
   11fcc:	add	r3, pc, r3
   11fd0:	ldr	r2, [r3, r2]
   11fd4:	cmp	r2, #0
   11fd8:	bxeq	lr
   11fdc:	b	11cf4 <__gmon_start__@plt>
   11fe0:	andeq	sp, r1, ip, lsr #32
   11fe4:			; <UNDEFINED> instruction: 0x000001b8
   11fe8:	ldr	r0, [pc, #24]	; 12008 <__assert_fail@plt+0x8c>
   11fec:	ldr	r3, [pc, #24]	; 1200c <__assert_fail@plt+0x90>
   11ff0:	cmp	r3, r0
   11ff4:	bxeq	lr
   11ff8:	ldr	r3, [pc, #16]	; 12010 <__assert_fail@plt+0x94>
   11ffc:	cmp	r3, #0
   12000:	bxeq	lr
   12004:	bx	r3
   12008:			; <UNDEFINED> instruction: 0x0002f3b0
   1200c:			; <UNDEFINED> instruction: 0x0002f3b0
   12010:	andeq	r0, r0, r0
   12014:	ldr	r0, [pc, #36]	; 12040 <__assert_fail@plt+0xc4>
   12018:	ldr	r1, [pc, #36]	; 12044 <__assert_fail@plt+0xc8>
   1201c:	sub	r1, r1, r0
   12020:	asr	r1, r1, #2
   12024:	add	r1, r1, r1, lsr #31
   12028:	asrs	r1, r1, #1
   1202c:	bxeq	lr
   12030:	ldr	r3, [pc, #16]	; 12048 <__assert_fail@plt+0xcc>
   12034:	cmp	r3, #0
   12038:	bxeq	lr
   1203c:	bx	r3
   12040:			; <UNDEFINED> instruction: 0x0002f3b0
   12044:			; <UNDEFINED> instruction: 0x0002f3b0
   12048:	andeq	r0, r0, r0
   1204c:	push	{r4, lr}
   12050:	ldr	r4, [pc, #24]	; 12070 <__assert_fail@plt+0xf4>
   12054:	ldrb	r3, [r4]
   12058:	cmp	r3, #0
   1205c:	popne	{r4, pc}
   12060:	bl	11fe8 <__assert_fail@plt+0x6c>
   12064:	mov	r3, #1
   12068:	strb	r3, [r4]
   1206c:	pop	{r4, pc}
   12070:	andeq	pc, r2, r0, asr #7
   12074:	b	12014 <__assert_fail@plt+0x98>
   12078:	push	{r4, r5, fp, lr}
   1207c:	add	fp, sp, #8
   12080:	sub	sp, sp, #8
   12084:	sub	sp, sp, #8192	; 0x2000
   12088:	mov	r4, r0
   1208c:	ldr	r0, [r1, #12]
   12090:	mov	r1, r4
   12094:	bl	152a4 <__assert_fail@plt+0x3328>
   12098:	add	r5, sp, #4
   1209c:	mov	r0, r4
   120a0:	mov	r1, r5
   120a4:	mov	r2, #8192	; 0x2000
   120a8:	bl	11afc <read@plt>
   120ac:	cmp	r0, #1
   120b0:	blt	120cc <__assert_fail@plt+0x150>
   120b4:	mov	r2, r0
   120b8:	mov	r0, r4
   120bc:	mov	r1, r5
   120c0:	bl	11dd8 <write@plt>
   120c4:	cmp	r0, #0
   120c8:	bgt	1209c <__assert_fail@plt+0x120>
   120cc:	mov	r0, #0
   120d0:	bl	11d18 <exit@plt>
   120d4:	push	{r4, r5, r6, sl, fp, lr}
   120d8:	add	fp, sp, #16
   120dc:	sub	sp, sp, #144	; 0x90
   120e0:	sub	sp, sp, #8192	; 0x2000
   120e4:	mov	r4, r0
   120e8:	add	r0, sp, #140	; 0x8c
   120ec:	mov	r5, #128	; 0x80
   120f0:	add	r6, sp, #12
   120f4:	add	r1, sp, #144	; 0x90
   120f8:	mov	r2, #8192	; 0x2000
   120fc:	mov	r3, #0
   12100:	str	r0, [sp, #4]
   12104:	mov	r0, r4
   12108:	str	r5, [sp, #140]	; 0x8c
   1210c:	str	r6, [sp]
   12110:	bl	11bc8 <recvfrom@plt>
   12114:	cmp	r0, #0
   12118:	blt	12138 <__assert_fail@plt+0x1bc>
   1211c:	mov	r2, r0
   12120:	add	r1, sp, #144	; 0x90
   12124:	mov	r0, r4
   12128:	mov	r3, #0
   1212c:	str	r6, [sp]
   12130:	str	r5, [sp, #4]
   12134:	bl	11dfc <sendto@plt>
   12138:	sub	sp, fp, #16
   1213c:	pop	{r4, r5, r6, sl, fp, pc}
   12140:	push	{r4, r5, fp, lr}
   12144:	add	fp, sp, #8
   12148:	sub	sp, sp, #8
   1214c:	sub	sp, sp, #8192	; 0x2000
   12150:	mov	r4, r0
   12154:	ldr	r0, [r1, #12]
   12158:	mov	r1, r4
   1215c:	bl	152a4 <__assert_fail@plt+0x3328>
   12160:	add	r5, sp, #4
   12164:	mov	r0, r4
   12168:	mov	r1, r5
   1216c:	mov	r2, #8192	; 0x2000
   12170:	bl	11afc <read@plt>
   12174:	cmp	r0, #0
   12178:	bgt	12164 <__assert_fail@plt+0x1e8>
   1217c:	beq	12190 <__assert_fail@plt+0x214>
   12180:	bl	11d78 <__errno_location@plt>
   12184:	ldr	r0, [r0]
   12188:	cmp	r0, #4
   1218c:	beq	12164 <__assert_fail@plt+0x1e8>
   12190:	mov	r0, #0
   12194:	bl	11d18 <exit@plt>
   12198:	push	{r4, r5, fp, lr}
   1219c:	add	fp, sp, #8
   121a0:	sub	sp, sp, #8192	; 0x2000
   121a4:	mov	r1, sp
   121a8:	mov	r2, #8192	; 0x2000
   121ac:	bl	11afc <read@plt>
   121b0:	sub	sp, fp, #8
   121b4:	pop	{r4, r5, fp, pc}
   121b8:	push	{r4, r5, fp, lr}
   121bc:	add	fp, sp, #8
   121c0:	sub	sp, sp, #16
   121c4:	mov	r4, r0
   121c8:	add	r0, sp, #8
   121cc:	mov	r1, #0
   121d0:	mov	r5, #0
   121d4:	bl	11c70 <gettimeofday@plt>
   121d8:	cmn	r0, #1
   121dc:	ble	121f8 <__assert_fail@plt+0x27c>
   121e0:	ldr	r0, [sp, #8]
   121e4:	movw	r1, #32384	; 0x7e80
   121e8:	movt	r1, #33706	; 0x83aa
   121ec:	add	r0, r0, r1
   121f0:	rev	r5, r0
   121f4:	b	1220c <__assert_fail@plt+0x290>
   121f8:	movw	r0, #62232	; 0xf318
   121fc:	movt	r0, #2
   12200:	ldrb	r0, [r0]
   12204:	cmp	r0, #0
   12208:	bne	12228 <__assert_fail@plt+0x2ac>
   1220c:	add	r1, sp, #4
   12210:	mov	r0, r4
   12214:	mov	r2, #4
   12218:	str	r5, [sp, #4]
   1221c:	bl	11dd8 <write@plt>
   12220:	sub	sp, fp, #8
   12224:	pop	{r4, r5, fp, pc}
   12228:	movw	r0, #62392	; 0xf3b8
   1222c:	mov	r1, #26
   12230:	mov	r2, #1
   12234:	movt	r0, #2
   12238:	ldr	r3, [r0]
   1223c:	movw	r0, #57283	; 0xdfc3
   12240:	movt	r0, #1
   12244:	bl	11c58 <fwrite@plt>
   12248:	b	1220c <__assert_fail@plt+0x290>
   1224c:	push	{r4, r5, r6, sl, fp, lr}
   12250:	add	fp, sp, #16
   12254:	sub	sp, sp, #152	; 0x98
   12258:	mov	r4, r0
   1225c:	mov	r0, #128	; 0x80
   12260:	add	r5, sp, #12
   12264:	sub	r1, fp, #28
   12268:	mov	r2, #4
   1226c:	mov	r3, #0
   12270:	str	r0, [sp, #8]
   12274:	add	r0, sp, #8
   12278:	str	r5, [sp]
   1227c:	str	r0, [sp, #4]
   12280:	mov	r0, r4
   12284:	bl	11bc8 <recvfrom@plt>
   12288:	cmp	r0, #0
   1228c:	blt	122f8 <__assert_fail@plt+0x37c>
   12290:	sub	r0, fp, #24
   12294:	mov	r1, #0
   12298:	mov	r6, #0
   1229c:	bl	11c70 <gettimeofday@plt>
   122a0:	cmn	r0, #1
   122a4:	ble	122c0 <__assert_fail@plt+0x344>
   122a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   122ac:	movw	r1, #32384	; 0x7e80
   122b0:	movt	r1, #33706	; 0x83aa
   122b4:	add	r0, r0, r1
   122b8:	rev	r6, r0
   122bc:	b	122d4 <__assert_fail@plt+0x358>
   122c0:	movw	r0, #62232	; 0xf318
   122c4:	movt	r0, #2
   122c8:	ldrb	r0, [r0]
   122cc:	cmp	r0, #0
   122d0:	bne	12300 <__assert_fail@plt+0x384>
   122d4:	mov	r0, #128	; 0x80
   122d8:	sub	r1, fp, #28
   122dc:	mov	r2, #4
   122e0:	mov	r3, #0
   122e4:	str	r6, [fp, #-28]	; 0xffffffe4
   122e8:	str	r5, [sp]
   122ec:	str	r0, [sp, #4]
   122f0:	mov	r0, r4
   122f4:	bl	11dfc <sendto@plt>
   122f8:	sub	sp, fp, #16
   122fc:	pop	{r4, r5, r6, sl, fp, pc}
   12300:	movw	r0, #62392	; 0xf3b8
   12304:	mov	r1, #26
   12308:	mov	r2, #1
   1230c:	movt	r0, #2
   12310:	ldr	r3, [r0]
   12314:	movw	r0, #57283	; 0xdfc3
   12318:	movt	r0, #1
   1231c:	bl	11c58 <fwrite@plt>
   12320:	b	122d4 <__assert_fail@plt+0x358>
   12324:	push	{r4, r5, r6, r7, fp, lr}
   12328:	add	fp, sp, #16
   1232c:	sub	sp, sp, #264	; 0x108
   12330:	mov	r4, r0
   12334:	mov	r0, #0
   12338:	bl	11b80 <time@plt>
   1233c:	str	r0, [sp, #4]
   12340:	add	r0, sp, #4
   12344:	bl	11bbc <ctime@plt>
   12348:	movw	r1, #57310	; 0xdfde
   1234c:	add	r5, sp, #8
   12350:	mov	r2, r0
   12354:	movt	r1, #1
   12358:	mov	r0, r5
   1235c:	bl	11e80 <sprintf@plt>
   12360:	mov	r0, r5
   12364:	bl	11d30 <strlen@plt>
   12368:	mov	r2, r0
   1236c:	mov	r0, r4
   12370:	mov	r1, r5
   12374:	bl	11dd8 <write@plt>
   12378:	sub	sp, fp, #16
   1237c:	pop	{r4, r5, r6, r7, fp, pc}
   12380:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12384:	add	fp, sp, #24
   12388:	sub	sp, sp, #400	; 0x190
   1238c:	mov	r4, r0
   12390:	mov	r0, #0
   12394:	bl	11b80 <time@plt>
   12398:	str	r0, [sp, #140]	; 0x8c
   1239c:	add	r0, sp, #8
   123a0:	mov	r6, #128	; 0x80
   123a4:	add	r7, sp, #12
   123a8:	add	r1, sp, #144	; 0x90
   123ac:	mov	r2, #256	; 0x100
   123b0:	mov	r3, #0
   123b4:	str	r0, [sp, #4]
   123b8:	mov	r0, r4
   123bc:	str	r6, [sp, #8]
   123c0:	str	r7, [sp]
   123c4:	bl	11bc8 <recvfrom@plt>
   123c8:	cmp	r0, #0
   123cc:	blt	12414 <__assert_fail@plt+0x498>
   123d0:	add	r0, sp, #140	; 0x8c
   123d4:	bl	11bbc <ctime@plt>
   123d8:	movw	r1, #57310	; 0xdfde
   123dc:	add	r5, sp, #144	; 0x90
   123e0:	mov	r2, r0
   123e4:	movt	r1, #1
   123e8:	mov	r0, r5
   123ec:	bl	11e80 <sprintf@plt>
   123f0:	mov	r0, r5
   123f4:	bl	11d30 <strlen@plt>
   123f8:	mov	r2, r0
   123fc:	mov	r0, r4
   12400:	mov	r1, r5
   12404:	mov	r3, #0
   12408:	str	r7, [sp]
   1240c:	str	r6, [sp, #4]
   12410:	bl	11dfc <sendto@plt>
   12414:	sub	sp, fp, #24
   12418:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1241c:	push	{fp, lr}
   12420:	mov	fp, sp
   12424:	sub	sp, sp, #80	; 0x50
   12428:	mov	r8, r0
   1242c:	ldr	r0, [r1, #12]
   12430:	mov	r1, r8
   12434:	bl	152a4 <__assert_fail@plt+0x3328>
   12438:	movw	r9, #62956	; 0xf5ec
   1243c:	movt	r9, #2
   12440:	ldr	r0, [r9]
   12444:	cmp	r0, #0
   12448:	bne	12494 <__assert_fail@plt+0x518>
   1244c:	movw	r0, #62696	; 0xf4e8
   12450:	mov	r4, #0
   12454:	movt	r0, #2
   12458:	str	r0, [r9]
   1245c:	bl	11d00 <__ctype_b_loc@plt>
   12460:	mov	r1, #0
   12464:	ldr	r2, [r0]
   12468:	add	r2, r2, r4
   1246c:	add	r4, r4, #2
   12470:	ldrb	r2, [r2, #1]
   12474:	tst	r2, #64	; 0x40
   12478:	ldrne	r2, [r9]
   1247c:	addne	r3, r2, #1
   12480:	strne	r3, [r9]
   12484:	strbne	r1, [r2]
   12488:	add	r1, r1, #1
   1248c:	cmp	r1, #129	; 0x81
   12490:	bne	12464 <__assert_fail@plt+0x4e8>
   12494:	movw	sl, #62696	; 0xf4e8
   12498:	movw	r0, #2573	; 0xa0d
   1249c:	mov	r6, sp
   124a0:	movt	sl, #2
   124a4:	strh	r0, [sp, #72]	; 0x48
   124a8:	mov	r7, sl
   124ac:	ldr	r5, [r9]
   124b0:	mov	r0, r6
   124b4:	mov	r1, r7
   124b8:	sub	r4, r5, r7
   124bc:	cmp	r4, #72	; 0x48
   124c0:	blt	124d0 <__assert_fail@plt+0x554>
   124c4:	mov	r2, #72	; 0x48
   124c8:	bl	11b20 <memmove@plt>
   124cc:	b	124e8 <__assert_fail@plt+0x56c>
   124d0:	mov	r2, r4
   124d4:	bl	11b20 <memmove@plt>
   124d8:	add	r0, r6, r4
   124dc:	rsb	r2, r4, #72	; 0x48
   124e0:	mov	r1, sl
   124e4:	bl	11b68 <memcpy@plt>
   124e8:	add	r7, r7, #1
   124ec:	mov	r0, r8
   124f0:	mov	r1, r6
   124f4:	mov	r2, #74	; 0x4a
   124f8:	cmp	r7, r5
   124fc:	moveq	r7, sl
   12500:	bl	11dd8 <write@plt>
   12504:	cmp	r0, #74	; 0x4a
   12508:	beq	124ac <__assert_fail@plt+0x530>
   1250c:	mov	r0, #0
   12510:	bl	11d18 <exit@plt>
   12514:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12518:	add	fp, sp, #28
   1251c:	sub	sp, sp, #220	; 0xdc
   12520:	movw	r7, #62956	; 0xf5ec
   12524:	mov	sl, r0
   12528:	movt	r7, #2
   1252c:	ldr	r0, [r7]
   12530:	cmp	r0, #0
   12534:	bne	1258c <__assert_fail@plt+0x610>
   12538:	movw	r4, #62696	; 0xf4e8
   1253c:	mov	r5, #0
   12540:	movt	r4, #2
   12544:	str	r4, [r7]
   12548:	bl	11d00 <__ctype_b_loc@plt>
   1254c:	mov	r1, #0
   12550:	ldr	r2, [r0]
   12554:	add	r2, r2, r5
   12558:	add	r5, r5, #2
   1255c:	ldrb	r2, [r2, #1]
   12560:	tst	r2, #64	; 0x40
   12564:	ldrne	r2, [r7]
   12568:	addne	r3, r2, #1
   1256c:	strne	r3, [r7]
   12570:	strbne	r1, [r2]
   12574:	add	r1, r1, #1
   12578:	cmp	r1, #129	; 0x81
   1257c:	bne	12550 <__assert_fail@plt+0x5d4>
   12580:	movw	r0, #62632	; 0xf4a8
   12584:	movt	r0, #2
   12588:	str	r4, [r0]
   1258c:	mov	r0, #128	; 0x80
   12590:	add	r6, sp, #8
   12594:	add	r8, sp, #88	; 0x58
   12598:	mov	r2, #74	; 0x4a
   1259c:	mov	r3, #0
   125a0:	str	r0, [sp, #84]	; 0x54
   125a4:	add	r0, sp, #84	; 0x54
   125a8:	mov	r1, r6
   125ac:	str	r8, [sp]
   125b0:	str	r0, [sp, #4]
   125b4:	mov	r0, sl
   125b8:	bl	11bc8 <recvfrom@plt>
   125bc:	cmp	r0, #0
   125c0:	blt	12658 <__assert_fail@plt+0x6dc>
   125c4:	movw	r9, #62632	; 0xf4a8
   125c8:	ldr	r4, [r7]
   125cc:	movt	r9, #2
   125d0:	ldr	r5, [r9]
   125d4:	sub	r7, r4, r5
   125d8:	cmp	r7, #72	; 0x48
   125dc:	blt	125f4 <__assert_fail@plt+0x678>
   125e0:	add	r0, sp, #8
   125e4:	mov	r1, r5
   125e8:	mov	r2, #72	; 0x48
   125ec:	bl	11b20 <memmove@plt>
   125f0:	b	12618 <__assert_fail@plt+0x69c>
   125f4:	mov	r0, r6
   125f8:	mov	r1, r5
   125fc:	mov	r2, r7
   12600:	bl	11b20 <memmove@plt>
   12604:	movw	r1, #62696	; 0xf4e8
   12608:	add	r0, r6, r7
   1260c:	rsb	r2, r7, #72	; 0x48
   12610:	movt	r1, #2
   12614:	bl	11b68 <memcpy@plt>
   12618:	movw	r1, #62696	; 0xf4e8
   1261c:	add	r0, r5, #1
   12620:	mov	r2, #74	; 0x4a
   12624:	mov	r3, #0
   12628:	str	r8, [sp]
   1262c:	movt	r1, #2
   12630:	cmp	r0, r4
   12634:	movne	r1, r0
   12638:	movw	r0, #2573	; 0xa0d
   1263c:	strh	r0, [sp, #80]	; 0x50
   12640:	mov	r0, #128	; 0x80
   12644:	str	r1, [r9]
   12648:	add	r1, sp, #8
   1264c:	str	r0, [sp, #4]
   12650:	mov	r0, sl
   12654:	bl	11dfc <sendto@plt>
   12658:	sub	sp, fp, #28
   1265c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12660:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12664:	add	fp, sp, #24
   12668:	sub	sp, sp, #264	; 0x108
   1266c:	mov	r4, r0
   12670:	mov	r6, #0
   12674:	add	r5, sp, #1
   12678:	movw	r8, #258	; 0x102
   1267c:	mov	r9, #1
   12680:	movw	r7, #9217	; 0x2401
   12684:	sub	r2, r8, r6
   12688:	mov	r0, r4
   1268c:	mov	r1, r5
   12690:	bl	11afc <read@plt>
   12694:	cmp	r0, #0
   12698:	beq	126d8 <__assert_fail@plt+0x75c>
   1269c:	blt	1282c <__assert_fail@plt+0x8b0>
   126a0:	add	r0, r0, #1
   126a4:	ldrb	r1, [r5]
   126a8:	cmp	r1, #13
   126ac:	bhi	126b8 <__assert_fail@plt+0x73c>
   126b0:	tst	r7, r9, lsl r1
   126b4:	bne	126d8 <__assert_fail@plt+0x75c>
   126b8:	sub	r0, r0, #1
   126bc:	add	r5, r5, #1
   126c0:	add	r6, r6, #1
   126c4:	cmp	r0, #1
   126c8:	bgt	126a4 <__assert_fail@plt+0x728>
   126cc:	sub	r0, r6, #1
   126d0:	cmp	r0, #256	; 0x100
   126d4:	ble	12684 <__assert_fail@plt+0x708>
   126d8:	cmn	r6, #1
   126dc:	ble	1282c <__assert_fail@plt+0x8b0>
   126e0:	add	r0, sp, #1
   126e4:	mov	r1, #0
   126e8:	strb	r1, [r0, r6]
   126ec:	movw	r0, #62232	; 0xf318
   126f0:	movt	r0, #2
   126f4:	ldrb	r0, [r0]
   126f8:	cmp	r0, #0
   126fc:	bne	1280c <__assert_fail@plt+0x890>
   12700:	movw	r1, #57374	; 0xe01e
   12704:	add	r0, sp, #1
   12708:	movt	r1, #1
   1270c:	bl	11c28 <strcasecmp@plt>
   12710:	movw	r1, #62992	; 0xf610
   12714:	cmp	r0, #0
   12718:	movt	r1, #2
   1271c:	ldr	r5, [r1]
   12720:	beq	127ac <__assert_fail@plt+0x830>
   12724:	cmp	r5, #0
   12728:	beq	12760 <__assert_fail@plt+0x7e4>
   1272c:	add	r6, sp, #1
   12730:	ldr	r7, [r5, #64]	; 0x40
   12734:	sub	r0, r7, #1
   12738:	cmp	r0, #1
   1273c:	bhi	12754 <__assert_fail@plt+0x7d8>
   12740:	ldr	r1, [r5, #12]
   12744:	mov	r0, r6
   12748:	bl	11c28 <strcasecmp@plt>
   1274c:	cmp	r0, #0
   12750:	beq	1277c <__assert_fail@plt+0x800>
   12754:	ldr	r5, [r5, #220]	; 0xdc
   12758:	cmp	r5, #0
   1275c:	bne	12730 <__assert_fail@plt+0x7b4>
   12760:	movw	r1, #57385	; 0xe029
   12764:	mov	r0, r4
   12768:	mov	r2, #24
   1276c:	movt	r1, #1
   12770:	bl	11dd8 <write@plt>
   12774:	mov	r0, #1
   12778:	bl	11d18 <exit@plt>
   1277c:	cmp	r7, #2
   12780:	bne	12798 <__assert_fail@plt+0x81c>
   12784:	movw	r1, #57379	; 0xe023
   12788:	mov	r0, r4
   1278c:	mov	r2, #5
   12790:	movt	r1, #1
   12794:	bl	11dd8 <write@plt>
   12798:	mov	r0, r4
   1279c:	mov	r1, r5
   127a0:	bl	129a8 <__assert_fail@plt+0xa2c>
   127a4:	sub	sp, fp, #24
   127a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   127ac:	cmp	r5, #0
   127b0:	beq	12804 <__assert_fail@plt+0x888>
   127b4:	movw	r6, #57407	; 0xe03f
   127b8:	movt	r6, #1
   127bc:	ldr	r0, [r5, #64]	; 0x40
   127c0:	sub	r0, r0, #1
   127c4:	cmp	r0, #1
   127c8:	bhi	127f8 <__assert_fail@plt+0x87c>
   127cc:	ldr	r7, [r5, #12]
   127d0:	mov	r0, r7
   127d4:	bl	11d30 <strlen@plt>
   127d8:	mov	r2, r0
   127dc:	mov	r0, r4
   127e0:	mov	r1, r7
   127e4:	bl	11dd8 <write@plt>
   127e8:	mov	r0, r4
   127ec:	mov	r1, r6
   127f0:	mov	r2, #2
   127f4:	bl	11dd8 <write@plt>
   127f8:	ldr	r5, [r5, #220]	; 0xdc
   127fc:	cmp	r5, #0
   12800:	bne	127bc <__assert_fail@plt+0x840>
   12804:	mov	r0, #1
   12808:	bl	11b5c <_exit@plt>
   1280c:	movw	r0, #62392	; 0xf3b8
   12810:	movw	r1, #57348	; 0xe004
   12814:	add	r2, sp, #1
   12818:	movt	r0, #2
   1281c:	movt	r1, #1
   12820:	ldr	r0, [r0]
   12824:	bl	11d60 <fprintf@plt>
   12828:	b	12700 <__assert_fail@plt+0x784>
   1282c:	movw	r1, #57318	; 0xdfe6
   12830:	mov	r0, r4
   12834:	mov	r2, #29
   12838:	movt	r1, #1
   1283c:	bl	11dd8 <write@plt>
   12840:	mov	r0, #1
   12844:	bl	11b5c <_exit@plt>
   12848:	push	{r4, r5, r6, r7, fp, lr}
   1284c:	add	fp, sp, #16
   12850:	movw	r6, #61896	; 0xf1c8
   12854:	mov	r5, r0
   12858:	mov	r4, #0
   1285c:	movt	r6, #2
   12860:	ldr	r0, [r6]
   12864:	cmp	r0, #0
   12868:	beq	1289c <__assert_fail@plt+0x920>
   1286c:	ldr	r7, [r5, #16]
   12870:	ldr	r1, [r6, #4]
   12874:	cmp	r1, r7
   12878:	bne	12890 <__assert_fail@plt+0x914>
   1287c:	ldr	r1, [r5, #12]
   12880:	bl	11ab4 <strcmp@plt>
   12884:	cmp	r0, #0
   12888:	moveq	r0, r6
   1288c:	popeq	{r4, r5, r6, r7, fp, pc}
   12890:	ldr	r0, [r6, #16]!
   12894:	cmp	r0, #0
   12898:	bne	12870 <__assert_fail@plt+0x8f4>
   1289c:	mov	r0, r4
   128a0:	pop	{r4, r5, r6, r7, fp, pc}
   128a4:	push	{r4, r5, r6, r7, fp, lr}
   128a8:	add	fp, sp, #16
   128ac:	sub	sp, sp, #144	; 0x90
   128b0:	mov	r6, sp
   128b4:	mov	r4, r1
   128b8:	mov	r5, r0
   128bc:	mov	r1, #0
   128c0:	mov	r2, #140	; 0x8c
   128c4:	mov	r0, r6
   128c8:	bl	11da8 <memset@plt>
   128cc:	orr	r7, r6, #4
   128d0:	mov	r0, r7
   128d4:	bl	11e14 <sigemptyset@plt>
   128d8:	mov	r0, r7
   128dc:	mov	r1, r5
   128e0:	bl	11cc4 <sigaddset@plt>
   128e4:	mov	r0, #268435456	; 0x10000000
   128e8:	mov	r1, r6
   128ec:	mov	r2, #0
   128f0:	str	r0, [sp, #132]	; 0x84
   128f4:	mov	r0, r5
   128f8:	str	r4, [sp]
   128fc:	bl	11c4c <sigaction@plt>
   12900:	sub	sp, fp, #16
   12904:	pop	{r4, r5, r6, r7, fp, pc}
   12908:	push	{r4, r5, fp, lr}
   1290c:	add	fp, sp, #8
   12910:	sub	sp, sp, #128	; 0x80
   12914:	mov	r5, sp
   12918:	mov	r4, r0
   1291c:	mov	r0, r5
   12920:	bl	11e14 <sigemptyset@plt>
   12924:	mov	r0, r5
   12928:	mov	r1, #17
   1292c:	bl	11cc4 <sigaddset@plt>
   12930:	mov	r0, r5
   12934:	mov	r1, #1
   12938:	bl	11cc4 <sigaddset@plt>
   1293c:	mov	r0, r5
   12940:	mov	r1, #14
   12944:	bl	11cc4 <sigaddset@plt>
   12948:	mov	r0, #0
   1294c:	mov	r1, r5
   12950:	mov	r2, r4
   12954:	bl	11b14 <sigprocmask@plt>
   12958:	sub	sp, fp, #8
   1295c:	pop	{r4, r5, fp, pc}
   12960:	cmp	r0, #0
   12964:	beq	12978 <__assert_fail@plt+0x9fc>
   12968:	mov	r1, r0
   1296c:	mov	r0, #2
   12970:	mov	r2, #0
   12974:	b	11b14 <sigprocmask@plt>
   12978:	push	{r4, sl, fp, lr}
   1297c:	add	fp, sp, #8
   12980:	sub	sp, sp, #128	; 0x80
   12984:	mov	r4, sp
   12988:	mov	r0, r4
   1298c:	bl	11e14 <sigemptyset@plt>
   12990:	mov	r0, #2
   12994:	mov	r1, r4
   12998:	mov	r2, #0
   1299c:	bl	11b14 <sigprocmask@plt>
   129a0:	sub	sp, fp, #8
   129a4:	pop	{r4, sl, fp, pc}
   129a8:	push	{r4, r5, r6, r7, fp, lr}
   129ac:	add	fp, sp, #16
   129b0:	sub	sp, sp, #56	; 0x38
   129b4:	mov	r5, r0
   129b8:	ldr	r0, [r1, #44]	; 0x2c
   129bc:	mov	r4, r1
   129c0:	cmp	r0, #0
   129c4:	beq	129e0 <__assert_fail@plt+0xa64>
   129c8:	ldr	r2, [r0, #12]
   129cc:	mov	r0, r5
   129d0:	mov	r1, r4
   129d4:	blx	r2
   129d8:	sub	sp, fp, #16
   129dc:	pop	{r4, r5, r6, r7, fp, pc}
   129e0:	movw	r0, #62232	; 0xf318
   129e4:	movt	r0, #2
   129e8:	ldrb	r0, [r0]
   129ec:	cmp	r0, #0
   129f0:	beq	12a1c <__assert_fail@plt+0xaa0>
   129f4:	movw	r0, #62392	; 0xf3b8
   129f8:	movt	r0, #2
   129fc:	ldr	r6, [r0]
   12a00:	bl	11d0c <getpid@plt>
   12a04:	ldr	r3, [r4, #48]	; 0x30
   12a08:	movw	r1, #55985	; 0xdab1
   12a0c:	mov	r2, r0
   12a10:	mov	r0, r6
   12a14:	movt	r1, #1
   12a18:	bl	11d60 <fprintf@plt>
   12a1c:	mov	r0, r5
   12a20:	mov	r1, #0
   12a24:	mov	r6, #0
   12a28:	bl	11bf8 <dup2@plt>
   12a2c:	mov	r0, r5
   12a30:	bl	11f4c <close@plt>
   12a34:	mov	r0, #0
   12a38:	mov	r1, #1
   12a3c:	bl	11bf8 <dup2@plt>
   12a40:	mov	r0, #0
   12a44:	mov	r1, #2
   12a48:	bl	11bf8 <dup2@plt>
   12a4c:	ldr	r0, [r4, #36]	; 0x24
   12a50:	bl	11aa8 <getpwnam@plt>
   12a54:	cmp	r0, #0
   12a58:	bne	12aa4 <__assert_fail@plt+0xb28>
   12a5c:	ldr	r2, [r4, #12]
   12a60:	ldr	r3, [r4, #20]
   12a64:	ldr	r0, [r4, #36]	; 0x24
   12a68:	movw	r1, #55998	; 0xdabe
   12a6c:	movt	r1, #1
   12a70:	str	r0, [sp]
   12a74:	mov	r0, #3
   12a78:	bl	11e68 <syslog@plt>
   12a7c:	ldr	r0, [r4, #16]
   12a80:	cmp	r0, #1
   12a84:	beq	12a9c <__assert_fail@plt+0xb20>
   12a88:	add	r1, sp, #6
   12a8c:	mov	r0, #0
   12a90:	mov	r2, #50	; 0x32
   12a94:	mov	r3, #0
   12a98:	bl	11f40 <recv@plt>
   12a9c:	mov	r0, #1
   12aa0:	bl	11b5c <_exit@plt>
   12aa4:	mov	r5, r0
   12aa8:	ldr	r0, [r4, #40]	; 0x28
   12aac:	cmp	r0, #0
   12ab0:	ldrbne	r1, [r0]
   12ab4:	cmpne	r1, #0
   12ab8:	bne	12b5c <__assert_fail@plt+0xbe0>
   12abc:	ldr	r0, [r5, #8]
   12ac0:	cmp	r0, #0
   12ac4:	bne	12b10 <__assert_fail@plt+0xb94>
   12ac8:	ldr	r0, [r4, #48]	; 0x30
   12acc:	ldr	r1, [r4, #52]	; 0x34
   12ad0:	bl	11d6c <execv@plt>
   12ad4:	ldr	r0, [r4, #16]
   12ad8:	cmp	r0, #1
   12adc:	beq	12af4 <__assert_fail@plt+0xb78>
   12ae0:	add	r1, sp, #6
   12ae4:	mov	r0, #0
   12ae8:	mov	r2, #50	; 0x32
   12aec:	mov	r3, #0
   12af0:	bl	11f40 <recv@plt>
   12af4:	ldr	r2, [r4, #48]	; 0x30
   12af8:	movw	r1, #56097	; 0xdb21
   12afc:	mov	r0, #3
   12b00:	movt	r1, #1
   12b04:	bl	11e68 <syslog@plt>
   12b08:	mov	r0, #1
   12b0c:	bl	11b5c <_exit@plt>
   12b10:	cmp	r6, #0
   12b14:	beq	12b28 <__assert_fail@plt+0xbac>
   12b18:	mov	r7, r6
   12b1c:	ldr	r0, [r7, #8]!
   12b20:	cmp	r0, #0
   12b24:	bne	12b84 <__assert_fail@plt+0xc08>
   12b28:	mov	r7, r5
   12b2c:	ldr	r0, [r7, #12]!
   12b30:	bl	11cac <setgid@plt>
   12b34:	cmn	r0, #1
   12b38:	ble	12b90 <__assert_fail@plt+0xc14>
   12b3c:	ldr	r0, [r5]
   12b40:	cmp	r6, #0
   12b44:	beq	12bc4 <__assert_fail@plt+0xc48>
   12b48:	add	r7, r6, #8
   12b4c:	ldr	r1, [r7]
   12b50:	cmp	r1, #0
   12b54:	beq	12bc0 <__assert_fail@plt+0xc44>
   12b58:	b	12bc8 <__assert_fail@plt+0xc4c>
   12b5c:	bl	11f64 <getgrnam@plt>
   12b60:	mov	r6, r0
   12b64:	cmp	r0, #0
   12b68:	bne	12abc <__assert_fail@plt+0xb40>
   12b6c:	ldr	r0, [r4, #40]	; 0x28
   12b70:	ldr	r2, [r4, #12]
   12b74:	ldr	r3, [r4, #20]
   12b78:	movw	r1, #56022	; 0xdad6
   12b7c:	movt	r1, #1
   12b80:	b	12a70 <__assert_fail@plt+0xaf4>
   12b84:	bl	11cac <setgid@plt>
   12b88:	cmp	r0, #0
   12b8c:	bge	12bb0 <__assert_fail@plt+0xc34>
   12b90:	ldr	r3, [r7]
   12b94:	ldr	r2, [r4, #12]
   12b98:	movw	r1, #56047	; 0xdaef
   12b9c:	movt	r1, #1
   12ba0:	mov	r0, #3
   12ba4:	bl	11e68 <syslog@plt>
   12ba8:	mov	r0, #1
   12bac:	bl	11b5c <_exit@plt>
   12bb0:	ldr	r0, [r5]
   12bb4:	ldr	r1, [r7]
   12bb8:	cmp	r1, #0
   12bbc:	bne	12bc8 <__assert_fail@plt+0xc4c>
   12bc0:	add	r7, r5, #12
   12bc4:	ldr	r1, [r7]
   12bc8:	bl	11c10 <initgroups@plt>
   12bcc:	ldr	r0, [r5, #8]
   12bd0:	bl	11e74 <setuid@plt>
   12bd4:	cmn	r0, #1
   12bd8:	bgt	12ac8 <__assert_fail@plt+0xb4c>
   12bdc:	ldr	r3, [r5, #8]
   12be0:	ldr	r2, [r4, #12]
   12be4:	movw	r1, #56072	; 0xdb08
   12be8:	movt	r1, #1
   12bec:	mov	r0, #3
   12bf0:	bl	11e68 <syslog@plt>
   12bf4:	mov	r0, #1
   12bf8:	bl	11b5c <_exit@plt>
   12bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c00:	add	fp, sp, #28
   12c04:	sub	sp, sp, #4
   12c08:	mov	r0, sp
   12c0c:	mov	r1, #1
   12c10:	mov	r2, #0
   12c14:	mov	r6, #1
   12c18:	bl	11dcc <wait3@plt>
   12c1c:	cmp	r0, #1
   12c20:	blt	12d48 <__assert_fail@plt+0xdcc>
   12c24:	movw	r4, #62232	; 0xf318
   12c28:	movw	r9, #62828	; 0xf56c
   12c2c:	movw	r8, #62960	; 0xf5f0
   12c30:	movw	r7, #56142	; 0xdb4e
   12c34:	mov	r5, r0
   12c38:	movt	r4, #2
   12c3c:	movt	r9, #2
   12c40:	movt	r8, #2
   12c44:	movt	r7, #1
   12c48:	b	12c70 <__assert_fail@plt+0xcf4>
   12c4c:	movw	r0, #62392	; 0xf3b8
   12c50:	ldr	r3, [sp]
   12c54:	movw	r1, #56119	; 0xdb37
   12c58:	mov	r2, r5
   12c5c:	movt	r0, #2
   12c60:	movt	r1, #1
   12c64:	ldr	r0, [r0]
   12c68:	bl	11d60 <fprintf@plt>
   12c6c:	b	12c7c <__assert_fail@plt+0xd00>
   12c70:	ldrb	r0, [r4]
   12c74:	cmp	r0, #0
   12c78:	bne	12c4c <__assert_fail@plt+0xcd0>
   12c7c:	movw	r0, #62992	; 0xf610
   12c80:	movt	r0, #2
   12c84:	ldr	sl, [r0]
   12c88:	cmp	sl, #0
   12c8c:	bne	12ca0 <__assert_fail@plt+0xd24>
   12c90:	b	12d2c <__assert_fail@plt+0xdb0>
   12c94:	ldr	sl, [sl, #220]	; 0xdc
   12c98:	cmp	sl, #0
   12c9c:	beq	12d2c <__assert_fail@plt+0xdb0>
   12ca0:	ldr	r0, [sl, #24]
   12ca4:	cmp	r0, r5
   12ca8:	bne	12c94 <__assert_fail@plt+0xd18>
   12cac:	ldr	r3, [sp]
   12cb0:	cmp	r3, #0
   12cb4:	beq	12cc8 <__assert_fail@plt+0xd4c>
   12cb8:	ldr	r2, [sl, #48]	; 0x30
   12cbc:	mov	r0, #4
   12cc0:	mov	r1, r7
   12cc4:	bl	11e68 <syslog@plt>
   12cc8:	ldrb	r0, [r4]
   12ccc:	cmp	r0, #0
   12cd0:	bne	12d08 <__assert_fail@plt+0xd8c>
   12cd4:	ldr	r0, [sl, #60]	; 0x3c
   12cd8:	asr	r1, r0, #31
   12cdc:	add	r1, r0, r1, lsr #27
   12ce0:	and	r0, r0, #31
   12ce4:	asr	r1, r1, #5
   12ce8:	ldr	r2, [r9, r1, lsl #2]
   12cec:	orr	r0, r2, r6, lsl r0
   12cf0:	str	r0, [r9, r1, lsl #2]
   12cf4:	ldr	r0, [r8]
   12cf8:	add	r0, r0, #1
   12cfc:	str	r0, [r8]
   12d00:	str	r6, [sl, #24]
   12d04:	b	12c94 <__assert_fail@plt+0xd18>
   12d08:	movw	r0, #62392	; 0xf3b8
   12d0c:	ldr	r2, [sl, #12]
   12d10:	ldr	r3, [sl, #60]	; 0x3c
   12d14:	movw	r1, #56163	; 0xdb63
   12d18:	movt	r0, #2
   12d1c:	movt	r1, #1
   12d20:	ldr	r0, [r0]
   12d24:	bl	11d60 <fprintf@plt>
   12d28:	b	12cd4 <__assert_fail@plt+0xd58>
   12d2c:	mov	r0, sp
   12d30:	mov	r1, #1
   12d34:	mov	r2, #0
   12d38:	bl	11dcc <wait3@plt>
   12d3c:	mov	r5, r0
   12d40:	cmp	r0, #1
   12d44:	bge	12c70 <__assert_fail@plt+0xcf4>
   12d48:	sub	sp, fp, #28
   12d4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d50:	push	{fp, lr}
   12d54:	mov	fp, sp
   12d58:	movw	r1, #57409	; 0xe041
   12d5c:	cmp	r0, #0
   12d60:	movt	r1, #1
   12d64:	moveq	r0, r1
   12d68:	bl	11bd4 <strdup@plt>
   12d6c:	cmp	r0, #0
   12d70:	popne	{fp, pc}
   12d74:	movw	r1, #56183	; 0xdb77
   12d78:	mov	r0, #3
   12d7c:	movt	r1, #1
   12d80:	bl	11e68 <syslog@plt>
   12d84:	mvn	r0, #0
   12d88:	bl	11d18 <exit@plt>
   12d8c:	push	{r4, r5, r6, sl, fp, lr}
   12d90:	add	fp, sp, #16
   12d94:	mov	r4, r0
   12d98:	mov	r0, r1
   12d9c:	mov	r5, r1
   12da0:	bl	18548 <argp_parse@@Base+0x1b38>
   12da4:	cmp	r0, #0
   12da8:	beq	12dc4 <__assert_fail@plt+0xe48>
   12dac:	ldr	r1, [r4]
   12db0:	mov	r2, r5
   12db4:	mov	r6, r0
   12db8:	bl	11b68 <memcpy@plt>
   12dbc:	str	r6, [r4]
   12dc0:	pop	{r4, r5, r6, sl, fp, pc}
   12dc4:	movw	r1, #56194	; 0xdb82
   12dc8:	mov	r0, #3
   12dcc:	movt	r1, #1
   12dd0:	bl	11e68 <syslog@plt>
   12dd4:	mvn	r0, #0
   12dd8:	bl	11d18 <exit@plt>
   12ddc:	push	{r4, r5, r6, sl, fp, lr}
   12de0:	add	fp, sp, #16
   12de4:	mov	r4, r0
   12de8:	ldr	r0, [r0]
   12dec:	cmp	r0, #0
   12df0:	popeq	{r4, r5, r6, sl, fp, pc}
   12df4:	bl	11d30 <strlen@plt>
   12df8:	add	r5, r0, #1
   12dfc:	mov	r0, r5
   12e00:	bl	18548 <argp_parse@@Base+0x1b38>
   12e04:	cmp	r0, #0
   12e08:	beq	12e24 <__assert_fail@plt+0xea8>
   12e0c:	ldr	r1, [r4]
   12e10:	mov	r2, r5
   12e14:	mov	r6, r0
   12e18:	bl	11b68 <memcpy@plt>
   12e1c:	str	r6, [r4]
   12e20:	pop	{r4, r5, r6, sl, fp, pc}
   12e24:	movw	r1, #56194	; 0xdb82
   12e28:	mov	r0, #3
   12e2c:	movt	r1, #1
   12e30:	bl	11e68 <syslog@plt>
   12e34:	mvn	r0, #0
   12e38:	bl	11d18 <exit@plt>
   12e3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e40:	add	fp, sp, #28
   12e44:	sub	sp, sp, #44	; 0x2c
   12e48:	mov	ip, r0
   12e4c:	movw	r0, #62392	; 0xf3b8
   12e50:	movt	r0, #2
   12e54:	ldr	r0, [r0]
   12e58:	ldm	r1, {r2, r3}
   12e5c:	ldr	r4, [r1, #64]	; 0x40
   12e60:	sub	r7, r4, #1
   12e64:	cmp	r7, #1
   12e68:	bhi	12e88 <__assert_fail@plt+0xf0c>
   12e6c:	movw	r5, #56288	; 0xdbe0
   12e70:	movw	lr, #57126	; 0xdf26
   12e74:	cmp	r4, #2
   12e78:	movt	r5, #1
   12e7c:	movt	lr, #1
   12e80:	moveq	lr, r5
   12e84:	b	12e9c <__assert_fail@plt+0xf20>
   12e88:	ldr	r4, [r1, #8]
   12e8c:	movw	lr, #56299	; 0xdbeb
   12e90:	movt	lr, #1
   12e94:	cmp	r4, #0
   12e98:	movne	lr, r4
   12e9c:	ldr	r4, [r1, #44]	; 0x2c
   12ea0:	ldr	r8, [r1, #36]	; 0x24
   12ea4:	ldr	r9, [r1, #40]	; 0x28
   12ea8:	ldr	r6, [r1, #12]
   12eac:	ldr	r7, [r1, #20]
   12eb0:	ldr	sl, [r1, #24]
   12eb4:	ldr	r5, [r1, #28]
   12eb8:	cmp	r4, #0
   12ebc:	beq	12ec8 <__assert_fail@plt+0xf4c>
   12ec0:	ldr	r4, [r4]
   12ec4:	b	12ed0 <__assert_fail@plt+0xf54>
   12ec8:	movw	r4, #56301	; 0xdbed
   12ecc:	movt	r4, #1
   12ed0:	ldr	r1, [r1, #48]	; 0x30
   12ed4:	str	r4, [sp, #32]
   12ed8:	str	r1, [sp, #36]	; 0x24
   12edc:	add	r1, sp, #8
   12ee0:	stm	sp, {ip, lr}
   12ee4:	stm	r1, {r6, r7, sl}
   12ee8:	add	r1, sp, #20
   12eec:	stm	r1, {r5, r8, r9}
   12ef0:	movw	r1, #56205	; 0xdb8d
   12ef4:	movt	r1, #1
   12ef8:	bl	11d60 <fprintf@plt>
   12efc:	sub	sp, fp, #28
   12f00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f08:	add	fp, sp, #28
   12f0c:	sub	sp, sp, #20
   12f10:	mov	r4, r0
   12f14:	movw	r7, #56379	; 0xdc3b
   12f18:	mov	r0, #1
   12f1c:	mov	r8, #2
   12f20:	mov	sl, #4
   12f24:	add	r9, sp, #12
   12f28:	add	r6, sp, #16
   12f2c:	add	r5, r4, #72	; 0x48
   12f30:	movt	r7, #1
   12f34:	str	r0, [sp, #16]
   12f38:	b	12f48 <__assert_fail@plt+0xfcc>
   12f3c:	strh	r8, [r4, #68]	; 0x44
   12f40:	ldr	r0, [r4, #60]	; 0x3c
   12f44:	bl	11f4c <close@plt>
   12f48:	ldr	r1, [r4, #16]
   12f4c:	ldrh	r0, [r4, #68]	; 0x44
   12f50:	mov	r2, #0
   12f54:	bl	11f04 <socket@plt>
   12f58:	cmn	r0, #1
   12f5c:	str	r0, [r4, #60]	; 0x3c
   12f60:	ble	1308c <__assert_fail@plt+0x1110>
   12f64:	ldrh	r1, [r4, #68]	; 0x44
   12f68:	cmp	r1, #10
   12f6c:	bne	12fac <__assert_fail@plt+0x1030>
   12f70:	ldrb	r1, [r4, #70]	; 0x46
   12f74:	mov	r2, #26
   12f78:	mov	r3, r9
   12f7c:	str	sl, [sp]
   12f80:	clz	r1, r1
   12f84:	lsr	r1, r1, #5
   12f88:	str	r1, [sp, #12]
   12f8c:	mov	r1, #41	; 0x29
   12f90:	bl	11acc <setsockopt@plt>
   12f94:	cmn	r0, #1
   12f98:	bgt	12fac <__assert_fail@plt+0x1030>
   12f9c:	movw	r1, #56350	; 0xdc1e
   12fa0:	mov	r0, #3
   12fa4:	movt	r1, #1
   12fa8:	bl	11e68 <syslog@plt>
   12fac:	ldr	r0, [r4, #20]
   12fb0:	mov	r1, r7
   12fb4:	mov	r2, #3
   12fb8:	bl	11f28 <strncmp@plt>
   12fbc:	cmp	r0, #0
   12fc0:	bne	13018 <__assert_fail@plt+0x109c>
   12fc4:	movw	r0, #62964	; 0xf5f4
   12fc8:	movt	r0, #2
   12fcc:	ldrb	r0, [r0]
   12fd0:	tst	r0, #1
   12fd4:	beq	13018 <__assert_fail@plt+0x109c>
   12fd8:	ldr	r0, [r4, #60]	; 0x3c
   12fdc:	mov	r1, #1
   12fe0:	mov	r2, #1
   12fe4:	mov	r3, r6
   12fe8:	str	sl, [sp]
   12fec:	bl	11acc <setsockopt@plt>
   12ff0:	cmn	r0, #1
   12ff4:	bgt	13018 <__assert_fail@plt+0x109c>
   12ff8:	bl	11d78 <__errno_location@plt>
   12ffc:	ldr	r0, [r0]
   13000:	cmp	r0, #13
   13004:	beq	13018 <__assert_fail@plt+0x109c>
   13008:	movw	r1, #56383	; 0xdc3f
   1300c:	mov	r0, #3
   13010:	movt	r1, #1
   13014:	bl	11e68 <syslog@plt>
   13018:	ldr	r0, [r4, #60]	; 0x3c
   1301c:	mov	r1, #1
   13020:	mov	r2, #2
   13024:	mov	r3, r6
   13028:	str	sl, [sp]
   1302c:	bl	11acc <setsockopt@plt>
   13030:	cmn	r0, #1
   13034:	bgt	13048 <__assert_fail@plt+0x10cc>
   13038:	movw	r1, #56409	; 0xdc59
   1303c:	mov	r0, #3
   13040:	movt	r1, #1
   13044:	bl	11e68 <syslog@plt>
   13048:	ldr	r0, [r4, #60]	; 0x3c
   1304c:	ldr	r2, [r4, #200]	; 0xc8
   13050:	mov	r1, r5
   13054:	bl	11d9c <bind@plt>
   13058:	cmn	r0, #1
   1305c:	bgt	131a4 <__assert_fail@plt+0x1228>
   13060:	bl	11d78 <__errno_location@plt>
   13064:	ldr	r0, [r0]
   13068:	orr	r1, r0, #2
   1306c:	cmp	r1, #99	; 0x63
   13070:	ldrheq	r1, [r4, #68]	; 0x44
   13074:	cmpeq	r1, #10
   13078:	bne	130b8 <__assert_fail@plt+0x113c>
   1307c:	ldrb	r1, [r4, #70]	; 0x46
   13080:	cmp	r1, #0
   13084:	bne	12f3c <__assert_fail@plt+0xfc0>
   13088:	b	130b8 <__assert_fail@plt+0x113c>
   1308c:	bl	11d78 <__errno_location@plt>
   13090:	ldr	r0, [r0]
   13094:	cmp	r0, #97	; 0x61
   13098:	ldrheq	r1, [r4, #68]	; 0x44
   1309c:	cmpeq	r1, #10
   130a0:	bne	130f8 <__assert_fail@plt+0x117c>
   130a4:	ldrb	r1, [r4, #70]	; 0x46
   130a8:	cmp	r1, #0
   130ac:	beq	130f8 <__assert_fail@plt+0x117c>
   130b0:	strh	r8, [r4, #68]	; 0x44
   130b4:	b	12f48 <__assert_fail@plt+0xfcc>
   130b8:	movw	r1, #62232	; 0xf318
   130bc:	ldr	r5, [r4, #8]
   130c0:	movt	r1, #2
   130c4:	ldrb	r1, [r1]
   130c8:	cmp	r5, #0
   130cc:	beq	13134 <__assert_fail@plt+0x11b8>
   130d0:	cmp	r1, #0
   130d4:	bne	131b4 <__assert_fail@plt+0x1238>
   130d8:	ldr	r0, [r4, #20]
   130dc:	ldr	r3, [r4, #12]
   130e0:	movw	r1, #56469	; 0xdc95
   130e4:	mov	r2, r5
   130e8:	movt	r1, #1
   130ec:	str	r0, [sp]
   130f0:	mov	r0, #3
   130f4:	b	13150 <__assert_fail@plt+0x11d4>
   130f8:	movw	r1, #62232	; 0xf318
   130fc:	movt	r1, #2
   13100:	ldrb	r1, [r1]
   13104:	cmp	r1, #0
   13108:	bne	131f4 <__assert_fail@plt+0x1278>
   1310c:	ldr	r2, [r4, #12]
   13110:	ldr	r3, [r4, #20]
   13114:	movw	r1, #56332	; 0xdc0c
   13118:	mov	r0, #3
   1311c:	movt	r1, #1
   13120:	bl	11e68 <syslog@plt>
   13124:	mov	r4, #1
   13128:	mov	r0, r4
   1312c:	sub	sp, fp, #28
   13130:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13134:	cmp	r1, #0
   13138:	bne	1322c <__assert_fail@plt+0x12b0>
   1313c:	ldr	r2, [r4, #12]
   13140:	ldr	r3, [r4, #20]
   13144:	movw	r1, #56472	; 0xdc98
   13148:	mov	r0, #3
   1314c:	movt	r1, #1
   13150:	bl	11e68 <syslog@plt>
   13154:	ldr	r0, [r4, #60]	; 0x3c
   13158:	bl	11f4c <close@plt>
   1315c:	mvn	r0, #0
   13160:	str	r0, [r4, #60]	; 0x3c
   13164:	movw	r0, #62980	; 0xf604
   13168:	mov	r4, #1
   1316c:	movt	r0, #2
   13170:	ldr	r1, [r0]
   13174:	cmp	r1, #0
   13178:	beq	13188 <__assert_fail@plt+0x120c>
   1317c:	mov	r0, r4
   13180:	sub	sp, fp, #28
   13184:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13188:	mov	r4, #1
   1318c:	str	r4, [r0]
   13190:	mov	r0, #600	; 0x258
   13194:	bl	11be0 <alarm@plt>
   13198:	mov	r0, r4
   1319c:	sub	sp, fp, #28
   131a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131a4:	mov	r4, #0
   131a8:	mov	r0, r4
   131ac:	sub	sp, fp, #28
   131b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131b4:	movw	r1, #62392	; 0xf3b8
   131b8:	ldr	r8, [r4, #12]
   131bc:	ldr	r7, [r4, #20]
   131c0:	movt	r1, #2
   131c4:	ldr	r6, [r1]
   131c8:	bl	11cdc <strerror@plt>
   131cc:	movw	r1, #56439	; 0xdc77
   131d0:	str	r0, [sp, #4]
   131d4:	mov	r0, r6
   131d8:	mov	r2, r5
   131dc:	mov	r3, r8
   131e0:	str	r7, [sp]
   131e4:	movt	r1, #1
   131e8:	bl	11d60 <fprintf@plt>
   131ec:	ldr	r5, [r4, #8]
   131f0:	b	130d8 <__assert_fail@plt+0x115c>
   131f4:	movw	r1, #62392	; 0xf3b8
   131f8:	ldr	r5, [r4, #12]
   131fc:	ldr	r6, [r4, #20]
   13200:	movt	r1, #2
   13204:	ldr	r7, [r1]
   13208:	bl	11cdc <strerror@plt>
   1320c:	movw	r1, #56304	; 0xdbf0
   13210:	str	r0, [sp]
   13214:	mov	r0, r7
   13218:	mov	r2, r5
   1321c:	mov	r3, r6
   13220:	movt	r1, #1
   13224:	bl	11d60 <fprintf@plt>
   13228:	b	1310c <__assert_fail@plt+0x1190>
   1322c:	movw	r1, #62392	; 0xf3b8
   13230:	ldr	r5, [r4, #12]
   13234:	ldr	r6, [r4, #20]
   13238:	movt	r1, #2
   1323c:	ldr	r7, [r1]
   13240:	bl	11cdc <strerror@plt>
   13244:	movw	r1, #56488	; 0xdca8
   13248:	str	r0, [sp]
   1324c:	mov	r0, r7
   13250:	mov	r2, r5
   13254:	mov	r3, r6
   13258:	movt	r1, #1
   1325c:	bl	11d60 <fprintf@plt>
   13260:	b	1313c <__assert_fail@plt+0x11c0>
   13264:	push	{r4, sl, fp, lr}
   13268:	add	fp, sp, #8
   1326c:	mov	r4, r0
   13270:	mov	r0, #1
   13274:	strh	r0, [r4, #32]
   13278:	ldr	r0, [r4, #60]	; 0x3c
   1327c:	cmn	r0, #1
   13280:	beq	13288 <__assert_fail@plt+0x130c>
   13284:	pop	{r4, sl, fp, pc}
   13288:	mov	r0, r4
   1328c:	bl	12f04 <__assert_fail@plt+0xf88>
   13290:	cmp	r0, #0
   13294:	popne	{r4, sl, fp, pc}
   13298:	ldr	r0, [r4, #16]
   1329c:	cmp	r0, #1
   132a0:	bne	132b0 <__assert_fail@plt+0x1334>
   132a4:	ldr	r0, [r4, #60]	; 0x3c
   132a8:	mov	r1, #10
   132ac:	bl	11e44 <listen@plt>
   132b0:	ldr	r3, [r4, #60]	; 0x3c
   132b4:	movw	ip, #62828	; 0xf56c
   132b8:	mov	r2, #1
   132bc:	movt	ip, #2
   132c0:	asr	r0, r3, #31
   132c4:	and	r1, r3, #31
   132c8:	add	r0, r3, r0, lsr #27
   132cc:	asr	r0, r0, #5
   132d0:	ldr	lr, [ip, r0, lsl #2]
   132d4:	orr	r1, lr, r2, lsl r1
   132d8:	str	r1, [ip, r0, lsl #2]
   132dc:	movw	r0, #62960	; 0xf5f0
   132e0:	movt	r0, #2
   132e4:	ldr	r1, [r0]
   132e8:	add	r1, r1, #1
   132ec:	str	r1, [r0]
   132f0:	movw	r0, #62824	; 0xf568
   132f4:	movt	r0, #2
   132f8:	ldr	r1, [r0]
   132fc:	cmp	r3, r1
   13300:	strgt	r3, [r0]
   13304:	movw	r0, #62232	; 0xf318
   13308:	movt	r0, #2
   1330c:	ldrb	r0, [r0]
   13310:	cmp	r0, #0
   13314:	beq	13284 <__assert_fail@plt+0x1308>
   13318:	movw	r0, #62392	; 0xf3b8
   1331c:	ldr	r2, [r4, #48]	; 0x30
   13320:	movw	r1, #56515	; 0xdcc3
   13324:	movt	r0, #2
   13328:	movt	r1, #1
   1332c:	ldr	r0, [r0]
   13330:	pop	{r4, sl, fp, lr}
   13334:	b	11d60 <fprintf@plt>
   13338:	push	{r4, sl, fp, lr}
   1333c:	add	fp, sp, #8
   13340:	movw	r0, #62980	; 0xf604
   13344:	mov	r1, #0
   13348:	movt	r0, #2
   1334c:	str	r1, [r0]
   13350:	movw	r0, #62992	; 0xf610
   13354:	movt	r0, #2
   13358:	ldr	r4, [r0]
   1335c:	b	13364 <__assert_fail@plt+0x13e8>
   13360:	ldr	r4, [r4, #220]	; 0xdc
   13364:	cmp	r4, #0
   13368:	popeq	{r4, sl, fp, pc}
   1336c:	ldr	r0, [r4, #60]	; 0x3c
   13370:	cmn	r0, #1
   13374:	bne	13360 <__assert_fail@plt+0x13e4>
   13378:	ldr	r0, [r4, #64]	; 0x40
   1337c:	sub	r0, r0, #1
   13380:	cmp	r0, #2
   13384:	movcs	r0, r4
   13388:	blcs	12f04 <__assert_fail@plt+0xf88>
   1338c:	b	13360 <__assert_fail@plt+0x13e4>
   13390:	push	{r4, sl, fp, lr}
   13394:	add	fp, sp, #8
   13398:	mov	r4, r0
   1339c:	ldr	r0, [r0, #60]	; 0x3c
   133a0:	cmp	r0, #0
   133a4:	blt	133e8 <__assert_fail@plt+0x146c>
   133a8:	movw	r1, #62960	; 0xf5f0
   133ac:	movw	ip, #62828	; 0xf56c
   133b0:	mov	r3, #1
   133b4:	movt	r1, #2
   133b8:	movt	ip, #2
   133bc:	ldr	r2, [r1]
   133c0:	sub	r2, r2, #1
   133c4:	str	r2, [r1]
   133c8:	lsr	r1, r0, #5
   133cc:	and	r2, r0, #31
   133d0:	ldr	lr, [ip, r1, lsl #2]
   133d4:	bic	r2, lr, r3, lsl r2
   133d8:	str	r2, [ip, r1, lsl #2]
   133dc:	bl	11f4c <close@plt>
   133e0:	mvn	r0, #0
   133e4:	str	r0, [r4, #60]	; 0x3c
   133e8:	mov	r0, #0
   133ec:	str	r0, [r4, #208]	; 0xd0
   133f0:	ldr	r0, [r4, #24]
   133f4:	cmp	r0, #2
   133f8:	movge	r0, #1
   133fc:	strge	r0, [r4, #24]
   13400:	pop	{r4, sl, fp, pc}
   13404:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13408:	add	fp, sp, #28
   1340c:	sub	sp, sp, #308	; 0x134
   13410:	movw	r8, #62992	; 0xf610
   13414:	mov	r5, r0
   13418:	movt	r8, #2
   1341c:	ldr	r9, [r8]
   13420:	cmp	r9, #0
   13424:	beq	134a8 <__assert_fail@plt+0x152c>
   13428:	add	r6, r5, #72	; 0x48
   1342c:	add	r0, r9, #72	; 0x48
   13430:	mov	r1, r6
   13434:	mov	r2, #128	; 0x80
   13438:	bl	11b98 <memcmp@plt>
   1343c:	cmp	r0, #0
   13440:	bne	1349c <__assert_fail@plt+0x1520>
   13444:	ldr	r1, [r5, #12]
   13448:	ldr	r0, [r9, #12]
   1344c:	bl	11ab4 <strcmp@plt>
   13450:	cmp	r0, #0
   13454:	bne	1349c <__assert_fail@plt+0x1520>
   13458:	ldr	r1, [r5, #20]
   1345c:	ldr	r0, [r9, #20]
   13460:	bl	11ab4 <strcmp@plt>
   13464:	cmp	r0, #0
   13468:	bne	1349c <__assert_fail@plt+0x1520>
   1346c:	ldr	r0, [r5, #64]	; 0x40
   13470:	ldr	r1, [r9, #64]	; 0x40
   13474:	sub	r0, r0, #1
   13478:	sub	r1, r1, #1
   1347c:	cmp	r0, #2
   13480:	mov	r0, #0
   13484:	movwcc	r0, #1
   13488:	cmp	r1, #2
   1348c:	mov	r1, #0
   13490:	movwcc	r1, #1
   13494:	cmp	r1, r0
   13498:	beq	1377c <__assert_fail@plt+0x1800>
   1349c:	ldr	r9, [r9, #220]	; 0xdc
   134a0:	cmp	r9, #0
   134a4:	bne	1342c <__assert_fail@plt+0x14b0>
   134a8:	movw	r0, #62232	; 0xf318
   134ac:	movt	r0, #2
   134b0:	ldrb	r0, [r0]
   134b4:	cmp	r0, #0
   134b8:	bne	13738 <__assert_fail@plt+0x17bc>
   134bc:	mov	r0, #224	; 0xe0
   134c0:	bl	18548 <argp_parse@@Base+0x1b38>
   134c4:	cmp	r0, #0
   134c8:	beq	1393c <__assert_fail@plt+0x19c0>
   134cc:	mov	r1, r5
   134d0:	mov	r2, #224	; 0xe0
   134d4:	mov	r9, r0
   134d8:	bl	11b68 <memcpy@plt>
   134dc:	ldr	r0, [r9, #8]
   134e0:	cmp	r0, #0
   134e4:	beq	13514 <__assert_fail@plt+0x1598>
   134e8:	bl	11d30 <strlen@plt>
   134ec:	add	r5, r0, #1
   134f0:	mov	r0, r5
   134f4:	bl	18548 <argp_parse@@Base+0x1b38>
   134f8:	cmp	r0, #0
   134fc:	beq	139d8 <__assert_fail@plt+0x1a5c>
   13500:	ldr	r1, [r9, #8]
   13504:	mov	r2, r5
   13508:	mov	r6, r0
   1350c:	bl	11b68 <memcpy@plt>
   13510:	str	r6, [r9, #8]
   13514:	ldr	r0, [r9, #12]
   13518:	cmp	r0, #0
   1351c:	beq	1354c <__assert_fail@plt+0x15d0>
   13520:	bl	11d30 <strlen@plt>
   13524:	add	r5, r0, #1
   13528:	mov	r0, r5
   1352c:	bl	18548 <argp_parse@@Base+0x1b38>
   13530:	cmp	r0, #0
   13534:	beq	139d8 <__assert_fail@plt+0x1a5c>
   13538:	ldr	r1, [r9, #12]
   1353c:	mov	r2, r5
   13540:	mov	r6, r0
   13544:	bl	11b68 <memcpy@plt>
   13548:	str	r6, [r9, #12]
   1354c:	ldr	r0, [r9, #20]
   13550:	cmp	r0, #0
   13554:	beq	13584 <__assert_fail@plt+0x1608>
   13558:	bl	11d30 <strlen@plt>
   1355c:	add	r5, r0, #1
   13560:	mov	r0, r5
   13564:	bl	18548 <argp_parse@@Base+0x1b38>
   13568:	cmp	r0, #0
   1356c:	beq	139d8 <__assert_fail@plt+0x1a5c>
   13570:	ldr	r1, [r9, #20]
   13574:	mov	r2, r5
   13578:	mov	r6, r0
   1357c:	bl	11b68 <memcpy@plt>
   13580:	str	r6, [r9, #20]
   13584:	ldr	r0, [r9, #36]	; 0x24
   13588:	cmp	r0, #0
   1358c:	beq	135bc <__assert_fail@plt+0x1640>
   13590:	bl	11d30 <strlen@plt>
   13594:	add	r5, r0, #1
   13598:	mov	r0, r5
   1359c:	bl	18548 <argp_parse@@Base+0x1b38>
   135a0:	cmp	r0, #0
   135a4:	beq	139d8 <__assert_fail@plt+0x1a5c>
   135a8:	ldr	r1, [r9, #36]	; 0x24
   135ac:	mov	r2, r5
   135b0:	mov	r6, r0
   135b4:	bl	11b68 <memcpy@plt>
   135b8:	str	r6, [r9, #36]	; 0x24
   135bc:	ldr	r0, [r9, #40]	; 0x28
   135c0:	cmp	r0, #0
   135c4:	beq	135f4 <__assert_fail@plt+0x1678>
   135c8:	bl	11d30 <strlen@plt>
   135cc:	add	r5, r0, #1
   135d0:	mov	r0, r5
   135d4:	bl	18548 <argp_parse@@Base+0x1b38>
   135d8:	cmp	r0, #0
   135dc:	beq	139d8 <__assert_fail@plt+0x1a5c>
   135e0:	ldr	r1, [r9, #40]	; 0x28
   135e4:	mov	r2, r5
   135e8:	mov	r6, r0
   135ec:	bl	11b68 <memcpy@plt>
   135f0:	str	r6, [r9, #40]	; 0x28
   135f4:	ldr	r0, [r9, #48]	; 0x30
   135f8:	cmp	r0, #0
   135fc:	beq	1362c <__assert_fail@plt+0x16b0>
   13600:	bl	11d30 <strlen@plt>
   13604:	add	r5, r0, #1
   13608:	mov	r0, r5
   1360c:	bl	18548 <argp_parse@@Base+0x1b38>
   13610:	cmp	r0, #0
   13614:	beq	139d8 <__assert_fail@plt+0x1a5c>
   13618:	ldr	r1, [r9, #48]	; 0x30
   1361c:	mov	r2, r5
   13620:	mov	r6, r0
   13624:	bl	11b68 <memcpy@plt>
   13628:	str	r6, [r9, #48]	; 0x30
   1362c:	ldr	r0, [r9, #56]	; 0x38
   13630:	lsl	r6, r0, #2
   13634:	mov	r0, r6
   13638:	bl	18548 <argp_parse@@Base+0x1b38>
   1363c:	cmp	r0, #0
   13640:	beq	139d8 <__assert_fail@plt+0x1a5c>
   13644:	ldr	r1, [r9, #52]	; 0x34
   13648:	mov	r2, r6
   1364c:	mov	r5, r0
   13650:	bl	11b68 <memcpy@plt>
   13654:	str	r5, [r9, #52]	; 0x34
   13658:	ldr	r1, [r9, #56]	; 0x38
   1365c:	cmp	r1, #0
   13660:	beq	136c4 <__assert_fail@plt+0x1748>
   13664:	mov	r4, #0
   13668:	ldr	r0, [r5, r4, lsl #2]
   1366c:	cmp	r0, #0
   13670:	bne	13688 <__assert_fail@plt+0x170c>
   13674:	b	136b8 <__assert_fail@plt+0x173c>
   13678:	ldr	r5, [r9, #52]	; 0x34
   1367c:	ldr	r0, [r5, r4, lsl #2]
   13680:	cmp	r0, #0
   13684:	beq	136b8 <__assert_fail@plt+0x173c>
   13688:	bl	11d30 <strlen@plt>
   1368c:	add	r6, r0, #1
   13690:	mov	r0, r6
   13694:	bl	18548 <argp_parse@@Base+0x1b38>
   13698:	cmp	r0, #0
   1369c:	beq	139d8 <__assert_fail@plt+0x1a5c>
   136a0:	ldr	r1, [r5, r4, lsl #2]
   136a4:	mov	r2, r6
   136a8:	mov	r7, r0
   136ac:	bl	11b68 <memcpy@plt>
   136b0:	str	r7, [r5, r4, lsl #2]
   136b4:	ldr	r1, [r9, #56]	; 0x38
   136b8:	add	r4, r4, #1
   136bc:	cmp	r4, r1
   136c0:	bcc	13678 <__assert_fail@plt+0x16fc>
   136c4:	mvn	r0, #0
   136c8:	sub	r5, fp, #160	; 0xa0
   136cc:	str	r0, [r9, #60]	; 0x3c
   136d0:	mov	r0, r5
   136d4:	bl	11e14 <sigemptyset@plt>
   136d8:	mov	r0, r5
   136dc:	mov	r1, #17
   136e0:	bl	11cc4 <sigaddset@plt>
   136e4:	mov	r0, r5
   136e8:	mov	r1, #1
   136ec:	bl	11cc4 <sigaddset@plt>
   136f0:	mov	r0, r5
   136f4:	mov	r1, #14
   136f8:	bl	11cc4 <sigaddset@plt>
   136fc:	add	r6, sp, #48	; 0x30
   13700:	mov	r0, #0
   13704:	mov	r1, r5
   13708:	mov	r2, r6
   1370c:	bl	11b14 <sigprocmask@plt>
   13710:	ldr	r0, [r8]
   13714:	mov	r1, r6
   13718:	mov	r2, #0
   1371c:	str	r9, [r8]
   13720:	str	r0, [r9, #220]	; 0xdc
   13724:	mov	r0, #2
   13728:	bl	11b14 <sigprocmask@plt>
   1372c:	mov	r0, r9
   13730:	sub	sp, fp, #28
   13734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13738:	movw	r0, #62392	; 0xf3b8
   1373c:	ldr	r7, [r5, #64]	; 0x40
   13740:	ldr	r2, [r5, #4]
   13744:	ldr	r3, [r5]
   13748:	movt	r0, #2
   1374c:	ldr	r0, [r0]
   13750:	sub	r1, r7, #1
   13754:	str	r2, [sp, #44]	; 0x2c
   13758:	cmp	r1, #1
   1375c:	bhi	138b4 <__assert_fail@plt+0x1938>
   13760:	movw	r6, #56288	; 0xdbe0
   13764:	movw	r1, #57126	; 0xdf26
   13768:	cmp	r7, #2
   1376c:	movt	r6, #1
   13770:	movt	r1, #1
   13774:	moveq	r1, r6
   13778:	b	138c8 <__assert_fail@plt+0x194c>
   1377c:	sub	r6, fp, #160	; 0xa0
   13780:	mov	r0, r6
   13784:	bl	11e14 <sigemptyset@plt>
   13788:	mov	r0, r6
   1378c:	mov	r1, #17
   13790:	bl	11cc4 <sigaddset@plt>
   13794:	mov	r0, r6
   13798:	mov	r1, #1
   1379c:	bl	11cc4 <sigaddset@plt>
   137a0:	mov	r0, r6
   137a4:	mov	r1, #14
   137a8:	bl	11cc4 <sigaddset@plt>
   137ac:	add	r2, sp, #48	; 0x30
   137b0:	mov	r0, #0
   137b4:	mov	r1, r6
   137b8:	bl	11b14 <sigprocmask@plt>
   137bc:	ldr	r0, [r5, #44]	; 0x2c
   137c0:	cmp	r0, #0
   137c4:	bne	137e8 <__assert_fail@plt+0x186c>
   137c8:	ldr	r1, [r9, #24]
   137cc:	ldr	r0, [r5, #24]
   137d0:	cmp	r1, #1
   137d4:	beq	137e4 <__assert_fail@plt+0x1868>
   137d8:	cmp	r0, #0
   137dc:	bne	137e8 <__assert_fail@plt+0x186c>
   137e0:	mov	r0, #0
   137e4:	str	r0, [r9, #24]
   137e8:	ldr	r0, [r5, #36]	; 0x24
   137ec:	cmp	r0, #0
   137f0:	ldrne	r1, [r9, #36]	; 0x24
   137f4:	strne	r0, [r9, #36]	; 0x24
   137f8:	strne	r1, [r5, #36]	; 0x24
   137fc:	ldr	r0, [r5, #40]	; 0x28
   13800:	cmp	r0, #0
   13804:	ldrne	r1, [r9, #40]	; 0x28
   13808:	strne	r0, [r9, #40]	; 0x28
   1380c:	strne	r1, [r5, #40]	; 0x28
   13810:	ldr	r0, [r5, #48]	; 0x30
   13814:	cmp	r0, #0
   13818:	ldrne	r1, [r9, #48]	; 0x30
   1381c:	strne	r0, [r9, #48]	; 0x30
   13820:	strne	r1, [r5, #48]	; 0x30
   13824:	ldr	r1, [r9, #52]	; 0x34
   13828:	ldr	r0, [r9, #56]	; 0x38
   1382c:	bl	166f4 <__assert_fail@plt+0x4778>
   13830:	ldr	r0, [r5, #56]	; 0x38
   13834:	add	r1, sp, #48	; 0x30
   13838:	mov	r2, #0
   1383c:	str	r0, [r9, #56]	; 0x38
   13840:	ldr	r0, [r5, #52]	; 0x34
   13844:	str	r0, [r9, #52]	; 0x34
   13848:	mov	r0, #0
   1384c:	str	r0, [r5, #52]	; 0x34
   13850:	str	r0, [r5, #56]	; 0x38
   13854:	mov	r0, #1
   13858:	strh	r0, [r9, #32]
   1385c:	mov	r0, #2
   13860:	bl	11b14 <sigprocmask@plt>
   13864:	movw	r0, #62232	; 0xf318
   13868:	movt	r0, #2
   1386c:	ldrb	r0, [r0]
   13870:	cmp	r0, #0
   13874:	beq	1372c <__assert_fail@plt+0x17b0>
   13878:	movw	r0, #62392	; 0xf3b8
   1387c:	movt	r0, #2
   13880:	ldr	r0, [r0]
   13884:	ldm	r9, {r2, r3}
   13888:	ldr	r7, [r9, #64]	; 0x40
   1388c:	sub	r1, r7, #1
   13890:	cmp	r1, #1
   13894:	bhi	13954 <__assert_fail@plt+0x19d8>
   13898:	movw	r6, #56288	; 0xdbe0
   1389c:	movw	r1, #57126	; 0xdf26
   138a0:	cmp	r7, #2
   138a4:	movt	r6, #1
   138a8:	movt	r1, #1
   138ac:	moveq	r1, r6
   138b0:	b	13968 <__assert_fail@plt+0x19ec>
   138b4:	ldr	r7, [r5, #8]
   138b8:	movw	r1, #56299	; 0xdbeb
   138bc:	movt	r1, #1
   138c0:	cmp	r7, #0
   138c4:	movne	r1, r7
   138c8:	ldr	r4, [r5, #44]	; 0x2c
   138cc:	add	r9, r5, #20
   138d0:	ldr	lr, [r5, #36]	; 0x24
   138d4:	ldr	r2, [r5, #40]	; 0x28
   138d8:	ldr	sl, [r5, #12]
   138dc:	ldm	r9, {r6, r7, r9}
   138e0:	ldr	ip, [r5, #48]	; 0x30
   138e4:	cmp	r4, #0
   138e8:	ldrne	r4, [r4]
   138ec:	str	ip, [sp, #36]	; 0x24
   138f0:	movweq	r4, #56301	; 0xdbed
   138f4:	movteq	r4, #1
   138f8:	str	r4, [sp, #32]
   138fc:	movw	r4, #56541	; 0xdcdd
   13900:	movt	r4, #1
   13904:	str	r4, [sp]
   13908:	stmib	sp, {r1, sl}
   1390c:	add	r1, sp, #12
   13910:	stm	r1, {r6, r7, r9, lr}
   13914:	str	r2, [sp, #28]
   13918:	mov	r2, r3
   1391c:	movw	r1, #56205	; 0xdb8d
   13920:	ldr	r3, [sp, #44]	; 0x2c
   13924:	movt	r1, #1
   13928:	bl	11d60 <fprintf@plt>
   1392c:	mov	r0, #224	; 0xe0
   13930:	bl	18548 <argp_parse@@Base+0x1b38>
   13934:	cmp	r0, #0
   13938:	bne	134cc <__assert_fail@plt+0x1550>
   1393c:	movw	r1, #57017	; 0xdeb9
   13940:	movt	r1, #1
   13944:	mov	r0, #3
   13948:	bl	11e68 <syslog@plt>
   1394c:	mvn	r0, #0
   13950:	bl	11d18 <exit@plt>
   13954:	ldr	r7, [r9, #8]
   13958:	movw	r1, #56299	; 0xdbeb
   1395c:	movt	r1, #1
   13960:	cmp	r7, #0
   13964:	movne	r1, r7
   13968:	ldr	r4, [r9, #44]	; 0x2c
   1396c:	ldr	sl, [r9, #12]
   13970:	ldr	r5, [r9, #48]	; 0x30
   13974:	ldr	lr, [r9, #36]	; 0x24
   13978:	ldr	r8, [r9, #20]
   1397c:	ldr	r6, [r9, #24]
   13980:	ldr	r7, [r9, #28]
   13984:	ldr	ip, [r9, #40]	; 0x28
   13988:	cmp	r4, #0
   1398c:	ldrne	r4, [r4]
   13990:	str	r5, [sp, #36]	; 0x24
   13994:	movweq	r4, #56301	; 0xdbed
   13998:	movteq	r4, #1
   1399c:	str	r4, [sp, #32]
   139a0:	movw	r4, #56536	; 0xdcd8
   139a4:	movt	r4, #1
   139a8:	str	r4, [sp]
   139ac:	stmib	sp, {r1, sl}
   139b0:	add	r1, sp, #16
   139b4:	str	r8, [sp, #12]
   139b8:	stm	r1, {r6, r7, lr}
   139bc:	movw	r1, #56205	; 0xdb8d
   139c0:	str	ip, [sp, #28]
   139c4:	movt	r1, #1
   139c8:	bl	11d60 <fprintf@plt>
   139cc:	mov	r0, r9
   139d0:	sub	sp, fp, #28
   139d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139d8:	movw	r1, #56194	; 0xdb82
   139dc:	movt	r1, #1
   139e0:	mov	r0, #3
   139e4:	bl	11e68 <syslog@plt>
   139e8:	mvn	r0, #0
   139ec:	bl	11d18 <exit@plt>
   139f0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   139f4:	add	fp, sp, #24
   139f8:	sub	sp, sp, #32
   139fc:	ldr	r7, [r0, #8]
   13a00:	mov	r8, r2
   13a04:	mov	r9, r1
   13a08:	mov	r6, r0
   13a0c:	cmp	r7, #0
   13a10:	beq	13a84 <__assert_fail@plt+0x1b08>
   13a14:	movw	r1, #56546	; 0xdce2
   13a18:	mov	r0, r7
   13a1c:	movt	r1, #1
   13a20:	bl	11f70 <strspn@plt>
   13a24:	mov	r4, r0
   13a28:	mov	r0, r7
   13a2c:	bl	11d30 <strlen@plt>
   13a30:	mov	r5, #1
   13a34:	cmp	r4, r0
   13a38:	beq	13a88 <__assert_fail@plt+0x1b0c>
   13a3c:	mov	r0, r7
   13a40:	mov	r1, #58	; 0x3a
   13a44:	bl	11d48 <strchr@plt>
   13a48:	cmp	r0, #0
   13a4c:	beq	13a68 <__assert_fail@plt+0x1aec>
   13a50:	movw	r1, #56558	; 0xdcee
   13a54:	mov	r0, r7
   13a58:	movt	r1, #1
   13a5c:	bl	11f70 <strspn@plt>
   13a60:	cmp	r0, #0
   13a64:	bne	13a88 <__assert_fail@plt+0x1b0c>
   13a68:	cmp	r7, #0
   13a6c:	beq	13a84 <__assert_fail@plt+0x1b08>
   13a70:	movw	r0, #62232	; 0xf318
   13a74:	movt	r0, #2
   13a78:	ldrb	r0, [r0]
   13a7c:	cmp	r0, #0
   13a80:	bne	13afc <__assert_fail@plt+0x1b80>
   13a84:	mov	r5, #0
   13a88:	mov	r0, sp
   13a8c:	vmov.i32	q8, #0	; 0x00000000
   13a90:	add	r2, r6, #8
   13a94:	mov	r3, r8
   13a98:	add	r1, r0, #16
   13a9c:	add	r0, r0, #4
   13aa0:	vst1.32	{d16-d17}, [r1]
   13aa4:	vst1.32	{d16-d17}, [r0]
   13aa8:	mov	r0, #1
   13aac:	str	r0, [sp]
   13ab0:	mov	r0, #5
   13ab4:	ldrb	r1, [r6, #70]	; 0x46
   13ab8:	cmp	r1, #0
   13abc:	ldrhne	r1, [r6, #68]	; 0x44
   13ac0:	cmpne	r1, #2
   13ac4:	movne	r0, #9
   13ac8:	strne	r0, [sp]
   13acc:	movne	r0, #13
   13ad0:	cmp	r5, #0
   13ad4:	strne	r0, [sp]
   13ad8:	ldrh	r0, [r6, #68]	; 0x44
   13adc:	str	r0, [sp, #4]
   13ae0:	ldm	r2, {r0, r1, r2}
   13ae4:	str	r9, [sp, #12]
   13ae8:	str	r2, [sp, #8]
   13aec:	mov	r2, sp
   13af0:	bl	11ef8 <getaddrinfo@plt>
   13af4:	sub	sp, fp, #24
   13af8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13afc:	movw	r0, #62392	; 0xf3b8
   13b00:	movw	r1, #56583	; 0xdd07
   13b04:	mov	r2, r7
   13b08:	movt	r0, #2
   13b0c:	movt	r1, #1
   13b10:	ldr	r0, [r0]
   13b14:	bl	11d60 <fprintf@plt>
   13b18:	b	13a84 <__assert_fail@plt+0x1b08>
   13b1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b20:	add	fp, sp, #28
   13b24:	sub	sp, sp, #4
   13b28:	vpush	{d8-d9}
   13b2c:	sub	sp, sp, #24
   13b30:	ldr	r5, [r0, #20]
   13b34:	movw	r6, #56379	; 0xdc3b
   13b38:	mov	r4, r0
   13b3c:	mov	r2, #3
   13b40:	movt	r6, #1
   13b44:	mov	r1, r6
   13b48:	mov	r0, r5
   13b4c:	bl	11f28 <strncmp@plt>
   13b50:	cmp	r0, #0
   13b54:	beq	13b7c <__assert_fail@plt+0x1c00>
   13b58:	movw	r6, #56606	; 0xdd1e
   13b5c:	mov	r0, r5
   13b60:	mov	r2, #3
   13b64:	movt	r6, #1
   13b68:	mov	r1, r6
   13b6c:	bl	11f28 <strncmp@plt>
   13b70:	cmp	r0, #0
   13b74:	moveq	r5, r6
   13b78:	mov	r6, r5
   13b7c:	mov	r0, r6
   13b80:	bl	11b08 <getprotobyname@plt>
   13b84:	cmp	r0, #0
   13b88:	beq	13d80 <__assert_fail@plt+0x1e04>
   13b8c:	ldr	r1, [r0, #8]
   13b90:	mov	r5, r0
   13b94:	add	r2, sp, #20
   13b98:	mov	r0, r4
   13b9c:	bl	139f0 <__assert_fail@plt+0x1a74>
   13ba0:	cmn	r0, #9
   13ba4:	bne	13bdc <__assert_fail@plt+0x1c60>
   13ba8:	ldrh	r1, [r4, #68]	; 0x44
   13bac:	mvn	r0, #8
   13bb0:	cmp	r1, #10
   13bb4:	bne	13d98 <__assert_fail@plt+0x1e1c>
   13bb8:	ldrb	r1, [r4, #70]	; 0x46
   13bbc:	cmp	r1, #0
   13bc0:	beq	13d98 <__assert_fail@plt+0x1e1c>
   13bc4:	mov	r0, #2
   13bc8:	add	r2, sp, #20
   13bcc:	strh	r0, [r4, #68]	; 0x44
   13bd0:	mov	r0, r4
   13bd4:	ldr	r1, [r5, #8]
   13bd8:	bl	139f0 <__assert_fail@plt+0x1a74>
   13bdc:	cmn	r0, #11
   13be0:	beq	13da0 <__assert_fail@plt+0x1e24>
   13be4:	cmp	r0, #0
   13be8:	bne	13d98 <__assert_fail@plt+0x1e1c>
   13bec:	ldr	r5, [sp, #20]
   13bf0:	mov	r6, #0
   13bf4:	mov	r0, #0
   13bf8:	cmp	r5, #0
   13bfc:	beq	13d78 <__assert_fail@plt+0x1dfc>
   13c00:	add	r6, r4, #72	; 0x48
   13c04:	vmov.i32	q4, #0	; 0x00000000
   13c08:	add	r0, r6, #96	; 0x60
   13c0c:	add	r8, r6, #48	; 0x30
   13c10:	add	sl, r6, #32
   13c14:	add	r9, r6, #16
   13c18:	str	r0, [sp, #16]
   13c1c:	add	r0, r6, #80	; 0x50
   13c20:	str	r0, [sp, #12]
   13c24:	add	r0, r6, #64	; 0x40
   13c28:	str	r0, [sp, #8]
   13c2c:	mov	r0, r6
   13c30:	mov	r1, #112	; 0x70
   13c34:	vst1.32	{d8-d9}, [r8]
   13c38:	vst1.32	{d8-d9}, [sl]
   13c3c:	vst1.32	{d8-d9}, [r9]
   13c40:	vst1.32	{d8-d9}, [r0], r1
   13c44:	vst1.32	{d8-d9}, [r0]
   13c48:	ldr	r0, [sp, #16]
   13c4c:	vst1.32	{d8-d9}, [r0]
   13c50:	ldr	r0, [sp, #12]
   13c54:	vst1.32	{d8-d9}, [r0]
   13c58:	ldr	r0, [sp, #8]
   13c5c:	vst1.32	{d8-d9}, [r0]
   13c60:	mov	r0, r6
   13c64:	ldr	r2, [r5, #16]
   13c68:	ldr	r1, [r5, #20]
   13c6c:	bl	11b68 <memcpy@plt>
   13c70:	ldr	r0, [r5, #16]
   13c74:	str	r0, [r4, #200]	; 0xc8
   13c78:	mov	r0, r4
   13c7c:	bl	13404 <__assert_fail@plt+0x1488>
   13c80:	mov	r7, r0
   13c84:	mov	r0, #1
   13c88:	strh	r0, [r7, #32]
   13c8c:	ldr	r0, [r7, #60]	; 0x3c
   13c90:	cmn	r0, #1
   13c94:	bne	13d38 <__assert_fail@plt+0x1dbc>
   13c98:	mov	r0, r7
   13c9c:	bl	12f04 <__assert_fail@plt+0xf88>
   13ca0:	cmp	r0, #0
   13ca4:	bne	13d38 <__assert_fail@plt+0x1dbc>
   13ca8:	ldr	r0, [r7, #16]
   13cac:	cmp	r0, #1
   13cb0:	bne	13cc0 <__assert_fail@plt+0x1d44>
   13cb4:	ldr	r0, [r7, #60]	; 0x3c
   13cb8:	mov	r1, #10
   13cbc:	bl	11e44 <listen@plt>
   13cc0:	ldr	r3, [r7, #60]	; 0x3c
   13cc4:	movw	r1, #62828	; 0xf56c
   13cc8:	movt	r1, #2
   13ccc:	mov	lr, r1
   13cd0:	asr	r0, r3, #31
   13cd4:	and	r2, r3, #31
   13cd8:	add	r0, r3, r0, lsr #27
   13cdc:	asr	r0, r0, #5
   13ce0:	ldr	ip, [r1, r0, lsl #2]
   13ce4:	mov	r1, #1
   13ce8:	orr	r1, ip, r1, lsl r2
   13cec:	str	r1, [lr, r0, lsl #2]
   13cf0:	movw	r0, #62960	; 0xf5f0
   13cf4:	movt	r0, #2
   13cf8:	mov	r1, r0
   13cfc:	ldr	r0, [r0]
   13d00:	add	r0, r0, #1
   13d04:	str	r0, [r1]
   13d08:	movw	r0, #62824	; 0xf568
   13d0c:	movt	r0, #2
   13d10:	ldr	r0, [r0]
   13d14:	cmp	r3, r0
   13d18:	movwgt	r0, #62824	; 0xf568
   13d1c:	movtgt	r0, #2
   13d20:	strgt	r3, [r0]
   13d24:	movw	r0, #62232	; 0xf318
   13d28:	movt	r0, #2
   13d2c:	ldrb	r0, [r0]
   13d30:	cmp	r0, #0
   13d34:	bne	13d48 <__assert_fail@plt+0x1dcc>
   13d38:	ldr	r5, [r5, #28]
   13d3c:	cmp	r5, #0
   13d40:	bne	13c2c <__assert_fail@plt+0x1cb0>
   13d44:	b	13d70 <__assert_fail@plt+0x1df4>
   13d48:	movw	r0, #62392	; 0xf3b8
   13d4c:	ldr	r2, [r7, #48]	; 0x30
   13d50:	movw	r1, #56515	; 0xdcc3
   13d54:	movt	r0, #2
   13d58:	movt	r1, #1
   13d5c:	ldr	r0, [r0]
   13d60:	bl	11d60 <fprintf@plt>
   13d64:	ldr	r5, [r5, #28]
   13d68:	cmp	r5, #0
   13d6c:	bne	13c2c <__assert_fail@plt+0x1cb0>
   13d70:	ldr	r0, [sp, #20]
   13d74:	mov	r6, #0
   13d78:	bl	11eec <freeaddrinfo@plt>
   13d7c:	b	13e10 <__assert_fail@plt+0x1e94>
   13d80:	ldr	r2, [r4, #20]
   13d84:	movw	r1, #56610	; 0xdd22
   13d88:	mov	r0, #3
   13d8c:	movt	r1, #1
   13d90:	bl	11e68 <syslog@plt>
   13d94:	b	13e0c <__assert_fail@plt+0x1e90>
   13d98:	bl	11b44 <gai_strerror@plt>
   13d9c:	b	13dac <__assert_fail@plt+0x1e30>
   13da0:	bl	11d78 <__errno_location@plt>
   13da4:	ldr	r0, [r0]
   13da8:	bl	11cdc <strerror@plt>
   13dac:	mov	r5, r0
   13db0:	movw	r0, #62232	; 0xf318
   13db4:	ldr	r2, [r4, #8]
   13db8:	movt	r0, #2
   13dbc:	ldrb	r0, [r0]
   13dc0:	cmp	r2, #0
   13dc4:	beq	13de8 <__assert_fail@plt+0x1e6c>
   13dc8:	cmp	r0, #0
   13dcc:	bne	13e24 <__assert_fail@plt+0x1ea8>
   13dd0:	ldr	r0, [r4, #20]
   13dd4:	ldr	r3, [r4, #12]
   13dd8:	movw	r1, #56666	; 0xdd5a
   13ddc:	movt	r1, #1
   13de0:	stm	sp, {r0, r5}
   13de4:	b	13e04 <__assert_fail@plt+0x1e88>
   13de8:	cmp	r0, #0
   13dec:	bne	13e50 <__assert_fail@plt+0x1ed4>
   13df0:	ldr	r2, [r4, #12]
   13df4:	ldr	r3, [r4, #20]
   13df8:	movw	r1, #56669	; 0xdd5d
   13dfc:	str	r5, [sp]
   13e00:	movt	r1, #1
   13e04:	mov	r0, #3
   13e08:	bl	11e68 <syslog@plt>
   13e0c:	mov	r6, #1
   13e10:	mov	r0, r6
   13e14:	sub	sp, fp, #48	; 0x30
   13e18:	vpop	{d8-d9}
   13e1c:	add	sp, sp, #4
   13e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e24:	movw	r0, #62392	; 0xf3b8
   13e28:	ldr	r1, [r4, #20]
   13e2c:	ldr	r3, [r4, #12]
   13e30:	movt	r0, #2
   13e34:	ldr	r0, [r0]
   13e38:	stm	sp, {r1, r5}
   13e3c:	movw	r1, #56631	; 0xdd37
   13e40:	movt	r1, #1
   13e44:	bl	11d60 <fprintf@plt>
   13e48:	ldr	r2, [r4, #8]
   13e4c:	b	13dd0 <__assert_fail@plt+0x1e54>
   13e50:	movw	r0, #62392	; 0xf3b8
   13e54:	ldr	r2, [r4, #12]
   13e58:	ldr	r3, [r4, #20]
   13e5c:	movw	r1, #56692	; 0xdd74
   13e60:	str	r5, [sp]
   13e64:	movt	r0, #2
   13e68:	movt	r1, #1
   13e6c:	ldr	r0, [r0]
   13e70:	bl	11d60 <fprintf@plt>
   13e74:	b	13df0 <__assert_fail@plt+0x1e74>
   13e78:	movw	r1, #56020	; 0xdad4
   13e7c:	movt	r1, #1
   13e80:	b	11ec8 <fopen64@plt>
   13e84:	cmp	r0, #0
   13e88:	bxeq	lr
   13e8c:	b	11df0 <fclose@plt>
   13e90:	push	{r4, sl, fp, lr}
   13e94:	add	fp, sp, #8
   13e98:	mov	r4, r0
   13e9c:	ldr	r0, [r0, #8]
   13ea0:	bl	17dc0 <argp_parse@@Base+0x13b0>
   13ea4:	ldr	r0, [r4, #12]
   13ea8:	bl	17dc0 <argp_parse@@Base+0x13b0>
   13eac:	ldr	r0, [r4, #20]
   13eb0:	bl	17dc0 <argp_parse@@Base+0x13b0>
   13eb4:	ldr	r0, [r4, #36]	; 0x24
   13eb8:	bl	17dc0 <argp_parse@@Base+0x13b0>
   13ebc:	ldr	r0, [r4, #40]	; 0x28
   13ec0:	bl	17dc0 <argp_parse@@Base+0x13b0>
   13ec4:	ldr	r0, [r4, #48]	; 0x30
   13ec8:	bl	17dc0 <argp_parse@@Base+0x13b0>
   13ecc:	ldr	r1, [r4, #52]	; 0x34
   13ed0:	ldr	r0, [r4, #56]	; 0x38
   13ed4:	pop	{r4, sl, fp, lr}
   13ed8:	b	166f4 <__assert_fail@plt+0x4778>
   13edc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ee0:	add	fp, sp, #28
   13ee4:	sub	sp, sp, #4
   13ee8:	movw	r6, #62984	; 0xf608
   13eec:	mov	r4, r0
   13ef0:	movt	r6, #2
   13ef4:	ldr	r0, [r6]
   13ef8:	cmp	r0, #0
   13efc:	beq	13f70 <__assert_fail@plt+0x1ff4>
   13f00:	movw	r9, #62976	; 0xf600
   13f04:	movt	r9, #2
   13f08:	ldr	r1, [r9]
   13f0c:	add	r0, r0, r1
   13f10:	movw	r1, #56724	; 0xdd94
   13f14:	movt	r1, #1
   13f18:	bl	11ad8 <strcspn@plt>
   13f1c:	mov	r5, r0
   13f20:	add	r0, r0, #1
   13f24:	bl	18548 <argp_parse@@Base+0x1b38>
   13f28:	cmp	r0, #0
   13f2c:	str	r0, [r4, #8]
   13f30:	beq	13f9c <__assert_fail@plt+0x2020>
   13f34:	ldr	r8, [r9]
   13f38:	ldr	r6, [r6]
   13f3c:	mov	r2, r5
   13f40:	mov	r7, r0
   13f44:	add	r1, r6, r8
   13f48:	bl	11b68 <memcpy@plt>
   13f4c:	mov	sl, #0
   13f50:	add	r0, r8, r5
   13f54:	strb	sl, [r7, r5]
   13f58:	str	r0, [r9]
   13f5c:	ldrb	r1, [r6, r0]
   13f60:	cmp	r1, #0
   13f64:	beq	13f7c <__assert_fail@plt+0x2000>
   13f68:	add	r0, r0, #1
   13f6c:	str	r0, [r9]
   13f70:	mov	r0, r4
   13f74:	sub	sp, fp, #28
   13f78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f7c:	mov	r0, r6
   13f80:	bl	17dc0 <argp_parse@@Base+0x13b0>
   13f84:	movw	r0, #62984	; 0xf608
   13f88:	movt	r0, #2
   13f8c:	str	sl, [r0]
   13f90:	mov	r0, r4
   13f94:	sub	sp, fp, #28
   13f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f9c:	movw	r1, #56726	; 0xdd96
   13fa0:	mov	r0, #3
   13fa4:	movt	r1, #1
   13fa8:	bl	11e68 <syslog@plt>
   13fac:	mvn	r0, #0
   13fb0:	bl	11d18 <exit@plt>
   13fb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13fb8:	add	fp, sp, #28
   13fbc:	sub	sp, sp, #28
   13fc0:	mov	sl, r0
   13fc4:	movw	r0, #62984	; 0xf608
   13fc8:	mov	r8, #0
   13fcc:	movt	r0, #2
   13fd0:	str	r8, [sp, #24]
   13fd4:	str	r8, [sp, #20]
   13fd8:	ldr	r0, [r0]
   13fdc:	cmp	r0, #0
   13fe0:	beq	14000 <__assert_fail@plt+0x2084>
   13fe4:	movw	r6, #62408	; 0xf3c8
   13fe8:	movt	r6, #2
   13fec:	mov	r0, r6
   13ff0:	bl	13edc <__assert_fail@plt+0x1f60>
   13ff4:	mov	r0, r6
   13ff8:	sub	sp, fp, #28
   13ffc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14000:	movw	r4, #62408	; 0xf3c8
   14004:	mov	r9, r2
   14008:	str	r1, [sp, #8]
   1400c:	mov	r1, #0
   14010:	mov	r2, #224	; 0xe0
   14014:	movt	r4, #2
   14018:	mov	r0, r4
   1401c:	bl	11da8 <memset@plt>
   14020:	movw	r5, #62232	; 0xf318
   14024:	mov	r1, #0
   14028:	mov	r0, #0
   1402c:	movt	r5, #2
   14030:	add	r7, r5, #8
   14034:	add	r6, r5, #12
   14038:	b	14054 <__assert_fail@plt+0x20d8>
   1403c:	ldr	r1, [sp, #20]
   14040:	ldr	r0, [sp, #24]
   14044:	ldr	r6, [sp, #12]
   14048:	movw	r5, #62232	; 0xf318
   1404c:	mov	r8, #0
   14050:	movt	r5, #2
   14054:	bl	166f4 <__assert_fail@plt+0x4778>
   14058:	ldr	r0, [r4, #8]
   1405c:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14060:	ldr	r0, [r4, #12]
   14064:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14068:	ldr	r0, [r4, #20]
   1406c:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14070:	ldr	r0, [r4, #36]	; 0x24
   14074:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14078:	ldr	r0, [r4, #40]	; 0x28
   1407c:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14080:	ldr	r0, [r4, #48]	; 0x30
   14084:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14088:	ldr	r1, [r4, #52]	; 0x34
   1408c:	ldr	r0, [r4, #56]	; 0x38
   14090:	bl	166f4 <__assert_fail@plt+0x4778>
   14094:	mov	r0, r4
   14098:	mov	r1, #0
   1409c:	mov	r2, #224	; 0xe0
   140a0:	bl	11da8 <memset@plt>
   140a4:	mov	r0, r7
   140a8:	mov	r1, r6
   140ac:	mov	r2, #10
   140b0:	mov	r3, sl
   140b4:	bl	11a9c <__getdelim@plt>
   140b8:	cmp	r0, #0
   140bc:	blt	14794 <__assert_fail@plt+0x2818>
   140c0:	cmp	r0, #0
   140c4:	beq	140e8 <__assert_fail@plt+0x216c>
   140c8:	ldr	r1, [r5, #8]
   140cc:	sub	r0, r0, #1
   140d0:	ldrb	r2, [r1, r0]
   140d4:	cmp	r2, #10
   140d8:	strbeq	r8, [r1, r0]
   140dc:	ldr	r0, [r9]
   140e0:	add	r0, r0, #1
   140e4:	str	r0, [r9]
   140e8:	ldr	r0, [r5, #8]
   140ec:	ldrb	r1, [r0]
   140f0:	cmp	r1, #35	; 0x23
   140f4:	cmpne	r1, #0
   140f8:	bne	1411c <__assert_fail@plt+0x21a0>
   140fc:	mov	r0, r7
   14100:	mov	r1, r6
   14104:	mov	r2, #10
   14108:	mov	r3, sl
   1410c:	bl	11a9c <__getdelim@plt>
   14110:	cmp	r0, #0
   14114:	bge	140c0 <__assert_fail@plt+0x2144>
   14118:	b	14784 <__assert_fail@plt+0x2808>
   1411c:	movw	r1, #57409	; 0xe041
   14120:	add	r2, sp, #24
   14124:	add	r3, sp, #20
   14128:	str	r6, [sp, #12]
   1412c:	movt	r1, #1
   14130:	bl	163ac <__assert_fail@plt+0x4430>
   14134:	cmp	r0, #0
   14138:	bne	1403c <__assert_fail@plt+0x20c0>
   1413c:	ldr	r0, [sp, #24]
   14140:	cmp	r0, #5
   14144:	bgt	141d8 <__assert_fail@plt+0x225c>
   14148:	cmp	r0, #1
   1414c:	bne	14270 <__assert_fail@plt+0x22f4>
   14150:	ldr	r0, [sp, #20]
   14154:	ldr	r8, [r0]
   14158:	mov	r0, r8
   1415c:	bl	11d30 <strlen@plt>
   14160:	sub	r0, r0, #1
   14164:	ldrb	r1, [r8, r0]
   14168:	cmp	r1, #58	; 0x3a
   1416c:	bne	14270 <__assert_fail@plt+0x22f4>
   14170:	mov	r1, #0
   14174:	strb	r1, [r8, r0]
   14178:	movw	r0, #62996	; 0xf614
   1417c:	movt	r0, #2
   14180:	ldr	r0, [r0]
   14184:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14188:	ldr	r0, [sp, #20]
   1418c:	movw	r1, #56299	; 0xdbeb
   14190:	movt	r1, #1
   14194:	ldr	r8, [r0]
   14198:	mov	r0, r8
   1419c:	bl	11ab4 <strcmp@plt>
   141a0:	cmp	r0, #0
   141a4:	beq	1403c <__assert_fail@plt+0x20c0>
   141a8:	movw	r0, #57409	; 0xe041
   141ac:	cmp	r8, #0
   141b0:	movt	r0, #1
   141b4:	moveq	r8, r0
   141b8:	mov	r0, r8
   141bc:	bl	11bd4 <strdup@plt>
   141c0:	cmp	r0, #0
   141c4:	beq	148c0 <__assert_fail@plt+0x2944>
   141c8:	movw	r1, #62996	; 0xf614
   141cc:	movt	r1, #2
   141d0:	str	r0, [r1]
   141d4:	b	1403c <__assert_fail@plt+0x20c0>
   141d8:	ldr	r0, [sp, #8]
   141dc:	mov	r1, #58	; 0x3a
   141e0:	str	r0, [r4]
   141e4:	ldr	r0, [r9]
   141e8:	str	r0, [r4, #4]
   141ec:	ldr	r0, [sp, #20]
   141f0:	ldr	r8, [r0]
   141f4:	mov	r0, r8
   141f8:	bl	11e38 <strrchr@plt>
   141fc:	cmp	r0, #0
   14200:	beq	14284 <__assert_fail@plt+0x2308>
   14204:	movw	r1, #56299	; 0xdbeb
   14208:	mov	r6, r0
   1420c:	mov	r0, #0
   14210:	strb	r0, [r6], #1
   14214:	mov	r0, r8
   14218:	movt	r1, #1
   1421c:	bl	11ab4 <strcmp@plt>
   14220:	cmp	r0, #0
   14224:	mov	r5, #1
   14228:	beq	14268 <__assert_fail@plt+0x22ec>
   1422c:	movw	r0, #57409	; 0xe041
   14230:	cmp	r8, #0
   14234:	movt	r0, #1
   14238:	moveq	r8, r0
   1423c:	mov	r0, r8
   14240:	bl	11bd4 <strdup@plt>
   14244:	cmp	r0, #0
   14248:	beq	148c0 <__assert_fail@plt+0x2944>
   1424c:	movw	r2, #62976	; 0xf600
   14250:	mov	r1, #0
   14254:	movt	r2, #2
   14258:	str	r1, [r2]
   1425c:	movw	r1, #62984	; 0xf608
   14260:	movt	r1, #2
   14264:	str	r0, [r1]
   14268:	mov	r8, r6
   1426c:	b	142cc <__assert_fail@plt+0x2350>
   14270:	ldr	r3, [r9]
   14274:	movw	r1, #56737	; 0xdda1
   14278:	mov	r0, #3
   1427c:	movt	r1, #1
   14280:	b	14740 <__assert_fail@plt+0x27c4>
   14284:	movw	r0, #62996	; 0xf614
   14288:	mov	r5, #1
   1428c:	movt	r0, #2
   14290:	ldr	r0, [r0]
   14294:	cmp	r0, #0
   14298:	beq	142cc <__assert_fail@plt+0x2350>
   1429c:	bl	11bd4 <strdup@plt>
   142a0:	cmp	r0, #0
   142a4:	beq	148c0 <__assert_fail@plt+0x2944>
   142a8:	movw	r2, #62976	; 0xf600
   142ac:	mov	r1, #0
   142b0:	movt	r2, #2
   142b4:	str	r1, [r2]
   142b8:	movw	r1, #62984	; 0xf608
   142bc:	movt	r1, #2
   142c0:	str	r0, [r1]
   142c4:	ldr	r0, [sp, #20]
   142c8:	ldr	r8, [r0]
   142cc:	movw	r0, #62232	; 0xf318
   142d0:	mov	r2, #7
   142d4:	movt	r0, #2
   142d8:	add	r1, r0, #20
   142dc:	mov	r0, r8
   142e0:	bl	11f28 <strncmp@plt>
   142e4:	cmp	r0, #0
   142e8:	beq	14320 <__assert_fail@plt+0x23a4>
   142ec:	movw	r0, #57409	; 0xe041
   142f0:	cmp	r8, #0
   142f4:	movt	r0, #1
   142f8:	moveq	r8, r0
   142fc:	mov	r0, r8
   14300:	bl	11bd4 <strdup@plt>
   14304:	cmp	r0, #0
   14308:	beq	148c0 <__assert_fail@plt+0x2944>
   1430c:	mov	r1, #0
   14310:	mov	r2, r4
   14314:	str	r1, [r4, #64]	; 0x40
   14318:	str	r0, [r4, #12]
   1431c:	b	14364 <__assert_fail@plt+0x23e8>
   14320:	mov	r0, r8
   14324:	mov	r6, r4
   14328:	ldrb	r1, [r0, #7]!
   1432c:	cmp	r1, #43	; 0x2b
   14330:	bne	14350 <__assert_fail@plt+0x23d4>
   14334:	mov	r0, #2
   14338:	str	r0, [r4, #64]	; 0x40
   1433c:	add	r0, r8, #8
   14340:	bl	11bd4 <strdup@plt>
   14344:	cmp	r0, #0
   14348:	bne	14360 <__assert_fail@plt+0x23e4>
   1434c:	b	148c0 <__assert_fail@plt+0x2944>
   14350:	str	r5, [r4, #64]	; 0x40
   14354:	bl	11bd4 <strdup@plt>
   14358:	cmp	r0, #0
   1435c:	beq	148c0 <__assert_fail@plt+0x2944>
   14360:	str	r0, [r6, #12]
   14364:	ldr	r6, [sp, #20]
   14368:	movw	r1, #56763	; 0xddbb
   1436c:	movt	r1, #1
   14370:	ldr	r8, [r6, #4]
   14374:	mov	r0, r8
   14378:	bl	11ab4 <strcmp@plt>
   1437c:	cmp	r0, #0
   14380:	beq	14408 <__assert_fail@plt+0x248c>
   14384:	movw	r1, #56770	; 0xddc2
   14388:	mov	r0, r8
   1438c:	movt	r1, #1
   14390:	bl	11ab4 <strcmp@plt>
   14394:	cmp	r0, #0
   14398:	beq	14410 <__assert_fail@plt+0x2494>
   1439c:	movw	r1, #56776	; 0xddc8
   143a0:	mov	r0, r8
   143a4:	movt	r1, #1
   143a8:	bl	11ab4 <strcmp@plt>
   143ac:	cmp	r0, #0
   143b0:	beq	14418 <__assert_fail@plt+0x249c>
   143b4:	movw	r1, #56780	; 0xddcc
   143b8:	mov	r0, r8
   143bc:	movt	r1, #1
   143c0:	bl	11ab4 <strcmp@plt>
   143c4:	cmp	r0, #0
   143c8:	beq	14420 <__assert_fail@plt+0x24a4>
   143cc:	movw	r1, #56790	; 0xddd6
   143d0:	mov	r0, r8
   143d4:	movt	r1, #1
   143d8:	bl	11ab4 <strcmp@plt>
   143dc:	cmp	r0, #0
   143e0:	beq	14428 <__assert_fail@plt+0x24ac>
   143e4:	ldr	r3, [r9]
   143e8:	ldr	r2, [sp, #8]
   143ec:	movw	r1, #56794	; 0xddda
   143f0:	mov	r0, #4
   143f4:	movt	r1, #1
   143f8:	bl	11e68 <syslog@plt>
   143fc:	ldr	r6, [sp, #20]
   14400:	mvn	r0, #0
   14404:	b	1442c <__assert_fail@plt+0x24b0>
   14408:	str	r5, [r4, #16]
   1440c:	b	14430 <__assert_fail@plt+0x24b4>
   14410:	mov	r0, #2
   14414:	b	1442c <__assert_fail@plt+0x24b0>
   14418:	mov	r0, #4
   1441c:	b	1442c <__assert_fail@plt+0x24b0>
   14420:	mov	r0, #5
   14424:	b	1442c <__assert_fail@plt+0x24b0>
   14428:	mov	r0, #3
   1442c:	str	r0, [r4, #16]
   14430:	ldr	r0, [r6, #8]
   14434:	movw	r1, #57409	; 0xe041
   14438:	movt	r1, #1
   1443c:	cmp	r0, #0
   14440:	moveq	r0, r1
   14444:	bl	11bd4 <strdup@plt>
   14448:	cmp	r0, #0
   1444c:	beq	148c0 <__assert_fail@plt+0x2944>
   14450:	mov	r1, #2
   14454:	mov	r2, #3
   14458:	mov	r8, r0
   1445c:	strh	r1, [r4, #68]	; 0x44
   14460:	movw	r1, #56379	; 0xdc3b
   14464:	str	r0, [r4, #20]
   14468:	strb	r5, [r4, #70]	; 0x46
   1446c:	movt	r1, #1
   14470:	bl	11f28 <strncmp@plt>
   14474:	cmp	r0, #0
   14478:	beq	14498 <__assert_fail@plt+0x251c>
   1447c:	movw	r1, #56606	; 0xdd1e
   14480:	mov	r0, r8
   14484:	mov	r2, #3
   14488:	movt	r1, #1
   1448c:	bl	11f28 <strncmp@plt>
   14490:	cmp	r0, #0
   14494:	bne	144c8 <__assert_fail@plt+0x254c>
   14498:	ldrb	r0, [r8, #3]
   1449c:	cmp	r0, #52	; 0x34
   144a0:	beq	144c0 <__assert_fail@plt+0x2544>
   144a4:	cmp	r0, #54	; 0x36
   144a8:	bne	144c8 <__assert_fail@plt+0x254c>
   144ac:	mov	r0, #0
   144b0:	mov	r1, r4
   144b4:	strb	r0, [r4, #70]	; 0x46
   144b8:	mov	r0, #10
   144bc:	b	144c4 <__assert_fail@plt+0x2548>
   144c0:	mov	r0, #2
   144c4:	strh	r0, [r4, #68]	; 0x44
   144c8:	ldr	r0, [sp, #20]
   144cc:	mov	r1, #46	; 0x2e
   144d0:	ldr	r8, [r0, #12]
   144d4:	mov	r0, r8
   144d8:	bl	11d48 <strchr@plt>
   144dc:	cmp	r0, #0
   144e0:	beq	144fc <__assert_fail@plt+0x2580>
   144e4:	mov	r5, r0
   144e8:	mov	r0, #0
   144ec:	strb	r0, [r5], #1
   144f0:	ldr	r0, [sp, #20]
   144f4:	ldr	r8, [r0, #12]
   144f8:	b	14500 <__assert_fail@plt+0x2584>
   144fc:	mov	r5, #0
   14500:	movw	r1, #56820	; 0xddf4
   14504:	mov	r0, r8
   14508:	movt	r1, #1
   1450c:	bl	11ab4 <strcmp@plt>
   14510:	cmp	r0, #0
   14514:	beq	1455c <__assert_fail@plt+0x25e0>
   14518:	movw	r1, #56818	; 0xddf2
   1451c:	mov	r0, r8
   14520:	movt	r1, #1
   14524:	bl	11ab4 <strcmp@plt>
   14528:	cmp	r0, #0
   1452c:	beq	14578 <__assert_fail@plt+0x25fc>
   14530:	ldr	r3, [r9]
   14534:	ldr	r2, [sp, #8]
   14538:	movw	r1, #56825	; 0xddf9
   1453c:	mov	r0, #4
   14540:	movt	r1, #1
   14544:	bl	11e68 <syslog@plt>
   14548:	mov	r8, #0
   1454c:	mov	r6, r4
   14550:	cmp	r5, #0
   14554:	bne	1458c <__assert_fail@plt+0x2610>
   14558:	b	145cc <__assert_fail@plt+0x2650>
   1455c:	mov	r0, #1
   14560:	mov	r6, r4
   14564:	mov	r8, #0
   14568:	str	r0, [r4, #24]
   1456c:	cmp	r5, #0
   14570:	bne	1458c <__assert_fail@plt+0x2610>
   14574:	b	145cc <__assert_fail@plt+0x2650>
   14578:	mov	r8, #0
   1457c:	mov	r6, r4
   14580:	str	r8, [r4, #24]
   14584:	cmp	r5, #0
   14588:	beq	145cc <__assert_fail@plt+0x2650>
   1458c:	mov	r0, r5
   14590:	add	r1, sp, #16
   14594:	mov	r2, #10
   14598:	bl	11d24 <strtoul@plt>
   1459c:	str	r0, [r6, #28]
   145a0:	ldr	r0, [sp, #16]
   145a4:	ldrb	r0, [r0]
   145a8:	cmp	r0, #0
   145ac:	beq	145cc <__assert_fail@plt+0x2650>
   145b0:	ldr	r3, [r9]
   145b4:	ldr	r2, [sp, #8]
   145b8:	movw	r1, #56847	; 0xde0f
   145bc:	mov	r0, #4
   145c0:	str	r5, [sp]
   145c4:	movt	r1, #1
   145c8:	bl	11e68 <syslog@plt>
   145cc:	ldr	r0, [r6, #64]	; 0x40
   145d0:	sub	r0, r0, #1
   145d4:	cmp	r0, #1
   145d8:	bhi	14624 <__assert_fail@plt+0x26a8>
   145dc:	str	r8, [r6, #24]
   145e0:	movw	r1, #56379	; 0xdc3b
   145e4:	mov	r2, #3
   145e8:	ldr	r0, [r6, #20]
   145ec:	movt	r1, #1
   145f0:	bl	11f28 <strncmp@plt>
   145f4:	cmp	r0, #0
   145f8:	beq	14618 <__assert_fail@plt+0x269c>
   145fc:	ldr	r0, [r6, #12]
   14600:	ldr	r3, [r9]
   14604:	movw	r1, #56875	; 0xde2b
   14608:	movt	r1, #1
   1460c:	str	r0, [sp]
   14610:	mov	r0, #3
   14614:	b	14740 <__assert_fail@plt+0x27c4>
   14618:	ldr	r0, [r6, #16]
   1461c:	cmp	r0, #1
   14620:	bne	1474c <__assert_fail@plt+0x27d0>
   14624:	ldr	r0, [sp, #20]
   14628:	movw	r1, #57409	; 0xe041
   1462c:	movt	r1, #1
   14630:	ldr	r0, [r0, #16]
   14634:	cmp	r0, #0
   14638:	moveq	r0, r1
   1463c:	bl	11bd4 <strdup@plt>
   14640:	cmp	r0, #0
   14644:	beq	148c0 <__assert_fail@plt+0x2944>
   14648:	mov	r1, #58	; 0x3a
   1464c:	mov	r8, r0
   14650:	str	r0, [r4, #36]	; 0x24
   14654:	bl	11d48 <strchr@plt>
   14658:	movw	r5, #61896	; 0xf1c8
   1465c:	cmp	r0, #0
   14660:	movt	r5, #2
   14664:	bne	1467c <__assert_fail@plt+0x2700>
   14668:	mov	r0, r8
   1466c:	mov	r1, #46	; 0x2e
   14670:	bl	11d48 <strchr@plt>
   14674:	cmp	r0, #0
   14678:	beq	14768 <__assert_fail@plt+0x27ec>
   1467c:	mov	r8, #0
   14680:	strb	r8, [r0], #1
   14684:	bl	11bd4 <strdup@plt>
   14688:	cmp	r0, #0
   1468c:	beq	148c0 <__assert_fail@plt+0x2944>
   14690:	str	r0, [r4, #40]	; 0x28
   14694:	ldr	r0, [sp, #20]
   14698:	movw	r1, #57409	; 0xe041
   1469c:	mov	r6, r4
   146a0:	movt	r1, #1
   146a4:	ldr	r0, [r0, #20]
   146a8:	cmp	r0, #0
   146ac:	moveq	r0, r1
   146b0:	bl	11bd4 <strdup@plt>
   146b4:	cmp	r0, #0
   146b8:	beq	148c0 <__assert_fail@plt+0x2944>
   146bc:	movw	r1, #56964	; 0xde84
   146c0:	str	r0, [r6, #48]	; 0x30
   146c4:	movt	r1, #1
   146c8:	bl	11ab4 <strcmp@plt>
   146cc:	cmp	r0, #0
   146d0:	bne	148b4 <__assert_fail@plt+0x2938>
   146d4:	ldr	r0, [r5]
   146d8:	cmp	r0, #0
   146dc:	beq	14724 <__assert_fail@plt+0x27a8>
   146e0:	ldr	r1, [r6, #12]
   146e4:	ldr	r6, [r6, #16]
   146e8:	mov	r8, r5
   146ec:	ldr	r2, [r8, #4]
   146f0:	cmp	r2, r6
   146f4:	bne	1470c <__assert_fail@plt+0x2790>
   146f8:	mov	r5, r1
   146fc:	bl	11ab4 <strcmp@plt>
   14700:	mov	r1, r5
   14704:	cmp	r0, #0
   14708:	beq	147a4 <__assert_fail@plt+0x2828>
   1470c:	ldr	r0, [r8, #16]!
   14710:	cmp	r0, #0
   14714:	bne	146ec <__assert_fail@plt+0x2770>
   14718:	mov	r8, #0
   1471c:	mov	r6, r4
   14720:	b	14728 <__assert_fail@plt+0x27ac>
   14724:	ldr	r1, [r6, #12]
   14728:	str	r8, [r6, #44]	; 0x2c
   1472c:	mov	r0, #3
   14730:	ldr	r3, [r9]
   14734:	str	r1, [sp]
   14738:	movw	r1, #56973	; 0xde8d
   1473c:	movt	r1, #1
   14740:	ldr	r2, [sp, #8]
   14744:	bl	11e68 <syslog@plt>
   14748:	b	1403c <__assert_fail@plt+0x20c0>
   1474c:	ldr	r0, [r6, #12]
   14750:	ldr	r3, [r9]
   14754:	movw	r1, #56918	; 0xde56
   14758:	movt	r1, #1
   1475c:	str	r0, [sp]
   14760:	mov	r0, #3
   14764:	b	14740 <__assert_fail@plt+0x27c4>
   14768:	movw	r0, #57409	; 0xe041
   1476c:	movt	r0, #1
   14770:	bl	11bd4 <strdup@plt>
   14774:	cmp	r0, #0
   14778:	mov	r8, #0
   1477c:	bne	14690 <__assert_fail@plt+0x2714>
   14780:	b	148c0 <__assert_fail@plt+0x2944>
   14784:	mov	r6, #0
   14788:	mov	r0, r6
   1478c:	sub	sp, fp, #28
   14790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14794:	mov	r6, #0
   14798:	mov	r0, r6
   1479c:	sub	sp, fp, #28
   147a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   147a4:	ldrsh	r1, [r8, #10]
   147a8:	movw	r0, #62408	; 0xf3c8
   147ac:	mov	r6, r4
   147b0:	movt	r0, #2
   147b4:	str	r8, [r0, #44]	; 0x2c
   147b8:	str	r1, [r0, #24]
   147bc:	ldr	r0, [sp, #24]
   147c0:	sub	r1, r0, #5
   147c4:	sub	r0, r0, #4
   147c8:	str	r1, [r6, #56]	; 0x38
   147cc:	mov	r1, #4
   147d0:	bl	184f4 <argp_parse@@Base+0x1ae4>
   147d4:	cmp	r0, #0
   147d8:	str	r0, [r6, #52]	; 0x34
   147dc:	beq	148d8 <__assert_fail@plt+0x295c>
   147e0:	ldr	r1, [r6, #56]	; 0x38
   147e4:	mov	r5, #0
   147e8:	mov	r7, #0
   147ec:	cmp	r1, #0
   147f0:	beq	1489c <__assert_fail@plt+0x2920>
   147f4:	ldr	r2, [sp, #20]
   147f8:	mov	r7, #1
   147fc:	cmp	r1, #1
   14800:	ldr	r3, [r2, #24]
   14804:	str	r3, [r0]
   14808:	mov	r0, #0
   1480c:	str	r0, [r2, #24]
   14810:	beq	14854 <__assert_fail@plt+0x28d8>
   14814:	mov	r2, #0
   14818:	ldr	r7, [sp, #20]
   1481c:	ldr	r3, [r6, #52]	; 0x34
   14820:	add	r7, r7, r2, lsl #2
   14824:	add	r3, r3, r2, lsl #2
   14828:	ldr	r7, [r7, #28]
   1482c:	str	r7, [r3, #4]
   14830:	ldr	r3, [sp, #20]
   14834:	add	r3, r3, r2, lsl #2
   14838:	str	r0, [r3, #28]
   1483c:	add	r3, r2, #1
   14840:	add	r2, r2, #2
   14844:	cmp	r2, r1
   14848:	mov	r2, r3
   1484c:	bcc	14818 <__assert_fail@plt+0x289c>
   14850:	add	r7, r3, #1
   14854:	cmp	r1, #1
   14858:	bne	1489c <__assert_fail@plt+0x2920>
   1485c:	ldr	r4, [r6, #48]	; 0x30
   14860:	mov	r1, #47	; 0x2f
   14864:	mov	r0, r4
   14868:	bl	11e38 <strrchr@plt>
   1486c:	cmp	r0, #0
   14870:	addne	r4, r0, #1
   14874:	movw	r0, #57409	; 0xe041
   14878:	cmp	r4, #0
   1487c:	movt	r0, #1
   14880:	moveq	r4, r0
   14884:	mov	r0, r4
   14888:	bl	11bd4 <strdup@plt>
   1488c:	cmp	r0, #0
   14890:	beq	148c0 <__assert_fail@plt+0x2944>
   14894:	ldr	r1, [r6, #52]	; 0x34
   14898:	str	r0, [r1]
   1489c:	ldr	r0, [r6, #52]	; 0x34
   148a0:	str	r5, [r0, r7, lsl #2]
   148a4:	ldr	r1, [sp, #20]
   148a8:	ldr	r0, [sp, #24]
   148ac:	bl	166f4 <__assert_fail@plt+0x4778>
   148b0:	b	13fec <__assert_fail@plt+0x2070>
   148b4:	mov	r0, #0
   148b8:	str	r0, [r6, #44]	; 0x2c
   148bc:	b	147bc <__assert_fail@plt+0x2840>
   148c0:	movw	r1, #56183	; 0xdb77
   148c4:	mov	r0, #3
   148c8:	movt	r1, #1
   148cc:	bl	11e68 <syslog@plt>
   148d0:	mvn	r0, #0
   148d4:	bl	11d18 <exit@plt>
   148d8:	ldr	r3, [r9]
   148dc:	ldr	r2, [sp, #8]
   148e0:	movw	r1, #57009	; 0xdeb1
   148e4:	mov	r0, #3
   148e8:	movt	r1, #1
   148ec:	bl	11e68 <syslog@plt>
   148f0:	mvn	r0, #0
   148f4:	bl	11d18 <exit@plt>
   148f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   148fc:	add	fp, sp, #28
   14900:	sub	sp, sp, #324	; 0x144
   14904:	movw	r1, #56020	; 0xdad4
   14908:	mov	r4, r0
   1490c:	mov	r0, #0
   14910:	str	r0, [sp, #60]	; 0x3c
   14914:	movt	r1, #1
   14918:	mov	r0, r4
   1491c:	bl	11ec8 <fopen64@plt>
   14920:	cmp	r0, #0
   14924:	beq	14c94 <__assert_fail@plt+0x2d18>
   14928:	add	r2, sp, #60	; 0x3c
   1492c:	mov	r1, r4
   14930:	mov	r5, r0
   14934:	bl	13fb4 <__assert_fail@plt+0x2038>
   14938:	cmp	r0, #0
   1493c:	beq	14a5c <__assert_fail@plt+0x2ae0>
   14940:	movw	r9, #57032	; 0xdec8
   14944:	movw	sl, #62984	; 0xf608
   14948:	mov	r6, r0
   1494c:	add	r7, sp, #60	; 0x3c
   14950:	movt	r9, #1
   14954:	movt	sl, #2
   14958:	b	14980 <__assert_fail@plt+0x2a04>
   1495c:	bl	11f64 <getgrnam@plt>
   14960:	cmp	r0, #0
   14964:	bne	149a4 <__assert_fail@plt+0x2a28>
   14968:	ldr	r0, [r6, #40]	; 0x28
   1496c:	ldr	r2, [r6, #12]
   14970:	ldr	r3, [r6, #20]
   14974:	movw	r1, #57074	; 0xdef2
   14978:	movt	r1, #1
   1497c:	b	149e0 <__assert_fail@plt+0x2a64>
   14980:	ldr	r0, [r6, #36]	; 0x24
   14984:	bl	11aa8 <getpwnam@plt>
   14988:	cmp	r0, #0
   1498c:	beq	149d0 <__assert_fail@plt+0x2a54>
   14990:	ldr	r0, [r6, #40]	; 0x28
   14994:	cmp	r0, #0
   14998:	ldrbne	r1, [r0]
   1499c:	cmpne	r1, #0
   149a0:	bne	1495c <__assert_fail@plt+0x29e0>
   149a4:	ldr	r0, [r6, #64]	; 0x40
   149a8:	sub	r0, r0, #1
   149ac:	cmp	r0, #1
   149b0:	bhi	149f0 <__assert_fail@plt+0x2a74>
   149b4:	mov	r0, #1
   149b8:	strh	r0, [r6, #32]
   149bc:	mvn	r0, #0
   149c0:	str	r0, [r6, #60]	; 0x3c
   149c4:	mov	r0, r6
   149c8:	bl	13404 <__assert_fail@plt+0x1488>
   149cc:	b	149f8 <__assert_fail@plt+0x2a7c>
   149d0:	ldr	r0, [r6, #36]	; 0x24
   149d4:	ldr	r2, [r6, #12]
   149d8:	ldr	r3, [r6, #20]
   149dc:	mov	r1, r9
   149e0:	str	r0, [sp]
   149e4:	mov	r0, #3
   149e8:	bl	11e68 <syslog@plt>
   149ec:	b	14a40 <__assert_fail@plt+0x2ac4>
   149f0:	mov	r0, r6
   149f4:	bl	13b1c <__assert_fail@plt+0x1ba0>
   149f8:	ldr	r0, [r6, #8]
   149fc:	ldr	r8, [sl]
   14a00:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14a04:	cmp	r8, #0
   14a08:	bne	14a40 <__assert_fail@plt+0x2ac4>
   14a0c:	ldr	r0, [r6, #12]
   14a10:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14a14:	ldr	r0, [r6, #20]
   14a18:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14a1c:	ldr	r0, [r6, #36]	; 0x24
   14a20:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14a24:	ldr	r0, [r6, #40]	; 0x28
   14a28:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14a2c:	ldr	r0, [r6, #48]	; 0x30
   14a30:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14a34:	ldr	r1, [r6, #52]	; 0x34
   14a38:	ldr	r0, [r6, #56]	; 0x38
   14a3c:	bl	166f4 <__assert_fail@plt+0x4778>
   14a40:	mov	r0, r5
   14a44:	mov	r1, r4
   14a48:	mov	r2, r7
   14a4c:	bl	13fb4 <__assert_fail@plt+0x2038>
   14a50:	mov	r6, r0
   14a54:	cmp	r0, #0
   14a58:	bne	14980 <__assert_fail@plt+0x2a04>
   14a5c:	mov	r0, r5
   14a60:	bl	11df0 <fclose@plt>
   14a64:	sub	r4, fp, #160	; 0xa0
   14a68:	mov	r0, r4
   14a6c:	bl	11e14 <sigemptyset@plt>
   14a70:	mov	r0, r4
   14a74:	mov	r1, #17
   14a78:	bl	11cc4 <sigaddset@plt>
   14a7c:	mov	r0, r4
   14a80:	mov	r1, #1
   14a84:	mov	r6, #1
   14a88:	bl	11cc4 <sigaddset@plt>
   14a8c:	mov	r0, r4
   14a90:	mov	r1, #14
   14a94:	bl	11cc4 <sigaddset@plt>
   14a98:	add	r2, sp, #64	; 0x40
   14a9c:	mov	r0, #0
   14aa0:	mov	r1, r4
   14aa4:	mov	r7, #0
   14aa8:	bl	11b14 <sigprocmask@plt>
   14aac:	movw	r5, #62992	; 0xf610
   14ab0:	movt	r5, #2
   14ab4:	ldr	r4, [r5]
   14ab8:	cmp	r4, #0
   14abc:	beq	14c7c <__assert_fail@plt+0x2d00>
   14ac0:	movw	sl, #62960	; 0xf5f0
   14ac4:	movw	r8, #62828	; 0xf56c
   14ac8:	movw	r9, #62232	; 0xf318
   14acc:	movt	sl, #2
   14ad0:	movt	r8, #2
   14ad4:	movt	r9, #2
   14ad8:	b	14bc4 <__assert_fail@plt+0x2c48>
   14adc:	movw	r0, #62392	; 0xf3b8
   14ae0:	movt	r0, #2
   14ae4:	ldr	r3, [r0]
   14ae8:	ldm	r4, {r2, r7}
   14aec:	ldr	r0, [r4, #64]	; 0x40
   14af0:	sub	r1, r0, #1
   14af4:	str	r2, [sp, #56]	; 0x38
   14af8:	str	r3, [sp, #52]	; 0x34
   14afc:	str	r7, [sp, #48]	; 0x30
   14b00:	cmp	r1, #1
   14b04:	bhi	14b34 <__assert_fail@plt+0x2bb8>
   14b08:	movw	r1, #57126	; 0xdf26
   14b0c:	cmp	r0, #2
   14b10:	movw	r0, #56288	; 0xdbe0
   14b14:	movt	r1, #1
   14b18:	movt	r0, #1
   14b1c:	b	14b44 <__assert_fail@plt+0x2bc8>
   14b20:	add	r5, r4, #220	; 0xdc
   14b24:	ldr	r4, [r5]
   14b28:	cmp	r4, #0
   14b2c:	bne	14bc4 <__assert_fail@plt+0x2c48>
   14b30:	b	14c7c <__assert_fail@plt+0x2d00>
   14b34:	ldr	r1, [r4, #8]
   14b38:	movw	r0, #56299	; 0xdbeb
   14b3c:	movt	r0, #1
   14b40:	cmp	r1, #0
   14b44:	moveq	r1, r0
   14b48:	ldr	r0, [r4, #40]	; 0x28
   14b4c:	movw	lr, #56301	; 0xdbed
   14b50:	ldr	r6, [r4, #12]
   14b54:	ldr	ip, [r4, #20]
   14b58:	ldr	r7, [r4, #36]	; 0x24
   14b5c:	ldr	r2, [r4, #24]
   14b60:	ldr	r3, [r4, #28]
   14b64:	movt	lr, #1
   14b68:	str	r0, [sp, #44]	; 0x2c
   14b6c:	ldr	r0, [r4, #44]	; 0x2c
   14b70:	cmp	r0, #0
   14b74:	ldrne	lr, [r0]
   14b78:	ldr	r0, [r4, #48]	; 0x30
   14b7c:	str	r0, [sp, #36]	; 0x24
   14b80:	movw	r0, #57117	; 0xdf1d
   14b84:	str	lr, [sp, #32]
   14b88:	movt	r0, #1
   14b8c:	stm	sp, {r0, r1, r6, ip}
   14b90:	add	r0, sp, #16
   14b94:	movw	r1, #56205	; 0xdb8d
   14b98:	stm	r0, {r2, r3, r7}
   14b9c:	movt	r1, #1
   14ba0:	ldr	r0, [sp, #44]	; 0x2c
   14ba4:	ldr	r2, [sp, #56]	; 0x38
   14ba8:	ldr	r3, [sp, #48]	; 0x30
   14bac:	str	r0, [sp, #28]
   14bb0:	ldr	r0, [sp, #52]	; 0x34
   14bb4:	bl	11d60 <fprintf@plt>
   14bb8:	mov	r7, #0
   14bbc:	mov	r6, #1
   14bc0:	b	14c2c <__assert_fail@plt+0x2cb0>
   14bc4:	ldrh	r0, [r4, #32]
   14bc8:	cmp	r0, #0
   14bcc:	bne	14b20 <__assert_fail@plt+0x2ba4>
   14bd0:	ldr	r0, [r4, #220]	; 0xdc
   14bd4:	str	r0, [r5]
   14bd8:	ldr	r0, [r4, #60]	; 0x3c
   14bdc:	cmp	r0, #0
   14be0:	blt	14c20 <__assert_fail@plt+0x2ca4>
   14be4:	ldr	r1, [sl]
   14be8:	and	r3, r0, #31
   14bec:	sub	r1, r1, #1
   14bf0:	str	r1, [sl]
   14bf4:	lsr	r1, r0, #5
   14bf8:	ldr	r2, [r8, r1, lsl #2]
   14bfc:	bic	r2, r2, r6, lsl r3
   14c00:	str	r2, [r8, r1, lsl #2]
   14c04:	bl	11f4c <close@plt>
   14c08:	mvn	r0, #0
   14c0c:	str	r0, [r4, #60]	; 0x3c
   14c10:	str	r7, [r4, #208]	; 0xd0
   14c14:	ldr	r0, [r4, #24]
   14c18:	cmp	r0, #2
   14c1c:	strge	r6, [r4, #24]
   14c20:	ldrb	r0, [r9]
   14c24:	cmp	r0, #0
   14c28:	bne	14adc <__assert_fail@plt+0x2b60>
   14c2c:	ldr	r0, [r4, #8]
   14c30:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14c34:	ldr	r0, [r4, #12]
   14c38:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14c3c:	ldr	r0, [r4, #20]
   14c40:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14c44:	ldr	r0, [r4, #36]	; 0x24
   14c48:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14c4c:	ldr	r0, [r4, #40]	; 0x28
   14c50:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14c54:	ldr	r0, [r4, #48]	; 0x30
   14c58:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14c5c:	ldr	r1, [r4, #52]	; 0x34
   14c60:	ldr	r0, [r4, #56]	; 0x38
   14c64:	bl	166f4 <__assert_fail@plt+0x4778>
   14c68:	mov	r0, r4
   14c6c:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14c70:	ldr	r4, [r5]
   14c74:	cmp	r4, #0
   14c78:	bne	14bc4 <__assert_fail@plt+0x2c48>
   14c7c:	add	r1, sp, #64	; 0x40
   14c80:	mov	r0, #2
   14c84:	mov	r2, #0
   14c88:	bl	11b14 <sigprocmask@plt>
   14c8c:	sub	sp, fp, #28
   14c90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c94:	movw	r1, #56112	; 0xdb30
   14c98:	mov	r0, #3
   14c9c:	mov	r2, r4
   14ca0:	movt	r1, #1
   14ca4:	bl	11e68 <syslog@plt>
   14ca8:	sub	sp, fp, #28
   14cac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cb0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14cb4:	add	fp, sp, #24
   14cb8:	sub	sp, sp, #224	; 0xe0
   14cbc:	movw	r0, #62992	; 0xf610
   14cc0:	movt	r0, #2
   14cc4:	ldr	r5, [r0]
   14cc8:	cmp	r5, #0
   14ccc:	beq	14ea0 <__assert_fail@plt+0x2f24>
   14cd0:	movw	r4, #57126	; 0xdf26
   14cd4:	mov	r6, #0
   14cd8:	mov	r7, #0
   14cdc:	movt	r4, #1
   14ce0:	ldrh	r0, [r5, #32]
   14ce4:	cmp	r0, #0
   14ce8:	beq	14d1c <__assert_fail@plt+0x2da0>
   14cec:	ldr	r0, [r5, #64]	; 0x40
   14cf0:	sub	r0, r0, #1
   14cf4:	cmp	r0, #1
   14cf8:	bhi	14d08 <__assert_fail@plt+0x2d8c>
   14cfc:	mov	r7, #1
   14d00:	cmp	r6, #0
   14d04:	bne	14ea0 <__assert_fail@plt+0x2f24>
   14d08:	ldr	r0, [r5, #12]
   14d0c:	mov	r1, r4
   14d10:	bl	11ab4 <strcmp@plt>
   14d14:	cmp	r0, #0
   14d18:	beq	14d2c <__assert_fail@plt+0x2db0>
   14d1c:	ldr	r5, [r5, #220]	; 0xdc
   14d20:	cmp	r5, #0
   14d24:	bne	14ce0 <__assert_fail@plt+0x2d64>
   14d28:	b	14d48 <__assert_fail@plt+0x2dcc>
   14d2c:	cmp	r7, #0
   14d30:	bne	14ea0 <__assert_fail@plt+0x2f24>
   14d34:	mov	r6, #1
   14d38:	mov	r7, #0
   14d3c:	ldr	r5, [r5, #220]	; 0xdc
   14d40:	cmp	r5, #0
   14d44:	bne	14ce0 <__assert_fail@plt+0x2d64>
   14d48:	cmp	r7, #0
   14d4c:	beq	14ea0 <__assert_fail@plt+0x2f24>
   14d50:	cmp	r6, #0
   14d54:	bne	14ea0 <__assert_fail@plt+0x2f24>
   14d58:	mov	r0, sp
   14d5c:	mov	r1, #0
   14d60:	mov	r2, #220	; 0xdc
   14d64:	add	r0, r0, #4
   14d68:	bl	11da8 <memset@plt>
   14d6c:	movw	r0, #57122	; 0xdf22
   14d70:	movt	r0, #1
   14d74:	str	r0, [sp]
   14d78:	movw	r0, #57126	; 0xdf26
   14d7c:	movt	r0, #1
   14d80:	bl	11bd4 <strdup@plt>
   14d84:	cmp	r0, #0
   14d88:	beq	14f60 <__assert_fail@plt+0x2fe4>
   14d8c:	mov	r4, r0
   14d90:	mov	r0, #1
   14d94:	str	r0, [sp, #16]
   14d98:	str	r4, [sp, #12]
   14d9c:	strh	r0, [sp, #32]
   14da0:	movw	r0, #57133	; 0xdf2d
   14da4:	movt	r0, #1
   14da8:	bl	11bd4 <strdup@plt>
   14dac:	cmp	r0, #0
   14db0:	beq	14f60 <__assert_fail@plt+0x2fe4>
   14db4:	mov	r5, r0
   14db8:	str	r0, [sp, #36]	; 0x24
   14dbc:	movw	r0, #57409	; 0xe041
   14dc0:	movt	r0, #1
   14dc4:	bl	11bd4 <strdup@plt>
   14dc8:	cmp	r0, #0
   14dcc:	beq	14f60 <__assert_fail@plt+0x2fe4>
   14dd0:	movw	r7, #61896	; 0xf1c8
   14dd4:	mov	r6, r0
   14dd8:	str	r0, [sp, #40]	; 0x28
   14ddc:	movt	r7, #2
   14de0:	ldr	r0, [r7]
   14de4:	cmp	r0, #0
   14de8:	bne	14dfc <__assert_fail@plt+0x2e80>
   14dec:	b	14ea8 <__assert_fail@plt+0x2f2c>
   14df0:	ldr	r0, [r7, #16]!
   14df4:	cmp	r0, #0
   14df8:	beq	14ea8 <__assert_fail@plt+0x2f2c>
   14dfc:	ldr	r1, [r7, #4]
   14e00:	cmp	r1, #1
   14e04:	bne	14df0 <__assert_fail@plt+0x2e74>
   14e08:	mov	r1, r4
   14e0c:	bl	11ab4 <strcmp@plt>
   14e10:	cmp	r0, #0
   14e14:	bne	14df0 <__assert_fail@plt+0x2e74>
   14e18:	ldrsh	r0, [r7, #10]
   14e1c:	str	r7, [sp, #44]	; 0x2c
   14e20:	str	r0, [sp, #24]
   14e24:	movw	r0, #56964	; 0xde84
   14e28:	movt	r0, #1
   14e2c:	bl	11bd4 <strdup@plt>
   14e30:	cmp	r0, #0
   14e34:	beq	14f60 <__assert_fail@plt+0x2fe4>
   14e38:	mvn	r1, #0
   14e3c:	str	r1, [sp, #60]	; 0x3c
   14e40:	str	r0, [sp, #48]	; 0x30
   14e44:	mov	r0, #0
   14e48:	str	r0, [sp, #64]	; 0x40
   14e4c:	movw	r0, #57185	; 0xdf61
   14e50:	movt	r0, #1
   14e54:	bl	11bd4 <strdup@plt>
   14e58:	cmp	r0, #0
   14e5c:	beq	14f60 <__assert_fail@plt+0x2fe4>
   14e60:	mov	r1, #10
   14e64:	strh	r1, [sp, #68]	; 0x44
   14e68:	str	r0, [sp, #20]
   14e6c:	mov	r0, #1
   14e70:	strb	r0, [sp, #70]	; 0x46
   14e74:	movw	r0, #62232	; 0xf318
   14e78:	movt	r0, #2
   14e7c:	ldrb	r0, [r0]
   14e80:	cmp	r0, #0
   14e84:	bne	14f3c <__assert_fail@plt+0x2fc0>
   14e88:	movw	r1, #57222	; 0xdf86
   14e8c:	mov	r0, #6
   14e90:	movt	r1, #1
   14e94:	bl	11e68 <syslog@plt>
   14e98:	mov	r0, sp
   14e9c:	bl	13b1c <__assert_fail@plt+0x1ba0>
   14ea0:	sub	sp, fp, #24
   14ea4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14ea8:	mov	r0, #0
   14eac:	str	r0, [sp, #44]	; 0x2c
   14eb0:	mov	r0, #0
   14eb4:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14eb8:	mov	r0, r4
   14ebc:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14ec0:	mov	r0, #0
   14ec4:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14ec8:	mov	r0, r5
   14ecc:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14ed0:	mov	r0, r6
   14ed4:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14ed8:	mov	r0, #0
   14edc:	bl	17dc0 <argp_parse@@Base+0x13b0>
   14ee0:	mov	r0, #0
   14ee4:	mov	r1, #0
   14ee8:	bl	166f4 <__assert_fail@plt+0x4778>
   14eec:	movw	r0, #62232	; 0xf318
   14ef0:	movt	r0, #2
   14ef4:	ldrb	r0, [r0]
   14ef8:	cmp	r0, #0
   14efc:	bne	14f18 <__assert_fail@plt+0x2f9c>
   14f00:	movw	r1, #57138	; 0xdf32
   14f04:	mov	r0, #3
   14f08:	movt	r1, #1
   14f0c:	bl	11e68 <syslog@plt>
   14f10:	sub	sp, fp, #24
   14f14:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14f18:	movw	r0, #62392	; 0xf3b8
   14f1c:	mov	r1, #46	; 0x2e
   14f20:	mov	r2, #1
   14f24:	movt	r0, #2
   14f28:	ldr	r3, [r0]
   14f2c:	movw	r0, #57138	; 0xdf32
   14f30:	movt	r0, #1
   14f34:	bl	11c58 <fwrite@plt>
   14f38:	b	14f00 <__assert_fail@plt+0x2f84>
   14f3c:	movw	r0, #62392	; 0xf3b8
   14f40:	mov	r1, #31
   14f44:	mov	r2, #1
   14f48:	movt	r0, #2
   14f4c:	ldr	r3, [r0]
   14f50:	movw	r0, #57190	; 0xdf66
   14f54:	movt	r0, #1
   14f58:	bl	11c58 <fwrite@plt>
   14f5c:	b	14e88 <__assert_fail@plt+0x2f0c>
   14f60:	movw	r1, #56183	; 0xdb77
   14f64:	mov	r0, #3
   14f68:	movt	r1, #1
   14f6c:	bl	11e68 <syslog@plt>
   14f70:	mvn	r0, #0
   14f74:	bl	11d18 <exit@plt>
   14f78:	movw	r1, #62992	; 0xf610
   14f7c:	movt	r1, #2
   14f80:	ldr	r1, [r1]
   14f84:	cmp	r1, #0
   14f88:	beq	14fa0 <__assert_fail@plt+0x3024>
   14f8c:	mov	r2, #0
   14f90:	strh	r2, [r1, #32]
   14f94:	ldr	r1, [r1, #220]	; 0xdc
   14f98:	cmp	r1, #0
   14f9c:	bne	14f90 <__assert_fail@plt+0x3014>
   14fa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fa4:	add	fp, sp, #28
   14fa8:	sub	sp, sp, #212	; 0xd4
   14fac:	movw	r9, #62988	; 0xf60c
   14fb0:	movt	r9, #2
   14fb4:	ldr	r1, [r9]
   14fb8:	ldr	r1, [r1]
   14fbc:	cmp	r1, #0
   14fc0:	beq	1527c <__assert_fail@plt+0x3300>
   14fc4:	mov	sl, #0
   14fc8:	mov	r4, sp
   14fcc:	cmp	r0, #0
   14fd0:	beq	15120 <__assert_fail@plt+0x31a4>
   14fd4:	movw	r5, #56112	; 0xdb30
   14fd8:	movt	r5, #1
   14fdc:	b	150e0 <__assert_fail@plt+0x3164>
   14fe0:	ldr	r0, [sp, #16]
   14fe4:	and	r0, r0, #61440	; 0xf000
   14fe8:	cmp	r0, #32768	; 0x8000
   14fec:	beq	150d0 <__assert_fail@plt+0x3154>
   14ff0:	cmp	r0, #16384	; 0x4000
   14ff4:	bne	15108 <__assert_fail@plt+0x318c>
   14ff8:	ldr	r0, [r9]
   14ffc:	ldr	r0, [r0, sl, lsl #2]
   15000:	bl	11c88 <opendir@plt>
   15004:	cmp	r0, #0
   15008:	beq	15108 <__assert_fail@plt+0x318c>
   1500c:	mov	r7, r0
   15010:	bl	11e8c <readdir64@plt>
   15014:	cmp	r0, #0
   15018:	beq	150bc <__assert_fail@plt+0x3140>
   1501c:	mov	r5, r0
   15020:	ldr	r0, [r9]
   15024:	ldr	r0, [r0, sl, lsl #2]
   15028:	bl	11d30 <strlen@plt>
   1502c:	add	r6, r5, #19
   15030:	mov	r8, r0
   15034:	mov	r0, r6
   15038:	bl	11d30 <strlen@plt>
   1503c:	add	r0, r8, r0
   15040:	mov	r1, #1
   15044:	add	r0, r0, #2
   15048:	bl	184f4 <argp_parse@@Base+0x1ae4>
   1504c:	cmp	r0, #0
   15050:	beq	150a8 <__assert_fail@plt+0x312c>
   15054:	mov	r5, r0
   15058:	ldr	r0, [r9]
   1505c:	movw	r1, #57253	; 0xdfa5
   15060:	mov	r3, r6
   15064:	movt	r1, #1
   15068:	ldr	r2, [r0, sl, lsl #2]
   1506c:	mov	r0, r5
   15070:	bl	11e80 <sprintf@plt>
   15074:	mov	r0, #3
   15078:	mov	r1, r5
   1507c:	add	r2, sp, #104	; 0x68
   15080:	bl	11f10 <__xstat64@plt>
   15084:	cmp	r0, #0
   15088:	bne	150a0 <__assert_fail@plt+0x3124>
   1508c:	ldr	r0, [sp, #120]	; 0x78
   15090:	and	r0, r0, #61440	; 0xf000
   15094:	cmp	r0, #32768	; 0x8000
   15098:	moveq	r0, r5
   1509c:	bleq	148f8 <__assert_fail@plt+0x297c>
   150a0:	mov	r0, r5
   150a4:	bl	17dc0 <argp_parse@@Base+0x13b0>
   150a8:	mov	r0, r7
   150ac:	bl	11e8c <readdir64@plt>
   150b0:	mov	r5, r0
   150b4:	cmp	r0, #0
   150b8:	bne	15020 <__assert_fail@plt+0x30a4>
   150bc:	mov	r0, r7
   150c0:	bl	11f58 <closedir@plt>
   150c4:	movw	r5, #56112	; 0xdb30
   150c8:	movt	r5, #1
   150cc:	b	15108 <__assert_fail@plt+0x318c>
   150d0:	ldr	r0, [r9]
   150d4:	ldr	r0, [r0, sl, lsl #2]
   150d8:	bl	148f8 <__assert_fail@plt+0x297c>
   150dc:	b	15108 <__assert_fail@plt+0x318c>
   150e0:	mov	r0, #3
   150e4:	mov	r2, r4
   150e8:	bl	11f10 <__xstat64@plt>
   150ec:	cmp	r0, #0
   150f0:	beq	14fe0 <__assert_fail@plt+0x3064>
   150f4:	ldr	r0, [r9]
   150f8:	mov	r1, r5
   150fc:	ldr	r2, [r0, sl, lsl #2]
   15100:	mov	r0, #3
   15104:	bl	11e68 <syslog@plt>
   15108:	ldr	r0, [r9]
   1510c:	add	sl, sl, #1
   15110:	ldr	r1, [r0, sl, lsl #2]
   15114:	cmp	r1, #0
   15118:	bne	150e0 <__assert_fail@plt+0x3164>
   1511c:	b	1527c <__assert_fail@plt+0x3300>
   15120:	add	r6, sp, #104	; 0x68
   15124:	mov	r0, #3
   15128:	mov	r2, r4
   1512c:	bl	11f10 <__xstat64@plt>
   15130:	cmp	r0, #0
   15134:	bne	15230 <__assert_fail@plt+0x32b4>
   15138:	ldr	r0, [sp, #16]
   1513c:	and	r0, r0, #61440	; 0xf000
   15140:	cmp	r0, #16384	; 0x4000
   15144:	beq	15160 <__assert_fail@plt+0x31e4>
   15148:	cmp	r0, #32768	; 0x8000
   1514c:	bne	15268 <__assert_fail@plt+0x32ec>
   15150:	ldr	r0, [r9]
   15154:	ldr	r0, [r0, sl, lsl #2]
   15158:	bl	148f8 <__assert_fail@plt+0x297c>
   1515c:	b	15268 <__assert_fail@plt+0x32ec>
   15160:	ldr	r0, [r9]
   15164:	ldr	r0, [r0, sl, lsl #2]
   15168:	bl	11c88 <opendir@plt>
   1516c:	cmp	r0, #0
   15170:	beq	15268 <__assert_fail@plt+0x32ec>
   15174:	mov	r7, r0
   15178:	b	1520c <__assert_fail@plt+0x3290>
   1517c:	mov	r0, r4
   15180:	bl	17dc0 <argp_parse@@Base+0x13b0>
   15184:	b	1520c <__assert_fail@plt+0x3290>
   15188:	ldr	r0, [r9]
   1518c:	ldr	r0, [r0, sl, lsl #2]
   15190:	bl	11d30 <strlen@plt>
   15194:	add	r5, r4, #19
   15198:	mov	r8, r0
   1519c:	mov	r0, r5
   151a0:	bl	11d30 <strlen@plt>
   151a4:	add	r0, r8, r0
   151a8:	mov	r1, #1
   151ac:	add	r0, r0, #2
   151b0:	bl	184f4 <argp_parse@@Base+0x1ae4>
   151b4:	cmp	r0, #0
   151b8:	beq	1520c <__assert_fail@plt+0x3290>
   151bc:	mov	r4, r0
   151c0:	ldr	r0, [r9]
   151c4:	movw	r1, #57253	; 0xdfa5
   151c8:	mov	r3, r5
   151cc:	movt	r1, #1
   151d0:	ldr	r2, [r0, sl, lsl #2]
   151d4:	mov	r0, r4
   151d8:	bl	11e80 <sprintf@plt>
   151dc:	mov	r0, #3
   151e0:	mov	r1, r4
   151e4:	mov	r2, r6
   151e8:	bl	11f10 <__xstat64@plt>
   151ec:	cmp	r0, #0
   151f0:	bne	1517c <__assert_fail@plt+0x3200>
   151f4:	ldr	r0, [sp, #120]	; 0x78
   151f8:	and	r0, r0, #61440	; 0xf000
   151fc:	cmp	r0, #32768	; 0x8000
   15200:	moveq	r0, r4
   15204:	bleq	148f8 <__assert_fail@plt+0x297c>
   15208:	b	1517c <__assert_fail@plt+0x3200>
   1520c:	mov	r0, r7
   15210:	bl	11e8c <readdir64@plt>
   15214:	mov	r4, r0
   15218:	cmp	r0, #0
   1521c:	bne	15188 <__assert_fail@plt+0x320c>
   15220:	mov	r0, r7
   15224:	bl	11f58 <closedir@plt>
   15228:	mov	r4, sp
   1522c:	b	15268 <__assert_fail@plt+0x32ec>
   15230:	ldr	r0, [r9]
   15234:	ldr	r7, [r0, sl, lsl #2]
   15238:	movw	r0, #62392	; 0xf3b8
   1523c:	movt	r0, #2
   15240:	ldr	r5, [r0]
   15244:	bl	11d78 <__errno_location@plt>
   15248:	ldr	r0, [r0]
   1524c:	bl	11cdc <strerror@plt>
   15250:	movw	r1, #57259	; 0xdfab
   15254:	mov	r3, r0
   15258:	mov	r0, r5
   1525c:	mov	r2, r7
   15260:	movt	r1, #1
   15264:	bl	11d60 <fprintf@plt>
   15268:	ldr	r0, [r9]
   1526c:	add	sl, sl, #1
   15270:	ldr	r1, [r0, sl, lsl #2]
   15274:	cmp	r1, #0
   15278:	bne	15124 <__assert_fail@plt+0x31a8>
   1527c:	movw	r4, #62232	; 0xf318
   15280:	movt	r4, #2
   15284:	ldr	r0, [r4, #8]
   15288:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1528c:	mov	r0, #0
   15290:	str	r0, [r4, #8]
   15294:	str	r0, [r4, #12]
   15298:	bl	14cb0 <__assert_fail@plt+0x2d34>
   1529c:	sub	sp, fp, #28
   152a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   152a4:	push	{r4, r5, r6, sl, fp, lr}
   152a8:	add	fp, sp, #16
   152ac:	sub	sp, sp, #304	; 0x130
   152b0:	mov	r5, r0
   152b4:	movw	r0, #62968	; 0xf5f8
   152b8:	mov	r3, r1
   152bc:	sub	r1, fp, #148	; 0x94
   152c0:	sub	r2, fp, #20
   152c4:	movt	r0, #2
   152c8:	ldr	r0, [r0]
   152cc:	ldr	r4, [r0]
   152d0:	mov	r0, #128	; 0x80
   152d4:	str	r0, [fp, #-20]	; 0xffffffec
   152d8:	mov	r0, r3
   152dc:	bl	11ee0 <getpeername@plt>
   152e0:	cmp	r0, #0
   152e4:	bne	1531c <__assert_fail@plt+0x33a0>
   152e8:	mov	r1, #0
   152ec:	mov	r0, #1
   152f0:	add	r6, sp, #12
   152f4:	mov	r3, #80	; 0x50
   152f8:	str	r0, [sp, #8]
   152fc:	str	r1, [sp]
   15300:	str	r1, [sp, #4]
   15304:	sub	r0, fp, #148	; 0x94
   15308:	mov	r1, #128	; 0x80
   1530c:	mov	r2, r6
   15310:	bl	11e2c <getnameinfo@plt>
   15314:	cmp	r0, #0
   15318:	beq	15384 <__assert_fail@plt+0x3408>
   1531c:	movw	r2, #60690	; 0xed12
   15320:	add	r0, sp, #92	; 0x5c
   15324:	movt	r2, #1
   15328:	mov	r1, #80	; 0x50
   1532c:	mov	r3, r5
   15330:	bl	11d84 <snprintf@plt>
   15334:	movw	r5, #62972	; 0xf5fc
   15338:	add	r1, sp, #92	; 0x5c
   1533c:	movt	r5, #2
   15340:	ldr	r0, [r5]
   15344:	sub	r2, r0, r4
   15348:	mov	r0, r4
   1534c:	bl	11db4 <strncpy@plt>
   15350:	mov	r0, r4
   15354:	bl	11d30 <strlen@plt>
   15358:	ldr	r1, [r5]
   1535c:	add	r0, r4, r0
   15360:	cmp	r0, r1
   15364:	bcs	1537c <__assert_fail@plt+0x3400>
   15368:	mov	r1, #32
   1536c:	strb	r1, [r0], #1
   15370:	ldr	r2, [r5]
   15374:	cmp	r0, r2
   15378:	bcc	1536c <__assert_fail@plt+0x33f0>
   1537c:	sub	sp, fp, #16
   15380:	pop	{r4, r5, r6, sl, fp, pc}
   15384:	movw	r2, #57274	; 0xdfba
   15388:	str	r6, [sp]
   1538c:	add	r0, sp, #92	; 0x5c
   15390:	movt	r2, #1
   15394:	b	15328 <__assert_fail@plt+0x33ac>
   15398:	push	{r4, r5, fp, lr}
   1539c:	add	fp, sp, #8
   153a0:	movw	r4, #62956	; 0xf5ec
   153a4:	movw	r0, #62696	; 0xf4e8
   153a8:	mov	r5, #0
   153ac:	movt	r4, #2
   153b0:	movt	r0, #2
   153b4:	str	r0, [r4]
   153b8:	bl	11d00 <__ctype_b_loc@plt>
   153bc:	mov	r1, #0
   153c0:	ldr	r2, [r0]
   153c4:	add	r2, r2, r5
   153c8:	add	r5, r5, #2
   153cc:	ldrb	r2, [r2, #1]
   153d0:	tst	r2, #64	; 0x40
   153d4:	ldrne	r2, [r4]
   153d8:	addne	r3, r2, #1
   153dc:	strne	r3, [r4]
   153e0:	strbne	r1, [r2]
   153e4:	add	r1, r1, #1
   153e8:	cmp	r1, #129	; 0x81
   153ec:	popeq	{r4, r5, fp, pc}
   153f0:	b	153c0 <__assert_fail@plt+0x3444>
   153f4:	push	{r4, sl, fp, lr}
   153f8:	add	fp, sp, #8
   153fc:	sub	sp, sp, #8
   15400:	mov	r0, sp
   15404:	mov	r1, #0
   15408:	mov	r4, #0
   1540c:	bl	11c70 <gettimeofday@plt>
   15410:	cmn	r0, #1
   15414:	ble	15438 <__assert_fail@plt+0x34bc>
   15418:	ldr	r0, [sp]
   1541c:	movw	r1, #32384	; 0x7e80
   15420:	movt	r1, #33706	; 0x83aa
   15424:	add	r0, r0, r1
   15428:	rev	r4, r0
   1542c:	mov	r0, r4
   15430:	sub	sp, fp, #8
   15434:	pop	{r4, sl, fp, pc}
   15438:	movw	r0, #62232	; 0xf318
   1543c:	movt	r0, #2
   15440:	ldrb	r0, [r0]
   15444:	cmp	r0, #0
   15448:	bne	15458 <__assert_fail@plt+0x34dc>
   1544c:	mov	r0, r4
   15450:	sub	sp, fp, #8
   15454:	pop	{r4, sl, fp, pc}
   15458:	movw	r0, #62392	; 0xf3b8
   1545c:	mov	r1, #26
   15460:	mov	r2, #1
   15464:	movt	r0, #2
   15468:	ldr	r3, [r0]
   1546c:	movw	r0, #57283	; 0xdfc3
   15470:	movt	r0, #1
   15474:	bl	11c58 <fwrite@plt>
   15478:	mov	r0, r4
   1547c:	sub	sp, fp, #8
   15480:	pop	{r4, sl, fp, pc}
   15484:	push	{r4, r5, r6, sl, fp, lr}
   15488:	add	fp, sp, #16
   1548c:	sub	sp, sp, #344	; 0x158
   15490:	mov	r6, r0
   15494:	mov	r0, #128	; 0x80
   15498:	mov	r5, r1
   1549c:	movw	r1, #57416	; 0xe048
   154a0:	mov	r4, r2
   154a4:	mov	r2, #1
   154a8:	str	r0, [sp, #12]
   154ac:	movw	r0, #57410	; 0xe042
   154b0:	movt	r1, #1
   154b4:	movt	r0, #1
   154b8:	bl	11d54 <setenv@plt>
   154bc:	movw	r0, #57420	; 0xe04c
   154c0:	movt	r0, #1
   154c4:	bl	11f1c <unsetenv@plt>
   154c8:	movw	r0, #57431	; 0xe057
   154cc:	movt	r0, #1
   154d0:	bl	11f1c <unsetenv@plt>
   154d4:	movw	r0, #57444	; 0xe064
   154d8:	movt	r0, #1
   154dc:	bl	11f1c <unsetenv@plt>
   154e0:	movw	r0, #57457	; 0xe071
   154e4:	movt	r0, #1
   154e8:	bl	11f1c <unsetenv@plt>
   154ec:	movw	r0, #57469	; 0xe07d
   154f0:	movt	r0, #1
   154f4:	bl	11f1c <unsetenv@plt>
   154f8:	movw	r0, #57483	; 0xe08b
   154fc:	movt	r0, #1
   15500:	bl	11f1c <unsetenv@plt>
   15504:	add	r1, sp, #16
   15508:	add	r2, sp, #12
   1550c:	mov	r0, r6
   15510:	bl	11ea4 <getsockname@plt>
   15514:	cmn	r0, #1
   15518:	ble	1556c <__assert_fail@plt+0x35f0>
   1551c:	ldr	r1, [sp, #12]
   15520:	mov	r0, #3
   15524:	mov	r2, #16
   15528:	sub	r3, fp, #32
   1552c:	str	r3, [sp]
   15530:	str	r2, [sp, #4]
   15534:	str	r0, [sp, #8]
   15538:	add	r0, sp, #16
   1553c:	add	r2, sp, #144	; 0x90
   15540:	mov	r3, #184	; 0xb8
   15544:	bl	11e2c <getnameinfo@plt>
   15548:	cmp	r0, #0
   1554c:	beq	15580 <__assert_fail@plt+0x3604>
   15550:	bl	11b44 <gai_strerror@plt>
   15554:	movw	r1, #57591	; 0xe0f7
   15558:	mov	r2, r0
   1555c:	mov	r0, #4
   15560:	movt	r1, #1
   15564:	bl	11e68 <syslog@plt>
   15568:	b	1560c <__assert_fail@plt+0x3690>
   1556c:	movw	r1, #57497	; 0xe099
   15570:	movt	r1, #1
   15574:	mov	r0, #4
   15578:	bl	11e68 <syslog@plt>
   1557c:	b	15684 <__assert_fail@plt+0x3708>
   15580:	movw	r0, #57420	; 0xe04c
   15584:	add	r1, sp, #144	; 0x90
   15588:	mov	r2, #1
   1558c:	movt	r0, #1
   15590:	bl	11d54 <setenv@plt>
   15594:	cmn	r0, #1
   15598:	ble	155d0 <__assert_fail@plt+0x3654>
   1559c:	movw	r0, #62232	; 0xf318
   155a0:	movt	r0, #2
   155a4:	ldrb	r0, [r0]
   155a8:	cmp	r0, #0
   155ac:	beq	155e0 <__assert_fail@plt+0x3664>
   155b0:	movw	r0, #62392	; 0xf3b8
   155b4:	movw	r1, #57539	; 0xe0c3
   155b8:	add	r2, sp, #144	; 0x90
   155bc:	movt	r0, #2
   155c0:	movt	r1, #1
   155c4:	ldr	r0, [r0]
   155c8:	bl	11d60 <fprintf@plt>
   155cc:	b	155e0 <__assert_fail@plt+0x3664>
   155d0:	movw	r1, #57515	; 0xe0ab
   155d4:	mov	r0, #4
   155d8:	movt	r1, #1
   155dc:	bl	11e68 <syslog@plt>
   155e0:	movw	r0, #57444	; 0xe064
   155e4:	sub	r1, fp, #32
   155e8:	mov	r2, #1
   155ec:	movt	r0, #1
   155f0:	bl	11d54 <setenv@plt>
   155f4:	cmn	r0, #1
   155f8:	bgt	1560c <__assert_fail@plt+0x3690>
   155fc:	movw	r1, #57565	; 0xe0dd
   15600:	mov	r0, #4
   15604:	movt	r1, #1
   15608:	bl	11e68 <syslog@plt>
   1560c:	movw	r0, #62636	; 0xf4ac
   15610:	movt	r0, #2
   15614:	ldrb	r0, [r0]
   15618:	cmp	r0, #1
   1561c:	bne	15684 <__assert_fail@plt+0x3708>
   15620:	ldr	r1, [sp, #12]
   15624:	mov	r0, #0
   15628:	add	r2, sp, #144	; 0x90
   1562c:	mov	r3, #184	; 0xb8
   15630:	str	r0, [sp]
   15634:	str	r0, [sp, #4]
   15638:	str	r0, [sp, #8]
   1563c:	add	r0, sp, #16
   15640:	bl	11e2c <getnameinfo@plt>
   15644:	cmp	r0, #0
   15648:	beq	15668 <__assert_fail@plt+0x36ec>
   1564c:	bl	11b44 <gai_strerror@plt>
   15650:	movw	r1, #57591	; 0xe0f7
   15654:	mov	r2, r0
   15658:	mov	r0, #4
   1565c:	movt	r1, #1
   15660:	bl	11e68 <syslog@plt>
   15664:	b	15684 <__assert_fail@plt+0x3708>
   15668:	movw	r0, #57431	; 0xe057
   1566c:	add	r1, sp, #144	; 0x90
   15670:	mov	r2, #1
   15674:	movt	r0, #1
   15678:	bl	11d54 <setenv@plt>
   1567c:	cmn	r0, #1
   15680:	ble	157dc <__assert_fail@plt+0x3860>
   15684:	mov	r0, #3
   15688:	mov	r1, #16
   1568c:	sub	r2, fp, #32
   15690:	mov	r3, #184	; 0xb8
   15694:	str	r2, [sp]
   15698:	str	r1, [sp, #4]
   1569c:	str	r0, [sp, #8]
   156a0:	add	r2, sp, #144	; 0x90
   156a4:	mov	r0, r5
   156a8:	mov	r1, r4
   156ac:	bl	11e2c <getnameinfo@plt>
   156b0:	cmp	r0, #0
   156b4:	beq	156d8 <__assert_fail@plt+0x375c>
   156b8:	bl	11b44 <gai_strerror@plt>
   156bc:	movw	r1, #57591	; 0xe0f7
   156c0:	mov	r2, r0
   156c4:	mov	r0, #4
   156c8:	movt	r1, #1
   156cc:	bl	11e68 <syslog@plt>
   156d0:	sub	sp, fp, #16
   156d4:	pop	{r4, r5, r6, sl, fp, pc}
   156d8:	movw	r0, #57457	; 0xe071
   156dc:	add	r1, sp, #144	; 0x90
   156e0:	mov	r2, #1
   156e4:	movt	r0, #1
   156e8:	bl	11d54 <setenv@plt>
   156ec:	cmn	r0, #1
   156f0:	ble	15728 <__assert_fail@plt+0x37ac>
   156f4:	movw	r0, #62232	; 0xf318
   156f8:	movt	r0, #2
   156fc:	ldrb	r0, [r0]
   15700:	cmp	r0, #0
   15704:	beq	15738 <__assert_fail@plt+0x37bc>
   15708:	movw	r0, #62392	; 0xf3b8
   1570c:	movw	r1, #57656	; 0xe138
   15710:	add	r2, sp, #144	; 0x90
   15714:	movt	r0, #2
   15718:	movt	r1, #1
   1571c:	ldr	r0, [r0]
   15720:	bl	11d60 <fprintf@plt>
   15724:	b	15738 <__assert_fail@plt+0x37bc>
   15728:	movw	r1, #57632	; 0xe120
   1572c:	mov	r0, #4
   15730:	movt	r1, #1
   15734:	bl	11e68 <syslog@plt>
   15738:	movw	r0, #57469	; 0xe07d
   1573c:	sub	r1, fp, #32
   15740:	mov	r2, #1
   15744:	movt	r0, #1
   15748:	bl	11d54 <setenv@plt>
   1574c:	cmn	r0, #1
   15750:	bgt	15764 <__assert_fail@plt+0x37e8>
   15754:	movw	r1, #57683	; 0xe153
   15758:	mov	r0, #4
   1575c:	movt	r1, #1
   15760:	bl	11e68 <syslog@plt>
   15764:	movw	r0, #62636	; 0xf4ac
   15768:	movt	r0, #2
   1576c:	ldrb	r0, [r0]
   15770:	cmp	r0, #1
   15774:	bne	157d4 <__assert_fail@plt+0x3858>
   15778:	mov	r0, #0
   1577c:	add	r2, sp, #144	; 0x90
   15780:	mov	r1, r4
   15784:	mov	r3, #184	; 0xb8
   15788:	str	r0, [sp]
   1578c:	str	r0, [sp, #4]
   15790:	str	r0, [sp, #8]
   15794:	mov	r0, r5
   15798:	bl	11e2c <getnameinfo@plt>
   1579c:	cmp	r0, #0
   157a0:	bne	156b8 <__assert_fail@plt+0x373c>
   157a4:	movw	r0, #57483	; 0xe08b
   157a8:	add	r1, sp, #144	; 0x90
   157ac:	mov	r2, #1
   157b0:	movt	r0, #1
   157b4:	bl	11d54 <setenv@plt>
   157b8:	cmn	r0, #1
   157bc:	ble	157e8 <__assert_fail@plt+0x386c>
   157c0:	movw	r0, #62232	; 0xf318
   157c4:	movt	r0, #2
   157c8:	ldrb	r0, [r0]
   157cc:	cmp	r0, #0
   157d0:	bne	15800 <__assert_fail@plt+0x3884>
   157d4:	sub	sp, fp, #16
   157d8:	pop	{r4, r5, r6, sl, fp, pc}
   157dc:	movw	r1, #57607	; 0xe107
   157e0:	movt	r1, #1
   157e4:	b	15574 <__assert_fail@plt+0x35f8>
   157e8:	movw	r1, #57709	; 0xe16d
   157ec:	mov	r0, #4
   157f0:	movt	r1, #1
   157f4:	bl	11e68 <syslog@plt>
   157f8:	sub	sp, fp, #16
   157fc:	pop	{r4, r5, r6, sl, fp, pc}
   15800:	movw	r0, #62392	; 0xf3b8
   15804:	movw	r1, #57735	; 0xe187
   15808:	add	r2, sp, #144	; 0x90
   1580c:	movt	r0, #2
   15810:	movt	r1, #1
   15814:	ldr	r0, [r0]
   15818:	bl	11d60 <fprintf@plt>
   1581c:	sub	sp, fp, #16
   15820:	pop	{r4, r5, r6, sl, fp, pc}
   15824:	push	{r4, r5, fp, lr}
   15828:	add	fp, sp, #8
   1582c:	sub	sp, sp, #296	; 0x128
   15830:	mov	r5, r0
   15834:	ldr	r0, [r1]
   15838:	mov	r6, r2
   1583c:	mov	r4, r1
   15840:	bl	17eb0 <argp_parse@@Base+0x14a0>
   15844:	movw	r0, #62968	; 0xf5f8
   15848:	cmp	r6, #0
   1584c:	movt	r0, #2
   15850:	str	r4, [r0]
   15854:	ldrne	r0, [r6]
   15858:	cmpne	r0, #0
   1585c:	moveq	r6, r4
   15860:	ldr	r0, [r6], #4
   15864:	cmp	r0, #0
   15868:	bne	15860 <__assert_fail@plt+0x38e4>
   1586c:	ldr	r6, [r6, #-8]
   15870:	mov	r0, r6
   15874:	bl	11d30 <strlen@plt>
   15878:	movw	r1, #63000	; 0xf618
   1587c:	movw	r2, #57764	; 0xe1a4
   15880:	add	r0, r6, r0
   15884:	movw	r6, #62232	; 0xf318
   15888:	movt	r1, #2
   1588c:	movt	r2, #1
   15890:	movt	r6, #2
   15894:	str	r2, [r1]
   15898:	movw	r1, #62972	; 0xf5fc
   1589c:	movt	r1, #2
   158a0:	str	r0, [r1]
   158a4:	movw	r0, #57788	; 0xe1bc
   158a8:	add	r1, r6, #56	; 0x38
   158ac:	movt	r0, #1
   158b0:	bl	17ccc <argp_parse@@Base+0x12bc>
   158b4:	mov	r0, #0
   158b8:	add	r1, sp, #148	; 0x94
   158bc:	mov	r2, r4
   158c0:	mov	r3, #0
   158c4:	str	r1, [sp]
   158c8:	str	r0, [sp, #4]
   158cc:	add	r0, r6, #28
   158d0:	mov	r1, r5
   158d4:	bl	16a10 <argp_parse@@Base>
   158d8:	movw	r0, #62636	; 0xf4ac
   158dc:	movt	r0, #2
   158e0:	ldrb	r0, [r0]
   158e4:	cmp	r0, #1
   158e8:	movweq	r1, #62636	; 0xf4ac
   158ec:	moveq	r0, #1
   158f0:	movteq	r1, #2
   158f4:	strbeq	r0, [r1, #1]
   158f8:	ldr	r0, [sp, #148]	; 0x94
   158fc:	cmp	r0, r5
   15900:	bge	1595c <__assert_fail@plt+0x39e0>
   15904:	add	r1, r5, #1
   15908:	sub	r0, r1, r0
   1590c:	mov	r1, #4
   15910:	bl	184f4 <argp_parse@@Base+0x1ae4>
   15914:	movw	r6, #62988	; 0xf60c
   15918:	movt	r6, #2
   1591c:	str	r0, [r6]
   15920:	ldr	r0, [sp, #148]	; 0x94
   15924:	cmp	r0, r5
   15928:	bge	159ac <__assert_fail@plt+0x3a30>
   1592c:	mov	r7, #0
   15930:	ldr	r0, [r4, r0, lsl #2]
   15934:	bl	11bd4 <strdup@plt>
   15938:	ldr	r1, [r6]
   1593c:	str	r0, [r1, r7]
   15940:	add	r7, r7, #4
   15944:	ldr	r0, [sp, #148]	; 0x94
   15948:	add	r0, r0, #1
   1594c:	cmp	r0, r5
   15950:	str	r0, [sp, #148]	; 0x94
   15954:	blt	15930 <__assert_fail@plt+0x39b4>
   15958:	b	159ac <__assert_fail@plt+0x3a30>
   1595c:	mov	r0, #3
   15960:	mov	r1, #4
   15964:	bl	184f4 <argp_parse@@Base+0x1ae4>
   15968:	movw	r5, #62988	; 0xf60c
   1596c:	movt	r5, #2
   15970:	str	r0, [r5]
   15974:	movw	r0, #57794	; 0xe1c2
   15978:	movt	r0, #1
   1597c:	bl	11bd4 <strdup@plt>
   15980:	cmp	r0, #0
   15984:	beq	16208 <__assert_fail@plt+0x428c>
   15988:	ldr	r1, [r5]
   1598c:	str	r0, [r1]
   15990:	movw	r0, #57820	; 0xe1dc
   15994:	movt	r0, #1
   15998:	bl	11bd4 <strdup@plt>
   1599c:	cmp	r0, #0
   159a0:	beq	16208 <__assert_fail@plt+0x428c>
   159a4:	ldr	r1, [r5]
   159a8:	str	r0, [r1, #4]
   159ac:	movw	r6, #62232	; 0xf318
   159b0:	movt	r6, #2
   159b4:	ldrb	r0, [r6]
   159b8:	cmp	r0, #0
   159bc:	bne	159d4 <__assert_fail@plt+0x3a58>
   159c0:	mov	r0, #0
   159c4:	mov	r1, #0
   159c8:	bl	169f4 <daemon@@Base>
   159cc:	cmn	r0, #1
   159d0:	ble	16220 <__assert_fail@plt+0x42a4>
   159d4:	movw	r0, #57788	; 0xe1bc
   159d8:	mov	r1, #17
   159dc:	mov	r2, #24
   159e0:	movt	r0, #1
   159e4:	bl	11e98 <openlog@plt>
   159e8:	movw	r0, #62636	; 0xf4ac
   159ec:	movt	r0, #2
   159f0:	ldrb	r0, [r0, #2]
   159f4:	cmp	r0, #0
   159f8:	bne	15a70 <__assert_fail@plt+0x3af4>
   159fc:	ldr	r0, [r6, #16]
   15a00:	movw	r1, #56792	; 0xddd8
   15a04:	movt	r1, #1
   15a08:	bl	11ec8 <fopen64@plt>
   15a0c:	cmp	r0, #0
   15a10:	beq	15a48 <__assert_fail@plt+0x3acc>
   15a14:	mov	r4, r0
   15a18:	ldrb	r0, [r6]
   15a1c:	cmp	r0, #0
   15a20:	bne	161e8 <__assert_fail@plt+0x426c>
   15a24:	bl	11d0c <getpid@plt>
   15a28:	movw	r1, #56179	; 0xdb73
   15a2c:	mov	r2, r0
   15a30:	mov	r0, r4
   15a34:	movt	r1, #1
   15a38:	bl	11d60 <fprintf@plt>
   15a3c:	mov	r0, r4
   15a40:	bl	11df0 <fclose@plt>
   15a44:	b	15a70 <__assert_fail@plt+0x3af4>
   15a48:	ldr	r4, [r6, #16]
   15a4c:	bl	11d78 <__errno_location@plt>
   15a50:	ldr	r0, [r0]
   15a54:	bl	11cdc <strerror@plt>
   15a58:	movw	r1, #57904	; 0xe230
   15a5c:	mov	r3, r0
   15a60:	mov	r0, #2
   15a64:	mov	r2, r4
   15a68:	movt	r1, #1
   15a6c:	bl	11e68 <syslog@plt>
   15a70:	add	r4, sp, #152	; 0x98
   15a74:	mov	r1, #0
   15a78:	mov	r2, #140	; 0x8c
   15a7c:	mov	r8, #0
   15a80:	mov	r0, r4
   15a84:	bl	11da8 <memset@plt>
   15a88:	orr	r5, r4, #4
   15a8c:	mov	r0, r5
   15a90:	bl	11e14 <sigemptyset@plt>
   15a94:	mov	r0, r5
   15a98:	mov	r1, #14
   15a9c:	bl	11cc4 <sigaddset@plt>
   15aa0:	movw	r0, #13112	; 0x3338
   15aa4:	mov	r7, #268435456	; 0x10000000
   15aa8:	mov	r1, r4
   15aac:	mov	r2, #0
   15ab0:	movt	r0, #1
   15ab4:	str	r7, [sp, #284]	; 0x11c
   15ab8:	str	r0, [sp, #152]	; 0x98
   15abc:	mov	r0, #14
   15ac0:	bl	11c4c <sigaction@plt>
   15ac4:	mov	r0, #0
   15ac8:	bl	14f78 <__assert_fail@plt+0x2ffc>
   15acc:	mov	r0, r4
   15ad0:	mov	r1, #0
   15ad4:	mov	r2, #140	; 0x8c
   15ad8:	bl	11da8 <memset@plt>
   15adc:	mov	r0, r5
   15ae0:	bl	11e14 <sigemptyset@plt>
   15ae4:	mov	r0, r5
   15ae8:	mov	r1, #1
   15aec:	bl	11cc4 <sigaddset@plt>
   15af0:	movw	r0, #20344	; 0x4f78
   15af4:	str	r7, [sp, #284]	; 0x11c
   15af8:	mov	r1, r4
   15afc:	mov	r2, #0
   15b00:	movt	r0, #1
   15b04:	str	r0, [sp, #152]	; 0x98
   15b08:	mov	r0, #1
   15b0c:	bl	11c4c <sigaction@plt>
   15b10:	mov	r0, r4
   15b14:	mov	r1, #0
   15b18:	mov	r2, #140	; 0x8c
   15b1c:	bl	11da8 <memset@plt>
   15b20:	mov	r0, r5
   15b24:	bl	11e14 <sigemptyset@plt>
   15b28:	mov	r0, r5
   15b2c:	mov	r1, #17
   15b30:	bl	11cc4 <sigaddset@plt>
   15b34:	movw	r0, #11260	; 0x2bfc
   15b38:	str	r7, [sp, #284]	; 0x11c
   15b3c:	mov	r1, r4
   15b40:	mov	r2, #0
   15b44:	movt	r0, #1
   15b48:	str	r0, [sp, #152]	; 0x98
   15b4c:	mov	r0, #17
   15b50:	bl	11c4c <sigaction@plt>
   15b54:	mov	r0, r4
   15b58:	mov	r1, #0
   15b5c:	mov	r2, #140	; 0x8c
   15b60:	bl	11da8 <memset@plt>
   15b64:	mov	r0, r5
   15b68:	bl	11e14 <sigemptyset@plt>
   15b6c:	mov	r0, r5
   15b70:	mov	r1, #13
   15b74:	bl	11cc4 <sigaddset@plt>
   15b78:	str	r7, [sp, #284]	; 0x11c
   15b7c:	mov	r7, #1
   15b80:	mov	r0, #13
   15b84:	mov	r1, r4
   15b88:	mov	r2, #0
   15b8c:	str	r7, [sp, #152]	; 0x98
   15b90:	bl	11c4c <sigaction@plt>
   15b94:	add	r5, sp, #152	; 0x98
   15b98:	mov	r1, #120	; 0x78
   15b9c:	mov	r2, #99	; 0x63
   15ba0:	mov	r0, r5
   15ba4:	bl	11da8 <memset@plt>
   15ba8:	movw	r0, #57923	; 0xe243
   15bac:	mov	r1, r5
   15bb0:	mov	r2, #1
   15bb4:	strb	r8, [sp, #251]	; 0xfb
   15bb8:	movt	r0, #1
   15bbc:	bl	11d54 <setenv@plt>
   15bc0:	movw	r5, #62960	; 0xf5f0
   15bc4:	add	r6, sp, #16
   15bc8:	movt	r5, #2
   15bcc:	ldr	r0, [r5]
   15bd0:	cmp	r0, #0
   15bd4:	bne	15c6c <__assert_fail@plt+0x3cf0>
   15bd8:	mov	r0, r6
   15bdc:	bl	11e14 <sigemptyset@plt>
   15be0:	mov	r0, r4
   15be4:	bl	11e14 <sigemptyset@plt>
   15be8:	mov	r0, r4
   15bec:	mov	r1, #17
   15bf0:	bl	11cc4 <sigaddset@plt>
   15bf4:	mov	r0, r4
   15bf8:	mov	r1, #1
   15bfc:	bl	11cc4 <sigaddset@plt>
   15c00:	mov	r0, r4
   15c04:	mov	r1, #14
   15c08:	bl	11cc4 <sigaddset@plt>
   15c0c:	mov	r0, #0
   15c10:	mov	r1, r4
   15c14:	mov	r2, #0
   15c18:	bl	11b14 <sigprocmask@plt>
   15c1c:	ldr	r0, [r5]
   15c20:	cmp	r0, #0
   15c24:	bne	15c3c <__assert_fail@plt+0x3cc0>
   15c28:	mov	r0, r6
   15c2c:	bl	11dc0 <sigsuspend@plt>
   15c30:	ldr	r0, [r5]
   15c34:	cmp	r0, #0
   15c38:	beq	15c28 <__assert_fail@plt+0x3cac>
   15c3c:	mov	r0, r4
   15c40:	bl	11e14 <sigemptyset@plt>
   15c44:	mov	r0, #2
   15c48:	mov	r1, r4
   15c4c:	mov	r2, #0
   15c50:	bl	11b14 <sigprocmask@plt>
   15c54:	b	15c6c <__assert_fail@plt+0x3cf0>
   15c58:	movw	r5, #62960	; 0xf5f0
   15c5c:	movt	r5, #2
   15c60:	ldr	r0, [r5]
   15c64:	cmp	r0, #0
   15c68:	beq	15bd8 <__assert_fail@plt+0x3c5c>
   15c6c:	movw	r1, #62828	; 0xf56c
   15c70:	mov	r0, r6
   15c74:	mov	r2, #128	; 0x80
   15c78:	movt	r1, #2
   15c7c:	bl	11b68 <memcpy@plt>
   15c80:	movw	r0, #62824	; 0xf568
   15c84:	mov	r1, #0
   15c88:	mov	r2, #0
   15c8c:	mov	r3, #0
   15c90:	movt	r0, #2
   15c94:	str	r1, [sp]
   15c98:	mov	r1, r6
   15c9c:	ldr	r0, [r0]
   15ca0:	add	r0, r0, #1
   15ca4:	bl	11ba4 <select@plt>
   15ca8:	mov	r9, r0
   15cac:	cmp	r0, #1
   15cb0:	blt	15ccc <__assert_fail@plt+0x3d50>
   15cb4:	movw	r0, #62992	; 0xf610
   15cb8:	movt	r0, #2
   15cbc:	ldr	r8, [r0]
   15cc0:	cmp	r8, #0
   15cc4:	bne	15d28 <__assert_fail@plt+0x3dac>
   15cc8:	b	15c58 <__assert_fail@plt+0x3cdc>
   15ccc:	cmn	r9, #1
   15cd0:	bgt	15cf4 <__assert_fail@plt+0x3d78>
   15cd4:	bl	11d78 <__errno_location@plt>
   15cd8:	ldr	r0, [r0]
   15cdc:	cmp	r0, #4
   15ce0:	beq	15cf4 <__assert_fail@plt+0x3d78>
   15ce4:	movw	r1, #57935	; 0xe24f
   15ce8:	mov	r0, #4
   15cec:	movt	r1, #1
   15cf0:	bl	11e68 <syslog@plt>
   15cf4:	mov	r0, #1
   15cf8:	bl	11bb0 <sleep@plt>
   15cfc:	b	15c58 <__assert_fail@plt+0x3cdc>
   15d00:	movw	r0, #62824	; 0xf568
   15d04:	movw	r1, #58043	; 0xe2bb
   15d08:	movt	r0, #2
   15d0c:	movt	r1, #1
   15d10:	ldr	r2, [r0]
   15d14:	movw	r0, #62392	; 0xf3b8
   15d18:	movt	r0, #2
   15d1c:	ldr	r0, [r0]
   15d20:	bl	11d60 <fprintf@plt>
   15d24:	b	16010 <__assert_fail@plt+0x4094>
   15d28:	ldr	r0, [r8, #60]	; 0x3c
   15d2c:	cmn	r0, #1
   15d30:	beq	161d0 <__assert_fail@plt+0x4254>
   15d34:	asr	r1, r0, #31
   15d38:	add	r1, r0, r1, lsr #27
   15d3c:	and	r0, r0, #31
   15d40:	asr	r1, r1, #5
   15d44:	ldr	r1, [r6, r1, lsl #2]
   15d48:	tst	r1, r7, lsl r0
   15d4c:	beq	161d0 <__assert_fail@plt+0x4254>
   15d50:	movw	r0, #62232	; 0xf318
   15d54:	movt	r0, #2
   15d58:	ldrb	r0, [r0]
   15d5c:	cmp	r0, #0
   15d60:	bne	16104 <__assert_fail@plt+0x4188>
   15d64:	ldr	r0, [r8, #24]
   15d68:	mov	r5, r6
   15d6c:	sub	r9, r9, #1
   15d70:	cmp	r0, #0
   15d74:	bne	15de4 <__assert_fail@plt+0x3e68>
   15d78:	ldr	r0, [r8, #16]
   15d7c:	cmp	r0, #1
   15d80:	bne	15de4 <__assert_fail@plt+0x3e68>
   15d84:	mov	r0, #128	; 0x80
   15d88:	mov	r1, r4
   15d8c:	add	r2, sp, #8
   15d90:	str	r0, [sp, #8]
   15d94:	ldr	r0, [r8, #60]	; 0x3c
   15d98:	bl	11c40 <accept@plt>
   15d9c:	movw	r6, #62232	; 0xf318
   15da0:	mov	sl, r0
   15da4:	movt	r6, #2
   15da8:	ldrb	r0, [r6]
   15dac:	cmp	r0, #0
   15db0:	bne	16184 <__assert_fail@plt+0x4208>
   15db4:	cmn	sl, #1
   15db8:	ble	161a8 <__assert_fail@plt+0x422c>
   15dbc:	movw	r0, #62636	; 0xf4ac
   15dc0:	movt	r0, #2
   15dc4:	ldrb	r0, [r0, #1]
   15dc8:	cmp	r0, #1
   15dcc:	bne	15df0 <__assert_fail@plt+0x3e74>
   15dd0:	ldr	r2, [sp, #8]
   15dd4:	mov	r0, sl
   15dd8:	mov	r1, r4
   15ddc:	bl	15484 <__assert_fail@plt+0x3508>
   15de0:	b	15df0 <__assert_fail@plt+0x3e74>
   15de4:	ldr	sl, [r8, #60]	; 0x3c
   15de8:	movw	r6, #62232	; 0xf318
   15dec:	movt	r6, #2
   15df0:	mov	r0, r4
   15df4:	bl	11e14 <sigemptyset@plt>
   15df8:	mov	r0, r4
   15dfc:	mov	r1, #17
   15e00:	bl	11cc4 <sigaddset@plt>
   15e04:	mov	r0, r4
   15e08:	mov	r1, #1
   15e0c:	bl	11cc4 <sigaddset@plt>
   15e10:	mov	r0, r4
   15e14:	mov	r1, #14
   15e18:	bl	11cc4 <sigaddset@plt>
   15e1c:	mov	r0, #0
   15e20:	mov	r1, r4
   15e24:	mov	r2, #0
   15e28:	bl	11b14 <sigprocmask@plt>
   15e2c:	ldr	r0, [r8, #44]	; 0x2c
   15e30:	cmp	r0, #0
   15e34:	beq	15e44 <__assert_fail@plt+0x3ec8>
   15e38:	ldrh	r0, [r0, #8]
   15e3c:	cmp	r0, #0
   15e40:	beq	15fb0 <__assert_fail@plt+0x4034>
   15e44:	ldr	r1, [r8, #208]	; 0xd0
   15e48:	add	r0, r1, #1
   15e4c:	cmp	r1, #0
   15e50:	str	r0, [r8, #208]	; 0xd0
   15e54:	beq	15f00 <__assert_fail@plt+0x3f84>
   15e58:	ldr	r1, [r8, #28]
   15e5c:	mov	r2, #0
   15e60:	cmp	r0, r1
   15e64:	clz	r1, r1
   15e68:	movwls	r2, #1
   15e6c:	lsr	r1, r1, #5
   15e70:	orr	r1, r2, r1
   15e74:	cmp	r1, #1
   15e78:	bne	15f6c <__assert_fail@plt+0x3ff0>
   15e7c:	ldr	r1, [r6, #4]
   15e80:	cmp	r0, r1
   15e84:	bcs	15f6c <__assert_fail@plt+0x3ff0>
   15e88:	bl	11e20 <fork@plt>
   15e8c:	cmn	r0, #1
   15e90:	ble	15f18 <__assert_fail@plt+0x3f9c>
   15e94:	mov	r7, #1
   15e98:	cmp	r0, #0
   15e9c:	beq	15fb4 <__assert_fail@plt+0x4038>
   15ea0:	ldr	r1, [r8, #24]
   15ea4:	mov	r6, #0
   15ea8:	cmp	r1, #0
   15eac:	beq	15fb8 <__assert_fail@plt+0x403c>
   15eb0:	str	r0, [r8, #24]
   15eb4:	ldr	r0, [r8, #60]	; 0x3c
   15eb8:	cmp	r0, #0
   15ebc:	blt	15fb8 <__assert_fail@plt+0x403c>
   15ec0:	movw	r2, #62828	; 0xf56c
   15ec4:	lsr	r1, r0, #5
   15ec8:	mov	r7, #1
   15ecc:	and	r0, r0, #31
   15ed0:	movt	r2, #2
   15ed4:	mov	r3, r2
   15ed8:	ldr	r2, [r2, r1, lsl #2]
   15edc:	bic	r0, r2, r7, lsl r0
   15ee0:	str	r0, [r3, r1, lsl #2]
   15ee4:	movw	r0, #62960	; 0xf5f0
   15ee8:	movt	r0, #2
   15eec:	mov	r1, r0
   15ef0:	ldr	r0, [r0]
   15ef4:	sub	r0, r0, #1
   15ef8:	str	r0, [r1]
   15efc:	b	15fb8 <__assert_fail@plt+0x403c>
   15f00:	add	r0, r8, #212	; 0xd4
   15f04:	mov	r1, #0
   15f08:	bl	11c70 <gettimeofday@plt>
   15f0c:	bl	11e20 <fork@plt>
   15f10:	cmn	r0, #1
   15f14:	bgt	15e94 <__assert_fail@plt+0x3f18>
   15f18:	movw	r1, #58034	; 0xe2b2
   15f1c:	mov	r0, #3
   15f20:	movt	r1, #1
   15f24:	bl	11e68 <syslog@plt>
   15f28:	ldr	r0, [r8, #24]
   15f2c:	cmp	r0, #0
   15f30:	bne	15f48 <__assert_fail@plt+0x3fcc>
   15f34:	ldr	r0, [r8, #16]
   15f38:	cmp	r0, #1
   15f3c:	bne	15f48 <__assert_fail@plt+0x3fcc>
   15f40:	mov	r0, sl
   15f44:	bl	11f4c <close@plt>
   15f48:	mov	r0, r4
   15f4c:	bl	11e14 <sigemptyset@plt>
   15f50:	mov	r0, #2
   15f54:	mov	r1, r4
   15f58:	mov	r2, #0
   15f5c:	bl	11b14 <sigprocmask@plt>
   15f60:	mov	r0, #1
   15f64:	bl	11bb0 <sleep@plt>
   15f68:	b	161cc <__assert_fail@plt+0x4250>
   15f6c:	add	r0, sp, #8
   15f70:	mov	r1, #0
   15f74:	bl	11c70 <gettimeofday@plt>
   15f78:	mov	r0, r8
   15f7c:	ldr	r2, [sp, #8]
   15f80:	ldr	r1, [r0, #212]!	; 0xd4
   15f84:	sub	r1, r2, r1
   15f88:	cmp	r1, #61	; 0x3d
   15f8c:	blt	16080 <__assert_fail@plt+0x4104>
   15f90:	ldr	r1, [sp, #8]
   15f94:	ldr	r2, [sp, #12]
   15f98:	stm	r0, {r1, r2}
   15f9c:	str	r7, [r8, #208]	; 0xd0
   15fa0:	bl	11e20 <fork@plt>
   15fa4:	cmn	r0, #1
   15fa8:	bgt	15e94 <__assert_fail@plt+0x3f18>
   15fac:	b	15f18 <__assert_fail@plt+0x3f9c>
   15fb0:	mov	r7, #0
   15fb4:	mov	r6, #1
   15fb8:	mov	r0, r4
   15fbc:	bl	11e14 <sigemptyset@plt>
   15fc0:	mov	r0, #2
   15fc4:	mov	r1, r4
   15fc8:	mov	r2, #0
   15fcc:	bl	11b14 <sigprocmask@plt>
   15fd0:	cmp	r6, #0
   15fd4:	movw	r6, #62232	; 0xf318
   15fd8:	movt	r6, #2
   15fdc:	beq	16050 <__assert_fail@plt+0x40d4>
   15fe0:	ldrb	r1, [r6]
   15fe4:	eor	r0, r7, #1
   15fe8:	clz	r1, r1
   15fec:	lsr	r1, r1, #5
   15ff0:	orrs	r0, r0, r1
   15ff4:	bne	15ffc <__assert_fail@plt+0x4080>
   15ff8:	bl	11d3c <setsid@plt>
   15ffc:	cmp	r7, #0
   16000:	beq	16044 <__assert_fail@plt+0x40c8>
   16004:	ldrb	r0, [r6]
   16008:	cmp	r0, #0
   1600c:	bne	15d00 <__assert_fail@plt+0x3d84>
   16010:	movw	r0, #62824	; 0xf568
   16014:	movt	r0, #2
   16018:	ldr	r7, [r0]
   1601c:	cmp	r7, #3
   16020:	blt	16044 <__assert_fail@plt+0x40c8>
   16024:	cmp	sl, r7
   16028:	beq	16034 <__assert_fail@plt+0x40b8>
   1602c:	mov	r0, r7
   16030:	bl	11f4c <close@plt>
   16034:	sub	r0, r7, #1
   16038:	cmp	r7, #3
   1603c:	mov	r7, r0
   16040:	bgt	16024 <__assert_fail@plt+0x40a8>
   16044:	mov	r0, sl
   16048:	mov	r1, r8
   1604c:	bl	129a8 <__assert_fail@plt+0xa2c>
   16050:	ldr	r0, [r8, #24]
   16054:	cmp	r0, #0
   16058:	beq	16064 <__assert_fail@plt+0x40e8>
   1605c:	mov	r7, #1
   16060:	b	161cc <__assert_fail@plt+0x4250>
   16064:	ldr	r0, [r8, #16]
   16068:	mov	r7, #1
   1606c:	cmp	r0, #1
   16070:	bne	161cc <__assert_fail@plt+0x4250>
   16074:	mov	r0, sl
   16078:	bl	11f4c <close@plt>
   1607c:	b	161cc <__assert_fail@plt+0x4250>
   16080:	ldr	r2, [r8, #12]
   16084:	ldr	r3, [r8, #20]
   16088:	movw	r1, #57983	; 0xe27f
   1608c:	mov	r0, #3
   16090:	movt	r1, #1
   16094:	bl	11e68 <syslog@plt>
   16098:	ldr	r0, [r8, #60]	; 0x3c
   1609c:	cmp	r0, #0
   160a0:	blt	160e8 <__assert_fail@plt+0x416c>
   160a4:	movw	r1, #62960	; 0xf5f0
   160a8:	and	r3, r0, #31
   160ac:	movt	r1, #2
   160b0:	mov	r2, r1
   160b4:	ldr	r1, [r1]
   160b8:	sub	r1, r1, #1
   160bc:	str	r1, [r2]
   160c0:	movw	r2, #62828	; 0xf56c
   160c4:	lsr	r1, r0, #5
   160c8:	movt	r2, #2
   160cc:	mov	r6, r2
   160d0:	ldr	r2, [r2, r1, lsl #2]
   160d4:	bic	r2, r2, r7, lsl r3
   160d8:	str	r2, [r6, r1, lsl #2]
   160dc:	bl	11f4c <close@plt>
   160e0:	mvn	r0, #0
   160e4:	str	r0, [r8, #60]	; 0x3c
   160e8:	mov	r0, #0
   160ec:	str	r0, [r8, #208]	; 0xd0
   160f0:	ldr	r0, [r8, #24]
   160f4:	cmp	r0, #2
   160f8:	blt	16124 <__assert_fail@plt+0x41a8>
   160fc:	str	r7, [r8, #24]
   16100:	b	16140 <__assert_fail@plt+0x41c4>
   16104:	movw	r0, #62392	; 0xf3b8
   16108:	ldr	r2, [r8, #12]
   1610c:	movw	r1, #57356	; 0xe00c
   16110:	movt	r0, #2
   16114:	movt	r1, #1
   16118:	ldr	r0, [r0]
   1611c:	bl	11d60 <fprintf@plt>
   16120:	b	15d64 <__assert_fail@plt+0x3de8>
   16124:	cmp	r0, #0
   16128:	bne	16140 <__assert_fail@plt+0x41c4>
   1612c:	ldr	r0, [r8, #16]
   16130:	cmp	r0, #1
   16134:	bne	16140 <__assert_fail@plt+0x41c4>
   16138:	mov	r0, sl
   1613c:	bl	11f4c <close@plt>
   16140:	mov	r0, r4
   16144:	bl	11e14 <sigemptyset@plt>
   16148:	mov	r0, #2
   1614c:	mov	r1, r4
   16150:	mov	r2, #0
   16154:	bl	11b14 <sigprocmask@plt>
   16158:	movw	r0, #62980	; 0xf604
   1615c:	movt	r0, #2
   16160:	ldr	r0, [r0]
   16164:	cmp	r0, #0
   16168:	bne	161cc <__assert_fail@plt+0x4250>
   1616c:	movw	r0, #62980	; 0xf604
   16170:	movt	r0, #2
   16174:	str	r7, [r0]
   16178:	mov	r0, #600	; 0x258
   1617c:	bl	11be0 <alarm@plt>
   16180:	b	161cc <__assert_fail@plt+0x4250>
   16184:	movw	r0, #62392	; 0xf3b8
   16188:	movw	r1, #57946	; 0xe25a
   1618c:	mov	r2, sl
   16190:	movt	r0, #2
   16194:	movt	r1, #1
   16198:	ldr	r0, [r0]
   1619c:	bl	11d60 <fprintf@plt>
   161a0:	cmn	sl, #1
   161a4:	bgt	15dbc <__assert_fail@plt+0x3e40>
   161a8:	bl	11d78 <__errno_location@plt>
   161ac:	ldr	r0, [r0]
   161b0:	cmp	r0, #4
   161b4:	beq	161cc <__assert_fail@plt+0x4250>
   161b8:	ldr	r2, [r8, #12]
   161bc:	movw	r1, #57963	; 0xe26b
   161c0:	mov	r0, #4
   161c4:	movt	r1, #1
   161c8:	bl	11e68 <syslog@plt>
   161cc:	mov	r6, r5
   161d0:	cmp	r9, #0
   161d4:	beq	15c58 <__assert_fail@plt+0x3cdc>
   161d8:	ldr	r8, [r8, #220]	; 0xdc
   161dc:	cmp	r8, #0
   161e0:	bne	15d28 <__assert_fail@plt+0x3dac>
   161e4:	b	15c58 <__assert_fail@plt+0x3cdc>
   161e8:	movw	r0, #62392	; 0xf3b8
   161ec:	ldr	r2, [r6, #16]
   161f0:	movw	r1, #57879	; 0xe217
   161f4:	movt	r0, #2
   161f8:	movt	r1, #1
   161fc:	ldr	r0, [r0]
   16200:	bl	11d60 <fprintf@plt>
   16204:	b	15a24 <__assert_fail@plt+0x3aa8>
   16208:	movw	r1, #56183	; 0xdb77
   1620c:	mov	r0, #3
   16210:	movt	r1, #1
   16214:	bl	11e68 <syslog@plt>
   16218:	mvn	r0, #0
   1621c:	bl	11d18 <exit@plt>
   16220:	ldr	r2, [r4]
   16224:	movw	r1, #57843	; 0xe1f3
   16228:	mov	r0, #27
   1622c:	movt	r1, #1
   16230:	bl	11e68 <syslog@plt>
   16234:	mov	r0, #1
   16238:	bl	11d18 <exit@plt>
   1623c:	push	{r4, r5, fp, lr}
   16240:	add	fp, sp, #8
   16244:	sub	sp, sp, #8
   16248:	mov	r5, r1
   1624c:	mov	r4, #7
   16250:	cmp	r0, #111	; 0x6f
   16254:	ble	16294 <__assert_fail@plt+0x4318>
   16258:	cmp	r0, #112	; 0x70
   1625c:	beq	162d8 <__assert_fail@plt+0x435c>
   16260:	cmp	r0, #256	; 0x100
   16264:	beq	16308 <__assert_fail@plt+0x438c>
   16268:	movw	r1, #257	; 0x101
   1626c:	cmp	r0, r1
   16270:	bne	16368 <__assert_fail@plt+0x43ec>
   16274:	movw	r0, #62636	; 0xf4ac
   16278:	mov	r1, #1
   1627c:	movt	r0, #2
   16280:	strb	r1, [r0]
   16284:	mov	r4, #0
   16288:	mov	r0, r4
   1628c:	sub	sp, fp, #8
   16290:	pop	{r4, r5, fp, pc}
   16294:	cmp	r0, #82	; 0x52
   16298:	beq	16328 <__assert_fail@plt+0x43ac>
   1629c:	cmp	r0, #100	; 0x64
   162a0:	bne	16368 <__assert_fail@plt+0x43ec>
   162a4:	movw	r0, #62232	; 0xf318
   162a8:	mov	r1, #1
   162ac:	movt	r0, #2
   162b0:	strb	r1, [r0]
   162b4:	movw	r0, #62964	; 0xf5f4
   162b8:	movt	r0, #2
   162bc:	ldr	r1, [r0]
   162c0:	orr	r1, r1, #1
   162c4:	str	r1, [r0]
   162c8:	mov	r4, #0
   162cc:	mov	r0, r4
   162d0:	sub	sp, fp, #8
   162d4:	pop	{r4, r5, fp, pc}
   162d8:	cmp	r5, #0
   162dc:	ldrbne	r0, [r5]
   162e0:	cmpne	r0, #0
   162e4:	bne	16374 <__assert_fail@plt+0x43f8>
   162e8:	movw	r0, #62636	; 0xf4ac
   162ec:	mov	r1, #1
   162f0:	movt	r0, #2
   162f4:	strb	r1, [r0, #2]
   162f8:	mov	r4, #0
   162fc:	mov	r0, r4
   16300:	sub	sp, fp, #8
   16304:	pop	{r4, r5, fp, pc}
   16308:	movw	r0, #62636	; 0xf4ac
   1630c:	mov	r1, #1
   16310:	movt	r0, #2
   16314:	strb	r1, [r0, #1]
   16318:	mov	r4, #0
   1631c:	mov	r0, r4
   16320:	sub	sp, fp, #8
   16324:	pop	{r4, r5, fp, pc}
   16328:	add	r1, sp, #4
   1632c:	mov	r0, r5
   16330:	mov	r2, #0
   16334:	mov	r4, #0
   16338:	bl	11ac0 <strtol@plt>
   1633c:	cmp	r0, #1
   16340:	blt	16354 <__assert_fail@plt+0x43d8>
   16344:	ldr	r1, [sp, #4]
   16348:	ldrb	r1, [r1]
   1634c:	cmp	r1, #0
   16350:	beq	16390 <__assert_fail@plt+0x4414>
   16354:	movw	r1, #58391	; 0xe417
   16358:	mov	r0, #3
   1635c:	mov	r2, r5
   16360:	movt	r1, #1
   16364:	bl	11e68 <syslog@plt>
   16368:	mov	r0, r4
   1636c:	sub	sp, fp, #8
   16370:	pop	{r4, r5, fp, pc}
   16374:	movw	r0, #62232	; 0xf318
   16378:	movt	r0, #2
   1637c:	str	r5, [r0, #16]
   16380:	mov	r4, #0
   16384:	mov	r0, r4
   16388:	sub	sp, fp, #8
   1638c:	pop	{r4, r5, fp, pc}
   16390:	movw	r1, #62232	; 0xf318
   16394:	movt	r1, #2
   16398:	str	r0, [r1, #4]
   1639c:	mov	r4, #0
   163a0:	mov	r0, r4
   163a4:	sub	sp, fp, #8
   163a8:	pop	{r4, r5, fp, pc}
   163ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   163b0:	add	fp, sp, #28
   163b4:	sub	sp, sp, #20
   163b8:	mov	sl, r3
   163bc:	mov	r9, r2
   163c0:	str	r1, [sp, #16]
   163c4:	mov	r7, r0
   163c8:	bl	11d30 <strlen@plt>
   163cc:	mov	r4, r0
   163d0:	mov	r0, #0
   163d4:	sub	r5, r7, #1
   163d8:	str	r0, [r9]
   163dc:	str	r0, [sl]
   163e0:	cmp	r4, #1
   163e4:	blt	166c0 <__assert_fail@plt+0x4744>
   163e8:	bl	11d00 <__ctype_b_loc@plt>
   163ec:	ldrb	r1, [r5, r4]
   163f0:	ldr	r0, [r0]
   163f4:	sub	r4, r4, #1
   163f8:	add	r0, r0, r1, lsl #1
   163fc:	ldrb	r0, [r0, #1]
   16400:	tst	r0, #32
   16404:	bne	163e0 <__assert_fail@plt+0x4464>
   16408:	add	r5, r4, #1
   1640c:	mov	r6, #0
   16410:	mov	r8, #1
   16414:	mov	r4, #1
   16418:	b	16464 <__assert_fail@plt+0x44e8>
   1641c:	add	r1, r6, #1
   16420:	mov	r6, r1
   16424:	cmp	r1, r5
   16428:	bge	164b8 <__assert_fail@plt+0x453c>
   1642c:	ldrb	r1, [r7, r6]
   16430:	sub	r0, r1, #9
   16434:	cmp	r0, #25
   16438:	bhi	1644c <__assert_fail@plt+0x44d0>
   1643c:	movw	r2, #1
   16440:	movt	r2, #640	; 0x280
   16444:	tst	r2, r8, lsl r0
   16448:	bne	164b8 <__assert_fail@plt+0x453c>
   1644c:	ldr	r0, [sp, #16]
   16450:	bl	11d48 <strchr@plt>
   16454:	add	r1, r6, #1
   16458:	cmp	r0, #0
   1645c:	beq	16420 <__assert_fail@plt+0x44a4>
   16460:	b	164b8 <__assert_fail@plt+0x453c>
   16464:	str	r4, [r9]
   16468:	cmp	r6, r5
   1646c:	bge	1648c <__assert_fail@plt+0x4510>
   16470:	ldrb	r0, [r7, r6]
   16474:	cmp	r0, #32
   16478:	cmpne	r0, #9
   1647c:	bne	1648c <__assert_fail@plt+0x4510>
   16480:	add	r6, r6, #1
   16484:	cmp	r6, r5
   16488:	blt	16470 <__assert_fail@plt+0x44f4>
   1648c:	ldrb	r0, [r7, r6]
   16490:	cmp	r0, #39	; 0x27
   16494:	cmpne	r0, #34	; 0x22
   16498:	bne	164d0 <__assert_fail@plt+0x4554>
   1649c:	add	r6, r6, #1
   164a0:	ldrb	r1, [r7, r6]
   164a4:	cmp	r6, r5
   164a8:	bge	164d4 <__assert_fail@plt+0x4558>
   164ac:	add	r6, r6, #1
   164b0:	cmp	r1, r0
   164b4:	bne	164a0 <__assert_fail@plt+0x4524>
   164b8:	sub	r6, r6, #1
   164bc:	add	r6, r6, #1
   164c0:	add	r4, r4, #1
   164c4:	cmp	r6, r5
   164c8:	blt	16464 <__assert_fail@plt+0x44e8>
   164cc:	b	164fc <__assert_fail@plt+0x4580>
   164d0:	mov	r1, r0
   164d4:	cmp	r1, #34	; 0x22
   164d8:	beq	164ec <__assert_fail@plt+0x4570>
   164dc:	ldr	r0, [sp, #16]
   164e0:	bl	11d48 <strchr@plt>
   164e4:	cmp	r0, #0
   164e8:	beq	1641c <__assert_fail@plt+0x44a0>
   164ec:	add	r6, r6, #1
   164f0:	add	r4, r4, #1
   164f4:	cmp	r6, r5
   164f8:	blt	16464 <__assert_fail@plt+0x44e8>
   164fc:	mov	r0, r4
   16500:	mov	r1, #4
   16504:	bl	184f4 <argp_parse@@Base+0x1ae4>
   16508:	str	r0, [sl]
   1650c:	mov	r2, #0
   16510:	ldr	r1, [r9]
   16514:	cmp	r1, #1
   16518:	blt	166d0 <__assert_fail@plt+0x4754>
   1651c:	str	r9, [sp, #4]
   16520:	mov	r1, #0
   16524:	mov	r9, #0
   16528:	str	sl, [sp, #8]
   1652c:	cmp	r9, r5
   16530:	blt	16544 <__assert_fail@plt+0x45c8>
   16534:	b	16554 <__assert_fail@plt+0x45d8>
   16538:	add	r9, r9, #1
   1653c:	cmp	r9, r5
   16540:	bge	16554 <__assert_fail@plt+0x45d8>
   16544:	ldrb	r0, [r7, r9]
   16548:	cmp	r0, #32
   1654c:	cmpne	r0, #9
   16550:	beq	16538 <__assert_fail@plt+0x45bc>
   16554:	ldrb	r4, [r7, r9]
   16558:	str	r1, [sp, #12]
   1655c:	cmp	r4, #39	; 0x27
   16560:	beq	16574 <__assert_fail@plt+0x45f8>
   16564:	cmp	r4, #34	; 0x22
   16568:	mov	r1, r4
   1656c:	mov	r8, r9
   16570:	bne	165ac <__assert_fail@plt+0x4630>
   16574:	add	r8, r9, #1
   16578:	ldrb	r1, [r7, r8]
   1657c:	cmp	r8, r5
   16580:	bge	165ac <__assert_fail@plt+0x4630>
   16584:	add	r8, r8, #1
   16588:	cmp	r1, r4
   1658c:	bne	16578 <__assert_fail@plt+0x45fc>
   16590:	sub	r8, r8, #1
   16594:	cmp	r4, #39	; 0x27
   16598:	bne	165cc <__assert_fail@plt+0x4650>
   1659c:	ldrb	r0, [r7, r8]
   165a0:	cmp	r0, #39	; 0x27
   165a4:	bne	165ec <__assert_fail@plt+0x4670>
   165a8:	b	165e0 <__assert_fail@plt+0x4664>
   165ac:	cmp	r1, #34	; 0x22
   165b0:	beq	165c4 <__assert_fail@plt+0x4648>
   165b4:	ldr	r0, [sp, #16]
   165b8:	bl	11d48 <strchr@plt>
   165bc:	cmp	r0, #0
   165c0:	beq	16668 <__assert_fail@plt+0x46ec>
   165c4:	cmp	r4, #39	; 0x27
   165c8:	beq	1659c <__assert_fail@plt+0x4620>
   165cc:	cmp	r4, #34	; 0x22
   165d0:	bne	165ec <__assert_fail@plt+0x4670>
   165d4:	ldrb	r0, [r7, r8]
   165d8:	cmp	r0, #34	; 0x22
   165dc:	bne	165ec <__assert_fail@plt+0x4670>
   165e0:	sub	r0, r8, #1
   165e4:	add	r9, r9, #1
   165e8:	b	165f0 <__assert_fail@plt+0x4674>
   165ec:	mov	r0, r8
   165f0:	sub	sl, r0, r9
   165f4:	mov	r1, #1
   165f8:	mov	r4, #1
   165fc:	add	r0, sl, #2
   16600:	bl	184f4 <argp_parse@@Base+0x1ae4>
   16604:	ldr	r6, [sp, #8]
   16608:	ldr	r2, [sp, #12]
   1660c:	ldr	r1, [r6]
   16610:	str	r0, [r1, r2, lsl #2]
   16614:	ldr	r0, [r6]
   16618:	ldr	r0, [r0, r2, lsl #2]
   1661c:	cmp	r0, #0
   16620:	beq	166c4 <__assert_fail@plt+0x4748>
   16624:	mov	r1, r9
   16628:	add	r4, sl, #1
   1662c:	add	r9, r8, #1
   16630:	add	r1, r7, r1
   16634:	mov	r2, r4
   16638:	bl	11b68 <memcpy@plt>
   1663c:	ldr	r1, [sp, #12]
   16640:	ldr	r0, [r6]
   16644:	mov	r2, #0
   16648:	ldr	r0, [r0, r1, lsl #2]
   1664c:	add	r1, r1, #1
   16650:	strb	r2, [r0, r4]
   16654:	ldr	r0, [sp, #4]
   16658:	ldr	r0, [r0]
   1665c:	cmp	r1, r0
   16660:	blt	1653c <__assert_fail@plt+0x45c0>
   16664:	b	166d8 <__assert_fail@plt+0x475c>
   16668:	add	r1, r8, #1
   1666c:	mov	r6, r1
   16670:	cmp	r1, r5
   16674:	bge	166b0 <__assert_fail@plt+0x4734>
   16678:	ldrb	r1, [r7, r6]
   1667c:	sub	r0, r1, #9
   16680:	cmp	r0, #25
   16684:	bhi	1669c <__assert_fail@plt+0x4720>
   16688:	movw	r2, #1
   1668c:	mov	r3, #1
   16690:	movt	r2, #640	; 0x280
   16694:	tst	r2, r3, lsl r0
   16698:	bne	166b0 <__assert_fail@plt+0x4734>
   1669c:	ldr	r0, [sp, #16]
   166a0:	bl	11d48 <strchr@plt>
   166a4:	add	r1, r6, #1
   166a8:	cmp	r0, #0
   166ac:	beq	1666c <__assert_fail@plt+0x46f0>
   166b0:	sub	r8, r6, #1
   166b4:	cmp	r4, #39	; 0x27
   166b8:	bne	165cc <__assert_fail@plt+0x4650>
   166bc:	b	1659c <__assert_fail@plt+0x4620>
   166c0:	mov	r4, #1
   166c4:	mov	r0, r4
   166c8:	sub	sp, fp, #28
   166cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166d0:	mov	r1, #0
   166d4:	b	166e0 <__assert_fail@plt+0x4764>
   166d8:	ldr	r0, [r6]
   166dc:	mov	r2, #0
   166e0:	mov	r4, #0
   166e4:	str	r2, [r0, r1, lsl #2]
   166e8:	mov	r0, r4
   166ec:	sub	sp, fp, #28
   166f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166f4:	push	{r4, r5, r6, sl, fp, lr}
   166f8:	add	fp, sp, #16
   166fc:	mov	r4, r1
   16700:	cmp	r0, #1
   16704:	blt	16720 <__assert_fail@plt+0x47a4>
   16708:	mov	r5, r0
   1670c:	sub	r6, r4, #4
   16710:	ldr	r0, [r6, r5, lsl #2]
   16714:	bl	17dc0 <argp_parse@@Base+0x13b0>
   16718:	subs	r5, r5, #1
   1671c:	bgt	16710 <__assert_fail@plt+0x4794>
   16720:	mov	r0, r4
   16724:	bl	17dc0 <argp_parse@@Base+0x13b0>
   16728:	mov	r0, #1
   1672c:	pop	{r4, r5, r6, sl, fp, pc}
   16730:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16734:	add	fp, sp, #28
   16738:	sub	sp, sp, #4
   1673c:	cmp	r2, #0
   16740:	beq	16834 <__assert_fail@plt+0x48b8>
   16744:	mov	r4, r0
   16748:	mov	r0, #1
   1674c:	mov	r5, r2
   16750:	mov	r7, r1
   16754:	bl	18548 <argp_parse@@Base+0x1b38>
   16758:	cmp	r0, #0
   1675c:	beq	16844 <__assert_fail@plt+0x48c8>
   16760:	mov	r9, #0
   16764:	mov	r6, r0
   16768:	cmp	r4, #1
   1676c:	strb	r9, [r0]
   16770:	blt	16824 <__assert_fail@plt+0x48a8>
   16774:	str	r5, [sp]
   16778:	mov	r5, #0
   1677c:	mov	sl, #32
   16780:	mov	r8, #0
   16784:	ldr	r0, [r7, r8, lsl #2]
   16788:	bl	11d30 <strlen@plt>
   1678c:	add	r0, r5, r0
   16790:	add	r5, r0, #2
   16794:	mov	r0, r6
   16798:	mov	r1, r5
   1679c:	bl	18578 <argp_parse@@Base+0x1b68>
   167a0:	cmp	r0, #0
   167a4:	beq	16854 <__assert_fail@plt+0x48d8>
   167a8:	mov	r6, r0
   167ac:	cmp	r8, #0
   167b0:	beq	167c4 <__assert_fail@plt+0x4848>
   167b4:	mov	r0, r6
   167b8:	bl	11d30 <strlen@plt>
   167bc:	add	r0, r6, r0
   167c0:	strh	sl, [r0]
   167c4:	ldr	r1, [r7, r8, lsl #2]
   167c8:	mov	r0, r6
   167cc:	bl	11c64 <strcat@plt>
   167d0:	add	r8, r8, #1
   167d4:	cmp	r8, r4
   167d8:	blt	16784 <__assert_fail@plt+0x4808>
   167dc:	ldrb	r0, [r6]
   167e0:	ldr	r5, [sp]
   167e4:	cmp	r0, #0
   167e8:	beq	16824 <__assert_fail@plt+0x48a8>
   167ec:	mov	r0, r6
   167f0:	bl	11d30 <strlen@plt>
   167f4:	add	r0, r6, r0
   167f8:	ldrb	r1, [r0, #-1]!
   167fc:	cmp	r1, #32
   16800:	bne	16824 <__assert_fail@plt+0x48a8>
   16804:	mov	r4, #0
   16808:	strb	r4, [r0]
   1680c:	mov	r0, r6
   16810:	bl	11d30 <strlen@plt>
   16814:	add	r0, r6, r0
   16818:	ldrb	r1, [r0, #-1]!
   1681c:	cmp	r1, #32
   16820:	beq	16808 <__assert_fail@plt+0x488c>
   16824:	str	r6, [r5]
   16828:	mov	r0, r9
   1682c:	sub	sp, fp, #28
   16830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16834:	mov	r9, #1
   16838:	mov	r0, r9
   1683c:	sub	sp, fp, #28
   16840:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16844:	mov	r9, #1
   16848:	mov	r0, r9
   1684c:	sub	sp, fp, #28
   16850:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16854:	mov	r9, #1
   16858:	mov	r0, r9
   1685c:	sub	sp, fp, #28
   16860:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16864:	push	{r4, sl, fp, lr}
   16868:	add	fp, sp, #8
   1686c:	mov	r0, #0
   16870:	bl	11be0 <alarm@plt>
   16874:	mov	r4, r0
   16878:	mov	r0, #14
   1687c:	mov	r1, #0
   16880:	bl	11b74 <signal@plt>
   16884:	cmp	r4, #0
   16888:	popne	{r4, sl, fp, pc}
   1688c:	movw	r2, #58465	; 0xe461
   16890:	mov	r0, #1
   16894:	mov	r1, #0
   16898:	movt	r2, #1
   1689c:	pop	{r4, sl, fp, lr}
   168a0:	b	11c7c <error@plt>
   168a4:	push	{r4, r5, r6, r7, fp, lr}
   168a8:	add	fp, sp, #16
   168ac:	mov	r7, r2
   168b0:	mov	r5, r1
   168b4:	mov	r6, r0
   168b8:	bl	11d0c <getpid@plt>
   168bc:	mov	r4, r0
   168c0:	bl	11e20 <fork@plt>
   168c4:	cmn	r0, #1
   168c8:	beq	169c4 <__assert_fail@plt+0x4a48>
   168cc:	cmp	r0, #0
   168d0:	bne	169c8 <__assert_fail@plt+0x4a4c>
   168d4:	bl	11d3c <setsid@plt>
   168d8:	mov	r1, r0
   168dc:	mvn	r0, #0
   168e0:	cmn	r1, #1
   168e4:	beq	169c4 <__assert_fail@plt+0x4a48>
   168e8:	mov	r0, #1
   168ec:	mov	r1, #1
   168f0:	bl	11b74 <signal@plt>
   168f4:	bl	11e20 <fork@plt>
   168f8:	cmn	r0, #1
   168fc:	beq	169c4 <__assert_fail@plt+0x4a48>
   16900:	cmp	r0, #0
   16904:	bne	169ec <__assert_fail@plt+0x4a70>
   16908:	cmp	r6, #0
   1690c:	beq	1691c <__assert_fail@plt+0x49a0>
   16910:	cmp	r5, #0
   16914:	bne	169c0 <__assert_fail@plt+0x4a44>
   16918:	b	1693c <__assert_fail@plt+0x49c0>
   1691c:	movw	r0, #59904	; 0xea00
   16920:	movt	r0, #1
   16924:	bl	11c1c <chdir@plt>
   16928:	cmp	r0, #0
   1692c:	mvn	r0, #0
   16930:	poplt	{r4, r5, r6, r7, fp, pc}
   16934:	cmp	r5, #0
   16938:	bne	169c0 <__assert_fail@plt+0x4a44>
   1693c:	mov	r0, #4
   16940:	bl	11bec <sysconf@plt>
   16944:	mov	r5, r0
   16948:	cmn	r0, #1
   1694c:	movweq	r5, #64	; 0x40
   16950:	cmp	r5, #1
   16954:	blt	16970 <__assert_fail@plt+0x49f4>
   16958:	mov	r6, #0
   1695c:	mov	r0, r6
   16960:	bl	11f4c <close@plt>
   16964:	add	r6, r6, #1
   16968:	cmp	r5, r6
   1696c:	bne	1695c <__assert_fail@plt+0x49e0>
   16970:	movw	r0, #58493	; 0xe47d
   16974:	mov	r1, #2
   16978:	mov	r2, #0
   1697c:	movt	r0, #1
   16980:	bl	11c94 <open64@plt>
   16984:	cmn	r0, #1
   16988:	beq	169c0 <__assert_fail@plt+0x4a44>
   1698c:	mov	r1, #0
   16990:	mov	r5, r0
   16994:	bl	11bf8 <dup2@plt>
   16998:	mov	r0, r5
   1699c:	mov	r1, #1
   169a0:	bl	11bf8 <dup2@plt>
   169a4:	mov	r0, r5
   169a8:	mov	r1, #2
   169ac:	bl	11bf8 <dup2@plt>
   169b0:	cmp	r5, #3
   169b4:	blt	169c0 <__assert_fail@plt+0x4a44>
   169b8:	mov	r0, r5
   169bc:	bl	11f4c <close@plt>
   169c0:	mov	r0, r4
   169c4:	pop	{r4, r5, r6, r7, fp, pc}
   169c8:	cmp	r7, #1
   169cc:	blt	169ec <__assert_fail@plt+0x4a70>
   169d0:	movw	r1, #26724	; 0x6864
   169d4:	mov	r0, #14
   169d8:	movt	r1, #1
   169dc:	bl	11b74 <signal@plt>
   169e0:	mov	r0, r7
   169e4:	bl	11be0 <alarm@plt>
   169e8:	bl	11ae4 <pause@plt>
   169ec:	mov	r0, #0
   169f0:	bl	11b5c <_exit@plt>

000169f4 <daemon@@Base>:
   169f4:	push	{fp, lr}
   169f8:	mov	fp, sp
   169fc:	mov	r2, #0
   16a00:	bl	168a4 <__assert_fail@plt+0x4928>
   16a04:	cmn	r0, #1
   16a08:	movwne	r0, #0
   16a0c:	pop	{fp, pc}

00016a10 <argp_parse@@Base>:
   16a10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a14:	add	fp, sp, #28
   16a18:	sub	sp, sp, #212	; 0xd4
   16a1c:	mov	r5, r3
   16a20:	mov	r6, r2
   16a24:	mov	r7, r1
   16a28:	mov	r4, r0
   16a2c:	tst	r3, #1
   16a30:	bne	16a60 <argp_parse@@Base+0x50>
   16a34:	movw	r0, #62388	; 0xf3b4
   16a38:	movw	r8, #62384	; 0xf3b0
   16a3c:	movt	r0, #2
   16a40:	movt	r8, #2
   16a44:	ldr	r1, [r0]
   16a48:	cmp	r1, #0
   16a4c:	ldreq	r1, [r6]
   16a50:	streq	r1, [r0]
   16a54:	ldr	r0, [r8]
   16a58:	cmp	r0, #0
   16a5c:	beq	16b14 <argp_parse@@Base+0x104>
   16a60:	tst	r5, #16
   16a64:	str	r6, [fp, #-228]	; 0xffffff1c
   16a68:	bne	16b2c <argp_parse@@Base+0x11c>
   16a6c:	mov	r1, sp
   16a70:	sub	r3, r1, #64	; 0x40
   16a74:	mov	sp, r3
   16a78:	mov	r2, sp
   16a7c:	sub	r0, r2, #32
   16a80:	mov	sp, r0
   16a84:	vmov.i32	q8, #0	; 0x00000000
   16a88:	sub	r2, r2, #20
   16a8c:	cmp	r4, #0
   16a90:	vst1.32	{d16-d17}, [r2]
   16a94:	mov	r2, r0
   16a98:	vst1.64	{d16-d17}, [r2]!
   16a9c:	str	r3, [r2]
   16aa0:	sub	r2, r1, #32
   16aa4:	sub	r1, r1, #48	; 0x30
   16aa8:	vst1.64	{d16-d17}, [r2]
   16aac:	vst1.64	{d16-d17}, [r1]
   16ab0:	mov	r1, #48	; 0x30
   16ab4:	mov	r2, r3
   16ab8:	vst1.64	{d16-d17}, [r2], r1
   16abc:	vst1.64	{d16-d17}, [r2]
   16ac0:	movw	r2, #58504	; 0xe488
   16ac4:	strne	r4, [r3], #16
   16ac8:	movt	r2, #1
   16acc:	mov	r1, r3
   16ad0:	str	r2, [r1], #16
   16ad4:	movw	r2, #63004	; 0xf61c
   16ad8:	movt	r2, #2
   16adc:	ldr	r2, [r2]
   16ae0:	cmp	r2, #0
   16ae4:	movweq	r2, #62644	; 0xf4b4
   16ae8:	movteq	r2, #2
   16aec:	ldreq	r2, [r2]
   16af0:	cmpeq	r2, #0
   16af4:	beq	16b08 <argp_parse@@Base+0xf8>
   16af8:	movw	r2, #58532	; 0xe4a4
   16afc:	mov	r3, r1
   16b00:	movt	r2, #1
   16b04:	str	r2, [r1]
   16b08:	mov	r1, #0
   16b0c:	str	r1, [r3, #16]
   16b10:	b	16b30 <argp_parse@@Base+0x120>
   16b14:	ldr	r0, [r6]
   16b18:	bl	17d28 <argp_parse@@Base+0x1318>
   16b1c:	str	r0, [r8]
   16b20:	tst	r5, #16
   16b24:	str	r6, [fp, #-228]	; 0xffffff1c
   16b28:	beq	16a6c <argp_parse@@Base+0x5c>
   16b2c:	mov	r0, r4
   16b30:	sub	r9, fp, #96	; 0x60
   16b34:	str	r7, [fp, #-232]	; 0xffffff18
   16b38:	vmov.i32	q8, #0	; 0x00000000
   16b3c:	mov	r7, #12
   16b40:	mov	r4, #0
   16b44:	cmp	r0, #0
   16b48:	str	r5, [fp, #-224]	; 0xffffff20
   16b4c:	str	r0, [fp, #-236]	; 0xffffff14
   16b50:	mov	r1, r9
   16b54:	vst1.64	{d16-d17}, [r1], r7
   16b58:	vst1.32	{d16-d17}, [r1]
   16b5c:	mov	r1, #1
   16b60:	bic	r3, r1, r5, lsr #2
   16b64:	str	r3, [fp, #-64]	; 0xffffffc0
   16b68:	str	r4, [fp, #-60]	; 0xffffffc4
   16b6c:	str	r4, [fp, #-56]	; 0xffffffc8
   16b70:	str	r4, [fp, #-52]	; 0xffffffcc
   16b74:	beq	16bac <argp_parse@@Base+0x19c>
   16b78:	sub	r1, fp, #64	; 0x40
   16b7c:	bl	178f8 <argp_parse@@Base+0xee8>
   16b80:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16b84:	ldr	r1, [fp, #-60]	; 0xffffffc4
   16b88:	ldr	r0, [fp, #-52]	; 0xffffffcc
   16b8c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   16b90:	mov	r6, #16
   16b94:	add	r1, r6, r1, lsl #4
   16b98:	add	r2, r2, r2, lsl #3
   16b9c:	mov	r6, #36	; 0x24
   16ba0:	lsl	r4, r0, #2
   16ba4:	add	r8, r6, r2, lsl #2
   16ba8:	b	16bb4 <argp_parse@@Base+0x1a4>
   16bac:	mov	r8, #36	; 0x24
   16bb0:	mov	r1, #16
   16bb4:	add	r5, r8, r4
   16bb8:	add	sl, r5, r1
   16bbc:	add	r0, r3, sl
   16bc0:	add	r0, r0, #1
   16bc4:	bl	18548 <argp_parse@@Base+0x1b38>
   16bc8:	cmp	r0, #0
   16bcc:	str	r0, [fp, #-100]	; 0xffffff9c
   16bd0:	beq	17668 <argp_parse@@Base+0xc58>
   16bd4:	mov	r6, r0
   16bd8:	mov	r0, #12
   16bdc:	sub	r1, fp, #220	; 0xdc
   16be0:	mov	r2, r4
   16be4:	vld1.64	{d16-d17}, [r9], r0
   16be8:	add	r0, r1, #20
   16bec:	add	r7, r6, r8
   16bf0:	add	r8, r6, r5
   16bf4:	add	r5, r6, sl
   16bf8:	vld1.32	{d18-d19}, [r9]
   16bfc:	vst1.32	{d16-d17}, [r0]
   16c00:	add	r0, r1, #32
   16c04:	mov	r9, r1
   16c08:	mov	r1, #0
   16c0c:	vst1.32	{d18-d19}, [r0]
   16c10:	mov	r0, #1
   16c14:	str	r6, [fp, #-172]	; 0xffffff54
   16c18:	str	r0, [fp, #-208]	; 0xffffff30
   16c1c:	str	r0, [fp, #-204]	; 0xffffff34
   16c20:	mov	r0, r7
   16c24:	str	r7, [fp, #-164]	; 0xffffff5c
   16c28:	str	r8, [fp, #-212]	; 0xffffff2c
   16c2c:	str	r5, [fp, #-216]	; 0xffffff28
   16c30:	bl	11da8 <memset@plt>
   16c34:	str	r5, [fp, #-44]	; 0xffffffd4
   16c38:	str	r9, [fp, #-48]	; 0xffffffd0
   16c3c:	ldr	r9, [fp, #-224]	; 0xffffff20
   16c40:	mov	r0, #45	; 0x2d
   16c44:	str	r8, [fp, #-40]	; 0xffffffd8
   16c48:	str	r7, [fp, #-36]	; 0xffffffdc
   16c4c:	tst	r9, #8
   16c50:	moveq	r0, #43	; 0x2b
   16c54:	tsteq	r9, #4
   16c58:	beq	17280 <argp_parse@@Base+0x870>
   16c5c:	add	r1, r5, #1
   16c60:	strb	r0, [r5]
   16c64:	str	r1, [fp, #-44]	; 0xffffffd4
   16c68:	ldr	r0, [fp, #-236]	; 0xffffff14
   16c6c:	ldr	sl, [fp, #-228]	; 0xffffff1c
   16c70:	mov	r5, #0
   16c74:	strb	r5, [r1]
   16c78:	str	r5, [r8]
   16c7c:	cmp	r0, #0
   16c80:	str	r0, [fp, #-220]	; 0xffffff24
   16c84:	beq	16cbc <argp_parse@@Base+0x2ac>
   16c88:	sub	sp, sp, #8
   16c8c:	sub	r1, fp, #48	; 0x30
   16c90:	mov	r2, #0
   16c94:	mov	r3, r6
   16c98:	str	r1, [sp]
   16c9c:	mov	r1, #0
   16ca0:	bl	179e0 <argp_parse@@Base+0xfd0>
   16ca4:	add	sp, sp, #8
   16ca8:	str	r0, [fp, #-168]	; 0xffffff58
   16cac:	mov	r6, r0
   16cb0:	ldr	r5, [fp, #-220]	; 0xffffff24
   16cb4:	ldr	r4, [fp, #-172]	; 0xffffff54
   16cb8:	b	16cc4 <argp_parse@@Base+0x2b4>
   16cbc:	mov	r4, r6
   16cc0:	str	r6, [fp, #-168]	; 0xffffff58
   16cc4:	ldr	r3, [fp, #-232]	; 0xffffff18
   16cc8:	sub	r1, fp, #220	; 0xdc
   16ccc:	mov	r7, #0
   16cd0:	vmov.i32	q8, #0	; 0x00000000
   16cd4:	mov	r0, #1
   16cd8:	mov	r8, sl
   16cdc:	cmp	r4, r6
   16ce0:	mov	r2, r1
   16ce4:	add	r1, r1, #84	; 0x54
   16ce8:	str	r7, [fp, #-116]	; 0xffffff8c
   16cec:	str	r7, [fp, #-120]	; 0xffffff88
   16cf0:	vst1.32	{d16-d17}, [r1]
   16cf4:	str	r5, [fp, #-156]	; 0xffffff64
   16cf8:	str	r3, [fp, #-152]	; 0xffffff68
   16cfc:	str	sl, [fp, #-148]	; 0xffffff6c
   16d00:	str	r9, [fp, #-140]	; 0xffffff74
   16d04:	str	r7, [fp, #-144]	; 0xffffff70
   16d08:	str	r2, [fp, #-104]	; 0xffffff98
   16d0c:	str	r0, [fp, #-160]	; 0xffffff60
   16d10:	movw	r0, #62392	; 0xf3b8
   16d14:	add	sl, r2, #64	; 0x40
   16d18:	movt	r0, #2
   16d1c:	ldr	r0, [r0]
   16d20:	str	r0, [fp, #-112]	; 0xffffff90
   16d24:	movw	r0, #62396	; 0xf3bc
   16d28:	movt	r0, #2
   16d2c:	ldr	r0, [r0]
   16d30:	str	r0, [fp, #-108]	; 0xffffff94
   16d34:	bcs	16e28 <argp_parse@@Base+0x418>
   16d38:	ldr	r0, [fp, #12]
   16d3c:	str	r0, [r4, #24]
   16d40:	cmp	r7, #7
   16d44:	cmpne	r7, #0
   16d48:	bne	17668 <argp_parse@@Base+0xc58>
   16d4c:	ldr	r0, [r4, #16]
   16d50:	cmp	r0, #0
   16d54:	ldrne	r1, [r4, #20]
   16d58:	ldrne	r0, [r0, #28]
   16d5c:	ldrne	r0, [r0, r1, lsl #2]
   16d60:	strne	r0, [r4, #24]
   16d64:	ldr	r3, [r4]
   16d68:	cmp	r3, #0
   16d6c:	beq	16dcc <argp_parse@@Base+0x3bc>
   16d70:	add	r0, r4, #28
   16d74:	ldr	r1, [r4, #32]
   16d78:	mov	r2, sl
   16d7c:	str	r1, [fp, #-120]	; 0xffffff88
   16d80:	ldr	r1, [r4, #24]
   16d84:	str	r1, [fp, #-128]	; 0xffffff80
   16d88:	mov	r1, #0
   16d8c:	ldr	r0, [r0]
   16d90:	str	r0, [fp, #-124]	; 0xffffff84
   16d94:	ldr	r0, [r4, #12]
   16d98:	str	r0, [fp, #-136]	; 0xffffff78
   16d9c:	movw	r0, #6
   16da0:	movt	r0, #256	; 0x100
   16da4:	sub	r0, r0, #3
   16da8:	blx	r3
   16dac:	mov	r7, r0
   16db0:	ldr	r0, [fp, #-120]	; 0xffffff88
   16db4:	str	r0, [r4, #32]
   16db8:	ldr	r0, [fp, #-168]	; 0xffffff58
   16dbc:	add	r4, r4, #36	; 0x24
   16dc0:	cmp	r4, r0
   16dc4:	bcc	16d40 <argp_parse@@Base+0x330>
   16dc8:	b	16e1c <argp_parse@@Base+0x40c>
   16dcc:	ldr	r0, [r4, #4]
   16dd0:	mov	r7, #7
   16dd4:	ldr	r0, [r0, #16]
   16dd8:	cmp	r0, #0
   16ddc:	ldrne	r0, [r0]
   16de0:	cmpne	r0, #0
   16de4:	bne	16dfc <argp_parse@@Base+0x3ec>
   16de8:	ldr	r0, [fp, #-168]	; 0xffffff58
   16dec:	add	r4, r4, #36	; 0x24
   16df0:	cmp	r4, r0
   16df4:	bcc	16d40 <argp_parse@@Base+0x330>
   16df8:	b	16e1c <argp_parse@@Base+0x40c>
   16dfc:	mov	r0, r4
   16e00:	ldr	r2, [r4, #24]
   16e04:	ldr	r1, [r0, #28]!
   16e08:	str	r2, [r1]
   16e0c:	ldr	r3, [r4]
   16e10:	cmp	r3, #0
   16e14:	bne	16d74 <argp_parse@@Base+0x364>
   16e18:	b	16de8 <argp_parse@@Base+0x3d8>
   16e1c:	cmp	r7, #7
   16e20:	cmpne	r7, #0
   16e24:	bne	17668 <argp_parse@@Base+0xc58>
   16e28:	ldr	r0, [fp, #-140]	; 0xffffff74
   16e2c:	tst	r0, #2
   16e30:	bne	16e5c <argp_parse@@Base+0x44c>
   16e34:	mov	r0, #1
   16e38:	str	r0, [fp, #-204]	; 0xffffff34
   16e3c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   16e40:	cmp	r0, r8
   16e44:	bne	16e90 <argp_parse@@Base+0x480>
   16e48:	ldr	r0, [r8]
   16e4c:	cmp	r0, #0
   16e50:	beq	16e90 <argp_parse@@Base+0x480>
   16e54:	bl	17d28 <argp_parse@@Base+0x1318>
   16e58:	b	16e9c <argp_parse@@Base+0x48c>
   16e5c:	mov	r1, #0
   16e60:	tst	r0, #1
   16e64:	str	r1, [fp, #-204]	; 0xffffff34
   16e68:	beq	16e84 <argp_parse@@Base+0x474>
   16e6c:	ldr	r0, [fp, #-152]	; 0xffffff68
   16e70:	ldr	r1, [fp, #-148]	; 0xffffff6c
   16e74:	sub	r1, r1, #4
   16e78:	add	r0, r0, #1
   16e7c:	str	r1, [fp, #-148]	; 0xffffff6c
   16e80:	str	r0, [fp, #-152]	; 0xffffff68
   16e84:	ldr	r0, [fp, #-148]	; 0xffffff6c
   16e88:	cmp	r0, r8
   16e8c:	beq	16e48 <argp_parse@@Base+0x438>
   16e90:	movw	r0, #62384	; 0xf3b0
   16e94:	movt	r0, #2
   16e98:	ldr	r0, [r0]
   16e9c:	str	r0, [fp, #-116]	; 0xffffff8c
   16ea0:	sub	r0, fp, #220	; 0xdc
   16ea4:	mov	r8, #0
   16ea8:	add	r6, r0, #12
   16eac:	ldr	r0, [fp, #-132]	; 0xffffff7c
   16eb0:	cmp	r0, #0
   16eb4:	beq	16ec8 <argp_parse@@Base+0x4b8>
   16eb8:	ldr	r9, [fp, #-144]	; 0xffffff70
   16ebc:	cmp	r9, r0
   16ec0:	bge	16f7c <argp_parse@@Base+0x56c>
   16ec4:	str	r8, [fp, #-132]	; 0xffffff7c
   16ec8:	ldr	r0, [fp, #-160]	; 0xffffff60
   16ecc:	ldr	r9, [fp, #-144]	; 0xffffff70
   16ed0:	cmp	r0, #0
   16ed4:	beq	16f7c <argp_parse@@Base+0x56c>
   16ed8:	mvn	r0, #0
   16edc:	str	r0, [fp, #-200]	; 0xffffff38
   16ee0:	str	r9, [fp, #-208]	; 0xffffff30
   16ee4:	ldr	r2, [fp, #-216]	; 0xffffff28
   16ee8:	ldr	r3, [fp, #-212]	; 0xffffff2c
   16eec:	ldr	r0, [fp, #-152]	; 0xffffff68
   16ef0:	ldr	r1, [fp, #-148]	; 0xffffff6c
   16ef4:	ldrb	r7, [fp, #-140]	; 0xffffff74
   16ef8:	sub	sp, sp, #8
   16efc:	tst	r7, #64	; 0x40
   16f00:	bne	16f14 <argp_parse@@Base+0x504>
   16f04:	str	r8, [sp]
   16f08:	str	r6, [sp, #4]
   16f0c:	bl	17e14 <argp_parse@@Base+0x1404>
   16f10:	b	16f20 <argp_parse@@Base+0x510>
   16f14:	str	r8, [sp]
   16f18:	str	r6, [sp, #4]
   16f1c:	bl	17e78 <argp_parse@@Base+0x1468>
   16f20:	add	sp, sp, #8
   16f24:	ldr	r9, [fp, #-208]	; 0xffffff30
   16f28:	mov	r7, r0
   16f2c:	cmn	r0, #1
   16f30:	str	r9, [fp, #-144]	; 0xffffff70
   16f34:	beq	16f50 <argp_parse@@Base+0x540>
   16f38:	cmp	r7, #63	; 0x3f
   16f3c:	beq	1712c <argp_parse@@Base+0x71c>
   16f40:	cmp	r7, #1
   16f44:	bne	1713c <argp_parse@@Base+0x72c>
   16f48:	ldr	r7, [fp, #-196]	; 0xffffff3c
   16f4c:	b	16fb4 <argp_parse@@Base+0x5a4>
   16f50:	cmp	r9, #2
   16f54:	str	r8, [fp, #-160]	; 0xffffff60
   16f58:	blt	16f7c <argp_parse@@Base+0x56c>
   16f5c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   16f60:	movw	r1, #58987	; 0xe66b
   16f64:	movt	r1, #1
   16f68:	add	r0, r0, r9, lsl #2
   16f6c:	ldr	r0, [r0, #-4]
   16f70:	bl	11ab4 <strcmp@plt>
   16f74:	cmp	r0, #0
   16f78:	streq	r9, [fp, #-132]	; 0xffffff7c
   16f7c:	ldr	r2, [fp, #-152]	; 0xffffff68
   16f80:	mov	r1, #1
   16f84:	mov	r0, #7
   16f88:	cmp	r9, r2
   16f8c:	bge	172a4 <argp_parse@@Base+0x894>
   16f90:	ldrb	r2, [fp, #-140]	; 0xffffff74
   16f94:	tst	r2, #4
   16f98:	bne	172a4 <argp_parse@@Base+0x894>
   16f9c:	add	r0, r9, #1
   16fa0:	str	r0, [fp, #-144]	; 0xffffff70
   16fa4:	ldr	r1, [fp, #-148]	; 0xffffff6c
   16fa8:	ldr	r7, [r1, r9, lsl #2]
   16fac:	mov	r9, r0
   16fb0:	str	r7, [fp, #-196]	; 0xffffff3c
   16fb4:	sub	r0, r9, #1
   16fb8:	str	r0, [fp, #-144]	; 0xffffff70
   16fbc:	ldr	r1, [fp, #-172]	; 0xffffff54
   16fc0:	ldr	r2, [fp, #-168]	; 0xffffff58
   16fc4:	cmp	r1, r2
   16fc8:	bcs	17288 <argp_parse@@Base+0x878>
   16fcc:	add	r4, r1, #24
   16fd0:	b	16fdc <argp_parse@@Base+0x5cc>
   16fd4:	ldr	r0, [fp, #-144]	; 0xffffff70
   16fd8:	add	r4, r4, #36	; 0x24
   16fdc:	add	r1, r0, #1
   16fe0:	str	r1, [fp, #-144]	; 0xffffff70
   16fe4:	ldr	r3, [r4, #-24]	; 0xffffffe8
   16fe8:	cmp	r3, #0
   16fec:	beq	1708c <argp_parse@@Base+0x67c>
   16ff0:	ldr	r0, [r4, #8]
   16ff4:	mov	r1, r7
   16ff8:	mov	r2, sl
   16ffc:	mov	r5, #0
   17000:	str	r0, [fp, #-120]	; 0xffffff88
   17004:	ldr	r0, [r4]
   17008:	str	r0, [fp, #-128]	; 0xffffff80
   1700c:	ldr	r0, [r4, #4]
   17010:	str	r0, [fp, #-124]	; 0xffffff84
   17014:	ldr	r0, [r4, #-12]
   17018:	str	r0, [fp, #-136]	; 0xffffff78
   1701c:	mov	r0, #0
   17020:	blx	r3
   17024:	ldr	r1, [fp, #-120]	; 0xffffff88
   17028:	cmp	r0, #7
   1702c:	str	r1, [r4, #8]
   17030:	bne	170b4 <argp_parse@@Base+0x6a4>
   17034:	ldr	r0, [fp, #-144]	; 0xffffff70
   17038:	ldr	r3, [r4, #-24]	; 0xffffffe8
   1703c:	sub	r0, r0, #1
   17040:	cmp	r3, #0
   17044:	str	r0, [fp, #-144]	; 0xffffff70
   17048:	beq	17090 <argp_parse@@Base+0x680>
   1704c:	ldr	r0, [r4]
   17050:	mov	r1, #0
   17054:	mov	r2, sl
   17058:	str	r0, [fp, #-128]	; 0xffffff80
   1705c:	ldr	r0, [r4, #4]
   17060:	str	r0, [fp, #-124]	; 0xffffff84
   17064:	ldr	r0, [r4, #-12]
   17068:	str	r0, [fp, #-136]	; 0xffffff78
   1706c:	movw	r0, #6
   17070:	movt	r0, #256	; 0x100
   17074:	blx	r3
   17078:	ldr	r1, [fp, #-120]	; 0xffffff88
   1707c:	str	r1, [r4, #8]
   17080:	cmp	r0, #7
   17084:	beq	1709c <argp_parse@@Base+0x68c>
   17088:	b	170ac <argp_parse@@Base+0x69c>
   1708c:	str	r0, [fp, #-144]	; 0xffffff70
   17090:	mov	r0, #7
   17094:	cmp	r0, #7
   17098:	bne	170ac <argp_parse@@Base+0x69c>
   1709c:	ldr	r2, [fp, #-168]	; 0xffffff58
   170a0:	add	r1, r4, #12
   170a4:	cmp	r1, r2
   170a8:	bcc	16fd4 <argp_parse@@Base+0x5c4>
   170ac:	movw	r5, #6
   170b0:	movt	r5, #256	; 0x100
   170b4:	cmp	r0, #0
   170b8:	beq	170d0 <argp_parse@@Base+0x6c0>
   170bc:	cmp	r0, #7
   170c0:	beq	17288 <argp_parse@@Base+0x878>
   170c4:	cmp	r0, #0
   170c8:	beq	16eac <argp_parse@@Base+0x49c>
   170cc:	b	174dc <argp_parse@@Base+0xacc>
   170d0:	movw	r0, #6
   170d4:	movt	r0, #256	; 0x100
   170d8:	cmp	r5, r0
   170dc:	ldreq	r0, [fp, #-152]	; 0xffffff68
   170e0:	streq	r0, [fp, #-144]	; 0xffffff70
   170e4:	ldrne	r0, [fp, #-144]	; 0xffffff70
   170e8:	cmp	r0, r9
   170ec:	bge	17108 <argp_parse@@Base+0x6f8>
   170f0:	mov	r0, #1
   170f4:	str	r0, [fp, #-160]	; 0xffffff60
   170f8:	mov	r0, #0
   170fc:	cmp	r0, #0
   17100:	beq	16eac <argp_parse@@Base+0x49c>
   17104:	b	174dc <argp_parse@@Base+0xacc>
   17108:	rsb	r1, r9, #1
   1710c:	add	r0, r1, r0
   17110:	ldr	r1, [r4, #-12]
   17114:	add	r0, r0, r1
   17118:	str	r0, [r4, #-12]
   1711c:	mov	r0, #0
   17120:	cmp	r0, #0
   17124:	beq	16eac <argp_parse@@Base+0x49c>
   17128:	b	174dc <argp_parse@@Base+0xacc>
   1712c:	ldr	r0, [fp, #-200]	; 0xffffff38
   17130:	cmn	r0, #1
   17134:	beq	171b4 <argp_parse@@Base+0x7a4>
   17138:	b	176a8 <argp_parse@@Base+0xc98>
   1713c:	cmp	r8, r7, asr #24
   17140:	beq	171b4 <argp_parse@@Base+0x7a4>
   17144:	ldr	r1, [fp, #-172]	; 0xffffff54
   17148:	asr	r0, r7, #24
   1714c:	sub	r0, r0, #1
   17150:	add	r0, r0, r0, lsl #3
   17154:	ldr	r3, [r1, r0, lsl #2]
   17158:	cmp	r3, #0
   1715c:	beq	17674 <argp_parse@@Base+0xc64>
   17160:	add	r4, r1, r0, lsl #2
   17164:	tst	r7, #8388608	; 0x800000
   17168:	mov	r2, sl
   1716c:	ldr	r0, [r4, #32]!
   17170:	str	r0, [fp, #-120]	; 0xffffff88
   17174:	ldr	r0, [r4, #-8]
   17178:	str	r0, [fp, #-128]	; 0xffffff80
   1717c:	ldr	r0, [r4, #-4]
   17180:	str	r0, [fp, #-124]	; 0xffffff84
   17184:	ldr	r0, [r4, #-20]	; 0xffffffec
   17188:	str	r0, [fp, #-136]	; 0xffffff78
   1718c:	bic	r0, r7, #-16777216	; 0xff000000
   17190:	ldr	r1, [fp, #-196]	; 0xffffff3c
   17194:	orrne	r0, r0, #-16777216	; 0xff000000
   17198:	blx	r3
   1719c:	mov	r1, #0
   171a0:	ldr	r2, [fp, #-120]	; 0xffffff88
   171a4:	cmp	r0, #7
   171a8:	str	r2, [r4]
   171ac:	bne	170c4 <argp_parse@@Base+0x6b4>
   171b0:	b	17254 <argp_parse@@Base+0x844>
   171b4:	ldr	r0, [fp, #-216]	; 0xffffff28
   171b8:	mov	r1, r7
   171bc:	bl	11d48 <strchr@plt>
   171c0:	cmp	r0, #0
   171c4:	beq	1725c <argp_parse@@Base+0x84c>
   171c8:	ldr	r1, [fp, #-172]	; 0xffffff54
   171cc:	ldr	r2, [fp, #-168]	; 0xffffff58
   171d0:	cmp	r1, r2
   171d4:	bcs	1725c <argp_parse@@Base+0x84c>
   171d8:	add	r1, r1, #24
   171dc:	ldr	r3, [r1, #-16]
   171e0:	cmp	r3, r0
   171e4:	bhi	17200 <argp_parse@@Base+0x7f0>
   171e8:	add	r3, r1, #36	; 0x24
   171ec:	add	r1, r1, #12
   171f0:	cmp	r1, r2
   171f4:	mov	r1, r3
   171f8:	bcc	171dc <argp_parse@@Base+0x7cc>
   171fc:	b	1725c <argp_parse@@Base+0x84c>
   17200:	ldr	r3, [r1, #-24]	; 0xffffffe8
   17204:	cmp	r3, #0
   17208:	beq	1725c <argp_parse@@Base+0x84c>
   1720c:	mov	r4, r1
   17210:	mov	r2, sl
   17214:	ldr	r0, [r4, #8]!
   17218:	str	r0, [fp, #-120]	; 0xffffff88
   1721c:	ldr	r0, [r1]
   17220:	str	r0, [fp, #-128]	; 0xffffff80
   17224:	ldr	r0, [r1, #4]
   17228:	str	r0, [fp, #-124]	; 0xffffff84
   1722c:	ldr	r0, [r1, #-12]
   17230:	str	r0, [fp, #-136]	; 0xffffff78
   17234:	mov	r0, r7
   17238:	ldr	r1, [fp, #-196]	; 0xffffff3c
   1723c:	blx	r3
   17240:	mov	r1, #1
   17244:	ldr	r2, [fp, #-120]	; 0xffffff88
   17248:	cmp	r0, #7
   1724c:	str	r2, [r4]
   17250:	bne	170c4 <argp_parse@@Base+0x6b4>
   17254:	cmp	r1, #0
   17258:	beq	17674 <argp_parse@@Base+0xc64>
   1725c:	movw	r1, #58990	; 0xe66e
   17260:	movw	r3, #58728	; 0xe568
   17264:	mov	r0, sl
   17268:	mov	r2, r7
   1726c:	movt	r1, #1
   17270:	movt	r3, #1
   17274:	bl	19d8c <argp_error@@Base>
   17278:	mov	r0, #0
   1727c:	b	17290 <argp_parse@@Base+0x880>
   17280:	mov	r1, r5
   17284:	b	16c68 <argp_parse@@Base+0x258>
   17288:	mov	r7, #1
   1728c:	mov	r0, #1
   17290:	add	r1, r7, #1
   17294:	clz	r1, r1
   17298:	lsr	r1, r1, #5
   1729c:	orr	r1, r1, r0
   172a0:	mov	r0, #7
   172a4:	subs	r7, r0, #7
   172a8:	movne	r7, r0
   172ac:	cmp	r1, #0
   172b0:	moveq	r7, r0
   172b4:	cmp	r7, #0
   172b8:	beq	17368 <argp_parse@@Base+0x958>
   172bc:	cmp	r7, #0
   172c0:	beq	1752c <argp_parse@@Base+0xb1c>
   172c4:	cmp	r7, #7
   172c8:	bne	172e0 <argp_parse@@Base+0x8d0>
   172cc:	ldr	r1, [fp, #-112]	; 0xffffff90
   172d0:	mov	r0, sl
   172d4:	mov	r2, #260	; 0x104
   172d8:	bl	19cd0 <argp_state_help@@Base>
   172dc:	mov	r7, #7
   172e0:	ldr	r4, [fp, #-172]	; 0xffffff54
   172e4:	ldr	r0, [fp, #-168]	; 0xffffff58
   172e8:	cmp	r4, r0
   172ec:	bcs	175e8 <argp_parse@@Base+0xbd8>
   172f0:	movw	r1, #6
   172f4:	movt	r1, #256	; 0x100
   172f8:	sub	r6, r1, #1
   172fc:	ldr	r3, [r4]
   17300:	cmp	r3, #0
   17304:	beq	17344 <argp_parse@@Base+0x934>
   17308:	ldr	r0, [r4, #32]
   1730c:	mov	r1, #0
   17310:	mov	r2, sl
   17314:	str	r0, [fp, #-120]	; 0xffffff88
   17318:	ldr	r0, [r4, #24]
   1731c:	str	r0, [fp, #-128]	; 0xffffff80
   17320:	ldr	r0, [r4, #28]
   17324:	str	r0, [fp, #-124]	; 0xffffff84
   17328:	ldr	r0, [r4, #12]
   1732c:	str	r0, [fp, #-136]	; 0xffffff78
   17330:	mov	r0, r6
   17334:	blx	r3
   17338:	ldr	r0, [fp, #-120]	; 0xffffff88
   1733c:	str	r0, [r4, #32]
   17340:	ldr	r0, [fp, #-168]	; 0xffffff58
   17344:	add	r4, r4, #36	; 0x24
   17348:	cmp	r4, r0
   1734c:	bcc	172fc <argp_parse@@Base+0x8ec>
   17350:	ldr	r4, [fp, #-172]	; 0xffffff54
   17354:	ldr	r0, [fp, #-168]	; 0xffffff58
   17358:	sub	r6, r0, #36	; 0x24
   1735c:	cmp	r6, r4
   17360:	bcs	175f8 <argp_parse@@Base+0xbe8>
   17364:	b	17658 <argp_parse@@Base+0xc48>
   17368:	ldr	r1, [fp, #-152]	; 0xffffff68
   1736c:	ldr	r0, [fp, #-144]	; 0xffffff70
   17370:	cmp	r0, r1
   17374:	bne	174c8 <argp_parse@@Base+0xab8>
   17378:	ldr	r4, [fp, #-172]	; 0xffffff54
   1737c:	ldr	r1, [fp, #-168]	; 0xffffff58
   17380:	mov	r0, #0
   17384:	cmp	r4, r1
   17388:	bcs	17430 <argp_parse@@Base+0xa20>
   1738c:	movw	r0, #6
   17390:	mov	r7, #0
   17394:	movt	r0, #256	; 0x100
   17398:	sub	r6, r0, #4
   1739c:	mov	r0, #0
   173a0:	cmp	r0, #7
   173a4:	cmpne	r0, #0
   173a8:	bne	1742c <argp_parse@@Base+0xa1c>
   173ac:	ldr	r2, [r4, #12]
   173b0:	cmp	r2, #0
   173b4:	beq	173c8 <argp_parse@@Base+0x9b8>
   173b8:	add	r4, r4, #36	; 0x24
   173bc:	cmp	r4, r1
   173c0:	bcc	173a0 <argp_parse@@Base+0x990>
   173c4:	b	1742c <argp_parse@@Base+0xa1c>
   173c8:	ldr	r3, [r4]
   173cc:	cmp	r3, #0
   173d0:	beq	1741c <argp_parse@@Base+0xa0c>
   173d4:	ldr	r0, [r4, #32]
   173d8:	mov	r1, #0
   173dc:	mov	r2, sl
   173e0:	str	r0, [fp, #-120]	; 0xffffff88
   173e4:	ldr	r0, [r4, #24]
   173e8:	str	r0, [fp, #-128]	; 0xffffff80
   173ec:	ldr	r0, [r4, #28]
   173f0:	str	r7, [fp, #-136]	; 0xffffff78
   173f4:	str	r0, [fp, #-124]	; 0xffffff84
   173f8:	mov	r0, r6
   173fc:	blx	r3
   17400:	ldr	r1, [fp, #-120]	; 0xffffff88
   17404:	str	r1, [r4, #32]
   17408:	ldr	r1, [fp, #-168]	; 0xffffff58
   1740c:	add	r4, r4, #36	; 0x24
   17410:	cmp	r4, r1
   17414:	bcc	173a0 <argp_parse@@Base+0x990>
   17418:	b	1742c <argp_parse@@Base+0xa1c>
   1741c:	mov	r0, #7
   17420:	add	r4, r4, #36	; 0x24
   17424:	cmp	r4, r1
   17428:	bcc	173a0 <argp_parse@@Base+0x990>
   1742c:	ldr	r4, [fp, #-172]	; 0xffffff54
   17430:	sub	r7, r1, #36	; 0x24
   17434:	cmp	r7, r4
   17438:	bcc	174bc <argp_parse@@Base+0xaac>
   1743c:	movw	r1, #6
   17440:	movt	r1, #256	; 0x100
   17444:	sub	r6, r1, #5
   17448:	cmp	r0, #7
   1744c:	cmpne	r0, #0
   17450:	bne	17510 <argp_parse@@Base+0xb00>
   17454:	ldr	r3, [r7]
   17458:	cmp	r3, #0
   1745c:	beq	174ac <argp_parse@@Base+0xa9c>
   17460:	ldr	r0, [r7, #32]
   17464:	mov	r1, #0
   17468:	mov	r2, sl
   1746c:	str	r0, [fp, #-120]	; 0xffffff88
   17470:	ldr	r0, [r7, #24]
   17474:	str	r0, [fp, #-128]	; 0xffffff80
   17478:	ldr	r0, [r7, #28]
   1747c:	str	r0, [fp, #-124]	; 0xffffff84
   17480:	ldr	r0, [r7, #12]
   17484:	str	r0, [fp, #-136]	; 0xffffff78
   17488:	mov	r0, r6
   1748c:	blx	r3
   17490:	ldr	r1, [fp, #-120]	; 0xffffff88
   17494:	str	r1, [r7, #32]
   17498:	ldr	r4, [fp, #-172]	; 0xffffff54
   1749c:	sub	r7, r7, #36	; 0x24
   174a0:	cmp	r7, r4
   174a4:	bcs	17448 <argp_parse@@Base+0xa38>
   174a8:	b	174bc <argp_parse@@Base+0xaac>
   174ac:	mov	r0, #7
   174b0:	sub	r7, r7, #36	; 0x24
   174b4:	cmp	r7, r4
   174b8:	bcs	17448 <argp_parse@@Base+0xa38>
   174bc:	subs	r7, r0, #7
   174c0:	movne	r7, r0
   174c4:	b	17514 <argp_parse@@Base+0xb04>
   174c8:	ldr	r1, [fp, #8]
   174cc:	cmp	r1, #0
   174d0:	beq	174e4 <argp_parse@@Base+0xad4>
   174d4:	str	r0, [r1]
   174d8:	b	1752c <argp_parse@@Base+0xb1c>
   174dc:	mov	r1, #0
   174e0:	b	172a4 <argp_parse@@Base+0x894>
   174e4:	ldrb	r0, [fp, #-140]	; 0xffffff74
   174e8:	tst	r0, #2
   174ec:	bne	172cc <argp_parse@@Base+0x8bc>
   174f0:	ldr	r0, [fp, #-112]	; 0xffffff90
   174f4:	cmp	r0, #0
   174f8:	beq	172cc <argp_parse@@Base+0x8bc>
   174fc:	ldr	r2, [fp, #-116]	; 0xffffff8c
   17500:	movw	r1, #59011	; 0xe683
   17504:	movt	r1, #1
   17508:	bl	11d60 <fprintf@plt>
   1750c:	b	172cc <argp_parse@@Base+0x8bc>
   17510:	mov	r7, r0
   17514:	ldr	r1, [fp, #8]
   17518:	cmp	r1, #0
   1751c:	ldrne	r0, [fp, #-144]	; 0xffffff70
   17520:	strne	r0, [r1]
   17524:	cmp	r7, #0
   17528:	bne	172c4 <argp_parse@@Base+0x8b4>
   1752c:	ldr	r0, [fp, #-168]	; 0xffffff58
   17530:	ldr	r4, [fp, #-172]	; 0xffffff54
   17534:	mov	r7, #0
   17538:	sub	r5, r0, #36	; 0x24
   1753c:	cmp	r5, r4
   17540:	bcc	175e8 <argp_parse@@Base+0xbd8>
   17544:	movw	r1, #6
   17548:	mov	r0, #0
   1754c:	movt	r1, #256	; 0x100
   17550:	sub	r6, r1, #2
   17554:	cmp	r0, #7
   17558:	cmpne	r0, #0
   1755c:	bne	175e4 <argp_parse@@Base+0xbd4>
   17560:	ldr	r3, [r5]
   17564:	cmp	r3, #0
   17568:	beq	175b8 <argp_parse@@Base+0xba8>
   1756c:	ldr	r0, [r5, #32]
   17570:	mov	r1, #0
   17574:	mov	r2, sl
   17578:	str	r0, [fp, #-120]	; 0xffffff88
   1757c:	ldr	r0, [r5, #24]
   17580:	str	r0, [fp, #-128]	; 0xffffff80
   17584:	ldr	r0, [r5, #28]
   17588:	str	r0, [fp, #-124]	; 0xffffff84
   1758c:	ldr	r0, [r5, #12]
   17590:	str	r0, [fp, #-136]	; 0xffffff78
   17594:	mov	r0, r6
   17598:	blx	r3
   1759c:	ldr	r1, [fp, #-120]	; 0xffffff88
   175a0:	str	r1, [r5, #32]
   175a4:	ldr	r4, [fp, #-172]	; 0xffffff54
   175a8:	sub	r5, r5, #36	; 0x24
   175ac:	cmp	r5, r4
   175b0:	bcs	17554 <argp_parse@@Base+0xb44>
   175b4:	b	175c8 <argp_parse@@Base+0xbb8>
   175b8:	mov	r0, #7
   175bc:	sub	r5, r5, #36	; 0x24
   175c0:	cmp	r5, r4
   175c4:	bcs	17554 <argp_parse@@Base+0xb44>
   175c8:	subs	r7, r0, #7
   175cc:	movne	r7, r0
   175d0:	ldr	r0, [fp, #-168]	; 0xffffff58
   175d4:	sub	r6, r0, #36	; 0x24
   175d8:	cmp	r6, r4
   175dc:	bcs	175f8 <argp_parse@@Base+0xbe8>
   175e0:	b	17658 <argp_parse@@Base+0xc48>
   175e4:	mov	r7, r0
   175e8:	ldr	r0, [fp, #-168]	; 0xffffff58
   175ec:	sub	r6, r0, #36	; 0x24
   175f0:	cmp	r6, r4
   175f4:	bcc	17658 <argp_parse@@Base+0xc48>
   175f8:	movw	r0, #6
   175fc:	movt	r0, #256	; 0x100
   17600:	add	r5, r0, #1
   17604:	ldr	r3, [r6]
   17608:	cmp	r3, #0
   1760c:	beq	1764c <argp_parse@@Base+0xc3c>
   17610:	ldr	r0, [r6, #32]
   17614:	mov	r1, #0
   17618:	mov	r2, sl
   1761c:	str	r0, [fp, #-120]	; 0xffffff88
   17620:	ldr	r0, [r6, #24]
   17624:	str	r0, [fp, #-128]	; 0xffffff80
   17628:	ldr	r0, [r6, #28]
   1762c:	str	r0, [fp, #-124]	; 0xffffff84
   17630:	ldr	r0, [r6, #12]
   17634:	str	r0, [fp, #-136]	; 0xffffff78
   17638:	mov	r0, r5
   1763c:	blx	r3
   17640:	ldr	r0, [fp, #-120]	; 0xffffff88
   17644:	str	r0, [r6, #32]
   17648:	ldr	r4, [fp, #-172]	; 0xffffff54
   1764c:	sub	r6, r6, #36	; 0x24
   17650:	cmp	r6, r4
   17654:	bcs	17604 <argp_parse@@Base+0xbf4>
   17658:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1765c:	bl	17dc0 <argp_parse@@Base+0x13b0>
   17660:	cmp	r7, #7
   17664:	movweq	r7, #22
   17668:	mov	r0, r7
   1766c:	sub	sp, fp, #28
   17670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17674:	ldr	r0, [fp, #-212]	; 0xffffff2c
   17678:	ldr	r1, [r0, #12]
   1767c:	cmp	r1, r7
   17680:	beq	176b0 <argp_parse@@Base+0xca0>
   17684:	ldr	r1, [r0]
   17688:	cmp	r1, #0
   1768c:	beq	176b0 <argp_parse@@Base+0xca0>
   17690:	add	r1, r0, #16
   17694:	ldr	r0, [r0, #28]
   17698:	cmp	r0, r7
   1769c:	mov	r0, r1
   176a0:	bne	17684 <argp_parse@@Base+0xc74>
   176a4:	b	176b4 <argp_parse@@Base+0xca4>
   176a8:	mov	r1, #0
   176ac:	b	172a0 <argp_parse@@Base+0x890>
   176b0:	mov	r1, r0
   176b4:	ldr	r0, [r1]
   176b8:	movw	r2, #59007	; 0xe67f
   176bc:	movw	r1, #58998	; 0xe676
   176c0:	movw	r3, #58728	; 0xe568
   176c4:	movt	r2, #1
   176c8:	movt	r1, #1
   176cc:	movt	r3, #1
   176d0:	cmp	r0, #0
   176d4:	movne	r2, r0
   176d8:	mov	r0, sl
   176dc:	b	17274 <argp_parse@@Base+0x864>
   176e0:	mov	ip, r0
   176e4:	mov	r0, #0
   176e8:	cmp	r1, #0
   176ec:	beq	1771c <argp_parse@@Base+0xd0c>
   176f0:	ldr	r3, [r1, #52]	; 0x34
   176f4:	ldr	r1, [r3, #48]	; 0x30
   176f8:	ldr	r3, [r3, #52]	; 0x34
   176fc:	b	17704 <argp_parse@@Base+0xcf4>
   17700:	add	r1, r1, #36	; 0x24
   17704:	cmp	r1, r3
   17708:	bxcs	lr
   1770c:	ldr	r2, [r1, #4]
   17710:	cmp	r2, ip
   17714:	bne	17700 <argp_parse@@Base+0xcf0>
   17718:	ldr	r0, [r1, #24]
   1771c:	bx	lr
   17720:	push	{r4, r5, r6, sl, fp, lr}
   17724:	add	fp, sp, #16
   17728:	mov	r5, r2
   1772c:	mov	r6, r1
   17730:	mov	r4, #7
   17734:	cmn	r0, #3
   17738:	bgt	17768 <argp_parse@@Base+0xd58>
   1773c:	cmn	r0, #4
   17740:	beq	17794 <argp_parse@@Base+0xd84>
   17744:	cmn	r0, #3
   17748:	bne	177ec <argp_parse@@Base+0xddc>
   1774c:	ldr	r1, [r5, #48]	; 0x30
   17750:	mov	r0, r5
   17754:	movw	r2, #513	; 0x201
   17758:	bl	19cd0 <argp_state_help@@Base>
   1775c:	mov	r4, #0
   17760:	mov	r0, r4
   17764:	pop	{r4, r5, r6, sl, fp, pc}
   17768:	cmn	r0, #2
   1776c:	beq	177f4 <argp_parse@@Base+0xde4>
   17770:	cmp	r0, #63	; 0x3f
   17774:	bne	177ec <argp_parse@@Base+0xddc>
   17778:	ldr	r1, [r5, #48]	; 0x30
   1777c:	mov	r0, r5
   17780:	movw	r2, #634	; 0x27a
   17784:	bl	19cd0 <argp_state_help@@Base>
   17788:	mov	r4, #0
   1778c:	mov	r0, r4
   17790:	pop	{r4, r5, r6, sl, fp, pc}
   17794:	movw	r0, #58925	; 0xe62d
   17798:	cmp	r6, #0
   1779c:	mov	r1, #0
   177a0:	mov	r2, #10
   177a4:	mov	r4, #0
   177a8:	movt	r0, #1
   177ac:	movne	r0, r6
   177b0:	bl	11ac0 <strtol@plt>
   177b4:	movw	r5, #62640	; 0xf4b0
   177b8:	movt	r5, #2
   177bc:	str	r0, [r5]
   177c0:	ldr	r0, [r5]
   177c4:	subs	r0, r0, #1
   177c8:	str	r0, [r5]
   177cc:	blt	177ec <argp_parse@@Base+0xddc>
   177d0:	mov	r0, #1
   177d4:	bl	11bb0 <sleep@plt>
   177d8:	ldr	r0, [r5]
   177dc:	sub	r1, r0, #1
   177e0:	cmp	r0, #0
   177e4:	str	r1, [r5]
   177e8:	bgt	177d0 <argp_parse@@Base+0xdc0>
   177ec:	mov	r0, r4
   177f0:	pop	{r4, r5, r6, sl, fp, pc}
   177f4:	movw	r0, #62388	; 0xf3b4
   177f8:	movt	r0, #2
   177fc:	str	r6, [r0]
   17800:	mov	r0, r6
   17804:	bl	17d28 <argp_parse@@Base+0x1318>
   17808:	movw	r1, #62384	; 0xf3b0
   1780c:	str	r0, [r5, #40]	; 0x28
   17810:	mov	r4, #0
   17814:	movt	r1, #2
   17818:	str	r0, [r1]
   1781c:	ldr	r0, [r5, #16]
   17820:	and	r0, r0, #3
   17824:	cmp	r0, #1
   17828:	ldreq	r0, [r5, #8]
   1782c:	streq	r6, [r0]
   17830:	moveq	r0, r4
   17834:	popeq	{r4, r5, r6, sl, fp, pc}
   17838:	mov	r0, r4
   1783c:	pop	{r4, r5, r6, sl, fp, pc}
   17840:	push	{r4, sl, fp, lr}
   17844:	add	fp, sp, #8
   17848:	mov	r1, r0
   1784c:	mov	r0, #7
   17850:	cmp	r1, #86	; 0x56
   17854:	popne	{r4, sl, fp, pc}
   17858:	movw	r0, #62644	; 0xf4b4
   1785c:	mov	r4, r2
   17860:	movt	r0, #2
   17864:	ldr	r2, [r0]
   17868:	cmp	r2, #0
   1786c:	beq	17890 <argp_parse@@Base+0xe80>
   17870:	ldr	r0, [r4, #48]	; 0x30
   17874:	mov	r1, r4
   17878:	blx	r2
   1787c:	ldrb	r1, [r4, #16]
   17880:	mov	r0, #0
   17884:	tst	r1, #32
   17888:	beq	178c4 <argp_parse@@Base+0xeb4>
   1788c:	pop	{r4, sl, fp, pc}
   17890:	movw	r0, #63004	; 0xf61c
   17894:	movt	r0, #2
   17898:	ldr	r2, [r0]
   1789c:	cmp	r2, #0
   178a0:	beq	178cc <argp_parse@@Base+0xebc>
   178a4:	ldr	r0, [r4, #48]	; 0x30
   178a8:	movw	r1, #59138	; 0xe702
   178ac:	movt	r1, #1
   178b0:	bl	11d60 <fprintf@plt>
   178b4:	ldrb	r1, [r4, #16]
   178b8:	mov	r0, #0
   178bc:	tst	r1, #32
   178c0:	bne	1788c <argp_parse@@Base+0xe7c>
   178c4:	mov	r0, #0
   178c8:	bl	11d18 <exit@plt>
   178cc:	movw	r1, #60194	; 0xeb22
   178d0:	movw	r2, #58952	; 0xe648
   178d4:	mov	r0, r4
   178d8:	movt	r1, #1
   178dc:	movt	r2, #1
   178e0:	bl	19d8c <argp_error@@Base>
   178e4:	ldrb	r1, [r4, #16]
   178e8:	mov	r0, #0
   178ec:	tst	r1, #32
   178f0:	bne	1788c <argp_parse@@Base+0xe7c>
   178f4:	b	178c4 <argp_parse@@Base+0xeb4>
   178f8:	push	{r4, r5, fp, lr}
   178fc:	add	fp, sp, #8
   17900:	ldr	r2, [r0]
   17904:	ldr	ip, [r0, #16]
   17908:	mov	r4, r1
   1790c:	cmp	r2, #0
   17910:	beq	17988 <argp_parse@@Base+0xf78>
   17914:	ldr	r0, [r4, #8]
   17918:	mov	r3, #0
   1791c:	add	r0, r0, #1
   17920:	str	r0, [r4, #8]
   17924:	mov	r0, #0
   17928:	add	r5, r2, r3, lsl #3
   1792c:	ldr	r1, [r5, #4]
   17930:	cmp	r1, #0
   17934:	beq	17950 <argp_parse@@Base+0xf40>
   17938:	add	r3, r3, #3
   1793c:	add	r0, r0, #1
   17940:	add	r5, r2, r3, lsl #3
   17944:	ldr	r1, [r5, #4]
   17948:	cmp	r1, #0
   1794c:	bne	17938 <argp_parse@@Base+0xf28>
   17950:	ldr	r1, [r2, r3, lsl #3]
   17954:	cmp	r1, #0
   17958:	bne	17938 <argp_parse@@Base+0xf28>
   1795c:	ldr	r1, [r5, #16]
   17960:	cmp	r1, #0
   17964:	bne	17938 <argp_parse@@Base+0xf28>
   17968:	ldr	r1, [r5, #20]
   1796c:	cmp	r1, #0
   17970:	bne	17938 <argp_parse@@Base+0xf28>
   17974:	ldr	r1, [r4]
   17978:	mov	r2, r4
   1797c:	add	r1, r1, r3
   17980:	str	r1, [r2], #4
   17984:	b	1799c <argp_parse@@Base+0xf8c>
   17988:	ldr	r0, [r0, #4]
   1798c:	cmp	r0, #0
   17990:	beq	179a8 <argp_parse@@Base+0xf98>
   17994:	add	r2, r4, #8
   17998:	mov	r0, #1
   1799c:	ldr	r1, [r2]
   179a0:	add	r0, r1, r0
   179a4:	str	r0, [r2]
   179a8:	cmp	ip, #0
   179ac:	ldrne	r0, [ip]
   179b0:	cmpne	r0, #0
   179b4:	beq	179dc <argp_parse@@Base+0xfcc>
   179b8:	add	r5, ip, #16
   179bc:	mov	r1, r4
   179c0:	bl	178f8 <argp_parse@@Base+0xee8>
   179c4:	ldr	r0, [r4, #12]
   179c8:	add	r0, r0, #1
   179cc:	str	r0, [r4, #12]
   179d0:	ldr	r0, [r5], #16
   179d4:	cmp	r0, #0
   179d8:	bne	179bc <argp_parse@@Base+0xfac>
   179dc:	pop	{r4, r5, fp, pc}
   179e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   179e4:	add	fp, sp, #28
   179e8:	sub	sp, sp, #28
   179ec:	ldr	r7, [r0]
   179f0:	mov	r6, r3
   179f4:	mov	r3, r1
   179f8:	ldr	r5, [r0, #16]
   179fc:	ldr	r1, [fp, #8]
   17a00:	cmp	r7, #0
   17a04:	beq	17bec <argp_parse@@Base+0x11dc>
   17a08:	str	r0, [sp, #8]
   17a0c:	add	r0, sp, #16
   17a10:	add	r8, r1, #4
   17a14:	mov	r9, r7
   17a18:	str	r3, [sp, #12]
   17a1c:	stm	r0, {r2, r5, r6}
   17a20:	ldr	r4, [r9, #4]
   17a24:	cmp	r4, #0
   17a28:	bne	17a64 <argp_parse@@Base+0x1054>
   17a2c:	b	17a40 <argp_parse@@Base+0x1030>
   17a30:	add	r9, r9, #24
   17a34:	ldr	r4, [r9, #4]
   17a38:	cmp	r4, #0
   17a3c:	bne	17a64 <argp_parse@@Base+0x1054>
   17a40:	ldr	r0, [r9]
   17a44:	cmp	r0, #0
   17a48:	bne	17a64 <argp_parse@@Base+0x1054>
   17a4c:	ldr	r0, [r9, #16]
   17a50:	cmp	r0, #0
   17a54:	bne	17a64 <argp_parse@@Base+0x1054>
   17a58:	ldr	r0, [r9, #20]
   17a5c:	cmp	r0, #0
   17a60:	beq	17bd4 <argp_parse@@Base+0x11c4>
   17a64:	ldr	r0, [r9, #12]
   17a68:	mov	r5, #0
   17a6c:	tst	r0, #4
   17a70:	moveq	r7, r9
   17a74:	ldrb	r1, [r7, #12]
   17a78:	tst	r1, #8
   17a7c:	bne	17a30 <argp_parse@@Base+0x1020>
   17a80:	sub	r1, r4, #1
   17a84:	cmp	r1, #254	; 0xfe
   17a88:	bhi	17b04 <argp_parse@@Base+0x10f4>
   17a8c:	ands	r0, r0, #8
   17a90:	bne	17b04 <argp_parse@@Base+0x10f4>
   17a94:	bl	11d00 <__ctype_b_loc@plt>
   17a98:	ldr	r0, [r0]
   17a9c:	add	r0, r0, r4, lsl #1
   17aa0:	ldrb	r0, [r0, #1]
   17aa4:	tst	r0, #64	; 0x40
   17aa8:	beq	17b04 <argp_parse@@Base+0x10f4>
   17aac:	ldr	r0, [r8]
   17ab0:	add	r1, r0, #1
   17ab4:	str	r1, [r8]
   17ab8:	strb	r4, [r0]
   17abc:	ldr	r0, [r7, #8]
   17ac0:	cmp	r0, #0
   17ac4:	beq	17afc <argp_parse@@Base+0x10ec>
   17ac8:	ldr	r0, [r8]
   17acc:	add	r1, r0, #1
   17ad0:	str	r1, [r8]
   17ad4:	mov	r1, #58	; 0x3a
   17ad8:	strb	r1, [r0]
   17adc:	ldrb	r0, [r7, #12]
   17ae0:	tst	r0, #1
   17ae4:	beq	17afc <argp_parse@@Base+0x10ec>
   17ae8:	ldr	r0, [r8]
   17aec:	add	r1, r0, #1
   17af0:	str	r1, [r8]
   17af4:	mov	r1, #58	; 0x3a
   17af8:	strb	r1, [r0]
   17afc:	ldr	r0, [r8]
   17b00:	strb	r5, [r0]
   17b04:	ldr	r5, [r9]
   17b08:	cmp	r5, #0
   17b0c:	beq	17a30 <argp_parse@@Base+0x1020>
   17b10:	ldr	r0, [fp, #8]
   17b14:	ldr	r4, [r0]
   17b18:	ldr	sl, [r4, #8]
   17b1c:	ldr	r0, [sl]
   17b20:	cmp	r0, #0
   17b24:	beq	17b58 <argp_parse@@Base+0x1148>
   17b28:	mov	r6, sl
   17b2c:	mov	r1, r5
   17b30:	bl	11ab4 <strcmp@plt>
   17b34:	cmp	r0, #0
   17b38:	beq	17b4c <argp_parse@@Base+0x113c>
   17b3c:	ldr	r0, [r6, #16]!
   17b40:	cmp	r0, #0
   17b44:	bne	17b2c <argp_parse@@Base+0x111c>
   17b48:	b	17b58 <argp_parse@@Base+0x1148>
   17b4c:	sub	r0, r6, sl
   17b50:	cmn	r0, #1
   17b54:	bgt	17a30 <argp_parse@@Base+0x1020>
   17b58:	ldr	r6, [fp, #8]
   17b5c:	ldr	r0, [r6, #8]
   17b60:	str	r5, [r0]
   17b64:	ldr	r1, [r7, #8]
   17b68:	cmp	r1, #0
   17b6c:	beq	17b84 <argp_parse@@Base+0x1174>
   17b70:	ldrb	r1, [r7, #12]
   17b74:	tst	r1, #1
   17b78:	mov	r1, #2
   17b7c:	movweq	r1, #1
   17b80:	b	17b88 <argp_parse@@Base+0x1178>
   17b84:	mov	r1, #0
   17b88:	mov	r5, #0
   17b8c:	stmib	r0, {r1, r5}
   17b90:	ldr	r1, [r9, #4]
   17b94:	ldr	r3, [sp, #24]
   17b98:	ldr	r2, [r4, #48]	; 0x30
   17b9c:	cmp	r1, #0
   17ba0:	sub	r2, r3, r2
   17ba4:	mov	r3, #956301312	; 0x39000000
   17ba8:	ldreq	r1, [r7, #4]
   17bac:	lsr	r2, r2, #2
   17bb0:	mul	r2, r2, r3
   17bb4:	add	r2, r2, #16777216	; 0x1000000
   17bb8:	bic	r1, r1, #-16777216	; 0xff000000
   17bbc:	orr	r1, r2, r1
   17bc0:	str	r1, [r0, #12]
   17bc4:	add	r1, r0, #16
   17bc8:	str	r1, [r6, #8]
   17bcc:	str	r5, [r0, #16]
   17bd0:	b	17a30 <argp_parse@@Base+0x1020>
   17bd4:	ldr	r0, [sp, #8]
   17bd8:	add	r6, sp, #16
   17bdc:	ldr	r7, [r0, #4]
   17be0:	ldm	r6, {r2, r5, r6}
   17be4:	ldr	r3, [sp, #12]
   17be8:	b	17c00 <argp_parse@@Base+0x11f0>
   17bec:	ldr	r7, [r0, #4]
   17bf0:	cmp	r7, #0
   17bf4:	beq	17ca8 <argp_parse@@Base+0x1298>
   17bf8:	ldr	r1, [fp, #8]
   17bfc:	add	r8, r1, #4
   17c00:	str	r0, [r6, #4]
   17c04:	str	r7, [r6]
   17c08:	mov	r0, #0
   17c0c:	cmp	r5, #0
   17c10:	ldr	r1, [r8]
   17c14:	str	r0, [r6, #12]
   17c18:	str	r3, [r6, #16]
   17c1c:	str	r2, [r6, #20]
   17c20:	str	r0, [r6, #24]
   17c24:	str	r0, [r6, #32]
   17c28:	str	r0, [r6, #28]
   17c2c:	str	r1, [r6, #8]
   17c30:	beq	17c60 <argp_parse@@Base+0x1250>
   17c34:	ldr	r1, [r5, r0, lsl #2]
   17c38:	add	r0, r0, #4
   17c3c:	cmp	r1, #0
   17c40:	bne	17c34 <argp_parse@@Base+0x1224>
   17c44:	ldr	r1, [fp, #8]
   17c48:	mov	r2, r1
   17c4c:	ldr	r1, [r1, #12]
   17c50:	add	r0, r1, r0
   17c54:	str	r1, [r6, #28]
   17c58:	sub	r0, r0, #4
   17c5c:	str	r0, [r2, #12]
   17c60:	add	r3, r6, #36	; 0x24
   17c64:	cmp	r5, #0
   17c68:	ldrne	r0, [r5]
   17c6c:	cmpne	r0, #0
   17c70:	beq	17cc0 <argp_parse@@Base+0x12b0>
   17c74:	ldr	r7, [fp, #8]
   17c78:	add	r4, r5, #16
   17c7c:	mov	r5, #0
   17c80:	mov	r1, r6
   17c84:	mov	r2, r5
   17c88:	str	r7, [sp]
   17c8c:	bl	179e0 <argp_parse@@Base+0xfd0>
   17c90:	mov	r3, r0
   17c94:	ldr	r0, [r4, r5, lsl #4]
   17c98:	add	r5, r5, #1
   17c9c:	cmp	r0, #0
   17ca0:	bne	17c80 <argp_parse@@Base+0x1270>
   17ca4:	b	17cc0 <argp_parse@@Base+0x12b0>
   17ca8:	mov	r3, r6
   17cac:	mov	r6, #0
   17cb0:	cmp	r5, #0
   17cb4:	ldrne	r0, [r5]
   17cb8:	cmpne	r0, #0
   17cbc:	bne	17c74 <argp_parse@@Base+0x1264>
   17cc0:	mov	r0, r3
   17cc4:	sub	sp, fp, #28
   17cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ccc:	movw	r2, #62648	; 0xf4b8
   17cd0:	movw	ip, #62644	; 0xf4b4
   17cd4:	movw	r3, #31984	; 0x7cf0
   17cd8:	movt	r2, #2
   17cdc:	movt	ip, #2
   17ce0:	movt	r3, #1
   17ce4:	str	r3, [ip]
   17ce8:	stm	r2, {r0, r1}
   17cec:	bx	lr
   17cf0:	push	{fp, lr}
   17cf4:	mov	fp, sp
   17cf8:	sub	sp, sp, #8
   17cfc:	movw	r2, #62648	; 0xf4b8
   17d00:	movw	r3, #59049	; 0xe6a9
   17d04:	movt	r2, #2
   17d08:	movt	r3, #1
   17d0c:	ldm	r2, {r1, r2}
   17d10:	str	r2, [sp]
   17d14:	movw	r2, #59035	; 0xe69b
   17d18:	movt	r2, #1
   17d1c:	bl	18228 <argp_parse@@Base+0x1818>
   17d20:	mov	sp, fp
   17d24:	pop	{fp, pc}
   17d28:	sub	r0, r0, #1
   17d2c:	ldrb	r3, [r0, #1]!
   17d30:	cmp	r3, #47	; 0x2f
   17d34:	beq	17d2c <argp_parse@@Base+0x131c>
   17d38:	mov	r2, #0
   17d3c:	mov	r1, r0
   17d40:	uxtb	r3, r3
   17d44:	cmp	r3, #47	; 0x2f
   17d48:	beq	17d70 <argp_parse@@Base+0x1360>
   17d4c:	cmp	r3, #0
   17d50:	bxeq	lr
   17d54:	tst	r2, #1
   17d58:	mov	r2, #0
   17d5c:	movne	r0, r1
   17d60:	ldrb	r3, [r1, #1]!
   17d64:	uxtb	r3, r3
   17d68:	cmp	r3, #47	; 0x2f
   17d6c:	bne	17d4c <argp_parse@@Base+0x133c>
   17d70:	ldrb	r3, [r1, #1]!
   17d74:	mov	r2, #1
   17d78:	uxtb	r3, r3
   17d7c:	cmp	r3, #47	; 0x2f
   17d80:	bne	17d4c <argp_parse@@Base+0x133c>
   17d84:	b	17d70 <argp_parse@@Base+0x1360>
   17d88:	push	{r4, sl, fp, lr}
   17d8c:	add	fp, sp, #8
   17d90:	mov	r4, r0
   17d94:	bl	11d30 <strlen@plt>
   17d98:	mov	r1, r0
   17d9c:	sub	r2, r4, #1
   17da0:	mov	r0, r1
   17da4:	cmp	r1, #2
   17da8:	popcc	{r4, sl, fp, pc}
   17dac:	ldrb	r3, [r2, r0]
   17db0:	sub	r1, r0, #1
   17db4:	cmp	r3, #47	; 0x2f
   17db8:	beq	17da0 <argp_parse@@Base+0x1390>
   17dbc:	pop	{r4, sl, fp, pc}
   17dc0:	push	{r4, r5, r6, sl, fp, lr}
   17dc4:	add	fp, sp, #16
   17dc8:	mov	r4, r0
   17dcc:	bl	11d78 <__errno_location@plt>
   17dd0:	ldr	r6, [r0]
   17dd4:	mov	r5, r0
   17dd8:	mov	r0, r4
   17ddc:	bl	11b38 <free@plt>
   17de0:	str	r6, [r5]
   17de4:	pop	{r4, r5, r6, sl, fp, pc}
   17de8:	push	{fp, lr}
   17dec:	mov	fp, sp
   17df0:	sub	sp, sp, #16
   17df4:	mov	ip, #0
   17df8:	str	ip, [sp, #8]
   17dfc:	str	ip, [sp, #4]
   17e00:	ldr	ip, [fp, #8]
   17e04:	str	ip, [sp]
   17e08:	bl	1d0ac <argp_failure@@Base+0x31ac>
   17e0c:	mov	sp, fp
   17e10:	pop	{fp, pc}
   17e14:	push	{fp, lr}
   17e18:	mov	fp, sp
   17e1c:	sub	sp, sp, #16
   17e20:	mov	ip, #0
   17e24:	str	ip, [sp, #12]
   17e28:	str	ip, [sp, #4]
   17e2c:	ldr	ip, [fp, #12]
   17e30:	str	ip, [sp, #8]
   17e34:	ldr	ip, [fp, #8]
   17e38:	str	ip, [sp]
   17e3c:	bl	1bf18 <argp_failure@@Base+0x2018>
   17e40:	mov	sp, fp
   17e44:	pop	{fp, pc}
   17e48:	push	{fp, lr}
   17e4c:	mov	fp, sp
   17e50:	sub	sp, sp, #16
   17e54:	mov	ip, #0
   17e58:	str	ip, [sp, #8]
   17e5c:	mov	ip, #1
   17e60:	str	ip, [sp, #4]
   17e64:	ldr	ip, [fp, #8]
   17e68:	str	ip, [sp]
   17e6c:	bl	1d0ac <argp_failure@@Base+0x31ac>
   17e70:	mov	sp, fp
   17e74:	pop	{fp, pc}
   17e78:	push	{fp, lr}
   17e7c:	mov	fp, sp
   17e80:	sub	sp, sp, #16
   17e84:	mov	ip, #0
   17e88:	str	ip, [sp, #12]
   17e8c:	mov	ip, #1
   17e90:	str	ip, [sp, #4]
   17e94:	ldr	ip, [fp, #12]
   17e98:	str	ip, [sp, #8]
   17e9c:	ldr	ip, [fp, #8]
   17ea0:	str	ip, [sp]
   17ea4:	bl	1bf18 <argp_failure@@Base+0x2018>
   17ea8:	mov	sp, fp
   17eac:	pop	{fp, pc}
   17eb0:	push	{r4, r5, fp, lr}
   17eb4:	add	fp, sp, #8
   17eb8:	cmp	r0, #0
   17ebc:	beq	17f50 <argp_parse@@Base+0x1540>
   17ec0:	mov	r1, #47	; 0x2f
   17ec4:	mov	r4, r0
   17ec8:	bl	11e38 <strrchr@plt>
   17ecc:	cmp	r0, #0
   17ed0:	mov	r5, r4
   17ed4:	addne	r5, r0, #1
   17ed8:	sub	r0, r5, r4
   17edc:	cmp	r0, #7
   17ee0:	blt	17f34 <argp_parse@@Base+0x1524>
   17ee4:	movw	r1, #59118	; 0xe6ee
   17ee8:	sub	r0, r5, #7
   17eec:	mov	r2, #7
   17ef0:	movt	r1, #1
   17ef4:	bl	11f28 <strncmp@plt>
   17ef8:	cmp	r0, #0
   17efc:	bne	17f34 <argp_parse@@Base+0x1524>
   17f00:	movw	r1, #59126	; 0xe6f6
   17f04:	mov	r0, r5
   17f08:	mov	r2, #3
   17f0c:	movt	r1, #1
   17f10:	bl	11f28 <strncmp@plt>
   17f14:	cmp	r0, #0
   17f18:	beq	17f24 <argp_parse@@Base+0x1514>
   17f1c:	mov	r4, r5
   17f20:	b	17f34 <argp_parse@@Base+0x1524>
   17f24:	movw	r0, #62384	; 0xf3b0
   17f28:	add	r4, r5, #3
   17f2c:	movt	r0, #2
   17f30:	str	r4, [r0]
   17f34:	movw	r0, #62388	; 0xf3b4
   17f38:	movt	r0, #2
   17f3c:	str	r4, [r0]
   17f40:	movw	r0, #62656	; 0xf4c0
   17f44:	movt	r0, #2
   17f48:	str	r4, [r0]
   17f4c:	pop	{r4, r5, fp, pc}
   17f50:	movw	r0, #62392	; 0xf3b8
   17f54:	mov	r1, #55	; 0x37
   17f58:	mov	r2, #1
   17f5c:	movt	r0, #2
   17f60:	ldr	r3, [r0]
   17f64:	movw	r0, #59062	; 0xe6b6
   17f68:	movt	r0, #1
   17f6c:	bl	11c58 <fwrite@plt>
   17f70:	bl	11f34 <abort@plt>
   17f74:	push	{r4, r5, r6, r7, fp, lr}
   17f78:	add	fp, sp, #16
   17f7c:	sub	sp, sp, #32
   17f80:	ldr	r7, [fp, #12]
   17f84:	ldr	r6, [fp, #8]
   17f88:	mov	r4, r2
   17f8c:	mov	r5, r0
   17f90:	cmp	r1, #0
   17f94:	beq	17fb4 <argp_parse@@Base+0x15a4>
   17f98:	mov	r2, r1
   17f9c:	movw	r1, #59130	; 0xe6fa
   17fa0:	str	r3, [sp]
   17fa4:	mov	r0, r5
   17fa8:	mov	r3, r4
   17fac:	movt	r1, #1
   17fb0:	b	17fc4 <argp_parse@@Base+0x15b4>
   17fb4:	movw	r1, #59142	; 0xe706
   17fb8:	mov	r0, r5
   17fbc:	mov	r2, r4
   17fc0:	movt	r1, #1
   17fc4:	bl	11d60 <fprintf@plt>
   17fc8:	movw	r1, #59906	; 0xea02
   17fcc:	movw	r2, #59149	; 0xe70d
   17fd0:	mov	r0, r5
   17fd4:	movw	r3, #2022	; 0x7e6
   17fd8:	movt	r1, #1
   17fdc:	movt	r2, #1
   17fe0:	bl	11d60 <fprintf@plt>
   17fe4:	mov	r0, #10
   17fe8:	mov	r1, r5
   17fec:	bl	11e5c <fputc@plt>
   17ff0:	movw	r1, #59153	; 0xe711
   17ff4:	movw	r2, #59324	; 0xe7bc
   17ff8:	mov	r0, r5
   17ffc:	movt	r1, #1
   18000:	movt	r2, #1
   18004:	bl	11d60 <fprintf@plt>
   18008:	mov	r0, #10
   1800c:	mov	r1, r5
   18010:	bl	11e5c <fputc@plt>
   18014:	cmp	r7, #9
   18018:	bhi	18054 <argp_parse@@Base+0x1644>
   1801c:	add	r0, pc, #0
   18020:	ldr	pc, [r0, r7, lsl #2]
   18024:	andeq	r8, r1, ip, asr #32
   18028:	muleq	r1, r4, r0
   1802c:	strheq	r8, [r1], -r0
   18030:	andeq	r8, r1, ip, asr #1
   18034:	strdeq	r8, [r1], -r0
   18038:	andeq	r8, r1, r8, lsl r1
   1803c:	andeq	r8, r1, r0, asr #2
   18040:	andeq	r8, r1, r0, ror r1
   18044:	andeq	r8, r1, r8, ror #3
   18048:	andeq	r8, r1, r8, lsr #3
   1804c:	sub	sp, fp, #16
   18050:	pop	{r4, r5, r6, r7, fp, pc}
   18054:	add	r7, r6, #8
   18058:	ldm	r6, {r2, r3}
   1805c:	add	lr, r6, #20
   18060:	ldm	r7, {r0, r1, r7}
   18064:	ldm	lr, {r4, ip, lr}
   18068:	ldr	r6, [r6, #32]
   1806c:	stm	sp, {r0, r1, r7}
   18070:	movw	r1, #59677	; 0xe91d
   18074:	add	r0, sp, #12
   18078:	stm	r0, {r4, ip, lr}
   1807c:	str	r6, [sp, #24]
   18080:	movt	r1, #1
   18084:	mov	r0, r5
   18088:	bl	11d60 <fprintf@plt>
   1808c:	sub	sp, fp, #16
   18090:	pop	{r4, r5, r6, r7, fp, pc}
   18094:	ldr	r2, [r6]
   18098:	movw	r1, #59358	; 0xe7de
   1809c:	mov	r0, r5
   180a0:	movt	r1, #1
   180a4:	sub	sp, fp, #16
   180a8:	pop	{r4, r5, r6, r7, fp, lr}
   180ac:	b	11d60 <fprintf@plt>
   180b0:	ldm	r6, {r2, r3}
   180b4:	movw	r1, #59374	; 0xe7ee
   180b8:	mov	r0, r5
   180bc:	movt	r1, #1
   180c0:	sub	sp, fp, #16
   180c4:	pop	{r4, r5, r6, r7, fp, lr}
   180c8:	b	11d60 <fprintf@plt>
   180cc:	ldm	r6, {r2, r3}
   180d0:	ldr	r0, [r6, #8]
   180d4:	movw	r1, #59397	; 0xe805
   180d8:	movt	r1, #1
   180dc:	str	r0, [sp]
   180e0:	mov	r0, r5
   180e4:	bl	11d60 <fprintf@plt>
   180e8:	sub	sp, fp, #16
   180ec:	pop	{r4, r5, r6, r7, fp, pc}
   180f0:	ldm	r6, {r2, r3}
   180f4:	ldr	r0, [r6, #8]
   180f8:	ldr	r1, [r6, #12]
   180fc:	stm	sp, {r0, r1}
   18100:	movw	r1, #59425	; 0xe821
   18104:	movt	r1, #1
   18108:	mov	r0, r5
   1810c:	bl	11d60 <fprintf@plt>
   18110:	sub	sp, fp, #16
   18114:	pop	{r4, r5, r6, r7, fp, pc}
   18118:	add	r7, r6, #8
   1811c:	ldm	r6, {r2, r3}
   18120:	ldm	r7, {r0, r1, r7}
   18124:	stm	sp, {r0, r1, r7}
   18128:	movw	r1, #59457	; 0xe841
   1812c:	movt	r1, #1
   18130:	mov	r0, r5
   18134:	bl	11d60 <fprintf@plt>
   18138:	sub	sp, fp, #16
   1813c:	pop	{r4, r5, r6, r7, fp, pc}
   18140:	add	r7, r6, #8
   18144:	ldm	r6, {r2, r3}
   18148:	ldm	r7, {r0, r1, r7}
   1814c:	ldr	r6, [r6, #20]
   18150:	stm	sp, {r0, r1, r7}
   18154:	movw	r1, #59493	; 0xe865
   18158:	str	r6, [sp, #12]
   1815c:	movt	r1, #1
   18160:	mov	r0, r5
   18164:	bl	11d60 <fprintf@plt>
   18168:	sub	sp, fp, #16
   1816c:	pop	{r4, r5, r6, r7, fp, pc}
   18170:	add	r7, r6, #8
   18174:	ldm	r6, {r2, r3}
   18178:	ldm	r7, {r0, r1, r7}
   1817c:	ldr	r4, [r6, #20]
   18180:	ldr	r6, [r6, #24]
   18184:	stm	sp, {r0, r1, r7}
   18188:	movw	r1, #59533	; 0xe88d
   1818c:	str	r4, [sp, #12]
   18190:	str	r6, [sp, #16]
   18194:	movt	r1, #1
   18198:	mov	r0, r5
   1819c:	bl	11d60 <fprintf@plt>
   181a0:	sub	sp, fp, #16
   181a4:	pop	{r4, r5, r6, r7, fp, pc}
   181a8:	add	r7, r6, #8
   181ac:	ldm	r6, {r2, r3}
   181b0:	add	lr, r6, #20
   181b4:	ldm	r7, {r0, r1, r7}
   181b8:	ldm	lr, {r4, ip, lr}
   181bc:	ldr	r6, [r6, #32]
   181c0:	stm	sp, {r0, r1, r7}
   181c4:	movw	r1, #59625	; 0xe8e9
   181c8:	add	r0, sp, #12
   181cc:	stm	r0, {r4, ip, lr}
   181d0:	str	r6, [sp, #24]
   181d4:	movt	r1, #1
   181d8:	mov	r0, r5
   181dc:	bl	11d60 <fprintf@plt>
   181e0:	sub	sp, fp, #16
   181e4:	pop	{r4, r5, r6, r7, fp, pc}
   181e8:	add	r7, r6, #8
   181ec:	ldm	r6, {r2, r3}
   181f0:	ldm	r7, {r0, r1, r7}
   181f4:	ldr	r4, [r6, #20]
   181f8:	ldr	ip, [r6, #24]
   181fc:	ldr	r6, [r6, #28]
   18200:	stm	sp, {r0, r1, r7}
   18204:	movw	r1, #59577	; 0xe8b9
   18208:	str	r4, [sp, #12]
   1820c:	str	ip, [sp, #16]
   18210:	str	r6, [sp, #20]
   18214:	movt	r1, #1
   18218:	mov	r0, r5
   1821c:	bl	11d60 <fprintf@plt>
   18220:	sub	sp, fp, #16
   18224:	pop	{r4, r5, r6, r7, fp, pc}
   18228:	push	{r4, sl, fp, lr}
   1822c:	add	fp, sp, #8
   18230:	sub	sp, sp, #8
   18234:	ldr	ip, [fp, #8]
   18238:	mov	lr, #0
   1823c:	ldr	r4, [ip, lr, lsl #2]
   18240:	add	lr, lr, #1
   18244:	cmp	r4, #0
   18248:	bne	1823c <argp_parse@@Base+0x182c>
   1824c:	sub	r4, lr, #1
   18250:	str	ip, [sp]
   18254:	str	r4, [sp, #4]
   18258:	bl	17f74 <argp_parse@@Base+0x1564>
   1825c:	sub	sp, fp, #8
   18260:	pop	{r4, sl, fp, pc}
   18264:	push	{fp, lr}
   18268:	mov	fp, sp
   1826c:	sub	sp, sp, #48	; 0x30
   18270:	ldr	ip, [fp, #8]
   18274:	ldr	lr, [ip]
   18278:	cmp	lr, #0
   1827c:	str	lr, [sp, #8]
   18280:	beq	1831c <argp_parse@@Base+0x190c>
   18284:	ldr	lr, [ip, #4]
   18288:	cmp	lr, #0
   1828c:	str	lr, [sp, #12]
   18290:	beq	18324 <argp_parse@@Base+0x1914>
   18294:	ldr	lr, [ip, #8]
   18298:	cmp	lr, #0
   1829c:	str	lr, [sp, #16]
   182a0:	beq	1832c <argp_parse@@Base+0x191c>
   182a4:	ldr	lr, [ip, #12]
   182a8:	cmp	lr, #0
   182ac:	str	lr, [sp, #20]
   182b0:	beq	18334 <argp_parse@@Base+0x1924>
   182b4:	ldr	lr, [ip, #16]
   182b8:	cmp	lr, #0
   182bc:	str	lr, [sp, #24]
   182c0:	beq	1833c <argp_parse@@Base+0x192c>
   182c4:	ldr	lr, [ip, #20]
   182c8:	cmp	lr, #0
   182cc:	str	lr, [sp, #28]
   182d0:	beq	18344 <argp_parse@@Base+0x1934>
   182d4:	ldr	lr, [ip, #24]
   182d8:	cmp	lr, #0
   182dc:	str	lr, [sp, #32]
   182e0:	beq	1834c <argp_parse@@Base+0x193c>
   182e4:	ldr	lr, [ip, #28]
   182e8:	cmp	lr, #0
   182ec:	str	lr, [sp, #36]	; 0x24
   182f0:	beq	18354 <argp_parse@@Base+0x1944>
   182f4:	ldr	lr, [ip, #32]
   182f8:	cmp	lr, #0
   182fc:	str	lr, [sp, #40]	; 0x28
   18300:	beq	1835c <argp_parse@@Base+0x194c>
   18304:	ldr	lr, [ip, #36]	; 0x24
   18308:	mov	ip, #10
   1830c:	cmp	lr, #0
   18310:	str	lr, [sp, #44]	; 0x2c
   18314:	movweq	ip, #9
   18318:	b	18360 <argp_parse@@Base+0x1950>
   1831c:	mov	ip, #0
   18320:	b	18360 <argp_parse@@Base+0x1950>
   18324:	mov	ip, #1
   18328:	b	18360 <argp_parse@@Base+0x1950>
   1832c:	mov	ip, #2
   18330:	b	18360 <argp_parse@@Base+0x1950>
   18334:	mov	ip, #3
   18338:	b	18360 <argp_parse@@Base+0x1950>
   1833c:	mov	ip, #4
   18340:	b	18360 <argp_parse@@Base+0x1950>
   18344:	mov	ip, #5
   18348:	b	18360 <argp_parse@@Base+0x1950>
   1834c:	mov	ip, #6
   18350:	b	18360 <argp_parse@@Base+0x1950>
   18354:	mov	ip, #7
   18358:	b	18360 <argp_parse@@Base+0x1950>
   1835c:	mov	ip, #8
   18360:	add	lr, sp, #8
   18364:	str	ip, [sp, #4]
   18368:	str	lr, [sp]
   1836c:	bl	17f74 <argp_parse@@Base+0x1564>
   18370:	mov	sp, fp
   18374:	pop	{fp, pc}
   18378:	push	{fp, lr}
   1837c:	mov	fp, sp
   18380:	sub	sp, sp, #56	; 0x38
   18384:	add	ip, fp, #8
   18388:	str	ip, [sp, #12]
   1838c:	ldr	lr, [fp, #8]
   18390:	cmp	lr, #0
   18394:	str	lr, [sp, #16]
   18398:	beq	18434 <argp_parse@@Base+0x1a24>
   1839c:	ldr	lr, [ip, #4]
   183a0:	cmp	lr, #0
   183a4:	str	lr, [sp, #20]
   183a8:	beq	1843c <argp_parse@@Base+0x1a2c>
   183ac:	ldr	lr, [ip, #8]
   183b0:	cmp	lr, #0
   183b4:	str	lr, [sp, #24]
   183b8:	beq	18444 <argp_parse@@Base+0x1a34>
   183bc:	ldr	lr, [ip, #12]
   183c0:	cmp	lr, #0
   183c4:	str	lr, [sp, #28]
   183c8:	beq	1844c <argp_parse@@Base+0x1a3c>
   183cc:	ldr	lr, [ip, #16]
   183d0:	cmp	lr, #0
   183d4:	str	lr, [sp, #32]
   183d8:	beq	18454 <argp_parse@@Base+0x1a44>
   183dc:	ldr	lr, [ip, #20]
   183e0:	cmp	lr, #0
   183e4:	str	lr, [sp, #36]	; 0x24
   183e8:	beq	1845c <argp_parse@@Base+0x1a4c>
   183ec:	ldr	lr, [ip, #24]
   183f0:	cmp	lr, #0
   183f4:	str	lr, [sp, #40]	; 0x28
   183f8:	beq	18464 <argp_parse@@Base+0x1a54>
   183fc:	ldr	lr, [ip, #28]
   18400:	cmp	lr, #0
   18404:	str	lr, [sp, #44]	; 0x2c
   18408:	beq	1846c <argp_parse@@Base+0x1a5c>
   1840c:	ldr	lr, [ip, #32]
   18410:	cmp	lr, #0
   18414:	str	lr, [sp, #48]	; 0x30
   18418:	beq	18474 <argp_parse@@Base+0x1a64>
   1841c:	ldr	lr, [ip, #36]	; 0x24
   18420:	mov	ip, #10
   18424:	cmp	lr, #0
   18428:	str	lr, [sp, #52]	; 0x34
   1842c:	movweq	ip, #9
   18430:	b	18478 <argp_parse@@Base+0x1a68>
   18434:	mov	ip, #0
   18438:	b	18478 <argp_parse@@Base+0x1a68>
   1843c:	mov	ip, #1
   18440:	b	18478 <argp_parse@@Base+0x1a68>
   18444:	mov	ip, #2
   18448:	b	18478 <argp_parse@@Base+0x1a68>
   1844c:	mov	ip, #3
   18450:	b	18478 <argp_parse@@Base+0x1a68>
   18454:	mov	ip, #4
   18458:	b	18478 <argp_parse@@Base+0x1a68>
   1845c:	mov	ip, #5
   18460:	b	18478 <argp_parse@@Base+0x1a68>
   18464:	mov	ip, #6
   18468:	b	18478 <argp_parse@@Base+0x1a68>
   1846c:	mov	ip, #7
   18470:	b	18478 <argp_parse@@Base+0x1a68>
   18474:	mov	ip, #8
   18478:	add	lr, sp, #16
   1847c:	str	ip, [sp, #4]
   18480:	str	lr, [sp]
   18484:	bl	17f74 <argp_parse@@Base+0x1564>
   18488:	mov	sp, fp
   1848c:	pop	{fp, pc}
   18490:	push	{fp, lr}
   18494:	mov	fp, sp
   18498:	movw	r0, #62396	; 0xf3bc
   1849c:	movt	r0, #2
   184a0:	ldr	r1, [r0]
   184a4:	mov	r0, #10
   184a8:	bl	11e5c <fputc@plt>
   184ac:	movw	r0, #59737	; 0xe959
   184b0:	movw	r1, #59757	; 0xe96d
   184b4:	movt	r0, #1
   184b8:	movt	r1, #1
   184bc:	bl	11af0 <printf@plt>
   184c0:	movw	r0, #59779	; 0xe983
   184c4:	movw	r1, #59035	; 0xe69b
   184c8:	movw	r2, #59799	; 0xe997
   184cc:	movt	r0, #1
   184d0:	movt	r1, #1
   184d4:	movt	r2, #1
   184d8:	bl	11af0 <printf@plt>
   184dc:	movw	r0, #59838	; 0xe9be
   184e0:	movw	r1, #59877	; 0xe9e5
   184e4:	movt	r0, #1
   184e8:	movt	r1, #1
   184ec:	pop	{fp, lr}
   184f0:	b	11af0 <printf@plt>
   184f4:	clz	r2, r1
   184f8:	clz	r3, r0
   184fc:	lsr	r2, r2, #5
   18500:	lsr	r3, r3, #5
   18504:	orrs	r2, r3, r2
   18508:	movwne	r1, #1
   1850c:	movwne	r0, #1
   18510:	cmp	r1, #0
   18514:	beq	18544 <argp_parse@@Base+0x1b34>
   18518:	mvn	r2, #-2147483648	; 0x80000000
   1851c:	udiv	r2, r2, r1
   18520:	cmp	r2, r0
   18524:	bcs	18544 <argp_parse@@Base+0x1b34>
   18528:	push	{fp, lr}
   1852c:	mov	fp, sp
   18530:	bl	11d78 <__errno_location@plt>
   18534:	mov	r1, #12
   18538:	str	r1, [r0]
   1853c:	mov	r0, #0
   18540:	pop	{fp, pc}
   18544:	b	11a84 <calloc@plt>
   18548:	cmp	r0, #0
   1854c:	movweq	r0, #1
   18550:	cmn	r0, #1
   18554:	ble	1855c <argp_parse@@Base+0x1b4c>
   18558:	b	11cb8 <malloc@plt>
   1855c:	push	{fp, lr}
   18560:	mov	fp, sp
   18564:	bl	11d78 <__errno_location@plt>
   18568:	mov	r1, #12
   1856c:	str	r1, [r0]
   18570:	mov	r0, #0
   18574:	pop	{fp, pc}
   18578:	push	{fp, lr}
   1857c:	mov	fp, sp
   18580:	cmp	r0, #0
   18584:	beq	185a0 <argp_parse@@Base+0x1b90>
   18588:	cmp	r1, #0
   1858c:	beq	185ac <argp_parse@@Base+0x1b9c>
   18590:	cmn	r1, #1
   18594:	ble	185b8 <argp_parse@@Base+0x1ba8>
   18598:	pop	{fp, lr}
   1859c:	b	11c04 <realloc@plt>
   185a0:	mov	r0, r1
   185a4:	pop	{fp, lr}
   185a8:	b	18548 <argp_parse@@Base+0x1b38>
   185ac:	bl	17dc0 <argp_parse@@Base+0x13b0>
   185b0:	mov	r0, #0
   185b4:	pop	{fp, pc}
   185b8:	bl	11d78 <__errno_location@plt>
   185bc:	mov	r1, #12
   185c0:	str	r1, [r0]
   185c4:	mov	r0, #0
   185c8:	pop	{fp, pc}

000185cc <argp_help@@Base>:
   185cc:	push	{fp, lr}
   185d0:	mov	fp, sp
   185d4:	sub	sp, sp, #8
   185d8:	mov	ip, r2
   185dc:	mov	r2, r1
   185e0:	str	r3, [sp]
   185e4:	mov	r1, #0
   185e8:	mov	r3, ip
   185ec:	bl	185f8 <argp_help@@Base+0x2c>
   185f0:	mov	sp, fp
   185f4:	pop	{fp, pc}
   185f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   185fc:	add	fp, sp, #28
   18600:	sub	sp, sp, #108	; 0x6c
   18604:	cmp	r2, #0
   18608:	str	r1, [fp, #-96]	; 0xffffffa0
   1860c:	str	r0, [fp, #-104]	; 0xffffff98
   18610:	beq	19b34 <argp_help@@Base+0x1568>
   18614:	ldr	r0, [fp, #8]
   18618:	mov	r6, r3
   1861c:	mov	r4, r2
   18620:	str	r0, [fp, #-92]	; 0xffffffa4
   18624:	mov	r0, r2
   18628:	bl	11eb0 <flockfile@plt>
   1862c:	movw	r9, #62328	; 0xf378
   18630:	str	r6, [fp, #-128]	; 0xffffff80
   18634:	movt	r9, #2
   18638:	ldr	r0, [r9, #36]	; 0x24
   1863c:	cmp	r0, #0
   18640:	bne	18c04 <argp_help@@Base+0x638>
   18644:	movw	r0, #60069	; 0xeaa5
   18648:	movt	r0, #1
   1864c:	bl	11ca0 <getenv@plt>
   18650:	mov	r8, r0
   18654:	mov	r0, #32
   18658:	mov	r1, r9
   1865c:	add	r3, r9, #16
   18660:	sub	r2, fp, #88	; 0x58
   18664:	vld1.64	{d16-d17}, [r1], r0
   18668:	vld1.64	{d18-d19}, [r3]
   1866c:	add	r7, r2, #16
   18670:	cmp	r8, #0
   18674:	vldr	d20, [r1]
   18678:	mov	r1, r2
   1867c:	vst1.64	{d18-d19}, [r7]
   18680:	vst1.64	{d16-d17}, [r1], r0
   18684:	vstr	d20, [r1]
   18688:	beq	18c04 <argp_help@@Base+0x638>
   1868c:	ldrb	r5, [r8]
   18690:	str	r7, [fp, #-112]	; 0xffffff90
   18694:	str	r3, [fp, #-108]	; 0xffffff94
   18698:	str	r4, [fp, #-132]	; 0xffffff7c
   1869c:	cmp	r5, #0
   186a0:	beq	18b00 <argp_help@@Base+0x534>
   186a4:	bl	11d00 <__ctype_b_loc@plt>
   186a8:	movw	r7, #60728	; 0xed38
   186ac:	str	r0, [fp, #-100]	; 0xffffff9c
   186b0:	movt	r7, #1
   186b4:	ldr	r0, [fp, #-100]	; 0xffffff9c
   186b8:	uxtb	r1, r5
   186bc:	ldr	r0, [r0]
   186c0:	add	r1, r0, r1, lsl #1
   186c4:	ldrh	r1, [r1]
   186c8:	tst	r1, #8192	; 0x2000
   186cc:	beq	186e4 <argp_help@@Base+0x118>
   186d0:	ldrb	r5, [r8, #1]!
   186d4:	add	r1, r0, r5, lsl #1
   186d8:	ldrh	r1, [r1]
   186dc:	tst	r1, #8192	; 0x2000
   186e0:	bne	186d0 <argp_help@@Base+0x104>
   186e4:	tst	r1, #1024	; 0x400
   186e8:	beq	18abc <argp_help@@Base+0x4f0>
   186ec:	mov	r3, r5
   186f0:	mov	r2, r8
   186f4:	b	186fc <argp_help@@Base+0x130>
   186f8:	ldrb	r3, [r2, #1]!
   186fc:	uxtb	r6, r3
   18700:	add	r1, r0, r6, lsl #1
   18704:	ldrh	r1, [r1]
   18708:	tst	r1, #8
   1870c:	bne	186f8 <argp_help@@Base+0x12c>
   18710:	cmp	r6, #95	; 0x5f
   18714:	cmpne	r6, #45	; 0x2d
   18718:	beq	186f8 <argp_help@@Base+0x12c>
   1871c:	tst	r1, #8192	; 0x2000
   18720:	mov	r4, r2
   18724:	beq	18740 <argp_help@@Base+0x174>
   18728:	mov	r4, r2
   1872c:	ldrb	r3, [r4, #1]!
   18730:	add	r1, r0, r3, lsl #1
   18734:	ldrh	r1, [r1]
   18738:	tst	r1, #8192	; 0x2000
   1873c:	bne	1872c <argp_help@@Base+0x160>
   18740:	sub	r9, r2, r8
   18744:	uxtb	r2, r3
   18748:	cmp	r2, #0
   1874c:	cmpne	r2, #44	; 0x2c
   18750:	bne	187c0 <argp_help@@Base+0x1f4>
   18754:	uxtb	r0, r5
   18758:	mov	r6, #1
   1875c:	cmp	r0, #110	; 0x6e
   18760:	bne	187a8 <argp_help@@Base+0x1dc>
   18764:	ldrb	r0, [r8, #1]
   18768:	mov	r6, #1
   1876c:	cmp	r0, #111	; 0x6f
   18770:	bne	187a8 <argp_help@@Base+0x1dc>
   18774:	ldrb	r0, [r8, #2]
   18778:	mov	r6, #1
   1877c:	cmp	r0, #45	; 0x2d
   18780:	bne	187a8 <argp_help@@Base+0x1dc>
   18784:	sub	r9, r9, #3
   18788:	add	r8, r8, #3
   1878c:	mov	sl, #0
   18790:	mov	r6, #1
   18794:	mov	r0, r7
   18798:	bl	11d30 <strlen@plt>
   1879c:	cmp	r0, r9
   187a0:	beq	18864 <argp_help@@Base+0x298>
   187a4:	b	18880 <argp_help@@Base+0x2b4>
   187a8:	mov	sl, #1
   187ac:	mov	r0, r7
   187b0:	bl	11d30 <strlen@plt>
   187b4:	cmp	r0, r9
   187b8:	beq	18864 <argp_help@@Base+0x298>
   187bc:	b	18880 <argp_help@@Base+0x2b4>
   187c0:	cmp	r2, #61	; 0x3d
   187c4:	bne	187dc <argp_help@@Base+0x210>
   187c8:	ldrb	r1, [r4, #1]!
   187cc:	add	r1, r0, r1, lsl #1
   187d0:	ldrh	r1, [r1]
   187d4:	tst	r1, #8192	; 0x2000
   187d8:	bne	187c8 <argp_help@@Base+0x1fc>
   187dc:	mov	r6, #0
   187e0:	tst	r1, #2048	; 0x800
   187e4:	bne	18800 <argp_help@@Base+0x234>
   187e8:	mov	sl, #0
   187ec:	mov	r0, r7
   187f0:	bl	11d30 <strlen@plt>
   187f4:	cmp	r0, r9
   187f8:	beq	18864 <argp_help@@Base+0x298>
   187fc:	b	18880 <argp_help@@Base+0x2b4>
   18800:	mov	r0, r4
   18804:	mov	r1, #0
   18808:	mov	r2, #10
   1880c:	bl	11ac0 <strtol@plt>
   18810:	mov	sl, r0
   18814:	ldr	r0, [fp, #-100]	; 0xffffff9c
   18818:	sub	r4, r4, #1
   1881c:	ldr	r0, [r0]
   18820:	ldrb	r1, [r4, #1]!
   18824:	add	r1, r0, r1, lsl #1
   18828:	ldrh	r1, [r1]
   1882c:	tst	r1, #2048	; 0x800
   18830:	bne	18820 <argp_help@@Base+0x254>
   18834:	mov	r6, #0
   18838:	tst	r1, #8192	; 0x2000
   1883c:	beq	18854 <argp_help@@Base+0x288>
   18840:	ldrb	r1, [r4, #1]!
   18844:	add	r1, r0, r1, lsl #1
   18848:	ldrb	r1, [r1, #1]
   1884c:	tst	r1, #32
   18850:	bne	18840 <argp_help@@Base+0x274>
   18854:	mov	r0, r7
   18858:	bl	11d30 <strlen@plt>
   1885c:	cmp	r0, r9
   18860:	bne	18880 <argp_help@@Base+0x2b4>
   18864:	mov	r0, r8
   18868:	mov	r1, r7
   1886c:	mov	r2, r9
   18870:	bl	11f28 <strncmp@plt>
   18874:	cmp	r0, #0
   18878:	mov	r5, r7
   1887c:	beq	18a00 <argp_help@@Base+0x434>
   18880:	add	r5, r7, #16
   18884:	mov	r0, r5
   18888:	bl	11d30 <strlen@plt>
   1888c:	cmp	r0, r9
   18890:	bne	188ac <argp_help@@Base+0x2e0>
   18894:	mov	r0, r8
   18898:	mov	r1, r5
   1889c:	mov	r2, r9
   188a0:	bl	11f28 <strncmp@plt>
   188a4:	cmp	r0, #0
   188a8:	beq	18a00 <argp_help@@Base+0x434>
   188ac:	add	r5, r7, #32
   188b0:	mov	r0, r5
   188b4:	bl	11d30 <strlen@plt>
   188b8:	cmp	r0, r9
   188bc:	bne	188d8 <argp_help@@Base+0x30c>
   188c0:	mov	r0, r8
   188c4:	mov	r1, r5
   188c8:	mov	r2, r9
   188cc:	bl	11f28 <strncmp@plt>
   188d0:	cmp	r0, #0
   188d4:	beq	18a00 <argp_help@@Base+0x434>
   188d8:	add	r5, r7, #48	; 0x30
   188dc:	mov	r0, r5
   188e0:	bl	11d30 <strlen@plt>
   188e4:	cmp	r0, r9
   188e8:	bne	18904 <argp_help@@Base+0x338>
   188ec:	mov	r0, r8
   188f0:	mov	r1, r5
   188f4:	mov	r2, r9
   188f8:	bl	11f28 <strncmp@plt>
   188fc:	cmp	r0, #0
   18900:	beq	18a00 <argp_help@@Base+0x434>
   18904:	add	r5, r7, #64	; 0x40
   18908:	mov	r0, r5
   1890c:	bl	11d30 <strlen@plt>
   18910:	cmp	r0, r9
   18914:	bne	18930 <argp_help@@Base+0x364>
   18918:	mov	r0, r8
   1891c:	mov	r1, r5
   18920:	mov	r2, r9
   18924:	bl	11f28 <strncmp@plt>
   18928:	cmp	r0, #0
   1892c:	beq	18a00 <argp_help@@Base+0x434>
   18930:	add	r5, r7, #80	; 0x50
   18934:	mov	r0, r5
   18938:	bl	11d30 <strlen@plt>
   1893c:	cmp	r0, r9
   18940:	bne	1895c <argp_help@@Base+0x390>
   18944:	mov	r0, r8
   18948:	mov	r1, r5
   1894c:	mov	r2, r9
   18950:	bl	11f28 <strncmp@plt>
   18954:	cmp	r0, #0
   18958:	beq	18a00 <argp_help@@Base+0x434>
   1895c:	add	r5, r7, #96	; 0x60
   18960:	mov	r0, r5
   18964:	bl	11d30 <strlen@plt>
   18968:	cmp	r0, r9
   1896c:	bne	18988 <argp_help@@Base+0x3bc>
   18970:	mov	r0, r8
   18974:	mov	r1, r5
   18978:	mov	r2, r9
   1897c:	bl	11f28 <strncmp@plt>
   18980:	cmp	r0, #0
   18984:	beq	18a00 <argp_help@@Base+0x434>
   18988:	add	r5, r7, #112	; 0x70
   1898c:	mov	r0, r5
   18990:	bl	11d30 <strlen@plt>
   18994:	cmp	r0, r9
   18998:	bne	189b4 <argp_help@@Base+0x3e8>
   1899c:	mov	r0, r8
   189a0:	mov	r1, r5
   189a4:	mov	r2, r9
   189a8:	bl	11f28 <strncmp@plt>
   189ac:	cmp	r0, #0
   189b0:	beq	18a00 <argp_help@@Base+0x434>
   189b4:	add	r5, r7, #128	; 0x80
   189b8:	mov	r0, r5
   189bc:	bl	11d30 <strlen@plt>
   189c0:	cmp	r0, r9
   189c4:	bne	189e0 <argp_help@@Base+0x414>
   189c8:	mov	r0, r8
   189cc:	mov	r1, r5
   189d0:	mov	r2, r9
   189d4:	bl	11f28 <strncmp@plt>
   189d8:	cmp	r0, #0
   189dc:	beq	18a00 <argp_help@@Base+0x434>
   189e0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   189e4:	ldr	r6, [fp, #-128]	; 0xffffff80
   189e8:	cmp	r0, #0
   189ec:	sub	sp, sp, #8
   189f0:	beq	18a94 <argp_help@@Base+0x4c8>
   189f4:	str	r9, [sp]
   189f8:	str	r8, [sp, #4]
   189fc:	b	18aa0 <argp_help@@Base+0x4d4>
   18a00:	cmp	r6, #0
   18a04:	beq	18a14 <argp_help@@Base+0x448>
   18a08:	ldrb	r0, [r5, #14]
   18a0c:	cmp	r0, #0
   18a10:	beq	18a4c <argp_help@@Base+0x480>
   18a14:	ldrb	r0, [r5, #15]
   18a18:	ldr	r6, [fp, #-128]	; 0xffffff80
   18a1c:	sub	r1, fp, #88	; 0x58
   18a20:	str	sl, [r1, r0]
   18a24:	mov	r8, r4
   18a28:	movw	r9, #62328	; 0xf378
   18a2c:	ldrb	r0, [r8], #1
   18a30:	movt	r9, #2
   18a34:	cmp	r0, #44	; 0x2c
   18a38:	movne	r8, r4
   18a3c:	ldrb	r5, [r8]
   18a40:	cmp	r5, #0
   18a44:	bne	186b4 <argp_help@@Base+0xe8>
   18a48:	b	18b00 <argp_help@@Base+0x534>
   18a4c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   18a50:	sub	sp, sp, #8
   18a54:	cmp	r0, #0
   18a58:	beq	18a68 <argp_help@@Base+0x49c>
   18a5c:	str	r9, [sp]
   18a60:	str	r8, [sp, #4]
   18a64:	b	18a74 <argp_help@@Base+0x4a8>
   18a68:	str	r9, [sp]
   18a6c:	str	r8, [sp, #4]
   18a70:	mov	r0, #0
   18a74:	movw	r3, #60083	; 0xeab3
   18a78:	mov	r1, #0
   18a7c:	mov	r2, #0
   18a80:	movt	r3, #1
   18a84:	bl	19f00 <argp_failure@@Base>
   18a88:	add	sp, sp, #8
   18a8c:	ldr	r6, [fp, #-128]	; 0xffffff80
   18a90:	b	18a24 <argp_help@@Base+0x458>
   18a94:	str	r9, [sp]
   18a98:	str	r8, [sp, #4]
   18a9c:	mov	r0, #0
   18aa0:	movw	r3, #60130	; 0xeae2
   18aa4:	mov	r1, #0
   18aa8:	mov	r2, #0
   18aac:	movt	r3, #1
   18ab0:	bl	19f00 <argp_failure@@Base>
   18ab4:	add	sp, sp, #8
   18ab8:	b	18a24 <argp_help@@Base+0x458>
   18abc:	tst	r5, #255	; 0xff
   18ac0:	beq	18b00 <argp_help@@Base+0x534>
   18ac4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   18ac8:	sub	sp, sp, #8
   18acc:	cmp	r0, #0
   18ad0:	beq	18ae0 <argp_help@@Base+0x514>
   18ad4:	movw	r3, #60168	; 0xeb08
   18ad8:	str	r8, [sp]
   18adc:	b	18aec <argp_help@@Base+0x520>
   18ae0:	movw	r3, #60168	; 0xeb08
   18ae4:	str	r8, [sp]
   18ae8:	mov	r0, #0
   18aec:	movt	r3, #1
   18af0:	mov	r1, #0
   18af4:	mov	r2, #0
   18af8:	bl	19f00 <argp_failure@@Base>
   18afc:	add	sp, sp, #8
   18b00:	ldr	r2, [fp, #-80]	; 0xffffffb0
   18b04:	ldr	r1, [fp, #-56]	; 0xffffffc8
   18b08:	movw	r0, #60728	; 0xed38
   18b0c:	movt	r0, #1
   18b10:	cmp	r2, r1
   18b14:	bge	18b98 <argp_help@@Base+0x5cc>
   18b18:	ldr	r2, [fp, #-76]	; 0xffffffb4
   18b1c:	cmp	r2, r1
   18b20:	bge	18ba0 <argp_help@@Base+0x5d4>
   18b24:	ldr	r2, [fp, #-72]	; 0xffffffb8
   18b28:	cmp	r2, r1
   18b2c:	bge	18ba8 <argp_help@@Base+0x5dc>
   18b30:	ldr	r2, [fp, #-68]	; 0xffffffbc
   18b34:	cmp	r2, r1
   18b38:	bge	18bb0 <argp_help@@Base+0x5e4>
   18b3c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   18b40:	cmp	r2, r1
   18b44:	bge	18bb8 <argp_help@@Base+0x5ec>
   18b48:	ldr	r2, [fp, #-60]	; 0xffffffc4
   18b4c:	ldr	r4, [fp, #-132]	; 0xffffff7c
   18b50:	cmp	r2, r1
   18b54:	bge	19cc8 <argp_help@@Base+0x16fc>
   18b58:	ldr	r0, [fp, #-112]	; 0xffffff90
   18b5c:	sub	r1, fp, #88	; 0x58
   18b60:	mov	r2, r1
   18b64:	mov	r1, r9
   18b68:	vld1.64	{d16-d17}, [r0]
   18b6c:	mov	r0, #32
   18b70:	vld1.64	{d18-d19}, [r2], r0
   18b74:	ldr	r0, [fp, #-108]	; 0xffffff94
   18b78:	vst1.64	{d16-d17}, [r0]
   18b7c:	mov	r0, #36	; 0x24
   18b80:	vst1.64	{d18-d19}, [r1], r0
   18b84:	mov	r0, #1
   18b88:	str	r0, [r1]
   18b8c:	ldr	r0, [r2]
   18b90:	str	r0, [r9, #32]
   18b94:	b	18c04 <argp_help@@Base+0x638>
   18b98:	add	r2, r0, #32
   18b9c:	b	18bbc <argp_help@@Base+0x5f0>
   18ba0:	add	r2, r0, #48	; 0x30
   18ba4:	b	18bbc <argp_help@@Base+0x5f0>
   18ba8:	add	r2, r0, #64	; 0x40
   18bac:	b	18bbc <argp_help@@Base+0x5f0>
   18bb0:	add	r2, r0, #80	; 0x50
   18bb4:	b	18bbc <argp_help@@Base+0x5f0>
   18bb8:	add	r2, r0, #96	; 0x60
   18bbc:	ldr	r4, [fp, #-132]	; 0xffffff7c
   18bc0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   18bc4:	sub	sp, sp, #8
   18bc8:	movw	r1, #60249	; 0xeb59
   18bcc:	cmp	r0, #0
   18bd0:	movt	r1, #1
   18bd4:	beq	18be4 <argp_help@@Base+0x618>
   18bd8:	movw	r3, #60197	; 0xeb25
   18bdc:	stm	sp, {r1, r2}
   18be0:	b	18bf0 <argp_help@@Base+0x624>
   18be4:	movw	r3, #60197	; 0xeb25
   18be8:	stm	sp, {r1, r2}
   18bec:	mov	r0, #0
   18bf0:	movt	r3, #1
   18bf4:	mov	r1, #0
   18bf8:	mov	r2, #0
   18bfc:	bl	19f00 <argp_failure@@Base>
   18c00:	add	sp, sp, #8
   18c04:	ldr	r2, [r9, #32]
   18c08:	mov	r0, r4
   18c0c:	mov	r1, #0
   18c10:	mov	r3, #0
   18c14:	mov	r5, #0
   18c18:	bl	1d180 <argp_failure@@Base+0x3280>
   18c1c:	cmp	r0, #0
   18c20:	beq	18cc0 <argp_help@@Base+0x6f4>
   18c24:	mov	sl, r0
   18c28:	tst	r6, #11
   18c2c:	str	r4, [fp, #-132]	; 0xffffff7c
   18c30:	beq	18d9c <argp_help@@Base+0x7d0>
   18c34:	ldr	r0, [fp, #-104]	; 0xffffff98
   18c38:	mov	r1, #0
   18c3c:	bl	1a144 <argp_failure@@Base+0x244>
   18c40:	ldr	r9, [r0, #4]
   18c44:	mov	r5, r0
   18c48:	cmp	r9, #0
   18c4c:	beq	19b3c <argp_help@@Base+0x1570>
   18c50:	ldr	r6, [r5]
   18c54:	movw	r4, #57374	; 0xe01e
   18c58:	str	r5, [fp, #-108]	; 0xffffff94
   18c5c:	mov	r5, r9
   18c60:	movt	r4, #1
   18c64:	str	r6, [fp, #-100]	; 0xffffff9c
   18c68:	ldr	r7, [r6, #4]
   18c6c:	cmp	r7, #0
   18c70:	beq	18cb0 <argp_help@@Base+0x6e4>
   18c74:	ldr	r0, [r6]
   18c78:	add	r8, r0, #12
   18c7c:	ldr	r0, [r8, #-12]
   18c80:	cmp	r0, #0
   18c84:	beq	18ca4 <argp_help@@Base+0x6d8>
   18c88:	ldrb	r1, [r8]
   18c8c:	tst	r1, #2
   18c90:	bne	18ca4 <argp_help@@Base+0x6d8>
   18c94:	mov	r1, r4
   18c98:	bl	11ab4 <strcmp@plt>
   18c9c:	cmp	r0, #0
   18ca0:	beq	18cd0 <argp_help@@Base+0x704>
   18ca4:	subs	r7, r7, #1
   18ca8:	add	r8, r8, #24
   18cac:	bne	18c7c <argp_help@@Base+0x6b0>
   18cb0:	subs	r5, r5, #1
   18cb4:	add	r6, r6, #28
   18cb8:	bne	18c68 <argp_help@@Base+0x69c>
   18cbc:	b	18cdc <argp_help@@Base+0x710>
   18cc0:	mov	r0, r4
   18cc4:	sub	sp, fp, #28
   18cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ccc:	b	11c34 <funlockfile@plt>
   18cd0:	cmp	r6, #0
   18cd4:	mvnne	r0, #0
   18cd8:	strne	r0, [r6, #12]
   18cdc:	ldr	r6, [fp, #-100]	; 0xffffff9c
   18ce0:	movw	r4, #58944	; 0xe640
   18ce4:	mov	r8, r9
   18ce8:	movt	r4, #1
   18cec:	ldr	r7, [r6, #4]
   18cf0:	cmp	r7, #0
   18cf4:	beq	18d34 <argp_help@@Base+0x768>
   18cf8:	ldr	r0, [r6]
   18cfc:	add	r5, r0, #12
   18d00:	ldr	r0, [r5, #-12]
   18d04:	cmp	r0, #0
   18d08:	beq	18d28 <argp_help@@Base+0x75c>
   18d0c:	ldrb	r1, [r5]
   18d10:	tst	r1, #2
   18d14:	bne	18d28 <argp_help@@Base+0x75c>
   18d18:	mov	r1, r4
   18d1c:	bl	11ab4 <strcmp@plt>
   18d20:	cmp	r0, #0
   18d24:	beq	18d44 <argp_help@@Base+0x778>
   18d28:	subs	r7, r7, #1
   18d2c:	add	r5, r5, #24
   18d30:	bne	18d00 <argp_help@@Base+0x734>
   18d34:	subs	r8, r8, #1
   18d38:	add	r6, r6, #28
   18d3c:	bne	18cec <argp_help@@Base+0x720>
   18d40:	b	18d50 <argp_help@@Base+0x784>
   18d44:	cmp	r6, #0
   18d48:	mvnne	r0, #0
   18d4c:	strne	r0, [r6, #12]
   18d50:	cmp	r9, #0
   18d54:	beq	18d8c <argp_help@@Base+0x7c0>
   18d58:	ldr	r0, [fp, #-100]	; 0xffffff9c
   18d5c:	mov	r1, #0
   18d60:	add	r0, r0, #24
   18d64:	str	r1, [r0], #28
   18d68:	add	r1, r1, #1
   18d6c:	cmp	r9, r1
   18d70:	bne	18d64 <argp_help@@Base+0x798>
   18d74:	ldr	r0, [fp, #-100]	; 0xffffff9c
   18d78:	movw	r3, #46240	; 0xb4a0
   18d7c:	mov	r1, r9
   18d80:	mov	r2, #28
   18d84:	movt	r3, #1
   18d88:	bl	11ed4 <qsort@plt>
   18d8c:	ldr	r6, [fp, #-128]	; 0xffffff80
   18d90:	ldr	r5, [fp, #-108]	; 0xffffff94
   18d94:	movw	r9, #62328	; 0xf378
   18d98:	movt	r9, #2
   18d9c:	tst	r6, #3
   18da0:	str	r5, [fp, #-108]	; 0xffffff94
   18da4:	beq	19b50 <argp_help@@Base+0x1584>
   18da8:	ldr	r1, [fp, #-104]	; 0xffffff98
   18dac:	ldr	r0, [r1, #8]
   18db0:	ldr	r1, [r1, #16]
   18db4:	bl	1a89c <argp_failure@@Base+0x99c>
   18db8:	mov	r2, r0
   18dbc:	add	r0, r0, #7
   18dc0:	bic	r0, r0, #7
   18dc4:	sub	r0, sp, r0
   18dc8:	mov	sp, r0
   18dcc:	mov	r1, #0
   18dd0:	str	r0, [fp, #-100]	; 0xffffff9c
   18dd4:	bl	11da8 <memset@plt>
   18dd8:	mov	r7, #1
   18ddc:	ldr	r1, [sl, #24]
   18de0:	ldr	r2, [sl, #28]
   18de4:	ldr	r0, [sl, #16]
   18de8:	mov	r5, r6
   18dec:	ldr	r6, [r9, #28]
   18df0:	sub	r1, r2, r1
   18df4:	cmp	r1, r0
   18df8:	bls	18e04 <argp_help@@Base+0x838>
   18dfc:	mov	r0, sl
   18e00:	bl	1d244 <argp_failure@@Base+0x3344>
   18e04:	ldr	r0, [fp, #-100]	; 0xffffff9c
   18e08:	ldr	r4, [sl, #12]
   18e0c:	movw	r1, #59974	; 0xea46
   18e10:	str	r6, [sl, #12]
   18e14:	tst	r7, #1
   18e18:	movt	r1, #1
   18e1c:	str	r0, [fp, #-88]	; 0xffffffa8
   18e20:	mov	r0, sl
   18e24:	beq	18e34 <argp_help@@Base+0x868>
   18e28:	movw	r2, #59980	; 0xea4c
   18e2c:	movt	r2, #1
   18e30:	b	18e3c <argp_help@@Base+0x870>
   18e34:	movw	r2, #59987	; 0xea53
   18e38:	movt	r2, #1
   18e3c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18e40:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   18e44:	ldr	r1, [sl, #24]
   18e48:	ldr	r2, [sl, #28]
   18e4c:	ldr	r0, [sl, #16]
   18e50:	ldr	r6, [r9, #28]
   18e54:	sub	r1, r2, r1
   18e58:	cmp	r1, r0
   18e5c:	bls	18e68 <argp_help@@Base+0x89c>
   18e60:	mov	r0, sl
   18e64:	bl	1d244 <argp_failure@@Base+0x3344>
   18e68:	ldr	r8, [sl, #4]
   18e6c:	str	r6, [sl, #4]
   18e70:	mov	r6, r5
   18e74:	tst	r5, #2
   18e78:	bne	18e90 <argp_help@@Base+0x8c4>
   18e7c:	ldr	r0, [fp, #-108]	; 0xffffff94
   18e80:	mov	r1, sl
   18e84:	bl	1a914 <argp_failure@@Base+0xa14>
   18e88:	orr	r6, r6, #2
   18e8c:	b	18ef4 <argp_help@@Base+0x928>
   18e90:	ldr	r0, [fp, #-108]	; 0xffffff94
   18e94:	ldr	r0, [r0, #4]
   18e98:	cmp	r0, #0
   18e9c:	beq	18ef4 <argp_help@@Base+0x928>
   18ea0:	ldr	r0, [sl, #28]
   18ea4:	ldr	r1, [sl, #32]
   18ea8:	add	r2, r0, #12
   18eac:	cmp	r2, r1
   18eb0:	bls	18ecc <argp_help@@Base+0x900>
   18eb4:	mov	r0, sl
   18eb8:	mov	r1, #12
   18ebc:	bl	1d7ec <argp_failure@@Base+0x38ec>
   18ec0:	cmp	r0, #0
   18ec4:	beq	18ef4 <argp_help@@Base+0x928>
   18ec8:	ldr	r0, [sl, #28]
   18ecc:	movw	r1, #60712	; 0xed28
   18ed0:	movt	r1, #1
   18ed4:	vldr	d16, [r1]
   18ed8:	movw	r1, #11822	; 0x2e2e
   18edc:	movt	r1, #23854	; 0x5d2e
   18ee0:	str	r1, [r0, #8]
   18ee4:	vst1.8	{d16}, [r0]
   18ee8:	ldr	r0, [sl, #28]
   18eec:	add	r0, r0, #12
   18ef0:	str	r0, [sl, #28]
   18ef4:	sub	sp, sp, #8
   18ef8:	str	sl, [sp]
   18efc:	sub	r2, fp, #88	; 0x58
   18f00:	mov	r3, #1
   18f04:	ldr	r0, [fp, #-104]	; 0xffffff98
   18f08:	ldr	r1, [fp, #-96]	; 0xffffffa0
   18f0c:	bl	1acd0 <argp_failure@@Base+0xdd0>
   18f10:	add	sp, sp, #8
   18f14:	mov	r9, r0
   18f18:	ldr	r2, [sl, #24]
   18f1c:	ldr	r0, [sl, #28]
   18f20:	ldr	r1, [sl, #16]
   18f24:	sub	r2, r0, r2
   18f28:	cmp	r2, r1
   18f2c:	bls	18f68 <argp_help@@Base+0x99c>
   18f30:	mov	r0, sl
   18f34:	bl	1d244 <argp_failure@@Base+0x3344>
   18f38:	ldr	r2, [sl, #24]
   18f3c:	ldr	r0, [sl, #28]
   18f40:	ldr	r1, [sl, #16]
   18f44:	sub	r2, r0, r2
   18f48:	cmp	r2, r1
   18f4c:	str	r4, [sl, #12]
   18f50:	bhi	18f74 <argp_help@@Base+0x9a8>
   18f54:	str	r8, [sl, #4]
   18f58:	ldr	r1, [sl, #32]
   18f5c:	cmp	r0, r1
   18f60:	bcs	18f90 <argp_help@@Base+0x9c4>
   18f64:	b	18fa8 <argp_help@@Base+0x9dc>
   18f68:	cmp	r2, r1
   18f6c:	str	r4, [sl, #12]
   18f70:	bls	18f54 <argp_help@@Base+0x988>
   18f74:	mov	r0, sl
   18f78:	bl	1d244 <argp_failure@@Base+0x3344>
   18f7c:	ldr	r0, [sl, #28]
   18f80:	str	r8, [sl, #4]
   18f84:	ldr	r1, [sl, #32]
   18f88:	cmp	r0, r1
   18f8c:	bcc	18fa8 <argp_help@@Base+0x9dc>
   18f90:	mov	r0, sl
   18f94:	mov	r1, #1
   18f98:	bl	1d7ec <argp_failure@@Base+0x38ec>
   18f9c:	cmp	r0, #0
   18fa0:	beq	18fb8 <argp_help@@Base+0x9ec>
   18fa4:	ldr	r0, [sl, #28]
   18fa8:	add	r1, r0, #1
   18fac:	str	r1, [sl, #28]
   18fb0:	mov	r1, #10
   18fb4:	strb	r1, [r0]
   18fb8:	cmp	r9, #0
   18fbc:	movw	r9, #62328	; 0xf378
   18fc0:	mov	r7, #0
   18fc4:	movt	r9, #2
   18fc8:	bne	18ddc <argp_help@@Base+0x810>
   18fcc:	mov	r5, #1
   18fd0:	tst	r6, #16
   18fd4:	beq	19000 <argp_help@@Base+0xa34>
   18fd8:	sub	sp, sp, #8
   18fdc:	mov	r0, #1
   18fe0:	mov	r2, #0
   18fe4:	mov	r3, #0
   18fe8:	stm	sp, {r0, sl}
   18fec:	ldr	r0, [fp, #-104]	; 0xffffff98
   18ff0:	ldr	r1, [fp, #-96]	; 0xffffffa0
   18ff4:	bl	1afb0 <argp_failure@@Base+0x10b0>
   18ff8:	add	sp, sp, #8
   18ffc:	orr	r5, r0, r5
   19000:	tst	r6, #4
   19004:	bne	19a14 <argp_help@@Base+0x1448>
   19008:	tst	r6, #8
   1900c:	beq	19a38 <argp_help@@Base+0x146c>
   19010:	ldr	r0, [fp, #-108]	; 0xffffff94
   19014:	ldr	r1, [r0, #4]
   19018:	cmp	r1, #0
   1901c:	beq	19a38 <argp_help@@Base+0x146c>
   19020:	str	r6, [fp, #-128]	; 0xffffff80
   19024:	cmp	r5, #0
   19028:	ldr	r4, [fp, #-108]	; 0xffffff94
   1902c:	beq	1906c <argp_help@@Base+0xaa0>
   19030:	ldr	r0, [sl, #28]
   19034:	ldr	r1, [sl, #32]
   19038:	cmp	r0, r1
   1903c:	bcc	19058 <argp_help@@Base+0xa8c>
   19040:	mov	r0, sl
   19044:	mov	r1, #1
   19048:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1904c:	cmp	r0, #0
   19050:	beq	19068 <argp_help@@Base+0xa9c>
   19054:	ldr	r0, [sl, #28]
   19058:	add	r1, r0, #1
   1905c:	str	r1, [sl, #28]
   19060:	mov	r1, #10
   19064:	strb	r1, [r0]
   19068:	ldr	r1, [r4, #4]
   1906c:	ldr	r5, [r4]
   19070:	mov	r0, #0
   19074:	cmp	r1, #0
   19078:	str	r0, [fp, #-44]	; 0xffffffd4
   1907c:	str	r0, [fp, #-48]	; 0xffffffd0
   19080:	str	r0, [fp, #-40]	; 0xffffffd8
   19084:	beq	19a00 <argp_help@@Base+0x1434>
   19088:	add	r0, sl, #28
   1908c:	str	r0, [fp, #-100]	; 0xffffff9c
   19090:	ldr	r0, [r5, #8]
   19094:	str	r1, [fp, #-116]	; 0xffffff8c
   19098:	ldr	r1, [sl, #24]
   1909c:	ldr	r2, [sl, #28]
   190a0:	ldr	r4, [r5]
   190a4:	str	r0, [fp, #-92]	; 0xffffffa4
   190a8:	ldr	r0, [sl, #16]
   190ac:	sub	r1, r2, r1
   190b0:	cmp	r1, r0
   190b4:	bls	190c0 <argp_help@@Base+0xaf4>
   190b8:	mov	r0, sl
   190bc:	bl	1d244 <argp_failure@@Base+0x3344>
   190c0:	mov	r7, #0
   190c4:	sub	r0, fp, #48	; 0x30
   190c8:	ldr	r2, [sl, #4]
   190cc:	ldr	r1, [sl, #12]
   190d0:	mov	r8, r4
   190d4:	str	r7, [sl, #4]
   190d8:	str	sl, [fp, #-84]	; 0xffffffac
   190dc:	str	r5, [fp, #-88]	; 0xffffffa8
   190e0:	str	r0, [fp, #-80]	; 0xffffffb0
   190e4:	mov	r0, #1
   190e8:	str	r0, [fp, #-76]	; 0xffffffb4
   190ec:	ldr	r0, [fp, #-96]	; 0xffffffa0
   190f0:	str	r1, [fp, #-120]	; 0xffffff88
   190f4:	str	r2, [fp, #-124]	; 0xffffff84
   190f8:	str	r0, [fp, #-72]	; 0xffffffb8
   190fc:	ldrb	r0, [r4, #12]
   19100:	tst	r0, #8
   19104:	bne	19144 <argp_help@@Base+0xb78>
   19108:	ldr	r0, [r5, #4]
   1910c:	cmp	r0, #0
   19110:	beq	19144 <argp_help@@Base+0xb78>
   19114:	add	r1, r4, #12
   19118:	ldr	r2, [r1, #-12]
   1911c:	cmp	r2, #0
   19120:	beq	19130 <argp_help@@Base+0xb64>
   19124:	ldrb	r2, [r1]
   19128:	tst	r2, #2
   1912c:	beq	19140 <argp_help@@Base+0xb74>
   19130:	add	r1, r1, #24
   19134:	subs	r0, r0, #1
   19138:	bne	19118 <argp_help@@Base+0xb4c>
   1913c:	b	19144 <argp_help@@Base+0xb78>
   19140:	mov	r7, #1
   19144:	ldr	r1, [sl, #24]
   19148:	ldr	r2, [sl, #28]
   1914c:	ldr	r0, [sl, #16]
   19150:	ldr	r4, [r9, #8]
   19154:	sub	r1, r2, r1
   19158:	cmp	r1, r0
   1915c:	bls	19168 <argp_help@@Base+0xb9c>
   19160:	mov	r0, sl
   19164:	bl	1d244 <argp_failure@@Base+0x3344>
   19168:	str	r4, [sl, #12]
   1916c:	mov	r4, r8
   19170:	str	r5, [fp, #-112]	; 0xffffff90
   19174:	ldr	r6, [r5, #4]
   19178:	cmp	r6, #0
   1917c:	beq	1945c <argp_help@@Base+0xe90>
   19180:	cmp	r7, #0
   19184:	beq	1930c <argp_help@@Base+0xd40>
   19188:	add	r7, r4, #12
   1918c:	ldr	r5, [r7]
   19190:	tst	r5, #8
   19194:	bne	191c4 <argp_help@@Base+0xbf8>
   19198:	ldr	r4, [r7, #-8]
   1919c:	sub	r0, r4, #1
   191a0:	cmp	r0, #254	; 0xfe
   191a4:	bhi	191d4 <argp_help@@Base+0xc08>
   191a8:	bl	11d00 <__ctype_b_loc@plt>
   191ac:	ldr	r0, [r0]
   191b0:	add	r0, r0, r4, lsl #1
   191b4:	ldrb	r0, [r0, #1]
   191b8:	tst	r0, #64	; 0x40
   191bc:	bne	191e8 <argp_help@@Base+0xc1c>
   191c0:	mov	r4, r8
   191c4:	add	r7, r7, #24
   191c8:	subs	r6, r6, #1
   191cc:	bne	1918c <argp_help@@Base+0xbc0>
   191d0:	b	1945c <argp_help@@Base+0xe90>
   191d4:	mov	r4, r8
   191d8:	add	r7, r7, #24
   191dc:	subs	r6, r6, #1
   191e0:	bne	1918c <argp_help@@Base+0xbc0>
   191e4:	b	1945c <argp_help@@Base+0xe90>
   191e8:	ldr	r0, [fp, #-92]	; 0xffffffa4
   191ec:	ldrb	r0, [r0]
   191f0:	cmp	r4, r0
   191f4:	bne	192d0 <argp_help@@Base+0xd04>
   191f8:	tst	r5, #2
   191fc:	mov	r4, r8
   19200:	bne	192f0 <argp_help@@Base+0xd24>
   19204:	ldr	r0, [r9, #8]
   19208:	sub	r1, fp, #88	; 0x58
   1920c:	bl	1ba64 <argp_failure@@Base+0x1b64>
   19210:	ldr	r0, [sl, #28]
   19214:	ldr	r1, [sl, #32]
   19218:	cmp	r0, r1
   1921c:	bcc	1923c <argp_help@@Base+0xc70>
   19220:	mov	r0, sl
   19224:	mov	r1, #1
   19228:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1922c:	cmp	r0, #0
   19230:	beq	19250 <argp_help@@Base+0xc84>
   19234:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19238:	ldr	r0, [r0]
   1923c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   19240:	add	r1, r0, #1
   19244:	str	r1, [r2]
   19248:	mov	r1, #45	; 0x2d
   1924c:	strb	r1, [r0]
   19250:	ldr	r2, [fp, #-92]	; 0xffffffa4
   19254:	ldr	r0, [sl, #28]
   19258:	ldr	r1, [sl, #32]
   1925c:	ldrb	r5, [r2]
   19260:	cmp	r0, r1
   19264:	bcc	19284 <argp_help@@Base+0xcb8>
   19268:	mov	r0, sl
   1926c:	mov	r1, #1
   19270:	bl	1d7ec <argp_failure@@Base+0x38ec>
   19274:	cmp	r0, #0
   19278:	beq	19294 <argp_help@@Base+0xcc8>
   1927c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19280:	ldr	r0, [r0]
   19284:	ldr	r2, [fp, #-100]	; 0xffffff9c
   19288:	add	r1, r0, #1
   1928c:	str	r1, [r2]
   19290:	strb	r5, [r0]
   19294:	ldr	r0, [r9]
   19298:	ldr	r2, [r4, #8]
   1929c:	cmp	r0, #0
   192a0:	beq	192e4 <argp_help@@Base+0xd18>
   192a4:	cmp	r2, #0
   192a8:	beq	192f0 <argp_help@@Base+0xd24>
   192ac:	ldrb	r0, [r4, #12]
   192b0:	tst	r0, #1
   192b4:	mov	r0, sl
   192b8:	movweq	r1, #60193	; 0xeb21
   192bc:	movteq	r1, #1
   192c0:	movwne	r1, #57278	; 0xdfbe
   192c4:	movtne	r1, #1
   192c8:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   192cc:	b	192f0 <argp_help@@Base+0xd24>
   192d0:	mov	r4, r8
   192d4:	add	r7, r7, #24
   192d8:	subs	r6, r6, #1
   192dc:	bne	1918c <argp_help@@Base+0xbc0>
   192e0:	b	1945c <argp_help@@Base+0xe90>
   192e4:	cmp	r2, #0
   192e8:	movne	r0, #1
   192ec:	strne	r0, [fp, #-40]	; 0xffffffd8
   192f0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   192f4:	add	r0, r0, #1
   192f8:	str	r0, [fp, #-92]	; 0xffffffa4
   192fc:	add	r7, r7, #24
   19300:	subs	r6, r6, #1
   19304:	bne	1918c <argp_help@@Base+0xbc0>
   19308:	b	1945c <argp_help@@Base+0xe90>
   1930c:	add	r7, r4, #12
   19310:	ldr	r5, [r7]
   19314:	tst	r5, #8
   19318:	bne	19424 <argp_help@@Base+0xe58>
   1931c:	ldr	r9, [r7, #-8]
   19320:	sub	r0, r9, #1
   19324:	cmp	r0, #254	; 0xfe
   19328:	bhi	1941c <argp_help@@Base+0xe50>
   1932c:	bl	11d00 <__ctype_b_loc@plt>
   19330:	ldr	r0, [r0]
   19334:	add	r0, r0, r9, lsl #1
   19338:	ldrb	r0, [r0, #1]
   1933c:	tst	r0, #64	; 0x40
   19340:	beq	1941c <argp_help@@Base+0xe50>
   19344:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19348:	ldrb	r0, [r0]
   1934c:	cmp	r9, r0
   19350:	bne	1941c <argp_help@@Base+0xe50>
   19354:	movw	r9, #62328	; 0xf378
   19358:	tst	r5, #2
   1935c:	movt	r9, #2
   19360:	bne	19444 <argp_help@@Base+0xe78>
   19364:	ldr	r0, [r9, #8]
   19368:	sub	r1, fp, #88	; 0x58
   1936c:	bl	1ba64 <argp_failure@@Base+0x1b64>
   19370:	ldr	r0, [sl, #28]
   19374:	ldr	r1, [sl, #32]
   19378:	cmp	r0, r1
   1937c:	bcc	1939c <argp_help@@Base+0xdd0>
   19380:	mov	r0, sl
   19384:	mov	r1, #1
   19388:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1938c:	cmp	r0, #0
   19390:	beq	193b0 <argp_help@@Base+0xde4>
   19394:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19398:	ldr	r0, [r0]
   1939c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   193a0:	add	r1, r0, #1
   193a4:	str	r1, [r2]
   193a8:	mov	r1, #45	; 0x2d
   193ac:	strb	r1, [r0]
   193b0:	ldr	r2, [fp, #-92]	; 0xffffffa4
   193b4:	ldr	r0, [sl, #28]
   193b8:	ldr	r1, [sl, #32]
   193bc:	ldrb	r5, [r2]
   193c0:	cmp	r0, r1
   193c4:	bcc	193e4 <argp_help@@Base+0xe18>
   193c8:	mov	r0, sl
   193cc:	mov	r1, #1
   193d0:	bl	1d7ec <argp_failure@@Base+0x38ec>
   193d4:	cmp	r0, #0
   193d8:	beq	193f4 <argp_help@@Base+0xe28>
   193dc:	ldr	r0, [fp, #-100]	; 0xffffff9c
   193e0:	ldr	r0, [r0]
   193e4:	ldr	r2, [fp, #-100]	; 0xffffff9c
   193e8:	add	r1, r0, #1
   193ec:	str	r1, [r2]
   193f0:	strb	r5, [r0]
   193f4:	ldr	r2, [r4, #8]
   193f8:	cmp	r2, #0
   193fc:	beq	19444 <argp_help@@Base+0xe78>
   19400:	ldrb	r0, [r4, #12]
   19404:	tst	r0, #1
   19408:	bne	19434 <argp_help@@Base+0xe68>
   1940c:	movw	r1, #60193	; 0xeb21
   19410:	mov	r0, sl
   19414:	movt	r1, #1
   19418:	b	19440 <argp_help@@Base+0xe74>
   1941c:	movw	r9, #62328	; 0xf378
   19420:	movt	r9, #2
   19424:	add	r7, r7, #24
   19428:	subs	r6, r6, #1
   1942c:	bne	19310 <argp_help@@Base+0xd44>
   19430:	b	1945c <argp_help@@Base+0xe90>
   19434:	movw	r1, #57278	; 0xdfbe
   19438:	mov	r0, sl
   1943c:	movt	r1, #1
   19440:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   19444:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19448:	add	r0, r0, #1
   1944c:	str	r0, [fp, #-92]	; 0xffffffa4
   19450:	add	r7, r7, #24
   19454:	subs	r6, r6, #1
   19458:	bne	19310 <argp_help@@Base+0xd44>
   1945c:	ldrb	r0, [r4, #12]
   19460:	tst	r0, #8
   19464:	bne	19528 <argp_help@@Base+0xf5c>
   19468:	ldr	r1, [sl, #24]
   1946c:	ldr	r2, [sl, #28]
   19470:	ldr	r0, [sl, #16]
   19474:	ldr	r4, [r9, #12]
   19478:	sub	r1, r2, r1
   1947c:	cmp	r1, r0
   19480:	bls	1948c <argp_help@@Base+0xec0>
   19484:	mov	r0, sl
   19488:	bl	1d244 <argp_failure@@Base+0x3344>
   1948c:	ldr	r0, [fp, #-112]	; 0xffffff90
   19490:	str	r4, [sl, #12]
   19494:	mov	r4, r8
   19498:	ldr	r5, [r0, #4]
   1949c:	cmp	r5, #0
   194a0:	beq	195fc <argp_help@@Base+0x1030>
   194a4:	add	r6, r4, #12
   194a8:	ldr	r0, [r6, #-12]
   194ac:	cmp	r0, #0
   194b0:	beq	19518 <argp_help@@Base+0xf4c>
   194b4:	ldrb	r0, [r6]
   194b8:	tst	r0, #2
   194bc:	bne	19518 <argp_help@@Base+0xf4c>
   194c0:	ldr	r0, [r9, #12]
   194c4:	sub	r1, fp, #88	; 0x58
   194c8:	bl	1ba64 <argp_failure@@Base+0x1b64>
   194cc:	ldr	r2, [r6, #-12]
   194d0:	movw	r1, #60689	; 0xed11
   194d4:	mov	r0, sl
   194d8:	movt	r1, #1
   194dc:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   194e0:	ldr	r2, [r4, #8]
   194e4:	cmp	r2, #0
   194e8:	beq	19518 <argp_help@@Base+0xf4c>
   194ec:	ldrb	r0, [r4, #12]
   194f0:	tst	r0, #1
   194f4:	bne	19508 <argp_help@@Base+0xf3c>
   194f8:	movw	r1, #60694	; 0xed16
   194fc:	mov	r0, sl
   19500:	movt	r1, #1
   19504:	b	19514 <argp_help@@Base+0xf48>
   19508:	movw	r1, #60698	; 0xed1a
   1950c:	mov	r0, sl
   19510:	movt	r1, #1
   19514:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   19518:	add	r6, r6, #24
   1951c:	subs	r5, r5, #1
   19520:	bne	194a8 <argp_help@@Base+0xedc>
   19524:	b	195fc <argp_help@@Base+0x1030>
   19528:	ldr	r1, [sl, #24]
   1952c:	ldr	r2, [sl, #28]
   19530:	ldr	r0, [sl, #16]
   19534:	ldr	r4, [r9, #16]
   19538:	sub	r1, r2, r1
   1953c:	cmp	r1, r0
   19540:	bls	1954c <argp_help@@Base+0xf80>
   19544:	mov	r0, sl
   19548:	bl	1d244 <argp_failure@@Base+0x3344>
   1954c:	ldr	r0, [fp, #-112]	; 0xffffff90
   19550:	str	r4, [sl, #12]
   19554:	mov	r4, r8
   19558:	ldr	r6, [r0, #4]
   1955c:	cmp	r6, #0
   19560:	beq	195fc <argp_help@@Base+0x1030>
   19564:	add	r8, r4, #12
   19568:	ldr	r0, [r8, #-12]
   1956c:	cmp	r0, #0
   19570:	beq	195f0 <argp_help@@Base+0x1024>
   19574:	ldrb	r0, [r8]
   19578:	tst	r0, #2
   1957c:	bne	195f0 <argp_help@@Base+0x1024>
   19580:	ldr	r0, [r9, #16]
   19584:	sub	r1, fp, #88	; 0x58
   19588:	bl	1ba64 <argp_failure@@Base+0x1b64>
   1958c:	ldr	r5, [r8, #-12]
   19590:	mov	r0, r5
   19594:	bl	11d30 <strlen@plt>
   19598:	cmp	r0, #0
   1959c:	beq	195f0 <argp_help@@Base+0x1024>
   195a0:	mov	r7, r0
   195a4:	ldr	r0, [sl, #28]
   195a8:	ldr	r1, [sl, #32]
   195ac:	add	r2, r0, r7
   195b0:	cmp	r2, r1
   195b4:	bls	195d4 <argp_help@@Base+0x1008>
   195b8:	mov	r0, sl
   195bc:	mov	r1, r7
   195c0:	bl	1d7ec <argp_failure@@Base+0x38ec>
   195c4:	cmp	r0, #0
   195c8:	beq	195f0 <argp_help@@Base+0x1024>
   195cc:	ldr	r0, [fp, #-100]	; 0xffffff9c
   195d0:	ldr	r0, [r0]
   195d4:	mov	r1, r5
   195d8:	mov	r2, r7
   195dc:	bl	11b68 <memcpy@plt>
   195e0:	ldr	r1, [fp, #-100]	; 0xffffff9c
   195e4:	ldr	r0, [r1]
   195e8:	add	r0, r0, r7
   195ec:	str	r0, [r1]
   195f0:	add	r8, r8, #24
   195f4:	subs	r6, r6, #1
   195f8:	bne	19568 <argp_help@@Base+0xf9c>
   195fc:	ldr	r1, [sl, #24]
   19600:	ldr	r2, [sl, #28]
   19604:	ldr	r0, [sl, #16]
   19608:	sub	r1, r2, r1
   1960c:	cmp	r1, r0
   19610:	bls	1961c <argp_help@@Base+0x1050>
   19614:	mov	r0, sl
   19618:	bl	1d244 <argp_failure@@Base+0x3344>
   1961c:	mov	r0, #0
   19620:	ldr	r5, [fp, #-112]	; 0xffffff90
   19624:	str	r0, [sl, #4]
   19628:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1962c:	cmp	r0, #0
   19630:	beq	1968c <argp_help@@Base+0x10c0>
   19634:	ldrb	r0, [r4, #12]
   19638:	mov	r6, r4
   1963c:	tst	r0, #8
   19640:	bne	1966c <argp_help@@Base+0x10a0>
   19644:	ldr	r4, [r6, #4]
   19648:	sub	r0, r4, #1
   1964c:	cmp	r0, #254	; 0xfe
   19650:	bhi	1966c <argp_help@@Base+0x10a0>
   19654:	bl	11d00 <__ctype_b_loc@plt>
   19658:	ldr	r0, [r0]
   1965c:	add	r0, r0, r4, lsl #1
   19660:	ldrb	r0, [r0, #1]
   19664:	tst	r0, #64	; 0x40
   19668:	bne	1998c <argp_help@@Base+0x13c0>
   1966c:	ldr	r0, [r6]
   19670:	cmp	r0, #0
   19674:	bne	1998c <argp_help@@Base+0x13c0>
   19678:	ldr	r1, [r5, #20]
   1967c:	ldr	r0, [r6, #16]
   19680:	sub	r2, fp, #88	; 0x58
   19684:	bl	1bc6c <argp_failure@@Base+0x1d6c>
   19688:	b	19988 <argp_help@@Base+0x13bc>
   1968c:	ldr	r6, [r5, #20]
   19690:	ldr	r5, [r4, #16]
   19694:	cmp	r6, #0
   19698:	mov	r8, r5
   1969c:	beq	196d8 <argp_help@@Base+0x110c>
   196a0:	ldr	r0, [r6, #20]
   196a4:	mov	r8, r5
   196a8:	cmp	r0, #0
   196ac:	beq	196d8 <argp_help@@Base+0x110c>
   196b0:	ldr	r1, [fp, #-96]	; 0xffffffa0
   196b4:	ldr	r7, [r4, #4]
   196b8:	mov	r0, r6
   196bc:	bl	176e0 <argp_parse@@Base+0xcd0>
   196c0:	ldr	r3, [r6, #20]
   196c4:	mov	r2, r0
   196c8:	mov	r0, r7
   196cc:	mov	r1, r5
   196d0:	blx	r3
   196d4:	mov	r8, r0
   196d8:	cmp	r8, #0
   196dc:	beq	1991c <argp_help@@Base+0x1350>
   196e0:	ldrb	r0, [r8]
   196e4:	cmp	r0, #0
   196e8:	beq	1990c <argp_help@@Base+0x1340>
   196ec:	ldr	r1, [sl, #24]
   196f0:	ldr	r2, [sl, #28]
   196f4:	ldr	r0, [sl, #16]
   196f8:	str	r5, [fp, #-92]	; 0xffffffa4
   196fc:	sub	r1, r2, r1
   19700:	cmp	r1, r0
   19704:	bls	19720 <argp_help@@Base+0x1154>
   19708:	mov	r0, sl
   1970c:	bl	1d244 <argp_failure@@Base+0x3344>
   19710:	ldr	r1, [sl, #24]
   19714:	ldr	r2, [sl, #28]
   19718:	ldr	r0, [sl, #16]
   1971c:	sub	r1, r2, r1
   19720:	ldr	r5, [r9, #20]
   19724:	ldr	r4, [sl, #20]
   19728:	cmp	r1, r0
   1972c:	mov	r6, r5
   19730:	bls	19750 <argp_help@@Base+0x1184>
   19734:	mov	r0, sl
   19738:	bl	1d244 <argp_failure@@Base+0x3344>
   1973c:	ldr	r1, [sl, #24]
   19740:	ldr	r2, [sl, #28]
   19744:	ldr	r6, [r9, #20]
   19748:	ldr	r0, [sl, #16]
   1974c:	sub	r1, r2, r1
   19750:	str	r5, [sl, #4]
   19754:	bic	r7, r4, r4, asr #31
   19758:	cmp	r1, r0
   1975c:	mov	r5, r6
   19760:	bls	19770 <argp_help@@Base+0x11a4>
   19764:	mov	r0, sl
   19768:	bl	1d244 <argp_failure@@Base+0x3344>
   1976c:	ldr	r5, [r9, #20]
   19770:	add	r0, r5, #3
   19774:	str	r6, [sl, #12]
   19778:	cmp	r7, r0
   1977c:	bls	197c4 <argp_help@@Base+0x11f8>
   19780:	ldr	r0, [sl, #28]
   19784:	ldr	r1, [sl, #32]
   19788:	cmp	r0, r1
   1978c:	bcc	197ac <argp_help@@Base+0x11e0>
   19790:	mov	r0, sl
   19794:	mov	r1, #1
   19798:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1979c:	cmp	r0, #0
   197a0:	beq	198a8 <argp_help@@Base+0x12dc>
   197a4:	ldr	r0, [fp, #-100]	; 0xffffff9c
   197a8:	ldr	r0, [r0]
   197ac:	ldr	r2, [fp, #-100]	; 0xffffff9c
   197b0:	add	r1, r0, #1
   197b4:	str	r1, [r2]
   197b8:	mov	r1, #10
   197bc:	strb	r1, [r0]
   197c0:	b	198a8 <argp_help@@Base+0x12dc>
   197c4:	cmp	r7, r5
   197c8:	bcs	19858 <argp_help@@Base+0x128c>
   197cc:	ldr	r1, [sl, #24]
   197d0:	ldr	r2, [sl, #28]
   197d4:	ldr	r0, [sl, #16]
   197d8:	sub	r1, r2, r1
   197dc:	cmp	r1, r0
   197e0:	bls	197ec <argp_help@@Base+0x1220>
   197e4:	mov	r0, sl
   197e8:	bl	1d244 <argp_failure@@Base+0x3344>
   197ec:	ldr	r0, [sl, #20]
   197f0:	bic	r0, r0, r0, asr #31
   197f4:	sub	r1, r5, r0
   197f8:	cmp	r1, #1
   197fc:	blt	198a8 <argp_help@@Base+0x12dc>
   19800:	add	r1, r5, #1
   19804:	sub	r6, r1, r0
   19808:	ldr	r0, [sl, #28]
   1980c:	ldr	r1, [sl, #32]
   19810:	cmp	r0, r1
   19814:	bcc	19834 <argp_help@@Base+0x1268>
   19818:	mov	r0, sl
   1981c:	mov	r1, #1
   19820:	bl	1d7ec <argp_failure@@Base+0x38ec>
   19824:	cmp	r0, #0
   19828:	beq	19848 <argp_help@@Base+0x127c>
   1982c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19830:	ldr	r0, [r0]
   19834:	ldr	r2, [fp, #-100]	; 0xffffff9c
   19838:	add	r1, r0, #1
   1983c:	str	r1, [r2]
   19840:	mov	r1, #32
   19844:	strb	r1, [r0]
   19848:	sub	r6, r6, #1
   1984c:	cmp	r6, #1
   19850:	bgt	19808 <argp_help@@Base+0x123c>
   19854:	b	198a8 <argp_help@@Base+0x12dc>
   19858:	ldr	r0, [sl, #28]
   1985c:	ldr	r1, [sl, #32]
   19860:	add	r2, r0, #3
   19864:	cmp	r2, r1
   19868:	bls	19888 <argp_help@@Base+0x12bc>
   1986c:	mov	r0, sl
   19870:	mov	r1, #3
   19874:	bl	1d7ec <argp_failure@@Base+0x38ec>
   19878:	cmp	r0, #0
   1987c:	beq	198a8 <argp_help@@Base+0x12dc>
   19880:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19884:	ldr	r0, [r0]
   19888:	mov	r1, #32
   1988c:	strb	r1, [r0, #2]
   19890:	movw	r1, #8224	; 0x2020
   19894:	strh	r1, [r0]
   19898:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1989c:	ldr	r0, [r1]
   198a0:	add	r0, r0, #3
   198a4:	str	r0, [r1]
   198a8:	mov	r0, r8
   198ac:	bl	11d30 <strlen@plt>
   198b0:	ldr	r5, [fp, #-92]	; 0xffffffa4
   198b4:	cmp	r0, #0
   198b8:	beq	1990c <argp_help@@Base+0x1340>
   198bc:	mov	r6, r0
   198c0:	ldr	r0, [sl, #28]
   198c4:	ldr	r1, [sl, #32]
   198c8:	add	r2, r0, r6
   198cc:	cmp	r2, r1
   198d0:	bls	198f0 <argp_help@@Base+0x1324>
   198d4:	mov	r0, sl
   198d8:	mov	r1, r6
   198dc:	bl	1d7ec <argp_failure@@Base+0x38ec>
   198e0:	cmp	r0, #0
   198e4:	beq	1990c <argp_help@@Base+0x1340>
   198e8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   198ec:	ldr	r0, [r0]
   198f0:	mov	r1, r8
   198f4:	mov	r2, r6
   198f8:	bl	11b68 <memcpy@plt>
   198fc:	ldr	r1, [fp, #-100]	; 0xffffff9c
   19900:	ldr	r0, [r1]
   19904:	add	r0, r0, r6
   19908:	str	r0, [r1]
   1990c:	cmp	r8, r5
   19910:	beq	1991c <argp_help@@Base+0x1350>
   19914:	mov	r0, r8
   19918:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1991c:	ldr	r2, [sl, #24]
   19920:	ldr	r0, [sl, #28]
   19924:	ldr	r1, [sl, #16]
   19928:	sub	r2, r0, r2
   1992c:	cmp	r2, r1
   19930:	bls	19940 <argp_help@@Base+0x1374>
   19934:	mov	r0, sl
   19938:	bl	1d244 <argp_failure@@Base+0x3344>
   1993c:	ldr	r0, [sl, #28]
   19940:	mov	r1, #0
   19944:	ldr	r5, [fp, #-112]	; 0xffffff90
   19948:	str	r1, [sl, #4]
   1994c:	ldr	r1, [sl, #32]
   19950:	cmp	r0, r1
   19954:	bcc	19974 <argp_help@@Base+0x13a8>
   19958:	mov	r0, sl
   1995c:	mov	r1, #1
   19960:	bl	1d7ec <argp_failure@@Base+0x38ec>
   19964:	cmp	r0, #0
   19968:	beq	19988 <argp_help@@Base+0x13bc>
   1996c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19970:	ldr	r0, [r0]
   19974:	ldr	r2, [fp, #-100]	; 0xffffff9c
   19978:	add	r1, r0, #1
   1997c:	str	r1, [r2]
   19980:	mov	r1, #10
   19984:	strb	r1, [r0]
   19988:	str	r5, [fp, #-48]	; 0xffffffd0
   1998c:	ldr	r1, [sl, #24]
   19990:	ldr	r2, [sl, #28]
   19994:	ldr	r0, [sl, #16]
   19998:	sub	r1, r2, r1
   1999c:	cmp	r1, r0
   199a0:	bls	199bc <argp_help@@Base+0x13f0>
   199a4:	mov	r0, sl
   199a8:	bl	1d244 <argp_failure@@Base+0x3344>
   199ac:	ldr	r1, [sl, #24]
   199b0:	ldr	r2, [sl, #28]
   199b4:	ldr	r0, [sl, #16]
   199b8:	sub	r1, r2, r1
   199bc:	ldr	r2, [fp, #-124]	; 0xffffff84
   199c0:	cmp	r1, r0
   199c4:	str	r2, [sl, #4]
   199c8:	bls	199d4 <argp_help@@Base+0x1408>
   199cc:	mov	r0, sl
   199d0:	bl	1d244 <argp_failure@@Base+0x3344>
   199d4:	ldr	r1, [fp, #-116]	; 0xffffff8c
   199d8:	ldr	r0, [fp, #-120]	; 0xffffff88
   199dc:	add	r5, r5, #28
   199e0:	subs	r1, r1, #1
   199e4:	str	r0, [sl, #12]
   199e8:	bne	19090 <argp_help@@Base+0xac4>
   199ec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   199f0:	cmp	r0, #0
   199f4:	ldrne	r0, [r9, #4]
   199f8:	cmpne	r0, #0
   199fc:	bne	19b60 <argp_help@@Base+0x1594>
   19a00:	ldr	r6, [fp, #-128]	; 0xffffff80
   19a04:	mov	r5, #1
   19a08:	tst	r6, #32
   19a0c:	bne	19a40 <argp_help@@Base+0x1474>
   19a10:	b	19a68 <argp_help@@Base+0x149c>
   19a14:	ldr	r2, [fp, #-92]	; 0xffffffa4
   19a18:	movw	r1, #59994	; 0xea5a
   19a1c:	mov	r0, sl
   19a20:	movt	r1, #1
   19a24:	mov	r3, r2
   19a28:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   19a2c:	mov	r5, #1
   19a30:	tst	r6, #8
   19a34:	bne	19010 <argp_help@@Base+0xa44>
   19a38:	tst	r6, #32
   19a3c:	beq	19a68 <argp_help@@Base+0x149c>
   19a40:	sub	sp, sp, #8
   19a44:	mov	r0, #0
   19a48:	mov	r2, #1
   19a4c:	mov	r3, r5
   19a50:	stm	sp, {r0, sl}
   19a54:	ldr	r0, [fp, #-104]	; 0xffffff98
   19a58:	ldr	r1, [fp, #-96]	; 0xffffffa0
   19a5c:	bl	1afb0 <argp_failure@@Base+0x10b0>
   19a60:	add	sp, sp, #8
   19a64:	orr	r5, r0, r5
   19a68:	tst	r6, #64	; 0x40
   19a6c:	movwne	r6, #63000	; 0xf618
   19a70:	movtne	r6, #2
   19a74:	ldrne	r0, [r6]
   19a78:	cmpne	r0, #0
   19a7c:	beq	19ad4 <argp_help@@Base+0x1508>
   19a80:	cmp	r5, #0
   19a84:	beq	19ac0 <argp_help@@Base+0x14f4>
   19a88:	ldr	r0, [sl, #28]
   19a8c:	ldr	r1, [sl, #32]
   19a90:	cmp	r0, r1
   19a94:	bcc	19ab0 <argp_help@@Base+0x14e4>
   19a98:	mov	r0, sl
   19a9c:	mov	r1, #1
   19aa0:	bl	1d7ec <argp_failure@@Base+0x38ec>
   19aa4:	cmp	r0, #0
   19aa8:	beq	19ac0 <argp_help@@Base+0x14f4>
   19aac:	ldr	r0, [sl, #28]
   19ab0:	add	r1, r0, #1
   19ab4:	str	r1, [sl, #28]
   19ab8:	mov	r1, #10
   19abc:	strb	r1, [r0]
   19ac0:	ldr	r2, [r6]
   19ac4:	movw	r1, #60049	; 0xea91
   19ac8:	mov	r0, sl
   19acc:	movt	r1, #1
   19ad0:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   19ad4:	ldr	r0, [fp, #-132]	; 0xffffff7c
   19ad8:	bl	11c34 <funlockfile@plt>
   19adc:	ldr	r5, [fp, #-108]	; 0xffffff94
   19ae0:	cmp	r5, #0
   19ae4:	beq	19b2c <argp_help@@Base+0x1560>
   19ae8:	ldr	r0, [r5, #12]
   19aec:	cmp	r0, #0
   19af0:	beq	19b08 <argp_help@@Base+0x153c>
   19af4:	ldr	r4, [r0, #24]
   19af8:	bl	17dc0 <argp_parse@@Base+0x13b0>
   19afc:	cmp	r4, #0
   19b00:	mov	r0, r4
   19b04:	bne	19af4 <argp_help@@Base+0x1528>
   19b08:	ldr	r0, [r5, #4]
   19b0c:	cmp	r0, #0
   19b10:	beq	19b24 <argp_help@@Base+0x1558>
   19b14:	ldr	r0, [r5]
   19b18:	bl	17dc0 <argp_parse@@Base+0x13b0>
   19b1c:	ldr	r0, [r5, #8]
   19b20:	bl	17dc0 <argp_parse@@Base+0x13b0>
   19b24:	mov	r0, r5
   19b28:	bl	17dc0 <argp_parse@@Base+0x13b0>
   19b2c:	mov	r0, sl
   19b30:	bl	1d200 <argp_failure@@Base+0x3300>
   19b34:	sub	sp, fp, #28
   19b38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19b3c:	movw	r9, #62328	; 0xf378
   19b40:	movt	r9, #2
   19b44:	tst	r6, #3
   19b48:	str	r5, [fp, #-108]	; 0xffffff94
   19b4c:	bne	18da8 <argp_help@@Base+0x7dc>
   19b50:	mov	r5, #0
   19b54:	tst	r6, #16
   19b58:	bne	18fd8 <argp_help@@Base+0xa0c>
   19b5c:	b	19000 <argp_help@@Base+0xa34>
   19b60:	ldr	r0, [fp, #-96]	; 0xffffffa0
   19b64:	movw	r5, #60573	; 0xec9d
   19b68:	movt	r5, #1
   19b6c:	cmp	r0, #0
   19b70:	beq	19b88 <argp_help@@Base+0x15bc>
   19b74:	ldr	r6, [r0]
   19b78:	cmp	r6, #0
   19b7c:	ldrne	r0, [r6, #20]
   19b80:	cmpne	r0, #0
   19b84:	bne	19c90 <argp_help@@Base+0x16c4>
   19b88:	ldrb	r0, [r5]
   19b8c:	cmp	r0, #0
   19b90:	beq	19c74 <argp_help@@Base+0x16a8>
   19b94:	ldr	r0, [sl, #28]
   19b98:	ldr	r1, [sl, #32]
   19b9c:	cmp	r0, r1
   19ba0:	bcc	19bc0 <argp_help@@Base+0x15f4>
   19ba4:	mov	r0, sl
   19ba8:	mov	r1, #1
   19bac:	bl	1d7ec <argp_failure@@Base+0x38ec>
   19bb0:	cmp	r0, #0
   19bb4:	beq	19bd4 <argp_help@@Base+0x1608>
   19bb8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19bbc:	ldr	r0, [r0]
   19bc0:	ldr	r2, [fp, #-100]	; 0xffffff9c
   19bc4:	add	r1, r0, #1
   19bc8:	str	r1, [r2]
   19bcc:	mov	r1, #10
   19bd0:	strb	r1, [r0]
   19bd4:	mov	r0, r5
   19bd8:	bl	11d30 <strlen@plt>
   19bdc:	cmp	r0, #0
   19be0:	beq	19c34 <argp_help@@Base+0x1668>
   19be4:	mov	r6, r0
   19be8:	ldr	r0, [sl, #28]
   19bec:	ldr	r1, [sl, #32]
   19bf0:	add	r2, r0, r6
   19bf4:	cmp	r2, r1
   19bf8:	bls	19c18 <argp_help@@Base+0x164c>
   19bfc:	mov	r0, sl
   19c00:	mov	r1, r6
   19c04:	bl	1d7ec <argp_failure@@Base+0x38ec>
   19c08:	cmp	r0, #0
   19c0c:	beq	19c34 <argp_help@@Base+0x1668>
   19c10:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19c14:	ldr	r0, [r0]
   19c18:	mov	r1, r5
   19c1c:	mov	r2, r6
   19c20:	bl	11b68 <memcpy@plt>
   19c24:	ldr	r1, [fp, #-100]	; 0xffffff9c
   19c28:	ldr	r0, [r1]
   19c2c:	add	r0, r0, r6
   19c30:	str	r0, [r1]
   19c34:	ldr	r0, [sl, #28]
   19c38:	ldr	r1, [sl, #32]
   19c3c:	cmp	r0, r1
   19c40:	bcc	19c60 <argp_help@@Base+0x1694>
   19c44:	mov	r0, sl
   19c48:	mov	r1, #1
   19c4c:	bl	1d7ec <argp_failure@@Base+0x38ec>
   19c50:	cmp	r0, #0
   19c54:	beq	19c74 <argp_help@@Base+0x16a8>
   19c58:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19c5c:	ldr	r0, [r0]
   19c60:	ldr	r2, [fp, #-100]	; 0xffffff9c
   19c64:	add	r1, r0, #1
   19c68:	str	r1, [r2]
   19c6c:	mov	r1, #10
   19c70:	strb	r1, [r0]
   19c74:	movw	r0, #60573	; 0xec9d
   19c78:	movt	r0, #1
   19c7c:	cmp	r5, r0
   19c80:	beq	19a00 <argp_help@@Base+0x1434>
   19c84:	mov	r0, r5
   19c88:	bl	17dc0 <argp_parse@@Base+0x13b0>
   19c8c:	b	19a00 <argp_help@@Base+0x1434>
   19c90:	ldr	r1, [fp, #-96]	; 0xffffffa0
   19c94:	mov	r0, r6
   19c98:	bl	176e0 <argp_parse@@Base+0xcd0>
   19c9c:	ldr	r3, [r6, #20]
   19ca0:	movw	r1, #60573	; 0xec9d
   19ca4:	mov	r2, r0
   19ca8:	movw	r0, #5
   19cac:	movt	r0, #512	; 0x200
   19cb0:	movt	r1, #1
   19cb4:	blx	r3
   19cb8:	mov	r5, r0
   19cbc:	cmp	r0, #0
   19cc0:	bne	19b88 <argp_help@@Base+0x15bc>
   19cc4:	b	19a00 <argp_help@@Base+0x1434>
   19cc8:	add	r2, r0, #112	; 0x70
   19ccc:	b	18bc0 <argp_help@@Base+0x5f4>

00019cd0 <argp_state_help@@Base>:
   19cd0:	push	{r4, r5, fp, lr}
   19cd4:	add	fp, sp, #8
   19cd8:	sub	sp, sp, #8
   19cdc:	mov	r4, r2
   19ce0:	mov	r2, r1
   19ce4:	cmp	r0, #0
   19ce8:	beq	19d34 <argp_state_help@@Base+0x64>
   19cec:	cmp	r2, #0
   19cf0:	beq	19d6c <argp_state_help@@Base+0x9c>
   19cf4:	ldr	r1, [r0, #16]
   19cf8:	mov	r5, r0
   19cfc:	ands	r0, r1, #2
   19d00:	bne	19d6c <argp_state_help@@Base+0x9c>
   19d04:	ldr	r3, [r5, #40]	; 0x28
   19d08:	ldr	r0, [r5]
   19d0c:	and	r1, r1, #64	; 0x40
   19d10:	orr	r4, r4, r1, lsl #1
   19d14:	mov	r1, r5
   19d18:	str	r3, [sp]
   19d1c:	mov	r3, r4
   19d20:	bl	185f8 <argp_help@@Base+0x2c>
   19d24:	ldrb	r0, [r5, #16]
   19d28:	tst	r0, #32
   19d2c:	beq	19d5c <argp_state_help@@Base+0x8c>
   19d30:	b	19d6c <argp_state_help@@Base+0x9c>
   19d34:	cmp	r2, #0
   19d38:	beq	19d6c <argp_state_help@@Base+0x9c>
   19d3c:	movw	r0, #62384	; 0xf3b0
   19d40:	mov	r1, #0
   19d44:	mov	r3, r4
   19d48:	movt	r0, #2
   19d4c:	ldr	r0, [r0]
   19d50:	str	r0, [sp]
   19d54:	mov	r0, #0
   19d58:	bl	185f8 <argp_help@@Base+0x2c>
   19d5c:	tst	r4, #256	; 0x100
   19d60:	bne	19d74 <argp_state_help@@Base+0xa4>
   19d64:	tst	r4, #512	; 0x200
   19d68:	bne	19d84 <argp_state_help@@Base+0xb4>
   19d6c:	sub	sp, fp, #8
   19d70:	pop	{r4, r5, fp, pc}
   19d74:	movw	r0, #62380	; 0xf3ac
   19d78:	movt	r0, #2
   19d7c:	ldr	r0, [r0]
   19d80:	bl	11d18 <exit@plt>
   19d84:	mov	r0, #0
   19d88:	bl	11d18 <exit@plt>

00019d8c <argp_error@@Base>:
   19d8c:	sub	sp, sp, #8
   19d90:	push	{r4, r5, r6, r7, fp, lr}
   19d94:	add	fp, sp, #16
   19d98:	sub	sp, sp, #8
   19d9c:	mov	r6, r1
   19da0:	mov	r4, r0
   19da4:	cmp	r0, #0
   19da8:	str	r3, [fp, #12]
   19dac:	str	r2, [fp, #8]
   19db0:	beq	19de0 <argp_error@@Base+0x54>
   19db4:	ldrb	r0, [r4, #16]
   19db8:	tst	r0, #2
   19dbc:	bne	19dd0 <argp_error@@Base+0x44>
   19dc0:	add	r0, r4, #44	; 0x2c
   19dc4:	ldr	r5, [r0]
   19dc8:	cmp	r5, #0
   19dcc:	bne	19df4 <argp_error@@Base+0x68>
   19dd0:	sub	sp, fp, #16
   19dd4:	pop	{r4, r5, r6, r7, fp, lr}
   19dd8:	add	sp, sp, #8
   19ddc:	bx	lr
   19de0:	movw	r0, #62392	; 0xf3b8
   19de4:	movt	r0, #2
   19de8:	ldr	r5, [r0]
   19dec:	cmp	r5, #0
   19df0:	beq	19dd0 <argp_error@@Base+0x44>
   19df4:	mov	r0, r5
   19df8:	bl	11eb0 <flockfile@plt>
   19dfc:	add	r0, fp, #8
   19e00:	cmp	r4, #0
   19e04:	str	r0, [sp, #4]
   19e08:	beq	19e14 <argp_error@@Base+0x88>
   19e0c:	ldr	r0, [r4, #40]	; 0x28
   19e10:	b	19e20 <argp_error@@Base+0x94>
   19e14:	movw	r0, #62384	; 0xf3b0
   19e18:	movt	r0, #2
   19e1c:	ldr	r0, [r0]
   19e20:	mov	r1, r5
   19e24:	bl	11a90 <fputs_unlocked@plt>
   19e28:	mov	r7, r5
   19e2c:	ldr	r0, [r7, #20]!
   19e30:	ldr	r1, [r7, #4]
   19e34:	cmp	r0, r1
   19e38:	bcs	19ec4 <argp_error@@Base+0x138>
   19e3c:	add	r1, r0, #1
   19e40:	str	r1, [r7]
   19e44:	mov	r1, #58	; 0x3a
   19e48:	strb	r1, [r0]
   19e4c:	ldr	r0, [r5, #20]
   19e50:	ldr	r1, [r5, #24]
   19e54:	cmp	r0, r1
   19e58:	bcs	19ee0 <argp_error@@Base+0x154>
   19e5c:	add	r1, r0, #1
   19e60:	str	r1, [r7]
   19e64:	mov	r1, #32
   19e68:	strb	r1, [r0]
   19e6c:	ldr	r2, [sp, #4]
   19e70:	mov	r0, r5
   19e74:	mov	r1, r6
   19e78:	bl	11e50 <vfprintf@plt>
   19e7c:	ldr	r0, [r5, #20]
   19e80:	ldr	r1, [r5, #24]
   19e84:	cmp	r0, r1
   19e88:	bcs	19ef0 <argp_error@@Base+0x164>
   19e8c:	add	r1, r0, #1
   19e90:	str	r1, [r7]
   19e94:	mov	r1, #10
   19e98:	strb	r1, [r0]
   19e9c:	mov	r0, r4
   19ea0:	mov	r1, r5
   19ea4:	mov	r2, #260	; 0x104
   19ea8:	bl	19cd0 <argp_state_help@@Base>
   19eac:	mov	r0, r5
   19eb0:	bl	11c34 <funlockfile@plt>
   19eb4:	sub	sp, fp, #16
   19eb8:	pop	{r4, r5, r6, r7, fp, lr}
   19ebc:	add	sp, sp, #8
   19ec0:	bx	lr
   19ec4:	mov	r0, r5
   19ec8:	mov	r1, #58	; 0x3a
   19ecc:	bl	11e08 <__overflow@plt>
   19ed0:	ldr	r0, [r5, #20]
   19ed4:	ldr	r1, [r5, #24]
   19ed8:	cmp	r0, r1
   19edc:	bcc	19e5c <argp_error@@Base+0xd0>
   19ee0:	mov	r0, r5
   19ee4:	mov	r1, #32
   19ee8:	bl	11e08 <__overflow@plt>
   19eec:	b	19e6c <argp_error@@Base+0xe0>
   19ef0:	mov	r0, r5
   19ef4:	mov	r1, #10
   19ef8:	bl	11e08 <__overflow@plt>
   19efc:	b	19e9c <argp_error@@Base+0x110>

00019f00 <argp_failure@@Base>:
   19f00:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   19f04:	add	fp, sp, #24
   19f08:	sub	sp, sp, #200	; 0xc8
   19f0c:	mov	r4, r3
   19f10:	mov	r9, r2
   19f14:	mov	r8, r1
   19f18:	mov	r5, r0
   19f1c:	cmp	r0, #0
   19f20:	beq	19f44 <argp_failure@@Base+0x44>
   19f24:	ldrb	r0, [r5, #16]
   19f28:	tst	r0, #2
   19f2c:	bne	1a0e4 <argp_failure@@Base+0x1e4>
   19f30:	add	r0, r5, #44	; 0x2c
   19f34:	ldr	r6, [r0]
   19f38:	cmp	r6, #0
   19f3c:	bne	19f58 <argp_failure@@Base+0x58>
   19f40:	b	1a0e4 <argp_failure@@Base+0x1e4>
   19f44:	movw	r0, #62392	; 0xf3b8
   19f48:	movt	r0, #2
   19f4c:	ldr	r6, [r0]
   19f50:	cmp	r6, #0
   19f54:	beq	1a0e4 <argp_failure@@Base+0x1e4>
   19f58:	mov	r0, r6
   19f5c:	bl	11eb0 <flockfile@plt>
   19f60:	movw	r0, #62384	; 0xf3b0
   19f64:	cmp	r5, #0
   19f68:	mov	r1, r6
   19f6c:	movt	r0, #2
   19f70:	addne	r0, r5, #40	; 0x28
   19f74:	ldr	r0, [r0]
   19f78:	bl	11a90 <fputs_unlocked@plt>
   19f7c:	cmp	r4, #0
   19f80:	beq	19fdc <argp_failure@@Base+0xdc>
   19f84:	add	r0, fp, #8
   19f88:	str	r0, [sp]
   19f8c:	ldr	r0, [r6, #20]
   19f90:	ldr	r1, [r6, #24]
   19f94:	cmp	r0, r1
   19f98:	bcs	1a0ec <argp_failure@@Base+0x1ec>
   19f9c:	add	r1, r0, #1
   19fa0:	str	r1, [r6, #20]
   19fa4:	mov	r1, #58	; 0x3a
   19fa8:	strb	r1, [r0]
   19fac:	ldr	r0, [r6, #20]
   19fb0:	ldr	r1, [r6, #24]
   19fb4:	cmp	r0, r1
   19fb8:	bcs	1a108 <argp_failure@@Base+0x208>
   19fbc:	add	r1, r0, #1
   19fc0:	str	r1, [r6, #20]
   19fc4:	mov	r1, #32
   19fc8:	strb	r1, [r0]
   19fcc:	ldr	r2, [sp]
   19fd0:	mov	r0, r6
   19fd4:	mov	r1, r4
   19fd8:	bl	11e50 <vfprintf@plt>
   19fdc:	cmp	r9, #0
   19fe0:	beq	1a0b0 <argp_failure@@Base+0x1b0>
   19fe4:	mov	r4, r6
   19fe8:	ldr	r0, [r4, #20]!
   19fec:	mov	r7, r4
   19ff0:	ldr	r1, [r7, #4]!
   19ff4:	cmp	r0, r1
   19ff8:	bcs	1a118 <argp_failure@@Base+0x218>
   19ffc:	add	r1, r0, #1
   1a000:	str	r1, [r4]
   1a004:	mov	r1, #58	; 0x3a
   1a008:	strb	r1, [r0]
   1a00c:	ldr	r0, [r4]
   1a010:	ldr	r1, [r7]
   1a014:	cmp	r0, r1
   1a018:	bcs	1a134 <argp_failure@@Base+0x234>
   1a01c:	add	r1, r0, #1
   1a020:	str	r1, [r4]
   1a024:	mov	r1, #32
   1a028:	strb	r1, [r0]
   1a02c:	mov	r1, sp
   1a030:	mov	r0, r9
   1a034:	mov	r2, #200	; 0xc8
   1a038:	bl	11d90 <strerror_r@plt>
   1a03c:	cmp	r0, #0
   1a040:	bne	1a060 <argp_failure@@Base+0x160>
   1a044:	mov	r0, r9
   1a048:	bl	11cdc <strerror@plt>
   1a04c:	mov	r1, r0
   1a050:	movw	r0, #59953	; 0xea31
   1a054:	movt	r0, #1
   1a058:	cmp	r1, #0
   1a05c:	movne	r0, r1
   1a060:	mov	r1, r6
   1a064:	bl	11a90 <fputs_unlocked@plt>
   1a068:	ldr	r0, [r4]
   1a06c:	ldr	r1, [r7]
   1a070:	cmp	r0, r1
   1a074:	bcs	1a0c8 <argp_failure@@Base+0x1c8>
   1a078:	add	r1, r0, #1
   1a07c:	str	r1, [r4]
   1a080:	mov	r1, #10
   1a084:	strb	r1, [r0]
   1a088:	mov	r0, r6
   1a08c:	bl	11c34 <funlockfile@plt>
   1a090:	cmp	r8, #0
   1a094:	beq	1a0e4 <argp_failure@@Base+0x1e4>
   1a098:	cmp	r5, #0
   1a09c:	ldrbne	r0, [r5, #16]
   1a0a0:	tstne	r0, #32
   1a0a4:	bne	1a0e4 <argp_failure@@Base+0x1e4>
   1a0a8:	mov	r0, r8
   1a0ac:	bl	11d18 <exit@plt>
   1a0b0:	add	r7, r6, #24
   1a0b4:	add	r4, r6, #20
   1a0b8:	ldr	r0, [r4]
   1a0bc:	ldr	r1, [r7]
   1a0c0:	cmp	r0, r1
   1a0c4:	bcc	1a078 <argp_failure@@Base+0x178>
   1a0c8:	mov	r0, r6
   1a0cc:	mov	r1, #10
   1a0d0:	bl	11e08 <__overflow@plt>
   1a0d4:	mov	r0, r6
   1a0d8:	bl	11c34 <funlockfile@plt>
   1a0dc:	cmp	r8, #0
   1a0e0:	bne	1a098 <argp_failure@@Base+0x198>
   1a0e4:	sub	sp, fp, #24
   1a0e8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a0ec:	mov	r0, r6
   1a0f0:	mov	r1, #58	; 0x3a
   1a0f4:	bl	11e08 <__overflow@plt>
   1a0f8:	ldr	r0, [r6, #20]
   1a0fc:	ldr	r1, [r6, #24]
   1a100:	cmp	r0, r1
   1a104:	bcc	19fbc <argp_failure@@Base+0xbc>
   1a108:	mov	r0, r6
   1a10c:	mov	r1, #32
   1a110:	bl	11e08 <__overflow@plt>
   1a114:	b	19fcc <argp_failure@@Base+0xcc>
   1a118:	mov	r0, r6
   1a11c:	mov	r1, #58	; 0x3a
   1a120:	bl	11e08 <__overflow@plt>
   1a124:	ldr	r0, [r4]
   1a128:	ldr	r1, [r7]
   1a12c:	cmp	r0, r1
   1a130:	bcc	1a01c <argp_failure@@Base+0x11c>
   1a134:	mov	r0, r6
   1a138:	mov	r1, #32
   1a13c:	bl	11e08 <__overflow@plt>
   1a140:	b	1a02c <argp_failure@@Base+0x12c>
   1a144:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a148:	add	fp, sp, #28
   1a14c:	sub	sp, sp, #52	; 0x34
   1a150:	ldr	r4, [r0]
   1a154:	ldr	r7, [r0, #16]
   1a158:	mov	r8, r0
   1a15c:	mov	r0, #16
   1a160:	mov	sl, r1
   1a164:	bl	18548 <argp_parse@@Base+0x1b38>
   1a168:	cmp	r0, #0
   1a16c:	beq	1a81c <argp_failure@@Base+0x91c>
   1a170:	mov	r9, r0
   1a174:	mov	r0, #0
   1a178:	cmp	r4, #0
   1a17c:	str	r8, [sp, #40]	; 0x28
   1a180:	mov	r1, r9
   1a184:	str	r9, [fp, #-32]	; 0xffffffe0
   1a188:	str	r0, [r1, #12]!
   1a18c:	str	r1, [sp, #28]
   1a190:	str	r0, [r1, #-8]
   1a194:	beq	1a404 <argp_failure@@Base+0x504>
   1a198:	ldrb	r0, [r4, #12]
   1a19c:	str	r7, [sp, #16]
   1a1a0:	tst	r0, #4
   1a1a4:	bne	1a83c <argp_failure@@Base+0x93c>
   1a1a8:	add	r7, r4, #12
   1a1ac:	mov	r6, #0
   1a1b0:	mov	r8, #0
   1a1b4:	ldr	r5, [r7, #-8]
   1a1b8:	cmp	r5, #0
   1a1bc:	bne	1a1f8 <argp_failure@@Base+0x2f8>
   1a1c0:	b	1a1d4 <argp_failure@@Base+0x2d4>
   1a1c4:	add	r7, r7, #24
   1a1c8:	ldr	r5, [r7, #-8]
   1a1cc:	cmp	r5, #0
   1a1d0:	bne	1a1f8 <argp_failure@@Base+0x2f8>
   1a1d4:	ldr	r0, [r7, #-12]
   1a1d8:	cmp	r0, #0
   1a1dc:	bne	1a1f8 <argp_failure@@Base+0x2f8>
   1a1e0:	ldr	r0, [r7, #4]
   1a1e4:	cmp	r0, #0
   1a1e8:	bne	1a1f8 <argp_failure@@Base+0x2f8>
   1a1ec:	ldr	r0, [r7, #8]
   1a1f0:	cmp	r0, #0
   1a1f4:	beq	1a238 <argp_failure@@Base+0x338>
   1a1f8:	ldr	r0, [r7]
   1a1fc:	sub	r1, r5, #1
   1a200:	tst	r0, #4
   1a204:	addeq	r6, r6, #1
   1a208:	streq	r6, [r9, #4]
   1a20c:	cmp	r1, #254	; 0xfe
   1a210:	bhi	1a1c4 <argp_failure@@Base+0x2c4>
   1a214:	ands	r0, r0, #8
   1a218:	bne	1a1c4 <argp_failure@@Base+0x2c4>
   1a21c:	bl	11d00 <__ctype_b_loc@plt>
   1a220:	ldr	r0, [r0]
   1a224:	add	r0, r0, r5, lsl #1
   1a228:	ldrb	r0, [r0, #1]
   1a22c:	tst	r0, #64	; 0x40
   1a230:	addne	r8, r8, #1
   1a234:	b	1a1c4 <argp_failure@@Base+0x2c4>
   1a238:	rsb	r0, r6, r6, lsl #3
   1a23c:	lsl	r0, r0, #2
   1a240:	bl	18548 <argp_parse@@Base+0x1b38>
   1a244:	mov	r7, r0
   1a248:	str	r0, [r9]
   1a24c:	add	r0, r8, #1
   1a250:	bl	18548 <argp_parse@@Base+0x1b38>
   1a254:	cmp	r7, #0
   1a258:	str	r0, [r9, #8]
   1a25c:	movne	r5, r0
   1a260:	cmpne	r0, #0
   1a264:	bne	1a288 <argp_failure@@Base+0x388>
   1a268:	movw	r0, #60353	; 0xebc1
   1a26c:	movw	r1, #60261	; 0xeb65
   1a270:	movw	r3, #60273	; 0xeb71
   1a274:	movw	r2, #474	; 0x1da
   1a278:	movt	r0, #1
   1a27c:	movt	r1, #1
   1a280:	movt	r3, #1
   1a284:	bl	11f7c <__assert_fail@plt>
   1a288:	movw	r0, #37450	; 0x924a
   1a28c:	movt	r0, #2340	; 0x924
   1a290:	cmp	r6, r0
   1a294:	bcs	1a85c <argp_failure@@Base+0x95c>
   1a298:	mov	r8, #0
   1a29c:	mov	r0, #0
   1a2a0:	ldr	r1, [r4, #4]
   1a2a4:	cmp	r1, #0
   1a2a8:	bne	1a2ec <argp_failure@@Base+0x3ec>
   1a2ac:	b	1a2c8 <argp_failure@@Base+0x3c8>
   1a2b0:	mov	r4, r0
   1a2b4:	add	r7, r7, #28
   1a2b8:	mov	r0, r9
   1a2bc:	ldr	r1, [r4, #4]
   1a2c0:	cmp	r1, #0
   1a2c4:	bne	1a2ec <argp_failure@@Base+0x3ec>
   1a2c8:	ldr	r2, [r4]
   1a2cc:	cmp	r2, #0
   1a2d0:	bne	1a2ec <argp_failure@@Base+0x3ec>
   1a2d4:	ldr	r2, [r4, #16]
   1a2d8:	cmp	r2, #0
   1a2dc:	bne	1a2ec <argp_failure@@Base+0x3ec>
   1a2e0:	ldr	r2, [r4, #20]
   1a2e4:	cmp	r2, #0
   1a2e8:	beq	1a3f0 <argp_failure@@Base+0x4f0>
   1a2ec:	stm	r7, {r4, r8}
   1a2f0:	str	r5, [r7, #8]
   1a2f4:	ldr	r9, [r4, #20]
   1a2f8:	cmp	r9, #0
   1a2fc:	bne	1a318 <argp_failure@@Base+0x418>
   1a300:	ldr	r2, [r4]
   1a304:	cmp	r2, #0
   1a308:	bne	1a314 <argp_failure@@Base+0x414>
   1a30c:	cmp	r1, #0
   1a310:	addeq	r0, r0, #1
   1a314:	mov	r9, r0
   1a318:	ldr	r0, [sp, #40]	; 0x28
   1a31c:	mov	r1, #0
   1a320:	str	r9, [r7, #12]
   1a324:	str	sl, [r7, #16]
   1a328:	str	r0, [r7, #20]
   1a32c:	b	1a338 <argp_failure@@Base+0x438>
   1a330:	ldr	r1, [r7, #4]
   1a334:	mov	r4, r0
   1a338:	add	r0, r1, #1
   1a33c:	str	r0, [r7, #4]
   1a340:	ldrb	r0, [r4, #12]
   1a344:	tst	r0, #8
   1a348:	bne	1a394 <argp_failure@@Base+0x494>
   1a34c:	ldr	r6, [r4, #4]
   1a350:	sub	r0, r6, #1
   1a354:	cmp	r0, #254	; 0xfe
   1a358:	bhi	1a394 <argp_failure@@Base+0x494>
   1a35c:	bl	11d00 <__ctype_b_loc@plt>
   1a360:	ldr	r0, [r0]
   1a364:	add	r0, r0, r6, lsl #1
   1a368:	ldrb	r0, [r0, #1]
   1a36c:	tst	r0, #64	; 0x40
   1a370:	beq	1a394 <argp_failure@@Base+0x494>
   1a374:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a378:	ldr	r0, [r0, #8]
   1a37c:	cmp	r0, r5
   1a380:	bcs	1a3cc <argp_failure@@Base+0x4cc>
   1a384:	ldrb	r1, [r0], #1
   1a388:	uxtb	r2, r6
   1a38c:	cmp	r1, r2
   1a390:	bne	1a37c <argp_failure@@Base+0x47c>
   1a394:	ldr	r1, [r4, #28]
   1a398:	add	r0, r4, #24
   1a39c:	cmp	r1, #0
   1a3a0:	bne	1a3e0 <argp_failure@@Base+0x4e0>
   1a3a4:	ldr	r1, [r0]
   1a3a8:	cmp	r1, #0
   1a3ac:	bne	1a3e0 <argp_failure@@Base+0x4e0>
   1a3b0:	ldr	r1, [r4, #40]	; 0x28
   1a3b4:	cmp	r1, #0
   1a3b8:	bne	1a3e0 <argp_failure@@Base+0x4e0>
   1a3bc:	ldr	r1, [r4, #44]	; 0x2c
   1a3c0:	cmp	r1, #0
   1a3c4:	bne	1a3e0 <argp_failure@@Base+0x4e0>
   1a3c8:	b	1a2b0 <argp_failure@@Base+0x3b0>
   1a3cc:	strb	r6, [r5], #1
   1a3d0:	ldr	r1, [r4, #28]
   1a3d4:	add	r0, r4, #24
   1a3d8:	cmp	r1, #0
   1a3dc:	beq	1a3a4 <argp_failure@@Base+0x4a4>
   1a3e0:	ldrb	r1, [r4, #36]	; 0x24
   1a3e4:	tst	r1, #4
   1a3e8:	bne	1a330 <argp_failure@@Base+0x430>
   1a3ec:	b	1a2b0 <argp_failure@@Base+0x3b0>
   1a3f0:	ldr	r8, [sp, #40]	; 0x28
   1a3f4:	ldr	r7, [sp, #16]
   1a3f8:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1a3fc:	mov	r0, #0
   1a400:	strb	r0, [r5]
   1a404:	cmp	r7, #0
   1a408:	ldrne	r0, [r7]
   1a40c:	cmpne	r0, #0
   1a410:	bne	1a420 <argp_failure@@Base+0x520>
   1a414:	mov	r0, r9
   1a418:	sub	sp, fp, #28
   1a41c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a420:	str	sl, [sp, #4]
   1a424:	ldr	r4, [r7, #12]
   1a428:	cmp	r4, #0
   1a42c:	beq	1a438 <argp_failure@@Base+0x538>
   1a430:	ldr	r5, [r7, #8]
   1a434:	b	1a448 <argp_failure@@Base+0x548>
   1a438:	ldr	r5, [r7, #8]
   1a43c:	mov	r1, sl
   1a440:	cmp	r5, #0
   1a444:	beq	1a498 <argp_failure@@Base+0x598>
   1a448:	ldr	r6, [r8, #16]
   1a44c:	mov	r0, #28
   1a450:	bl	18548 <argp_parse@@Base+0x1b38>
   1a454:	mov	r1, r0
   1a458:	cmp	r0, #0
   1a45c:	beq	1a498 <argp_failure@@Base+0x598>
   1a460:	sub	r0, r7, r6
   1a464:	str	r5, [r1]
   1a468:	cmp	sl, #0
   1a46c:	asr	r0, r0, #4
   1a470:	stmib	r1, {r0, r4, sl}
   1a474:	str	r8, [r1, #16]
   1a478:	ldr	r3, [sp, #28]
   1a47c:	ldrne	r0, [sl, #20]
   1a480:	ldr	r2, [r3]
   1a484:	addne	r0, r0, #1
   1a488:	str	r1, [r3]
   1a48c:	moveq	r0, #0
   1a490:	str	r0, [r1, #20]
   1a494:	str	r2, [r1, #24]
   1a498:	ldr	r0, [r7]
   1a49c:	bl	1a144 <argp_failure@@Base+0x244>
   1a4a0:	ldr	r1, [sp, #28]
   1a4a4:	mov	r6, r0
   1a4a8:	ldr	r2, [r1]
   1a4ac:	mov	r0, r1
   1a4b0:	add	r1, r2, #24
   1a4b4:	cmp	r2, #0
   1a4b8:	bne	1a4a8 <argp_failure@@Base+0x5a8>
   1a4bc:	ldr	r1, [r6, #12]
   1a4c0:	str	r1, [r0]
   1a4c4:	mov	r0, #0
   1a4c8:	str	r0, [r6, #12]
   1a4cc:	ldr	r0, [r6, #4]
   1a4d0:	cmp	r0, #0
   1a4d4:	beq	1a7e4 <argp_failure@@Base+0x8e4>
   1a4d8:	ldr	r4, [r9, #4]
   1a4dc:	cmp	r4, #0
   1a4e0:	beq	1a6a4 <argp_failure@@Base+0x7a4>
   1a4e4:	add	r0, r4, r0
   1a4e8:	str	r7, [sp, #16]
   1a4ec:	str	r0, [sp, #20]
   1a4f0:	rsb	r0, r0, r0, lsl #3
   1a4f4:	lsl	r0, r0, #2
   1a4f8:	bl	18548 <argp_parse@@Base+0x1b38>
   1a4fc:	ldr	r8, [r9, #8]
   1a500:	mov	r5, r0
   1a504:	mov	r0, r8
   1a508:	bl	11d30 <strlen@plt>
   1a50c:	mov	r7, r0
   1a510:	ldr	r0, [r6, #8]
   1a514:	bl	11d30 <strlen@plt>
   1a518:	add	r0, r7, r0
   1a51c:	str	r7, [fp, #-36]	; 0xffffffdc
   1a520:	add	r0, r0, #1
   1a524:	bl	18548 <argp_parse@@Base+0x1b38>
   1a528:	cmp	r5, #0
   1a52c:	str	r5, [sp, #24]
   1a530:	cmpne	r0, #0
   1a534:	beq	1a7fc <argp_failure@@Base+0x8fc>
   1a538:	ldr	r1, [sp, #20]
   1a53c:	str	r0, [sp, #36]	; 0x24
   1a540:	movw	r0, #37450	; 0x924a
   1a544:	movt	r0, #2340	; 0x924
   1a548:	cmp	r1, r0
   1a54c:	bcs	1a87c <argp_failure@@Base+0x97c>
   1a550:	ldr	r7, [sp, #24]
   1a554:	ldr	r1, [r9]
   1a558:	rsb	r5, r4, r4, lsl #3
   1a55c:	lsl	r2, r5, #2
   1a560:	str	r2, [sp, #8]
   1a564:	mov	r0, r7
   1a568:	bl	11b68 <memcpy@plt>
   1a56c:	ldm	r6, {r1, r2}
   1a570:	add	r0, r7, r5, lsl #2
   1a574:	rsb	r2, r2, r2, lsl #3
   1a578:	lsl	r2, r2, #2
   1a57c:	bl	11b68 <memcpy@plt>
   1a580:	ldr	r5, [sp, #36]	; 0x24
   1a584:	ldr	sl, [fp, #-36]	; 0xffffffdc
   1a588:	mov	r1, r8
   1a58c:	mov	r0, r5
   1a590:	mov	r2, sl
   1a594:	bl	11b68 <memcpy@plt>
   1a598:	add	r0, r7, #8
   1a59c:	ldr	r1, [r0]
   1a5a0:	subs	r4, r4, #1
   1a5a4:	sub	r1, r1, r8
   1a5a8:	add	r1, r5, r1
   1a5ac:	str	r1, [r0], #28
   1a5b0:	bne	1a59c <argp_failure@@Base+0x69c>
   1a5b4:	ldr	r0, [r6, #4]
   1a5b8:	add	r8, r5, sl
   1a5bc:	str	r6, [sp, #12]
   1a5c0:	cmp	r0, #0
   1a5c4:	beq	1a6c0 <argp_failure@@Base+0x7c0>
   1a5c8:	str	r0, [sp, #32]
   1a5cc:	ldr	r0, [sp, #24]
   1a5d0:	ldr	r1, [sp, #8]
   1a5d4:	add	r0, r0, r1
   1a5d8:	mov	r1, sl
   1a5dc:	ldr	sl, [r6, #8]
   1a5e0:	cmp	r1, #0
   1a5e4:	ble	1a6c8 <argp_failure@@Base+0x7c8>
   1a5e8:	str	r8, [fp, #-36]	; 0xffffffdc
   1a5ec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a5f0:	str	r1, [r0, #8]
   1a5f4:	ldr	r6, [r0, #4]
   1a5f8:	cmp	r6, #0
   1a5fc:	beq	1a680 <argp_failure@@Base+0x780>
   1a600:	ldr	r9, [r0]
   1a604:	mov	r7, r0
   1a608:	ldrb	r0, [r9, #12]
   1a60c:	tst	r0, #8
   1a610:	bne	1a670 <argp_failure@@Base+0x770>
   1a614:	ldr	r5, [r9, #4]
   1a618:	sub	r0, r5, #1
   1a61c:	cmp	r0, #254	; 0xfe
   1a620:	bhi	1a670 <argp_failure@@Base+0x770>
   1a624:	ldrb	r4, [sl]
   1a628:	bl	11d00 <__ctype_b_loc@plt>
   1a62c:	cmp	r5, r4
   1a630:	bne	1a670 <argp_failure@@Base+0x770>
   1a634:	ldr	r0, [r0]
   1a638:	add	r0, r0, r5, lsl #1
   1a63c:	ldrh	r0, [r0]
   1a640:	ands	r0, r0, #16384	; 0x4000
   1a644:	ldr	r0, [sp, #36]	; 0x24
   1a648:	beq	1a670 <argp_failure@@Base+0x770>
   1a64c:	ldrb	r1, [r0], #1
   1a650:	cmp	r1, r4
   1a654:	beq	1a66c <argp_failure@@Base+0x76c>
   1a658:	cmp	r0, r8
   1a65c:	bcc	1a64c <argp_failure@@Base+0x74c>
   1a660:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a664:	strb	r4, [r0], #1
   1a668:	str	r0, [fp, #-36]	; 0xffffffdc
   1a66c:	add	sl, sl, #1
   1a670:	subs	r6, r6, #1
   1a674:	add	r9, r9, #24
   1a678:	bne	1a608 <argp_failure@@Base+0x708>
   1a67c:	b	1a684 <argp_failure@@Base+0x784>
   1a680:	mov	r7, r0
   1a684:	ldr	r0, [sp, #32]
   1a688:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1a68c:	subs	r0, r0, #1
   1a690:	str	r0, [sp, #32]
   1a694:	mov	r0, r7
   1a698:	add	r0, r7, #28
   1a69c:	bne	1a5ec <argp_failure@@Base+0x6ec>
   1a6a0:	b	1a764 <argp_failure@@Base+0x864>
   1a6a4:	ldr	r1, [r6]
   1a6a8:	ldr	r2, [r6, #8]
   1a6ac:	str	r1, [r9]
   1a6b0:	stmib	r9, {r0, r2}
   1a6b4:	mov	r0, #0
   1a6b8:	str	r0, [r6, #4]
   1a6bc:	b	1a7e4 <argp_failure@@Base+0x8e4>
   1a6c0:	str	r8, [fp, #-36]	; 0xffffffdc
   1a6c4:	b	1a764 <argp_failure@@Base+0x864>
   1a6c8:	str	r8, [fp, #-36]	; 0xffffffdc
   1a6cc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a6d0:	str	r1, [r0, #8]
   1a6d4:	ldr	r6, [r0, #4]
   1a6d8:	cmp	r6, #0
   1a6dc:	beq	1a748 <argp_failure@@Base+0x848>
   1a6e0:	mov	r8, r0
   1a6e4:	ldr	r0, [r0]
   1a6e8:	add	r4, r0, #12
   1a6ec:	ldrb	r0, [r4]
   1a6f0:	tst	r0, #8
   1a6f4:	bne	1a738 <argp_failure@@Base+0x838>
   1a6f8:	ldr	r7, [r4, #-8]
   1a6fc:	sub	r0, r7, #1
   1a700:	cmp	r0, #254	; 0xfe
   1a704:	bhi	1a738 <argp_failure@@Base+0x838>
   1a708:	ldrb	r5, [sl]
   1a70c:	bl	11d00 <__ctype_b_loc@plt>
   1a710:	cmp	r7, r5
   1a714:	bne	1a738 <argp_failure@@Base+0x838>
   1a718:	ldr	r0, [r0]
   1a71c:	add	r0, r0, r7, lsl #1
   1a720:	ldrh	r0, [r0]
   1a724:	ands	r0, r0, #16384	; 0x4000
   1a728:	ldrne	r0, [fp, #-36]	; 0xffffffdc
   1a72c:	addne	sl, sl, #1
   1a730:	strbne	r5, [r0], #1
   1a734:	strne	r0, [fp, #-36]	; 0xffffffdc
   1a738:	add	r4, r4, #24
   1a73c:	subs	r6, r6, #1
   1a740:	bne	1a6ec <argp_failure@@Base+0x7ec>
   1a744:	b	1a74c <argp_failure@@Base+0x84c>
   1a748:	mov	r8, r0
   1a74c:	ldr	r0, [sp, #32]
   1a750:	subs	r0, r0, #1
   1a754:	str	r0, [sp, #32]
   1a758:	mov	r0, r8
   1a75c:	add	r0, r8, #28
   1a760:	bne	1a6cc <argp_failure@@Base+0x7cc>
   1a764:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a768:	mov	r0, #0
   1a76c:	strb	r0, [r1]
   1a770:	ldr	r0, [r9]
   1a774:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1a778:	ldr	r0, [r9, #8]
   1a77c:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1a780:	ldr	r0, [sp, #24]
   1a784:	ldr	r6, [sp, #12]
   1a788:	str	r0, [r9]
   1a78c:	ldr	r0, [sp, #20]
   1a790:	str	r0, [r9, #4]
   1a794:	ldr	r0, [sp, #36]	; 0x24
   1a798:	str	r0, [r9, #8]
   1a79c:	ldr	r0, [r6, #12]
   1a7a0:	cmp	r0, #0
   1a7a4:	beq	1a7bc <argp_failure@@Base+0x8bc>
   1a7a8:	ldr	r4, [r0, #24]
   1a7ac:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1a7b0:	cmp	r4, #0
   1a7b4:	mov	r0, r4
   1a7b8:	bne	1a7a8 <argp_failure@@Base+0x8a8>
   1a7bc:	ldr	r0, [r6, #4]
   1a7c0:	ldr	sl, [sp, #4]
   1a7c4:	ldr	r8, [sp, #40]	; 0x28
   1a7c8:	ldr	r7, [sp, #16]
   1a7cc:	cmp	r0, #0
   1a7d0:	beq	1a7e4 <argp_failure@@Base+0x8e4>
   1a7d4:	ldr	r0, [r6]
   1a7d8:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1a7dc:	ldr	r0, [r6, #8]
   1a7e0:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1a7e4:	mov	r0, r6
   1a7e8:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1a7ec:	ldr	r0, [r7, #16]!
   1a7f0:	cmp	r0, #0
   1a7f4:	bne	1a424 <argp_failure@@Base+0x524>
   1a7f8:	b	1a414 <argp_failure@@Base+0x514>
   1a7fc:	movw	r0, #60445	; 0xec1d
   1a800:	movw	r1, #60261	; 0xeb65
   1a804:	movw	r3, #60470	; 0xec36
   1a808:	movw	r2, #970	; 0x3ca
   1a80c:	movt	r0, #1
   1a810:	movt	r1, #1
   1a814:	movt	r3, #1
   1a818:	bl	11f7c <__assert_fail@plt>
   1a81c:	movw	r0, #60257	; 0xeb61
   1a820:	movw	r1, #60261	; 0xeb65
   1a824:	movw	r3, #60273	; 0xeb71
   1a828:	movw	r2, #450	; 0x1c2
   1a82c:	movt	r0, #1
   1a830:	movt	r1, #1
   1a834:	movt	r3, #1
   1a838:	bl	11f7c <__assert_fail@plt>
   1a83c:	movw	r0, #60337	; 0xebb1
   1a840:	movw	r1, #60261	; 0xeb65
   1a844:	movw	r3, #60273	; 0xeb71
   1a848:	mov	r2, #460	; 0x1cc
   1a84c:	movt	r0, #1
   1a850:	movt	r1, #1
   1a854:	movt	r3, #1
   1a858:	bl	11f7c <__assert_fail@plt>
   1a85c:	movw	r0, #60388	; 0xebe4
   1a860:	movw	r1, #60261	; 0xeb65
   1a864:	movw	r3, #60273	; 0xeb71
   1a868:	mov	r2, #476	; 0x1dc
   1a86c:	movt	r0, #1
   1a870:	movt	r1, #1
   1a874:	movt	r3, #1
   1a878:	bl	11f7c <__assert_fail@plt>
   1a87c:	movw	r0, #60393	; 0xebe9
   1a880:	movw	r1, #60261	; 0xeb65
   1a884:	movw	r3, #60470	; 0xec36
   1a888:	mov	r2, #972	; 0x3cc
   1a88c:	movt	r0, #1
   1a890:	movt	r1, #1
   1a894:	movt	r3, #1
   1a898:	bl	11f7c <__assert_fail@plt>
   1a89c:	push	{r4, r5, fp, lr}
   1a8a0:	add	fp, sp, #8
   1a8a4:	mov	r5, r1
   1a8a8:	cmp	r0, #0
   1a8ac:	beq	1a8d8 <argp_failure@@Base+0x9d8>
   1a8b0:	mov	r1, #10
   1a8b4:	bl	11d48 <strchr@plt>
   1a8b8:	mov	r4, r0
   1a8bc:	cmp	r0, #0
   1a8c0:	movwne	r4, #1
   1a8c4:	cmp	r5, #0
   1a8c8:	ldrne	r1, [r5]
   1a8cc:	cmpne	r1, #0
   1a8d0:	beq	1a90c <argp_failure@@Base+0xa0c>
   1a8d4:	b	1a8ec <argp_failure@@Base+0x9ec>
   1a8d8:	mov	r4, #0
   1a8dc:	cmp	r5, #0
   1a8e0:	ldrne	r1, [r5]
   1a8e4:	cmpne	r1, #0
   1a8e8:	beq	1a90c <argp_failure@@Base+0xa0c>
   1a8ec:	add	r5, r5, #16
   1a8f0:	ldr	r0, [r1, #8]
   1a8f4:	ldr	r1, [r1, #16]
   1a8f8:	bl	1a89c <argp_failure@@Base+0x99c>
   1a8fc:	ldr	r1, [r5], #16
   1a900:	add	r4, r0, r4
   1a904:	cmp	r1, #0
   1a908:	bne	1a8f0 <argp_failure@@Base+0x9f0>
   1a90c:	mov	r0, r4
   1a910:	pop	{r4, r5, fp, pc}
   1a914:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a918:	add	fp, sp, #28
   1a91c:	sub	sp, sp, #28
   1a920:	ldr	r4, [r0, #4]
   1a924:	str	r1, [fp, #-40]	; 0xffffffd8
   1a928:	cmp	r4, #0
   1a92c:	beq	1acc8 <argp_failure@@Base+0xdc8>
   1a930:	mov	r5, r0
   1a934:	ldr	r0, [r0, #8]
   1a938:	bl	11d30 <strlen@plt>
   1a93c:	add	r0, r0, #8
   1a940:	bic	r0, r0, #7
   1a944:	sub	r0, sp, r0
   1a948:	mov	sp, r0
   1a94c:	ldr	r7, [r5]
   1a950:	str	r0, [fp, #-52]	; 0xffffffcc
   1a954:	str	r0, [fp, #-48]	; 0xffffffd0
   1a958:	str	r5, [fp, #-44]	; 0xffffffd4
   1a95c:	ldr	r6, [r7, #4]
   1a960:	str	r4, [fp, #-36]	; 0xffffffdc
   1a964:	cmp	r6, #0
   1a968:	beq	1aa0c <argp_failure@@Base+0xb0c>
   1a96c:	ldr	r4, [r7]
   1a970:	ldr	r5, [r7, #8]
   1a974:	mov	sl, r4
   1a978:	b	1a9a4 <argp_failure@@Base+0xaa4>
   1a97c:	ldr	r0, [r4, #8]
   1a980:	cmp	r0, #0
   1a984:	bne	1a9fc <argp_failure@@Base+0xafc>
   1a988:	ldr	r0, [r4, #12]
   1a98c:	orr	r0, r0, r8
   1a990:	tst	r0, #16
   1a994:	ldreq	r0, [fp, #-48]	; 0xffffffd0
   1a998:	strbeq	r9, [r0], #1
   1a99c:	streq	r0, [fp, #-48]	; 0xffffffd0
   1a9a0:	b	1a9fc <argp_failure@@Base+0xafc>
   1a9a4:	ldr	r8, [sl, #12]
   1a9a8:	tst	r8, #8
   1a9ac:	bne	1aa00 <argp_failure@@Base+0xb00>
   1a9b0:	ldr	r9, [sl, #4]
   1a9b4:	sub	r0, r9, #1
   1a9b8:	cmp	r0, #254	; 0xfe
   1a9bc:	bhi	1aa00 <argp_failure@@Base+0xb00>
   1a9c0:	bl	11d00 <__ctype_b_loc@plt>
   1a9c4:	ldr	r0, [r0]
   1a9c8:	add	r0, r0, r9, lsl #1
   1a9cc:	ldrb	r0, [r0, #1]
   1a9d0:	tst	r0, #64	; 0x40
   1a9d4:	beq	1aa00 <argp_failure@@Base+0xb00>
   1a9d8:	ldrb	r0, [r5]
   1a9dc:	cmp	r9, r0
   1a9e0:	bne	1aa00 <argp_failure@@Base+0xb00>
   1a9e4:	tst	r8, #4
   1a9e8:	moveq	r4, sl
   1a9ec:	tst	r8, #2
   1a9f0:	ldreq	r0, [sl, #8]
   1a9f4:	cmpeq	r0, #0
   1a9f8:	beq	1a97c <argp_failure@@Base+0xa7c>
   1a9fc:	add	r5, r5, #1
   1aa00:	subs	r6, r6, #1
   1aa04:	add	sl, sl, #24
   1aa08:	bne	1a9a4 <argp_failure@@Base+0xaa4>
   1aa0c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1aa10:	ldr	r6, [fp, #-44]	; 0xffffffd4
   1aa14:	add	r7, r7, #28
   1aa18:	subs	r4, r4, #1
   1aa1c:	bne	1a95c <argp_failure@@Base+0xa5c>
   1aa20:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1aa24:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1aa28:	cmp	r1, r2
   1aa2c:	bls	1aa48 <argp_failure@@Base+0xb48>
   1aa30:	mov	r0, #0
   1aa34:	strb	r0, [r1]
   1aa38:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1aa3c:	movw	r1, #60514	; 0xec62
   1aa40:	movt	r1, #1
   1aa44:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   1aa48:	ldr	r5, [r6, #4]
   1aa4c:	cmp	r5, #0
   1aa50:	beq	1acc8 <argp_failure@@Base+0xdc8>
   1aa54:	ldr	r8, [r6]
   1aa58:	ldr	r9, [r8, #4]
   1aa5c:	cmp	r9, #0
   1aa60:	beq	1abf4 <argp_failure@@Base+0xcf4>
   1aa64:	ldr	sl, [r8]
   1aa68:	ldr	r4, [r8, #8]
   1aa6c:	str	sl, [fp, #-36]	; 0xffffffdc
   1aa70:	ldr	r6, [sl, #12]
   1aa74:	tst	r6, #8
   1aa78:	bne	1abe8 <argp_failure@@Base+0xce8>
   1aa7c:	ldr	r7, [sl, #4]
   1aa80:	sub	r0, r7, #1
   1aa84:	cmp	r0, #254	; 0xfe
   1aa88:	bhi	1abe8 <argp_failure@@Base+0xce8>
   1aa8c:	bl	11d00 <__ctype_b_loc@plt>
   1aa90:	ldr	r0, [r0]
   1aa94:	add	r0, r0, r7, lsl #1
   1aa98:	ldrb	r0, [r0, #1]
   1aa9c:	tst	r0, #64	; 0x40
   1aaa0:	beq	1abe8 <argp_failure@@Base+0xce8>
   1aaa4:	ldrb	r0, [r4]
   1aaa8:	cmp	r7, r0
   1aaac:	bne	1abe8 <argp_failure@@Base+0xce8>
   1aab0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1aab4:	tst	r6, #4
   1aab8:	moveq	r0, sl
   1aabc:	tst	r6, #2
   1aac0:	str	r0, [fp, #-36]	; 0xffffffdc
   1aac4:	bne	1abe4 <argp_failure@@Base+0xce4>
   1aac8:	ldr	r3, [sl, #8]
   1aacc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1aad0:	cmp	r3, #0
   1aad4:	ldr	r0, [r0, #12]
   1aad8:	ldreq	r1, [fp, #-36]	; 0xffffffdc
   1aadc:	orr	r0, r0, r6
   1aae0:	ldreq	r3, [r1, #8]
   1aae4:	tst	r0, #16
   1aae8:	bne	1abe4 <argp_failure@@Base+0xce4>
   1aaec:	cmp	r3, #0
   1aaf0:	beq	1abe4 <argp_failure@@Base+0xce4>
   1aaf4:	tst	r0, #1
   1aaf8:	bne	1ab84 <argp_failure@@Base+0xc84>
   1aafc:	mov	r0, r3
   1ab00:	str	r3, [fp, #-48]	; 0xffffffd0
   1ab04:	bl	11d30 <strlen@plt>
   1ab08:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1ab0c:	add	r6, r0, #6
   1ab10:	ldr	r2, [r7, #24]
   1ab14:	ldr	r0, [r7, #28]
   1ab18:	ldr	r1, [r7, #16]
   1ab1c:	sub	r2, r0, r2
   1ab20:	cmp	r2, r1
   1ab24:	bls	1ab34 <argp_failure@@Base+0xc34>
   1ab28:	mov	r0, r7
   1ab2c:	bl	1d244 <argp_failure@@Base+0x3344>
   1ab30:	ldr	r0, [r7, #28]
   1ab34:	ldr	r3, [r7, #20]
   1ab38:	ldr	r2, [r7, #8]
   1ab3c:	ldr	r1, [r7, #32]
   1ab40:	cmp	r3, #0
   1ab44:	addgt	r6, r6, r3
   1ab48:	cmp	r6, r2
   1ab4c:	bcs	1ab98 <argp_failure@@Base+0xc98>
   1ab50:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1ab54:	cmp	r0, r1
   1ab58:	bcc	1ab74 <argp_failure@@Base+0xc74>
   1ab5c:	mov	r0, r7
   1ab60:	mov	r1, #1
   1ab64:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1ab68:	cmp	r0, #0
   1ab6c:	beq	1abcc <argp_failure@@Base+0xccc>
   1ab70:	ldr	r0, [r7, #28]
   1ab74:	add	r1, r0, #1
   1ab78:	str	r1, [r7, #28]
   1ab7c:	mov	r1, #32
   1ab80:	b	1abc8 <argp_failure@@Base+0xcc8>
   1ab84:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ab88:	movw	r1, #60521	; 0xec69
   1ab8c:	mov	r2, r7
   1ab90:	movt	r1, #1
   1ab94:	b	1abe0 <argp_failure@@Base+0xce0>
   1ab98:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1ab9c:	cmp	r0, r1
   1aba0:	bcc	1abbc <argp_failure@@Base+0xcbc>
   1aba4:	mov	r0, r7
   1aba8:	mov	r1, #1
   1abac:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1abb0:	cmp	r0, #0
   1abb4:	beq	1abcc <argp_failure@@Base+0xccc>
   1abb8:	ldr	r0, [r7, #28]
   1abbc:	add	r1, r0, #1
   1abc0:	str	r1, [r7, #28]
   1abc4:	mov	r1, #10
   1abc8:	strb	r1, [r0]
   1abcc:	ldr	r2, [sl, #4]
   1abd0:	movw	r1, #60532	; 0xec74
   1abd4:	mov	r0, r7
   1abd8:	mov	r3, r6
   1abdc:	movt	r1, #1
   1abe0:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   1abe4:	add	r4, r4, #1
   1abe8:	subs	r9, r9, #1
   1abec:	add	sl, sl, #24
   1abf0:	bne	1aa70 <argp_failure@@Base+0xb70>
   1abf4:	subs	r5, r5, #1
   1abf8:	add	r8, r8, #28
   1abfc:	bne	1aa58 <argp_failure@@Base+0xb58>
   1ac00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ac04:	ldr	r4, [r0, #4]
   1ac08:	cmp	r4, #0
   1ac0c:	beq	1acc8 <argp_failure@@Base+0xdc8>
   1ac10:	ldr	r6, [r0]
   1ac14:	movw	sl, #60565	; 0xec95
   1ac18:	movw	r9, #60541	; 0xec7d
   1ac1c:	movt	sl, #1
   1ac20:	movt	r9, #1
   1ac24:	ldr	r7, [r6, #4]
   1ac28:	cmp	r7, #0
   1ac2c:	beq	1acbc <argp_failure@@Base+0xdbc>
   1ac30:	ldr	r8, [r6]
   1ac34:	mov	r5, r8
   1ac38:	ldr	r2, [r5]
   1ac3c:	cmp	r2, #0
   1ac40:	beq	1ac94 <argp_failure@@Base+0xd94>
   1ac44:	ldr	r0, [r5, #12]
   1ac48:	tst	r0, #4
   1ac4c:	moveq	r8, r5
   1ac50:	tst	r0, #2
   1ac54:	bne	1ac94 <argp_failure@@Base+0xd94>
   1ac58:	ldr	r3, [r5, #8]
   1ac5c:	ldr	r1, [r8, #12]
   1ac60:	cmp	r3, #0
   1ac64:	orr	r0, r1, r0
   1ac68:	ldreq	r3, [r8, #8]
   1ac6c:	tst	r0, #16
   1ac70:	bne	1ac94 <argp_failure@@Base+0xd94>
   1ac74:	cmp	r3, #0
   1ac78:	beq	1aca4 <argp_failure@@Base+0xda4>
   1ac7c:	tst	r0, #1
   1ac80:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ac84:	movne	r1, r9
   1ac88:	movweq	r1, #60554	; 0xec8a
   1ac8c:	movteq	r1, #1
   1ac90:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   1ac94:	subs	r7, r7, #1
   1ac98:	add	r5, r5, #24
   1ac9c:	bne	1ac38 <argp_failure@@Base+0xd38>
   1aca0:	b	1acbc <argp_failure@@Base+0xdbc>
   1aca4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1aca8:	mov	r1, sl
   1acac:	bl	1d8d8 <argp_failure@@Base+0x39d8>
   1acb0:	subs	r7, r7, #1
   1acb4:	add	r5, r5, #24
   1acb8:	bne	1ac38 <argp_failure@@Base+0xd38>
   1acbc:	subs	r4, r4, #1
   1acc0:	add	r6, r6, #28
   1acc4:	bne	1ac24 <argp_failure@@Base+0xd24>
   1acc8:	sub	sp, fp, #28
   1accc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1acd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1acd4:	add	fp, sp, #28
   1acd8:	sub	sp, sp, #28
   1acdc:	ldr	r6, [r0, #8]
   1ace0:	ldr	r5, [r0, #16]
   1ace4:	ldr	sl, [r2]
   1ace8:	mov	r4, r3
   1acec:	mov	r9, r2
   1acf0:	mov	r8, r1
   1acf4:	mov	r7, r0
   1acf8:	cmp	r0, #0
   1acfc:	mov	r0, r6
   1ad00:	beq	1ad38 <argp_failure@@Base+0xe38>
   1ad04:	ldr	r0, [r7, #20]
   1ad08:	cmp	r0, #0
   1ad0c:	mov	r0, r6
   1ad10:	beq	1ad38 <argp_failure@@Base+0xe38>
   1ad14:	mov	r0, r7
   1ad18:	mov	r1, r8
   1ad1c:	bl	176e0 <argp_parse@@Base+0xcd0>
   1ad20:	ldr	r3, [r7, #20]
   1ad24:	mov	r2, r0
   1ad28:	movw	r0, #6
   1ad2c:	mov	r1, r6
   1ad30:	movt	r0, #512	; 0x200
   1ad34:	blx	r3
   1ad38:	cmp	r0, #0
   1ad3c:	str	sl, [sp, #24]
   1ad40:	beq	1ada0 <argp_failure@@Base+0xea0>
   1ad44:	mov	r1, #10
   1ad48:	mov	sl, r0
   1ad4c:	bl	11b2c <strchrnul@plt>
   1ad50:	mov	r7, r0
   1ad54:	ldrb	r0, [r0]
   1ad58:	cmp	r0, #0
   1ad5c:	add	r0, sp, #12
   1ad60:	stm	r0, {r5, r6, sl}
   1ad64:	beq	1adbc <argp_failure@@Base+0xebc>
   1ad68:	ldr	r0, [sp, #24]
   1ad6c:	ldrb	r6, [r0]
   1ad70:	cmp	r6, #0
   1ad74:	beq	1adc4 <argp_failure@@Base+0xec4>
   1ad78:	mov	r5, #0
   1ad7c:	add	sl, r7, #1
   1ad80:	mov	r1, #10
   1ad84:	mov	r0, sl
   1ad88:	bl	11b2c <strchrnul@plt>
   1ad8c:	add	r5, r5, #1
   1ad90:	mov	r7, r0
   1ad94:	cmp	r5, r6
   1ad98:	bcc	1ad7c <argp_failure@@Base+0xe7c>
   1ad9c:	b	1adc8 <argp_failure@@Base+0xec8>
   1ada0:	mov	r7, #0
   1ada4:	mov	sl, #0
   1ada8:	cmp	r5, #0
   1adac:	ldrne	r0, [r5]
   1adb0:	cmpne	r0, #0
   1adb4:	beq	1af08 <argp_failure@@Base+0x1008>
   1adb8:	b	1af24 <argp_failure@@Base+0x1024>
   1adbc:	mov	r0, #0
   1adc0:	b	1add8 <argp_failure@@Base+0xed8>
   1adc4:	ldr	sl, [sp, #20]
   1adc8:	ldr	r0, [r9]
   1adcc:	add	r0, r0, #1
   1add0:	str	r0, [r9]
   1add4:	mov	r0, #1
   1add8:	ldr	r5, [fp, #8]
   1addc:	str	r0, [sp, #8]
   1ade0:	add	r0, r7, #1
   1ade4:	sub	r6, r0, sl
   1ade8:	ldr	r2, [r5, #24]
   1adec:	ldr	r0, [r5, #28]
   1adf0:	ldr	r1, [r5, #16]
   1adf4:	sub	r2, r0, r2
   1adf8:	cmp	r2, r1
   1adfc:	bls	1ae0c <argp_failure@@Base+0xf0c>
   1ae00:	mov	r0, r5
   1ae04:	bl	1d244 <argp_failure@@Base+0x3344>
   1ae08:	ldr	r0, [r5, #28]
   1ae0c:	ldr	r3, [r5, #20]
   1ae10:	ldr	r2, [r5, #8]
   1ae14:	ldr	r1, [r5, #32]
   1ae18:	cmp	r3, #0
   1ae1c:	addgt	r6, r6, r3
   1ae20:	cmp	r6, r2
   1ae24:	bcs	1ae58 <argp_failure@@Base+0xf58>
   1ae28:	cmp	r0, r1
   1ae2c:	bcc	1ae48 <argp_failure@@Base+0xf48>
   1ae30:	mov	r0, r5
   1ae34:	mov	r1, #1
   1ae38:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1ae3c:	cmp	r0, #0
   1ae40:	beq	1ae88 <argp_failure@@Base+0xf88>
   1ae44:	ldr	r0, [r5, #28]
   1ae48:	add	r1, r0, #1
   1ae4c:	str	r1, [r5, #28]
   1ae50:	mov	r1, #32
   1ae54:	b	1ae84 <argp_failure@@Base+0xf84>
   1ae58:	cmp	r0, r1
   1ae5c:	bcc	1ae78 <argp_failure@@Base+0xf78>
   1ae60:	mov	r0, r5
   1ae64:	mov	r1, #1
   1ae68:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1ae6c:	cmp	r0, #0
   1ae70:	beq	1ae88 <argp_failure@@Base+0xf88>
   1ae74:	ldr	r0, [r5, #28]
   1ae78:	add	r1, r0, #1
   1ae7c:	str	r1, [r5, #28]
   1ae80:	mov	r1, #10
   1ae84:	strb	r1, [r0]
   1ae88:	mov	r6, r5
   1ae8c:	sub	r5, r7, sl
   1ae90:	ldr	r0, [r6, #28]
   1ae94:	ldr	r1, [r6, #32]
   1ae98:	add	r2, r0, r5
   1ae9c:	cmp	r2, r1
   1aea0:	bls	1aec0 <argp_failure@@Base+0xfc0>
   1aea4:	mov	r0, r6
   1aea8:	mov	r1, r5
   1aeac:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1aeb0:	cmp	r0, #0
   1aeb4:	beq	1aed8 <argp_failure@@Base+0xfd8>
   1aeb8:	ldr	r6, [fp, #8]
   1aebc:	ldr	r0, [r6, #28]
   1aec0:	mov	r1, sl
   1aec4:	mov	r2, r5
   1aec8:	bl	11b68 <memcpy@plt>
   1aecc:	ldr	r0, [r6, #28]
   1aed0:	add	r0, r0, r5
   1aed4:	str	r0, [r6, #28]
   1aed8:	ldr	r0, [sp, #16]
   1aedc:	ldr	r1, [sp, #20]
   1aee0:	cmp	r1, r0
   1aee4:	beq	1aef0 <argp_failure@@Base+0xff0>
   1aee8:	mov	r0, r1
   1aeec:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1aef0:	ldr	r5, [sp, #12]
   1aef4:	ldr	sl, [sp, #8]
   1aef8:	cmp	r5, #0
   1aefc:	ldrne	r0, [r5]
   1af00:	cmpne	r0, #0
   1af04:	bne	1af24 <argp_failure@@Base+0x1024>
   1af08:	cmp	sl, #0
   1af0c:	cmpne	r4, #0
   1af10:	bne	1af64 <argp_failure@@Base+0x1064>
   1af14:	clz	r0, r4
   1af18:	lsr	r0, r0, #5
   1af1c:	sub	sp, fp, #28
   1af20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1af24:	add	r6, r5, #16
   1af28:	ldr	r5, [fp, #8]
   1af2c:	mov	r1, r8
   1af30:	mov	r2, r9
   1af34:	mov	r3, r4
   1af38:	str	r5, [sp]
   1af3c:	bl	1acd0 <argp_failure@@Base+0xdd0>
   1af40:	clz	r1, r0
   1af44:	ldr	r0, [r6], #16
   1af48:	lsr	r4, r1, #5
   1af4c:	cmp	r0, #0
   1af50:	bne	1af2c <argp_failure@@Base+0x102c>
   1af54:	lsr	r4, r1, #5
   1af58:	cmp	sl, #0
   1af5c:	cmpne	r4, #0
   1af60:	beq	1af14 <argp_failure@@Base+0x1014>
   1af64:	ldr	r2, [sp, #24]
   1af68:	ldrb	r1, [r7]
   1af6c:	ldrb	r0, [r2]
   1af70:	cmp	r1, #0
   1af74:	beq	1af94 <argp_failure@@Base+0x1094>
   1af78:	add	r0, r0, #1
   1af7c:	mov	r4, #0
   1af80:	strb	r0, [r2]
   1af84:	clz	r0, r4
   1af88:	lsr	r0, r0, #5
   1af8c:	sub	sp, fp, #28
   1af90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1af94:	cmp	r0, #0
   1af98:	movne	r0, #0
   1af9c:	strbne	r0, [r2]
   1afa0:	clz	r0, r4
   1afa4:	lsr	r0, r0, #5
   1afa8:	sub	sp, fp, #28
   1afac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1afb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1afb4:	add	fp, sp, #28
   1afb8:	sub	sp, sp, #28
   1afbc:	ldr	r4, [r0, #12]
   1afc0:	mov	r5, r0
   1afc4:	ldr	r0, [r0, #16]
   1afc8:	mov	r8, r2
   1afcc:	mov	r6, #0
   1afd0:	str	r3, [sp, #20]
   1afd4:	str	r1, [sp, #24]
   1afd8:	cmp	r4, #0
   1afdc:	str	r0, [sp, #16]
   1afe0:	beq	1b01c <argp_failure@@Base+0x111c>
   1afe4:	mov	r0, r4
   1afe8:	mov	r1, #11
   1afec:	bl	11d48 <strchr@plt>
   1aff0:	cmp	r0, #0
   1aff4:	mov	r9, r0
   1aff8:	mov	r7, r0
   1affc:	subne	r9, r9, r4
   1b000:	cmp	r8, #0
   1b004:	movne	r9, #0
   1b008:	cmp	r0, #0
   1b00c:	addne	r7, r7, #1
   1b010:	cmp	r8, #0
   1b014:	moveq	r7, r4
   1b018:	b	1b024 <argp_failure@@Base+0x1124>
   1b01c:	mov	r9, #0
   1b020:	mov	r7, #0
   1b024:	ldr	r0, [r5, #20]
   1b028:	movw	r4, #1
   1b02c:	movt	r4, #512	; 0x200
   1b030:	cmp	r0, #0
   1b034:	beq	1b13c <argp_failure@@Base+0x123c>
   1b038:	cmp	r9, #0
   1b03c:	beq	1b050 <argp_failure@@Base+0x1150>
   1b040:	mov	r0, r7
   1b044:	mov	r1, r9
   1b048:	bl	11b50 <strndup@plt>
   1b04c:	mov	r7, r0
   1b050:	ldr	r1, [sp, #24]
   1b054:	mov	r0, r5
   1b058:	bl	176e0 <argp_parse@@Base+0xcd0>
   1b05c:	ldr	r3, [r5, #20]
   1b060:	mov	r6, r0
   1b064:	cmp	r8, #0
   1b068:	mov	r0, r4
   1b06c:	mov	r1, r7
   1b070:	addne	r0, r0, #1
   1b074:	mov	r2, r6
   1b078:	blx	r3
   1b07c:	mov	r1, r0
   1b080:	cmp	r1, #0
   1b084:	beq	1b148 <argp_failure@@Base+0x1248>
   1b088:	ldr	r0, [sp, #20]
   1b08c:	str	r1, [sp, #12]
   1b090:	cmp	r0, #0
   1b094:	beq	1b0dc <argp_failure@@Base+0x11dc>
   1b098:	ldr	r0, [fp, #12]
   1b09c:	ldr	r2, [r0, #28]
   1b0a0:	ldr	r1, [r0, #32]
   1b0a4:	cmp	r2, r1
   1b0a8:	bcc	1b0c8 <argp_failure@@Base+0x11c8>
   1b0ac:	mov	r1, #1
   1b0b0:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1b0b4:	ldr	r1, [sp, #12]
   1b0b8:	cmp	r0, #0
   1b0bc:	beq	1b0dc <argp_failure@@Base+0x11dc>
   1b0c0:	ldr	r0, [fp, #12]
   1b0c4:	ldr	r2, [r0, #28]
   1b0c8:	add	r1, r2, #1
   1b0cc:	str	r1, [r0, #28]
   1b0d0:	mov	r1, #10
   1b0d4:	strb	r1, [r2]
   1b0d8:	ldr	r1, [sp, #12]
   1b0dc:	cmp	r9, #0
   1b0e0:	str	r6, [sp, #8]
   1b0e4:	beq	1b158 <argp_failure@@Base+0x1258>
   1b0e8:	cmp	r1, r7
   1b0ec:	bne	1b158 <argp_failure@@Base+0x1258>
   1b0f0:	ldr	r6, [fp, #12]
   1b0f4:	ldr	r0, [r6, #28]!
   1b0f8:	ldr	r2, [r6, #4]
   1b0fc:	add	r1, r0, r9
   1b100:	cmp	r1, r2
   1b104:	bls	1b120 <argp_failure@@Base+0x1220>
   1b108:	ldr	r0, [fp, #12]
   1b10c:	mov	r1, r9
   1b110:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1b114:	cmp	r0, #0
   1b118:	beq	1b498 <argp_failure@@Base+0x1598>
   1b11c:	ldr	r0, [r6]
   1b120:	mov	r1, r7
   1b124:	mov	r2, r9
   1b128:	mov	sl, r4
   1b12c:	bl	11b68 <memcpy@plt>
   1b130:	ldr	r0, [r6]
   1b134:	add	r0, r0, r9
   1b138:	b	1b1b8 <argp_failure@@Base+0x12b8>
   1b13c:	mov	r1, r7
   1b140:	cmp	r1, #0
   1b144:	bne	1b088 <argp_failure@@Base+0x1188>
   1b148:	mov	sl, #0
   1b14c:	cmp	r9, #0
   1b150:	bne	1b258 <argp_failure@@Base+0x1358>
   1b154:	b	1b268 <argp_failure@@Base+0x1368>
   1b158:	mov	r0, r1
   1b15c:	mov	sl, r4
   1b160:	bl	11d30 <strlen@plt>
   1b164:	ldr	r1, [fp, #12]
   1b168:	cmp	r0, #0
   1b16c:	add	r6, r1, #28
   1b170:	beq	1b1bc <argp_failure@@Base+0x12bc>
   1b174:	mov	r4, r0
   1b178:	ldr	r0, [r1, #28]
   1b17c:	ldr	r1, [r1, #32]
   1b180:	add	r2, r0, r4
   1b184:	cmp	r2, r1
   1b188:	bls	1b1a4 <argp_failure@@Base+0x12a4>
   1b18c:	ldr	r0, [fp, #12]
   1b190:	mov	r1, r4
   1b194:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1b198:	cmp	r0, #0
   1b19c:	beq	1b1bc <argp_failure@@Base+0x12bc>
   1b1a0:	ldr	r0, [r6]
   1b1a4:	ldr	r1, [sp, #12]
   1b1a8:	mov	r2, r4
   1b1ac:	bl	11b68 <memcpy@plt>
   1b1b0:	ldr	r0, [r6]
   1b1b4:	add	r0, r0, r4
   1b1b8:	str	r0, [r6]
   1b1bc:	ldr	r4, [fp, #12]
   1b1c0:	ldr	r2, [r6]
   1b1c4:	ldr	r1, [r4, #24]
   1b1c8:	ldr	r0, [r4, #16]
   1b1cc:	sub	r1, r2, r1
   1b1d0:	cmp	r1, r0
   1b1d4:	bls	1b1e0 <argp_failure@@Base+0x12e0>
   1b1d8:	mov	r0, r4
   1b1dc:	bl	1d244 <argp_failure@@Base+0x3344>
   1b1e0:	ldr	r1, [r4, #20]
   1b1e4:	ldr	r0, [r4, #4]
   1b1e8:	mov	r4, sl
   1b1ec:	bic	r1, r1, r1, asr #31
   1b1f0:	cmp	r1, r0
   1b1f4:	bls	1b238 <argp_failure@@Base+0x1338>
   1b1f8:	ldr	r0, [fp, #12]
   1b1fc:	mov	r1, r0
   1b200:	ldr	r0, [r0, #28]
   1b204:	ldr	r1, [r1, #32]
   1b208:	cmp	r0, r1
   1b20c:	bcc	1b228 <argp_failure@@Base+0x1328>
   1b210:	ldr	r0, [fp, #12]
   1b214:	mov	r1, #1
   1b218:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1b21c:	cmp	r0, #0
   1b220:	beq	1b238 <argp_failure@@Base+0x1338>
   1b224:	ldr	r0, [r6]
   1b228:	add	r1, r0, #1
   1b22c:	str	r1, [r6]
   1b230:	mov	r1, #10
   1b234:	strb	r1, [r0]
   1b238:	ldr	r0, [sp, #12]
   1b23c:	mov	sl, #1
   1b240:	cmp	r0, r7
   1b244:	beq	1b24c <argp_failure@@Base+0x134c>
   1b248:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1b24c:	ldr	r6, [sp, #8]
   1b250:	cmp	r9, #0
   1b254:	beq	1b268 <argp_failure@@Base+0x1368>
   1b258:	cmp	r7, #0
   1b25c:	ldrne	r0, [r5, #20]
   1b260:	cmpne	r0, #0
   1b264:	bne	1b2fc <argp_failure@@Base+0x13fc>
   1b268:	ldr	r9, [fp, #12]
   1b26c:	cmp	r8, #0
   1b270:	beq	1b310 <argp_failure@@Base+0x1410>
   1b274:	ldr	r3, [r5, #20]
   1b278:	cmp	r3, #0
   1b27c:	beq	1b310 <argp_failure@@Base+0x1410>
   1b280:	add	r0, r4, #3
   1b284:	mov	r1, #0
   1b288:	mov	r2, r6
   1b28c:	blx	r3
   1b290:	cmp	r0, #0
   1b294:	beq	1b310 <argp_failure@@Base+0x1410>
   1b298:	mov	r6, r0
   1b29c:	ldr	r0, [sp, #20]
   1b2a0:	ldr	r5, [sp, #24]
   1b2a4:	orrs	r0, sl, r0
   1b2a8:	beq	1b3b8 <argp_failure@@Base+0x14b8>
   1b2ac:	mov	r7, r9
   1b2b0:	ldr	r0, [r7, #28]!
   1b2b4:	ldr	r1, [r7, #4]
   1b2b8:	cmp	r0, r1
   1b2bc:	bcc	1b2d8 <argp_failure@@Base+0x13d8>
   1b2c0:	mov	r0, r9
   1b2c4:	mov	r1, #1
   1b2c8:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1b2cc:	cmp	r0, #0
   1b2d0:	beq	1b2e8 <argp_failure@@Base+0x13e8>
   1b2d4:	ldr	r0, [r7]
   1b2d8:	add	r1, r0, #1
   1b2dc:	str	r1, [r7]
   1b2e0:	mov	r1, #10
   1b2e4:	strb	r1, [r0]
   1b2e8:	mov	r0, r6
   1b2ec:	bl	11d30 <strlen@plt>
   1b2f0:	cmp	r0, #0
   1b2f4:	bne	1b3cc <argp_failure@@Base+0x14cc>
   1b2f8:	b	1b414 <argp_failure@@Base+0x1514>
   1b2fc:	mov	r0, r7
   1b300:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1b304:	ldr	r9, [fp, #12]
   1b308:	cmp	r8, #0
   1b30c:	bne	1b274 <argp_failure@@Base+0x1374>
   1b310:	ldr	r5, [sp, #24]
   1b314:	ldr	r1, [sp, #16]
   1b318:	cmp	r1, #0
   1b31c:	ldrne	r0, [r1]
   1b320:	cmpne	r0, #0
   1b324:	bne	1b334 <argp_failure@@Base+0x1434>
   1b328:	mov	r0, sl
   1b32c:	sub	sp, fp, #28
   1b330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b334:	ldr	r4, [fp, #8]
   1b338:	cmp	r4, #0
   1b33c:	beq	1b380 <argp_failure@@Base+0x1480>
   1b340:	ldr	r7, [sp, #20]
   1b344:	add	r6, r1, #16
   1b348:	cmp	r7, #0
   1b34c:	movwne	r7, #1
   1b350:	cmp	sl, #0
   1b354:	bne	1b328 <argp_failure@@Base+0x1428>
   1b358:	mov	r1, r5
   1b35c:	mov	r2, r8
   1b360:	mov	r3, r7
   1b364:	stm	sp, {r4, r9}
   1b368:	bl	1afb0 <argp_failure@@Base+0x10b0>
   1b36c:	mov	sl, r0
   1b370:	ldr	r0, [r6], #16
   1b374:	cmp	r0, #0
   1b378:	bne	1b350 <argp_failure@@Base+0x1450>
   1b37c:	b	1b328 <argp_failure@@Base+0x1428>
   1b380:	ldr	r7, [sp, #20]
   1b384:	add	r4, r1, #16
   1b388:	mov	r6, #0
   1b38c:	orrs	r3, sl, r7
   1b390:	mov	r1, r5
   1b394:	mov	r2, r8
   1b398:	stm	sp, {r6, r9}
   1b39c:	movwne	r3, #1
   1b3a0:	bl	1afb0 <argp_failure@@Base+0x10b0>
   1b3a4:	orr	sl, r0, sl
   1b3a8:	ldr	r0, [r4], #16
   1b3ac:	cmp	r0, #0
   1b3b0:	bne	1b38c <argp_failure@@Base+0x148c>
   1b3b4:	b	1b328 <argp_failure@@Base+0x1428>
   1b3b8:	mov	r0, r6
   1b3bc:	bl	11d30 <strlen@plt>
   1b3c0:	add	r7, r9, #28
   1b3c4:	cmp	r0, #0
   1b3c8:	beq	1b414 <argp_failure@@Base+0x1514>
   1b3cc:	mov	r4, r0
   1b3d0:	ldr	r0, [r9, #28]
   1b3d4:	ldr	r1, [r9, #32]
   1b3d8:	add	r2, r0, r4
   1b3dc:	cmp	r2, r1
   1b3e0:	bls	1b3fc <argp_failure@@Base+0x14fc>
   1b3e4:	mov	r0, r9
   1b3e8:	mov	r1, r4
   1b3ec:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1b3f0:	cmp	r0, #0
   1b3f4:	beq	1b414 <argp_failure@@Base+0x1514>
   1b3f8:	ldr	r0, [r7]
   1b3fc:	mov	r1, r6
   1b400:	mov	r2, r4
   1b404:	bl	11b68 <memcpy@plt>
   1b408:	ldr	r0, [r7]
   1b40c:	add	r0, r0, r4
   1b410:	str	r0, [r7]
   1b414:	mov	r0, r6
   1b418:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1b41c:	ldr	r1, [r9, #24]
   1b420:	ldr	r2, [r7]
   1b424:	ldr	r0, [r9, #16]
   1b428:	sub	r1, r2, r1
   1b42c:	cmp	r1, r0
   1b430:	bls	1b43c <argp_failure@@Base+0x153c>
   1b434:	mov	r0, r9
   1b438:	bl	1d244 <argp_failure@@Base+0x3344>
   1b43c:	ldr	r1, [r9, #20]
   1b440:	ldr	r0, [r9, #4]
   1b444:	mov	sl, #1
   1b448:	bic	r1, r1, r1, asr #31
   1b44c:	cmp	r1, r0
   1b450:	bls	1b314 <argp_failure@@Base+0x1414>
   1b454:	ldr	r0, [r9, #28]
   1b458:	ldr	r1, [r9, #32]
   1b45c:	cmp	r0, r1
   1b460:	bcc	1b480 <argp_failure@@Base+0x1580>
   1b464:	mov	r0, r9
   1b468:	mov	r1, #1
   1b46c:	mov	sl, #1
   1b470:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1b474:	cmp	r0, #0
   1b478:	beq	1b314 <argp_failure@@Base+0x1414>
   1b47c:	ldr	r0, [r7]
   1b480:	add	r1, r0, #1
   1b484:	mov	sl, #1
   1b488:	str	r1, [r7]
   1b48c:	mov	r1, #10
   1b490:	strb	r1, [r0]
   1b494:	b	1b314 <argp_failure@@Base+0x1414>
   1b498:	mov	sl, r4
   1b49c:	b	1b1bc <argp_failure@@Base+0x12bc>
   1b4a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b4a4:	add	fp, sp, #28
   1b4a8:	sub	sp, sp, #28
   1b4ac:	mov	r7, r0
   1b4b0:	ldr	r0, [r0, #16]
   1b4b4:	mov	r5, r1
   1b4b8:	cmp	r0, #0
   1b4bc:	beq	1b504 <argp_failure@@Base+0x1604>
   1b4c0:	mov	r2, r0
   1b4c4:	mov	r1, r2
   1b4c8:	ldr	r2, [r2, #12]
   1b4cc:	cmp	r2, #0
   1b4d0:	bne	1b4c4 <argp_failure@@Base+0x15c4>
   1b4d4:	add	r2, r1, #8
   1b4d8:	ldr	r1, [r5, #16]
   1b4dc:	ldr	r3, [r2]
   1b4e0:	cmp	r1, #0
   1b4e4:	beq	1b518 <argp_failure@@Base+0x1618>
   1b4e8:	mov	r2, r1
   1b4ec:	mov	r6, r2
   1b4f0:	ldr	r2, [r2, #12]
   1b4f4:	cmp	r2, #0
   1b4f8:	bne	1b4ec <argp_failure@@Base+0x15ec>
   1b4fc:	add	r2, r6, #8
   1b500:	b	1b51c <argp_failure@@Base+0x161c>
   1b504:	add	r2, r7, #12
   1b508:	ldr	r1, [r5, #16]
   1b50c:	ldr	r3, [r2]
   1b510:	cmp	r1, #0
   1b514:	bne	1b4e8 <argp_failure@@Base+0x15e8>
   1b518:	add	r2, r5, #12
   1b51c:	ldr	r6, [r2]
   1b520:	orr	r4, r6, r3
   1b524:	sub	r2, r3, r6
   1b528:	cmn	r4, #1
   1b52c:	mov	r4, r2
   1b530:	suble	r4, r6, r3
   1b534:	and	r3, r6, r3
   1b538:	cmp	r3, #0
   1b53c:	movlt	r4, r2
   1b540:	cmp	r4, #0
   1b544:	bne	1b564 <argp_failure@@Base+0x1664>
   1b548:	cmp	r0, #0
   1b54c:	mov	r4, r0
   1b550:	movwne	r4, #1
   1b554:	cmp	r1, #0
   1b558:	subne	r4, r4, #1
   1b55c:	cmp	r4, #0
   1b560:	beq	1b570 <argp_failure@@Base+0x1670>
   1b564:	mov	r0, r4
   1b568:	sub	sp, fp, #28
   1b56c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b570:	cmp	r0, #0
   1b574:	beq	1b5f4 <argp_failure@@Base+0x16f4>
   1b578:	ldr	r3, [r1, #20]
   1b57c:	ldr	r2, [r0, #20]
   1b580:	cmp	r2, r3
   1b584:	ble	1b5b4 <argp_failure@@Base+0x16b4>
   1b588:	ldr	r0, [r0, #12]
   1b58c:	ldr	r2, [r0, #20]
   1b590:	cmp	r2, r3
   1b594:	bgt	1b588 <argp_failure@@Base+0x1688>
   1b598:	bl	1b9fc <argp_failure@@Base+0x1afc>
   1b59c:	mov	r4, r0
   1b5a0:	cmp	r0, #0
   1b5a4:	movweq	r4, #1
   1b5a8:	mov	r0, r4
   1b5ac:	sub	sp, fp, #28
   1b5b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b5b4:	bge	1b5e4 <argp_failure@@Base+0x16e4>
   1b5b8:	ldr	r1, [r1, #12]
   1b5bc:	ldr	r3, [r1, #20]
   1b5c0:	cmp	r2, r3
   1b5c4:	blt	1b5b8 <argp_failure@@Base+0x16b8>
   1b5c8:	bl	1b9fc <argp_failure@@Base+0x1afc>
   1b5cc:	mov	r4, r0
   1b5d0:	cmp	r0, #0
   1b5d4:	mvneq	r4, #0
   1b5d8:	mov	r0, r4
   1b5dc:	sub	sp, fp, #28
   1b5e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b5e4:	bl	1b9fc <argp_failure@@Base+0x1afc>
   1b5e8:	mov	r4, r0
   1b5ec:	cmp	r0, #0
   1b5f0:	bne	1b564 <argp_failure@@Base+0x1664>
   1b5f4:	ldr	r0, [r7, #12]
   1b5f8:	ldr	r1, [r5, #12]
   1b5fc:	orr	r2, r1, r0
   1b600:	sub	r3, r0, r1
   1b604:	cmn	r2, #1
   1b608:	mov	r4, r3
   1b60c:	suble	r4, r1, r0
   1b610:	and	r0, r1, r0
   1b614:	cmp	r0, #0
   1b618:	movlt	r4, r3
   1b61c:	cmp	r4, #0
   1b620:	bne	1b564 <argp_failure@@Base+0x1664>
   1b624:	ldr	r4, [r7, #4]
   1b628:	ldr	sl, [r7]
   1b62c:	mov	r9, #0
   1b630:	cmp	r4, #0
   1b634:	beq	1b668 <argp_failure@@Base+0x1768>
   1b638:	add	r0, sl, #12
   1b63c:	mov	r1, r4
   1b640:	ldr	r9, [r0, #-12]
   1b644:	cmp	r9, #0
   1b648:	beq	1b658 <argp_failure@@Base+0x1758>
   1b64c:	ldrb	r2, [r0]
   1b650:	tst	r2, #2
   1b654:	beq	1b668 <argp_failure@@Base+0x1768>
   1b658:	add	r0, r0, #24
   1b65c:	subs	r1, r1, #1
   1b660:	bne	1b640 <argp_failure@@Base+0x1740>
   1b664:	mov	r9, #0
   1b668:	ldr	r3, [r5, #4]
   1b66c:	ldr	ip, [r5]
   1b670:	cmp	r3, #0
   1b674:	beq	1b6a4 <argp_failure@@Base+0x17a4>
   1b678:	add	r0, ip, #12
   1b67c:	mov	r1, r3
   1b680:	ldr	r6, [r0, #-12]
   1b684:	cmp	r6, #0
   1b688:	beq	1b698 <argp_failure@@Base+0x1798>
   1b68c:	ldrb	r2, [r0]
   1b690:	tst	r2, #2
   1b694:	beq	1b6a8 <argp_failure@@Base+0x17a8>
   1b698:	add	r0, r0, #24
   1b69c:	subs	r1, r1, #1
   1b6a0:	bne	1b680 <argp_failure@@Base+0x1780>
   1b6a4:	mov	r6, #0
   1b6a8:	ldr	r1, [sl, #12]
   1b6ac:	mov	r8, #0
   1b6b0:	cmp	r9, #0
   1b6b4:	str	r4, [sp, #12]
   1b6b8:	str	r3, [sp, #16]
   1b6bc:	str	sl, [sp, #8]
   1b6c0:	str	r1, [sp, #24]
   1b6c4:	beq	1b73c <argp_failure@@Base+0x183c>
   1b6c8:	ands	r0, r1, #8
   1b6cc:	beq	1b73c <argp_failure@@Base+0x183c>
   1b6d0:	str	ip, [sp, #20]
   1b6d4:	bl	11d00 <__ctype_b_loc@plt>
   1b6d8:	ldrb	r1, [r9]
   1b6dc:	ldr	r0, [r0]
   1b6e0:	add	r2, r0, r1, lsl #1
   1b6e4:	ldrb	r2, [r2, #1]
   1b6e8:	tst	r2, #32
   1b6ec:	beq	1b704 <argp_failure@@Base+0x1804>
   1b6f0:	ldrb	r1, [r9, #1]!
   1b6f4:	add	r2, r0, r1, lsl #1
   1b6f8:	ldrb	r2, [r2, #1]
   1b6fc:	tst	r2, #32
   1b700:	bne	1b6f0 <argp_failure@@Base+0x17f0>
   1b704:	ldr	ip, [sp, #20]
   1b708:	subs	r4, r1, #45	; 0x2d
   1b70c:	movwne	r4, #1
   1b710:	cmp	r1, #0
   1b714:	beq	1b734 <argp_failure@@Base+0x1834>
   1b718:	uxtb	r1, r1
   1b71c:	ldrb	r1, [r0, r1, lsl #1]
   1b720:	tst	r1, #8
   1b724:	bne	1b734 <argp_failure@@Base+0x1834>
   1b728:	ldrb	r1, [r9, #1]!
   1b72c:	cmp	r1, #0
   1b730:	bne	1b718 <argp_failure@@Base+0x1818>
   1b734:	ldr	r1, [sp, #24]
   1b738:	b	1b740 <argp_failure@@Base+0x1840>
   1b73c:	mov	r4, #0
   1b740:	ldr	r0, [ip, #12]
   1b744:	cmp	r6, #0
   1b748:	str	r0, [sp, #4]
   1b74c:	andsne	r0, r0, #8
   1b750:	beq	1b7bc <argp_failure@@Base+0x18bc>
   1b754:	mov	sl, ip
   1b758:	bl	11d00 <__ctype_b_loc@plt>
   1b75c:	ldrb	r1, [r6]
   1b760:	ldr	r0, [r0]
   1b764:	add	r2, r0, r1, lsl #1
   1b768:	ldrb	r2, [r2, #1]
   1b76c:	tst	r2, #32
   1b770:	beq	1b788 <argp_failure@@Base+0x1888>
   1b774:	ldrb	r1, [r6, #1]!
   1b778:	add	r2, r0, r1, lsl #1
   1b77c:	ldrb	r2, [r2, #1]
   1b780:	tst	r2, #32
   1b784:	bne	1b774 <argp_failure@@Base+0x1874>
   1b788:	subs	r8, r1, #45	; 0x2d
   1b78c:	mov	ip, sl
   1b790:	movwne	r8, #1
   1b794:	cmp	r1, #0
   1b798:	beq	1b7b8 <argp_failure@@Base+0x18b8>
   1b79c:	uxtb	r1, r1
   1b7a0:	ldrb	r1, [r0, r1, lsl #1]
   1b7a4:	tst	r1, #8
   1b7a8:	bne	1b7b8 <argp_failure@@Base+0x18b8>
   1b7ac:	ldrb	r1, [r6, #1]!
   1b7b0:	cmp	r1, #0
   1b7b4:	bne	1b79c <argp_failure@@Base+0x189c>
   1b7b8:	ldr	r1, [sp, #24]
   1b7bc:	subs	r4, r4, r8
   1b7c0:	bne	1b564 <argp_failure@@Base+0x1664>
   1b7c4:	ldr	r0, [sp, #12]
   1b7c8:	mov	r2, #0
   1b7cc:	str	ip, [sp, #20]
   1b7d0:	cmp	r0, #0
   1b7d4:	beq	1b86c <argp_failure@@Base+0x196c>
   1b7d8:	rsb	sl, r0, #1
   1b7dc:	ldr	r0, [sp, #8]
   1b7e0:	ldr	r4, [r7, #8]
   1b7e4:	add	r8, r0, #36	; 0x24
   1b7e8:	tst	r1, #8
   1b7ec:	beq	1b814 <argp_failure@@Base+0x1914>
   1b7f0:	mov	r2, #0
   1b7f4:	cmp	sl, #0
   1b7f8:	beq	1b86c <argp_failure@@Base+0x196c>
   1b7fc:	cmp	r2, #0
   1b800:	bne	1b86c <argp_failure@@Base+0x196c>
   1b804:	ldr	r1, [r8], #24
   1b808:	add	sl, sl, #1
   1b80c:	tst	r1, #8
   1b810:	bne	1b7f0 <argp_failure@@Base+0x18f0>
   1b814:	ldr	r7, [r8, #-32]	; 0xffffffe0
   1b818:	sub	r0, r7, #1
   1b81c:	cmp	r0, #254	; 0xfe
   1b820:	bhi	1b7f0 <argp_failure@@Base+0x18f0>
   1b824:	str	r1, [sp, #24]
   1b828:	bl	11d00 <__ctype_b_loc@plt>
   1b82c:	ldr	r0, [r0]
   1b830:	add	r0, r0, r7, lsl #1
   1b834:	ldrb	r0, [r0, #1]
   1b838:	tst	r0, #64	; 0x40
   1b83c:	beq	1b7f0 <argp_failure@@Base+0x18f0>
   1b840:	ldrb	r0, [r4]
   1b844:	mov	r2, r7
   1b848:	cmp	r7, r0
   1b84c:	bne	1b7f0 <argp_failure@@Base+0x18f0>
   1b850:	ldr	r0, [sp, #24]
   1b854:	add	r4, r4, #1
   1b858:	tst	r0, #2
   1b85c:	mov	r0, #0
   1b860:	movne	r2, r0
   1b864:	cmp	sl, #0
   1b868:	bne	1b7fc <argp_failure@@Base+0x18fc>
   1b86c:	ldr	r0, [sp, #16]
   1b870:	mov	sl, #0
   1b874:	mov	r1, r2
   1b878:	str	r2, [sp, #24]
   1b87c:	cmp	r0, #0
   1b880:	beq	1b924 <argp_failure@@Base+0x1a24>
   1b884:	rsb	r7, r0, #1
   1b888:	ldr	r0, [sp, #20]
   1b88c:	ldr	r5, [r5, #8]
   1b890:	ldr	r4, [sp, #4]
   1b894:	add	r8, r0, #36	; 0x24
   1b898:	tst	r4, #8
   1b89c:	beq	1b8bc <argp_failure@@Base+0x19bc>
   1b8a0:	b	1b910 <argp_failure@@Base+0x1a10>
   1b8a4:	ldr	r2, [sp, #24]
   1b8a8:	b	1b910 <argp_failure@@Base+0x1a10>
   1b8ac:	ldr	r4, [r8], #24
   1b8b0:	add	r7, r7, #1
   1b8b4:	tst	r4, #8
   1b8b8:	bne	1b910 <argp_failure@@Base+0x1a10>
   1b8bc:	ldr	sl, [r8, #-32]	; 0xffffffe0
   1b8c0:	sub	r0, sl, #1
   1b8c4:	cmp	r0, #254	; 0xfe
   1b8c8:	bhi	1b910 <argp_failure@@Base+0x1a10>
   1b8cc:	bl	11d00 <__ctype_b_loc@plt>
   1b8d0:	ldr	r0, [r0]
   1b8d4:	add	r0, r0, sl, lsl #1
   1b8d8:	ldrb	r0, [r0, #1]
   1b8dc:	tst	r0, #64	; 0x40
   1b8e0:	beq	1b8a4 <argp_failure@@Base+0x19a4>
   1b8e4:	ldrb	r0, [r5]
   1b8e8:	ldr	r2, [sp, #24]
   1b8ec:	cmp	sl, r0
   1b8f0:	bne	1b910 <argp_failure@@Base+0x1a10>
   1b8f4:	tst	r4, #2
   1b8f8:	mov	r0, #0
   1b8fc:	add	r5, r5, #1
   1b900:	movne	sl, r0
   1b904:	cmp	r7, #0
   1b908:	bne	1b91c <argp_failure@@Base+0x1a1c>
   1b90c:	b	1b924 <argp_failure@@Base+0x1a24>
   1b910:	mov	sl, #0
   1b914:	cmp	r7, #0
   1b918:	beq	1b924 <argp_failure@@Base+0x1a24>
   1b91c:	cmp	sl, #0
   1b920:	beq	1b8ac <argp_failure@@Base+0x19ac>
   1b924:	tst	r2, #255	; 0xff
   1b928:	mov	r5, r2
   1b92c:	bne	1b93c <argp_failure@@Base+0x1a3c>
   1b930:	cmp	r9, #0
   1b934:	ldrbne	r5, [r9]
   1b938:	moveq	r5, #0
   1b93c:	tst	sl, #255	; 0xff
   1b940:	mov	r7, sl
   1b944:	bne	1b954 <argp_failure@@Base+0x1a54>
   1b948:	cmp	r6, #0
   1b94c:	ldrbne	r7, [r6]
   1b950:	moveq	r7, #0
   1b954:	bl	11ce8 <__ctype_tolower_loc@plt>
   1b958:	ldr	r2, [r0]
   1b95c:	uxtb	r0, r7
   1b960:	uxtb	r1, r5
   1b964:	ldr	r3, [r2, r0, lsl #2]
   1b968:	ldr	r2, [r2, r1, lsl #2]
   1b96c:	subs	r4, r2, r3
   1b970:	subseq	r4, r0, r1
   1b974:	bne	1b564 <argp_failure@@Base+0x1664>
   1b978:	ldr	r0, [sp, #24]
   1b97c:	uxtb	r4, r0
   1b980:	cmp	r4, #0
   1b984:	movwne	r4, #1
   1b988:	tst	sl, #255	; 0xff
   1b98c:	subne	r4, r4, #1
   1b990:	cmp	r4, #0
   1b994:	bne	1b564 <argp_failure@@Base+0x1664>
   1b998:	ldr	r0, [sp, #24]
   1b99c:	tst	r0, #255	; 0xff
   1b9a0:	beq	1b9b4 <argp_failure@@Base+0x1ab4>
   1b9a4:	mov	r4, #0
   1b9a8:	mov	r0, r4
   1b9ac:	sub	sp, fp, #28
   1b9b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b9b4:	cmp	r9, #0
   1b9b8:	mov	r4, r9
   1b9bc:	movwne	r4, #1
   1b9c0:	cmp	r6, #0
   1b9c4:	subne	r4, r4, #1
   1b9c8:	cmp	r4, #0
   1b9cc:	bne	1b564 <argp_failure@@Base+0x1664>
   1b9d0:	cmp	r9, #0
   1b9d4:	beq	1b9a4 <argp_failure@@Base+0x1aa4>
   1b9d8:	mov	r0, r9
   1b9dc:	mov	r1, r6
   1b9e0:	bl	11c28 <strcasecmp@plt>
   1b9e4:	mov	r4, r0
   1b9e8:	cmp	r0, #0
   1b9ec:	moveq	r4, #0
   1b9f0:	mov	r0, r4
   1b9f4:	sub	sp, fp, #28
   1b9f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b9fc:	push	{r4, r5, fp, lr}
   1ba00:	add	fp, sp, #8
   1ba04:	mov	r4, r1
   1ba08:	mov	r5, r0
   1ba0c:	ldr	r1, [r1, #12]
   1ba10:	ldr	r0, [r0, #12]
   1ba14:	cmp	r0, r1
   1ba18:	beq	1ba28 <argp_failure@@Base+0x1b28>
   1ba1c:	bl	1b9fc <argp_failure@@Base+0x1afc>
   1ba20:	cmp	r0, #0
   1ba24:	popne	{r4, r5, fp, pc}
   1ba28:	ldr	r1, [r5, #8]
   1ba2c:	ldr	r2, [r4, #8]
   1ba30:	orr	r0, r2, r1
   1ba34:	sub	r3, r1, r2
   1ba38:	cmn	r0, #1
   1ba3c:	mov	r0, r3
   1ba40:	suble	r0, r2, r1
   1ba44:	and	r1, r2, r1
   1ba48:	cmp	r1, #0
   1ba4c:	movlt	r0, r3
   1ba50:	cmp	r0, #0
   1ba54:	ldreq	r0, [r5, #4]
   1ba58:	ldreq	r1, [r4, #4]
   1ba5c:	subeq	r0, r1, r0
   1ba60:	pop	{r4, r5, fp, pc}
   1ba64:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1ba68:	add	fp, sp, #24
   1ba6c:	mov	r8, r0
   1ba70:	ldr	r0, [r1, #12]
   1ba74:	mov	r5, r1
   1ba78:	cmp	r0, #0
   1ba7c:	beq	1bacc <argp_failure@@Base+0x1bcc>
   1ba80:	ldr	r1, [r5, #8]
   1ba84:	ldr	r0, [r5]
   1ba88:	ldr	r4, [r1]
   1ba8c:	ldr	r7, [r0, #16]
   1ba90:	cmp	r4, #0
   1ba94:	ldrne	r1, [r1, #4]
   1ba98:	cmpne	r1, #0
   1ba9c:	bne	1bb98 <argp_failure@@Base+0x1c98>
   1baa0:	cmp	r7, #0
   1baa4:	beq	1babc <argp_failure@@Base+0x1bbc>
   1baa8:	ldr	r0, [r7]
   1baac:	cmp	r0, #0
   1bab0:	ldrbne	r1, [r0]
   1bab4:	cmpne	r1, #0
   1bab8:	bne	1bbf0 <argp_failure@@Base+0x1cf0>
   1babc:	mov	r0, #0
   1bac0:	str	r0, [r5, #12]
   1bac4:	add	r5, r5, #4
   1bac8:	b	1bb10 <argp_failure@@Base+0x1c10>
   1bacc:	ldr	r6, [r5, #4]!
   1bad0:	ldr	r0, [r6, #28]
   1bad4:	ldr	r1, [r6, #32]
   1bad8:	add	r2, r0, #2
   1badc:	cmp	r2, r1
   1bae0:	bls	1bafc <argp_failure@@Base+0x1bfc>
   1bae4:	mov	r0, r6
   1bae8:	mov	r1, #2
   1baec:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1baf0:	cmp	r0, #0
   1baf4:	beq	1bb10 <argp_failure@@Base+0x1c10>
   1baf8:	ldr	r0, [r6, #28]
   1bafc:	movw	r1, #8236	; 0x202c
   1bb00:	strh	r1, [r0]
   1bb04:	ldr	r0, [r6, #28]
   1bb08:	add	r0, r0, #2
   1bb0c:	str	r0, [r6, #28]
   1bb10:	ldr	r5, [r5]
   1bb14:	ldr	r1, [r5, #24]
   1bb18:	ldr	r2, [r5, #28]
   1bb1c:	ldr	r0, [r5, #16]
   1bb20:	sub	r1, r2, r1
   1bb24:	cmp	r1, r0
   1bb28:	bls	1bb34 <argp_failure@@Base+0x1c34>
   1bb2c:	mov	r0, r5
   1bb30:	bl	1d244 <argp_failure@@Base+0x3344>
   1bb34:	ldr	r0, [r5, #20]
   1bb38:	bic	r0, r0, r0, asr #31
   1bb3c:	sub	r1, r8, r0
   1bb40:	cmp	r1, #1
   1bb44:	poplt	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bb48:	add	r1, r8, #1
   1bb4c:	mov	r6, #32
   1bb50:	sub	r4, r1, r0
   1bb54:	ldr	r0, [r5, #28]
   1bb58:	ldr	r1, [r5, #32]
   1bb5c:	cmp	r0, r1
   1bb60:	bcc	1bb7c <argp_failure@@Base+0x1c7c>
   1bb64:	mov	r0, r5
   1bb68:	mov	r1, #1
   1bb6c:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1bb70:	cmp	r0, #0
   1bb74:	beq	1bb88 <argp_failure@@Base+0x1c88>
   1bb78:	ldr	r0, [r5, #28]
   1bb7c:	add	r1, r0, #1
   1bb80:	str	r1, [r5, #28]
   1bb84:	strb	r6, [r0]
   1bb88:	sub	r4, r4, #1
   1bb8c:	cmp	r4, #1
   1bb90:	bgt	1bb54 <argp_failure@@Base+0x1c54>
   1bb94:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1bb98:	ldr	r1, [r4, #12]
   1bb9c:	ldr	r0, [r0, #12]
   1bba0:	cmp	r0, r1
   1bba4:	beq	1baa0 <argp_failure@@Base+0x1ba0>
   1bba8:	ldr	r6, [r5, #4]
   1bbac:	ldr	r0, [r6, #28]
   1bbb0:	ldr	r1, [r6, #32]
   1bbb4:	cmp	r0, r1
   1bbb8:	bcc	1bbd4 <argp_failure@@Base+0x1cd4>
   1bbbc:	mov	r0, r6
   1bbc0:	mov	r1, #1
   1bbc4:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1bbc8:	cmp	r0, #0
   1bbcc:	beq	1baa0 <argp_failure@@Base+0x1ba0>
   1bbd0:	ldr	r0, [r6, #28]
   1bbd4:	add	r1, r0, #1
   1bbd8:	str	r1, [r6, #28]
   1bbdc:	mov	r1, #10
   1bbe0:	strb	r1, [r0]
   1bbe4:	cmp	r7, #0
   1bbe8:	bne	1baa8 <argp_failure@@Base+0x1ba8>
   1bbec:	b	1babc <argp_failure@@Base+0x1bbc>
   1bbf0:	cmp	r4, #0
   1bbf4:	beq	1bc2c <argp_failure@@Base+0x1d2c>
   1bbf8:	ldr	r1, [r4, #16]
   1bbfc:	cmp	r1, r7
   1bc00:	beq	1babc <argp_failure@@Base+0x1bbc>
   1bc04:	cmp	r1, #0
   1bc08:	beq	1bc20 <argp_failure@@Base+0x1d20>
   1bc0c:	ldr	r1, [r1, #12]
   1bc10:	cmp	r1, r7
   1bc14:	cmpne	r1, #0
   1bc18:	bne	1bc0c <argp_failure@@Base+0x1d0c>
   1bc1c:	b	1bc24 <argp_failure@@Base+0x1d24>
   1bc20:	mov	r1, #0
   1bc24:	cmp	r1, r7
   1bc28:	beq	1babc <argp_failure@@Base+0x1bbc>
   1bc2c:	ldr	r1, [r5, #4]
   1bc30:	mov	r2, r5
   1bc34:	ldr	r4, [r1, #12]
   1bc38:	ldr	r1, [r7, #16]
   1bc3c:	bl	1bc6c <argp_failure@@Base+0x1d6c>
   1bc40:	ldr	r6, [r5, #4]
   1bc44:	ldr	r1, [r6, #24]
   1bc48:	ldr	r2, [r6, #28]
   1bc4c:	ldr	r0, [r6, #16]
   1bc50:	sub	r1, r2, r1
   1bc54:	cmp	r1, r0
   1bc58:	bls	1bc64 <argp_failure@@Base+0x1d64>
   1bc5c:	mov	r0, r6
   1bc60:	bl	1d244 <argp_failure@@Base+0x3344>
   1bc64:	str	r4, [r6, #12]
   1bc68:	b	1babc <argp_failure@@Base+0x1bbc>
   1bc6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bc70:	add	fp, sp, #28
   1bc74:	sub	sp, sp, #4
   1bc78:	mov	r9, r2
   1bc7c:	mov	r8, r0
   1bc80:	cmp	r1, #0
   1bc84:	mov	r6, r0
   1bc88:	beq	1bcc8 <argp_failure@@Base+0x1dc8>
   1bc8c:	ldr	r0, [r1, #20]
   1bc90:	mov	r4, r1
   1bc94:	mov	r6, r8
   1bc98:	cmp	r0, #0
   1bc9c:	beq	1bcc8 <argp_failure@@Base+0x1dc8>
   1bca0:	ldr	r1, [r9, #16]
   1bca4:	mov	r0, r4
   1bca8:	bl	176e0 <argp_parse@@Base+0xcd0>
   1bcac:	ldr	r3, [r4, #20]
   1bcb0:	mov	r2, r0
   1bcb4:	movw	r0, #3
   1bcb8:	mov	r1, r8
   1bcbc:	movt	r0, #512	; 0x200
   1bcc0:	blx	r3
   1bcc4:	mov	r6, r0
   1bcc8:	cmp	r6, #0
   1bccc:	beq	1befc <argp_failure@@Base+0x1ffc>
   1bcd0:	ldrb	r0, [r6]
   1bcd4:	cmp	r0, #0
   1bcd8:	beq	1bef0 <argp_failure@@Base+0x1ff0>
   1bcdc:	ldr	r0, [r9, #8]
   1bce0:	ldr	r0, [r0]
   1bce4:	cmp	r0, #0
   1bce8:	beq	1bd28 <argp_failure@@Base+0x1e28>
   1bcec:	ldr	r4, [r9, #4]
   1bcf0:	ldr	r0, [r4, #28]
   1bcf4:	ldr	r1, [r4, #32]
   1bcf8:	cmp	r0, r1
   1bcfc:	bcc	1bd18 <argp_failure@@Base+0x1e18>
   1bd00:	mov	r0, r4
   1bd04:	mov	r1, #1
   1bd08:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1bd0c:	cmp	r0, #0
   1bd10:	beq	1bd28 <argp_failure@@Base+0x1e28>
   1bd14:	ldr	r0, [r4, #28]
   1bd18:	add	r1, r0, #1
   1bd1c:	str	r1, [r4, #28]
   1bd20:	mov	r1, #10
   1bd24:	strb	r1, [r0]
   1bd28:	ldr	r7, [r9, #4]
   1bd2c:	movw	sl, #62328	; 0xf378
   1bd30:	movt	sl, #2
   1bd34:	ldr	r4, [sl, #24]
   1bd38:	ldr	r1, [r7, #24]
   1bd3c:	ldr	r2, [r7, #28]
   1bd40:	ldr	r0, [r7, #16]
   1bd44:	sub	r1, r2, r1
   1bd48:	cmp	r1, r0
   1bd4c:	bls	1bd58 <argp_failure@@Base+0x1e58>
   1bd50:	mov	r0, r7
   1bd54:	bl	1d244 <argp_failure@@Base+0x3344>
   1bd58:	ldr	r0, [r7, #20]
   1bd5c:	bic	r0, r0, r0, asr #31
   1bd60:	sub	r1, r4, r0
   1bd64:	cmp	r1, #1
   1bd68:	blt	1bdb8 <argp_failure@@Base+0x1eb8>
   1bd6c:	add	r1, r4, #1
   1bd70:	mov	r5, #32
   1bd74:	sub	r4, r1, r0
   1bd78:	ldr	r0, [r7, #28]
   1bd7c:	ldr	r1, [r7, #32]
   1bd80:	cmp	r0, r1
   1bd84:	bcc	1bda0 <argp_failure@@Base+0x1ea0>
   1bd88:	mov	r0, r7
   1bd8c:	mov	r1, #1
   1bd90:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1bd94:	cmp	r0, #0
   1bd98:	beq	1bdac <argp_failure@@Base+0x1eac>
   1bd9c:	ldr	r0, [r7, #28]
   1bda0:	add	r1, r0, #1
   1bda4:	str	r1, [r7, #28]
   1bda8:	strb	r5, [r0]
   1bdac:	sub	r4, r4, #1
   1bdb0:	cmp	r4, #1
   1bdb4:	bgt	1bd78 <argp_failure@@Base+0x1e78>
   1bdb8:	ldr	r4, [r9, #4]
   1bdbc:	ldr	r5, [sl, #24]
   1bdc0:	ldr	r1, [r4, #24]
   1bdc4:	ldr	r2, [r4, #28]
   1bdc8:	ldr	r0, [r4, #16]
   1bdcc:	mov	r7, r4
   1bdd0:	sub	r1, r2, r1
   1bdd4:	mov	r2, sl
   1bdd8:	mov	sl, r5
   1bddc:	cmp	r1, r0
   1bde0:	bls	1be08 <argp_failure@@Base+0x1f08>
   1bde4:	mov	r0, r4
   1bde8:	mov	r7, r2
   1bdec:	bl	1d244 <argp_failure@@Base+0x3344>
   1bdf0:	ldr	sl, [r7, #24]
   1bdf4:	ldr	r7, [r9, #4]
   1bdf8:	ldr	r1, [r7, #24]
   1bdfc:	ldr	r2, [r7, #28]
   1be00:	ldr	r0, [r7, #16]
   1be04:	sub	r1, r2, r1
   1be08:	str	r5, [r4, #4]
   1be0c:	cmp	r1, r0
   1be10:	mov	r5, r7
   1be14:	bls	1be24 <argp_failure@@Base+0x1f24>
   1be18:	mov	r0, r7
   1be1c:	bl	1d244 <argp_failure@@Base+0x3344>
   1be20:	ldr	r5, [r9, #4]
   1be24:	mov	r0, r6
   1be28:	str	sl, [r7, #12]
   1be2c:	bl	11d30 <strlen@plt>
   1be30:	cmp	r0, #0
   1be34:	beq	1be80 <argp_failure@@Base+0x1f80>
   1be38:	mov	r4, r0
   1be3c:	ldr	r0, [r5, #28]
   1be40:	ldr	r1, [r5, #32]
   1be44:	add	r2, r0, r4
   1be48:	cmp	r2, r1
   1be4c:	bls	1be68 <argp_failure@@Base+0x1f68>
   1be50:	mov	r0, r5
   1be54:	mov	r1, r4
   1be58:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1be5c:	cmp	r0, #0
   1be60:	beq	1be80 <argp_failure@@Base+0x1f80>
   1be64:	ldr	r0, [r5, #28]
   1be68:	mov	r1, r6
   1be6c:	mov	r2, r4
   1be70:	bl	11b68 <memcpy@plt>
   1be74:	ldr	r0, [r5, #28]
   1be78:	add	r0, r0, r4
   1be7c:	str	r0, [r5, #28]
   1be80:	ldr	r4, [r9, #4]
   1be84:	mov	r5, r4
   1be88:	ldr	r2, [r4, #24]
   1be8c:	ldr	r0, [r4, #16]
   1be90:	ldr	r1, [r5, #28]!
   1be94:	sub	r2, r1, r2
   1be98:	cmp	r2, r0
   1be9c:	mov	r0, r4
   1bea0:	bls	1beb8 <argp_failure@@Base+0x1fb8>
   1bea4:	mov	r0, r4
   1bea8:	bl	1d244 <argp_failure@@Base+0x3344>
   1beac:	ldr	r0, [r9, #4]
   1beb0:	mov	r5, r0
   1beb4:	ldr	r1, [r5, #28]!
   1beb8:	mov	r2, #0
   1bebc:	str	r2, [r4, #4]
   1bec0:	ldr	r2, [r0, #32]
   1bec4:	cmp	r1, r2
   1bec8:	bcc	1bee0 <argp_failure@@Base+0x1fe0>
   1becc:	mov	r1, #1
   1bed0:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1bed4:	cmp	r0, #0
   1bed8:	beq	1bef0 <argp_failure@@Base+0x1ff0>
   1bedc:	ldr	r1, [r5]
   1bee0:	add	r0, r1, #1
   1bee4:	str	r0, [r5]
   1bee8:	mov	r0, #10
   1beec:	strb	r0, [r1]
   1bef0:	ldr	r0, [r9, #8]
   1bef4:	mov	r1, #1
   1bef8:	str	r1, [r0, #4]
   1befc:	cmp	r6, r8
   1bf00:	subeq	sp, fp, #28
   1bf04:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bf08:	mov	r0, r6
   1bf0c:	sub	sp, fp, #28
   1bf10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf14:	b	17dc0 <argp_parse@@Base+0x13b0>
   1bf18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf1c:	add	fp, sp, #28
   1bf20:	sub	sp, sp, #68	; 0x44
   1bf24:	mvn	r6, #0
   1bf28:	cmp	r0, #1
   1bf2c:	blt	1c698 <argp_failure@@Base+0x2798>
   1bf30:	mov	r7, r2
   1bf34:	ldr	r2, [fp, #16]
   1bf38:	mov	r5, r3
   1bf3c:	mov	r3, r0
   1bf40:	mov	sl, r1
   1bf44:	mov	r0, #0
   1bf48:	ldr	r9, [r2]
   1bf4c:	ldr	r6, [r2, #4]
   1bf50:	str	r0, [r2, #12]
   1bf54:	cmp	r9, #0
   1bf58:	beq	1bf7c <argp_failure@@Base+0x207c>
   1bf5c:	ldr	r0, [r2, #16]
   1bf60:	cmp	r0, #0
   1bf64:	beq	1bf84 <argp_failure@@Base+0x2084>
   1bf68:	ldrb	r0, [r7]
   1bf6c:	cmp	r0, #45	; 0x2d
   1bf70:	cmpne	r0, #43	; 0x2b
   1bf74:	addeq	r7, r7, #1
   1bf78:	b	1bff8 <argp_failure@@Base+0x20f8>
   1bf7c:	mov	r9, #1
   1bf80:	str	r9, [r2]
   1bf84:	mov	r0, #0
   1bf88:	str	r9, [r2, #28]
   1bf8c:	str	r9, [r2, #32]
   1bf90:	str	r0, [r2, #20]
   1bf94:	ldrb	r1, [r7]
   1bf98:	cmp	r1, #43	; 0x2b
   1bf9c:	beq	1bfac <argp_failure@@Base+0x20ac>
   1bfa0:	cmp	r1, #45	; 0x2d
   1bfa4:	bne	1bfb8 <argp_failure@@Base+0x20b8>
   1bfa8:	mov	r0, #2
   1bfac:	str	r0, [r2, #24]
   1bfb0:	add	r7, r7, #1
   1bfb4:	b	1bff0 <argp_failure@@Base+0x20f0>
   1bfb8:	ldr	r0, [fp, #20]
   1bfbc:	cmp	r0, #0
   1bfc0:	bne	1bfe8 <argp_failure@@Base+0x20e8>
   1bfc4:	movw	r0, #60945	; 0xee11
   1bfc8:	mov	r8, r2
   1bfcc:	mov	r4, r3
   1bfd0:	movt	r0, #1
   1bfd4:	bl	11ca0 <getenv@plt>
   1bfd8:	mov	r3, r4
   1bfdc:	mov	r2, r8
   1bfe0:	cmp	r0, #0
   1bfe4:	beq	1c6a4 <argp_failure@@Base+0x27a4>
   1bfe8:	mov	r0, #0
   1bfec:	str	r0, [r2, #24]
   1bff0:	mov	r0, #1
   1bff4:	str	r0, [r2, #16]
   1bff8:	ldrb	r0, [r7]
   1bffc:	ldr	r4, [r2, #20]
   1c000:	str	r5, [sp, #48]	; 0x30
   1c004:	subs	r0, r0, #58	; 0x3a
   1c008:	movne	r0, r6
   1c00c:	cmp	r4, #0
   1c010:	str	r0, [fp, #-44]	; 0xffffffd4
   1c014:	ldrbne	r0, [r4]
   1c018:	cmpne	r0, #0
   1c01c:	bne	1c0b4 <argp_failure@@Base+0x21b4>
   1c020:	mov	r4, r2
   1c024:	mov	r6, r2
   1c028:	str	r7, [sp, #32]
   1c02c:	ldr	r1, [r4, #32]!
   1c030:	cmp	r1, r9
   1c034:	mov	r8, r1
   1c038:	strgt	r9, [r4]
   1c03c:	movgt	r8, r9
   1c040:	ldr	r5, [r6, #28]!
   1c044:	cmp	r5, r9
   1c048:	strgt	r9, [r6]
   1c04c:	movgt	r5, r9
   1c050:	ldr	r7, [r2, #24]
   1c054:	cmp	r7, #1
   1c058:	bne	1c398 <argp_failure@@Base+0x2498>
   1c05c:	cmp	r5, r8
   1c060:	cmpne	r8, r9
   1c064:	bne	1c17c <argp_failure@@Base+0x227c>
   1c068:	cmp	r8, r9
   1c06c:	mov	r1, r6
   1c070:	mov	r0, r9
   1c074:	bne	1c37c <argp_failure@@Base+0x247c>
   1c078:	mov	r8, r9
   1c07c:	cmp	r9, r3
   1c080:	bge	1c390 <argp_failure@@Base+0x2490>
   1c084:	ldr	r0, [sl, r8, lsl #2]
   1c088:	ldrb	r1, [r0]
   1c08c:	cmp	r1, #45	; 0x2d
   1c090:	bne	1c0a0 <argp_failure@@Base+0x21a0>
   1c094:	ldrb	r0, [r0, #1]
   1c098:	cmp	r0, #0
   1c09c:	bne	1c390 <argp_failure@@Base+0x2490>
   1c0a0:	add	r8, r8, #1
   1c0a4:	cmp	r8, r3
   1c0a8:	str	r8, [r2]
   1c0ac:	blt	1c084 <argp_failure@@Base+0x2184>
   1c0b0:	b	1c390 <argp_failure@@Base+0x2490>
   1c0b4:	str	r3, [fp, #-40]	; 0xffffffd8
   1c0b8:	add	r8, r4, #1
   1c0bc:	mov	r0, r7
   1c0c0:	mov	r5, r2
   1c0c4:	str	r8, [r2, #20]
   1c0c8:	ldrb	r6, [r4]
   1c0cc:	mov	r1, r6
   1c0d0:	bl	11d48 <strchr@plt>
   1c0d4:	ldrb	r1, [r4, #1]
   1c0d8:	mov	r3, r5
   1c0dc:	cmp	r1, #0
   1c0e0:	orr	r1, r6, #1
   1c0e4:	addeq	r9, r9, #1
   1c0e8:	streq	r9, [r5]
   1c0ec:	cmp	r1, #59	; 0x3b
   1c0f0:	cmpne	r0, #0
   1c0f4:	bne	1c118 <argp_failure@@Base+0x2218>
   1c0f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c0fc:	cmp	r0, #0
   1c100:	bne	1c764 <argp_failure@@Base+0x2864>
   1c104:	str	r6, [r3, #8]
   1c108:	mov	r6, #63	; 0x3f
   1c10c:	mov	r0, r6
   1c110:	sub	sp, fp, #28
   1c114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c118:	ldrb	r2, [r0]
   1c11c:	ldrb	r1, [r0, #1]
   1c120:	cmp	r2, #87	; 0x57
   1c124:	bne	1c480 <argp_failure@@Base+0x2580>
   1c128:	ldr	r2, [sp, #48]	; 0x30
   1c12c:	cmp	r2, #0
   1c130:	beq	1c480 <argp_failure@@Base+0x2580>
   1c134:	cmp	r1, #59	; 0x3b
   1c138:	bne	1c480 <argp_failure@@Base+0x2580>
   1c13c:	ldrb	r0, [r8]
   1c140:	cmp	r0, #0
   1c144:	bne	1c794 <argp_failure@@Base+0x2894>
   1c148:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c14c:	cmp	r9, r0
   1c150:	bne	1c790 <argp_failure@@Base+0x2890>
   1c154:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c158:	cmp	r0, #0
   1c15c:	bne	1c824 <argp_failure@@Base+0x2924>
   1c160:	str	r6, [r3, #8]
   1c164:	ldrb	r6, [r7]
   1c168:	cmp	r6, #58	; 0x3a
   1c16c:	movwne	r6, #63	; 0x3f
   1c170:	mov	r0, r6
   1c174:	sub	sp, fp, #28
   1c178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c17c:	cmp	r9, r8
   1c180:	str	r7, [sp, #20]
   1c184:	str	r6, [sp, #24]
   1c188:	str	r5, [sp, #36]	; 0x24
   1c18c:	str	r4, [sp, #28]
   1c190:	str	r3, [fp, #-40]	; 0xffffffd8
   1c194:	ble	1c354 <argp_failure@@Base+0x2454>
   1c198:	ldr	r0, [sp, #36]	; 0x24
   1c19c:	cmp	r0, r8
   1c1a0:	bge	1c354 <argp_failure@@Base+0x2454>
   1c1a4:	add	r0, sl, r8, lsl #2
   1c1a8:	mvn	r1, r1
   1c1ac:	ldr	r2, [sp, #36]	; 0x24
   1c1b0:	mov	r3, r9
   1c1b4:	str	r0, [fp, #-32]	; 0xffffffe0
   1c1b8:	mvn	r0, r9
   1c1bc:	cmp	r0, r1
   1c1c0:	movgt	r1, r0
   1c1c4:	add	r0, r1, #1
   1c1c8:	str	r1, [fp, #-36]	; 0xffffffdc
   1c1cc:	str	r0, [sp, #44]	; 0x2c
   1c1d0:	add	r0, sl, #4
   1c1d4:	str	r0, [sp, #40]	; 0x28
   1c1d8:	sub	ip, r8, r2
   1c1dc:	sub	r7, r3, r8
   1c1e0:	cmp	r7, ip
   1c1e4:	ble	1c2a0 <argp_failure@@Base+0x23a0>
   1c1e8:	sub	r4, r3, ip
   1c1ec:	cmp	ip, #1
   1c1f0:	blt	1c28c <argp_failure@@Base+0x238c>
   1c1f4:	mov	r7, #0
   1c1f8:	cmp	ip, #4
   1c1fc:	bcc	1c254 <argp_failure@@Base+0x2354>
   1c200:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c204:	ldr	r1, [sp, #40]	; 0x28
   1c208:	add	lr, sl, r2, lsl #2
   1c20c:	add	r0, r0, r3
   1c210:	add	r0, r0, r2
   1c214:	add	r0, r1, r0, lsl #2
   1c218:	add	r1, sl, r3, lsl #2
   1c21c:	cmp	lr, r1
   1c220:	ldrcc	r1, [fp, #-32]	; 0xffffffe0
   1c224:	cmpcc	r0, r1
   1c228:	bcc	1c254 <argp_failure@@Base+0x2354>
   1c22c:	bic	r7, ip, #3
   1c230:	mov	r1, r7
   1c234:	vld1.32	{d16-d17}, [r0]
   1c238:	vld1.32	{d18-d19}, [lr]
   1c23c:	subs	r1, r1, #4
   1c240:	vst1.32	{d16-d17}, [lr]!
   1c244:	vst1.32	{d18-d19}, [r0]!
   1c248:	bne	1c234 <argp_failure@@Base+0x2334>
   1c24c:	cmp	ip, r7
   1c250:	beq	1c28c <argp_failure@@Base+0x238c>
   1c254:	add	r0, sl, r3, lsl #2
   1c258:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c25c:	add	r1, r7, r2
   1c260:	add	r1, sl, r1, lsl #2
   1c264:	add	r3, r3, r7
   1c268:	add	r3, r3, r2
   1c26c:	add	r7, r0, r3, lsl #2
   1c270:	ldr	r5, [r1]
   1c274:	add	r3, r3, #1
   1c278:	ldr	r6, [r7, #4]
   1c27c:	cmn	r3, #1
   1c280:	str	r6, [r1], #4
   1c284:	str	r5, [r7, #4]
   1c288:	bne	1c26c <argp_failure@@Base+0x236c>
   1c28c:	mov	r3, r4
   1c290:	cmp	r3, r8
   1c294:	cmpgt	r8, r2
   1c298:	bgt	1c1d8 <argp_failure@@Base+0x22d8>
   1c29c:	b	1c354 <argp_failure@@Base+0x2454>
   1c2a0:	cmp	r7, #1
   1c2a4:	blt	1c344 <argp_failure@@Base+0x2444>
   1c2a8:	mov	r4, #0
   1c2ac:	cmp	r7, #3
   1c2b0:	bls	1c310 <argp_failure@@Base+0x2410>
   1c2b4:	add	r1, sl, r3, lsl #2
   1c2b8:	add	r0, sl, r2, lsl #2
   1c2bc:	cmp	r0, r1
   1c2c0:	bcs	1c2e4 <argp_failure@@Base+0x23e4>
   1c2c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c2c8:	ldr	r6, [sp, #40]	; 0x28
   1c2cc:	add	r1, r1, r3
   1c2d0:	add	r1, r1, r2
   1c2d4:	add	r1, r6, r1, lsl #2
   1c2d8:	ldr	r6, [fp, #-32]	; 0xffffffe0
   1c2dc:	cmp	r6, r1
   1c2e0:	bcc	1c310 <argp_failure@@Base+0x2410>
   1c2e4:	ldr	r6, [fp, #-32]	; 0xffffffe0
   1c2e8:	bic	r4, r7, #3
   1c2ec:	mov	r1, r4
   1c2f0:	vld1.32	{d16-d17}, [r6]
   1c2f4:	vld1.32	{d18-d19}, [r0]
   1c2f8:	subs	r1, r1, #4
   1c2fc:	vst1.32	{d16-d17}, [r0]!
   1c300:	vst1.32	{d18-d19}, [r6]!
   1c304:	bne	1c2f0 <argp_failure@@Base+0x23f0>
   1c308:	cmp	r7, r4
   1c30c:	beq	1c344 <argp_failure@@Base+0x2444>
   1c310:	ldr	r1, [sp, #44]	; 0x2c
   1c314:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c318:	add	r6, r4, r2
   1c31c:	add	r1, r1, r3
   1c320:	add	r0, r0, r4, lsl #2
   1c324:	sub	r1, r1, r4
   1c328:	add	r4, sl, r6, lsl #2
   1c32c:	ldr	r6, [r4]
   1c330:	ldr	r5, [r0]
   1c334:	subs	r1, r1, #1
   1c338:	str	r5, [r4], #4
   1c33c:	str	r6, [r0], #4
   1c340:	bne	1c32c <argp_failure@@Base+0x242c>
   1c344:	add	r2, r7, r2
   1c348:	cmp	r3, r8
   1c34c:	cmpgt	r8, r2
   1c350:	bgt	1c1d8 <argp_failure@@Base+0x22d8>
   1c354:	ldr	r0, [sp, #36]	; 0x24
   1c358:	ldr	r4, [sp, #28]
   1c35c:	ldr	r6, [sp, #24]
   1c360:	ldr	r2, [fp, #16]
   1c364:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c368:	ldr	r7, [sp, #20]
   1c36c:	add	r0, r0, r9
   1c370:	mov	r1, r4
   1c374:	sub	r0, r0, r8
   1c378:	str	r0, [r6]
   1c37c:	mov	r5, r0
   1c380:	str	r9, [r1]
   1c384:	mov	r8, r9
   1c388:	cmp	r9, r3
   1c38c:	blt	1c084 <argp_failure@@Base+0x2184>
   1c390:	mov	r9, r8
   1c394:	str	r8, [r4]
   1c398:	cmp	r9, r3
   1c39c:	beq	1c68c <argp_failure@@Base+0x278c>
   1c3a0:	ldr	r0, [sl, r9, lsl #2]
   1c3a4:	movw	r1, #58987	; 0xe66b
   1c3a8:	str	r3, [fp, #-40]	; 0xffffffd8
   1c3ac:	movt	r1, #1
   1c3b0:	bl	11ab4 <strcmp@plt>
   1c3b4:	cmp	r0, #0
   1c3b8:	beq	1c450 <argp_failure@@Base+0x2550>
   1c3bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c3c0:	ldr	r2, [fp, #16]
   1c3c4:	cmp	r9, r3
   1c3c8:	beq	1c68c <argp_failure@@Base+0x278c>
   1c3cc:	ldr	r0, [sl, r9, lsl #2]
   1c3d0:	mvn	r6, #0
   1c3d4:	ldrb	r1, [r0]
   1c3d8:	cmp	r1, #45	; 0x2d
   1c3dc:	bne	1c4a8 <argp_failure@@Base+0x25a8>
   1c3e0:	mov	r4, r0
   1c3e4:	ldrb	r1, [r4, #1]!
   1c3e8:	cmp	r1, #0
   1c3ec:	beq	1c4a8 <argp_failure@@Base+0x25a8>
   1c3f0:	ldr	r6, [sp, #48]	; 0x30
   1c3f4:	cmp	r6, #0
   1c3f8:	beq	1c6c4 <argp_failure@@Base+0x27c4>
   1c3fc:	ldr	r5, [fp, #12]
   1c400:	ldr	r7, [sp, #32]
   1c404:	cmp	r1, #45	; 0x2d
   1c408:	bne	1c6cc <argp_failure@@Base+0x27cc>
   1c40c:	add	r0, r0, #2
   1c410:	mov	r1, sl
   1c414:	str	r0, [r2, #20]
   1c418:	ldr	r0, [fp, #8]
   1c41c:	stm	sp, {r0, r5}
   1c420:	str	r2, [sp, #8]
   1c424:	mov	r2, r7
   1c428:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c42c:	str	r0, [sp, #12]
   1c430:	movw	r0, #58987	; 0xe66b
   1c434:	movt	r0, #1
   1c438:	str	r0, [sp, #16]
   1c43c:	mov	r0, r3
   1c440:	mov	r3, r6
   1c444:	bl	1c87c <argp_failure@@Base+0x297c>
   1c448:	sub	sp, fp, #28
   1c44c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c450:	ldr	r2, [fp, #16]
   1c454:	add	r3, r9, #1
   1c458:	cmp	r5, r8
   1c45c:	cmpne	r8, r3
   1c460:	str	r3, [r2]
   1c464:	bne	1c4c8 <argp_failure@@Base+0x25c8>
   1c468:	cmp	r5, r8
   1c46c:	ldr	r8, [fp, #-40]	; 0xffffffd8
   1c470:	mov	r1, r6
   1c474:	mov	r0, r3
   1c478:	beq	1c67c <argp_failure@@Base+0x277c>
   1c47c:	b	1c684 <argp_failure@@Base+0x2784>
   1c480:	cmp	r1, #58	; 0x3a
   1c484:	bne	1c698 <argp_failure@@Base+0x2798>
   1c488:	ldrb	r0, [r0, #2]
   1c48c:	ldrb	r1, [r8]
   1c490:	cmp	r0, #58	; 0x3a
   1c494:	bne	1c6ac <argp_failure@@Base+0x27ac>
   1c498:	cmp	r1, #0
   1c49c:	bne	1c6b4 <argp_failure@@Base+0x27b4>
   1c4a0:	mov	r0, #0
   1c4a4:	b	1c7ec <argp_failure@@Base+0x28ec>
   1c4a8:	cmp	r7, #0
   1c4ac:	strne	r0, [r2, #12]
   1c4b0:	addne	r0, r9, #1
   1c4b4:	movne	r6, #1
   1c4b8:	strne	r0, [r2]
   1c4bc:	mov	r0, r6
   1c4c0:	sub	sp, fp, #28
   1c4c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c4c8:	cmp	r9, r8
   1c4cc:	str	r3, [fp, #-36]	; 0xffffffdc
   1c4d0:	str	r6, [sp, #24]
   1c4d4:	str	r5, [sp, #36]	; 0x24
   1c4d8:	str	r4, [sp, #28]
   1c4dc:	blt	1c658 <argp_failure@@Base+0x2758>
   1c4e0:	ldr	r0, [sp, #36]	; 0x24
   1c4e4:	cmp	r0, r8
   1c4e8:	bge	1c658 <argp_failure@@Base+0x2758>
   1c4ec:	sub	r0, sl, r8, lsl #2
   1c4f0:	ldr	r7, [sp, #36]	; 0x24
   1c4f4:	add	r9, sl, r8, lsl #2
   1c4f8:	str	r0, [fp, #-44]	; 0xffffffd4
   1c4fc:	rsb	r0, r8, #0
   1c500:	str	r0, [fp, #-32]	; 0xffffffe0
   1c504:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c508:	sub	r4, r8, r7
   1c50c:	sub	r3, r0, r8
   1c510:	cmp	r3, r4
   1c514:	ble	1c5b4 <argp_failure@@Base+0x26b4>
   1c518:	sub	r3, r0, r4
   1c51c:	cmp	r4, #1
   1c520:	blt	1c5a0 <argp_failure@@Base+0x26a0>
   1c524:	mov	r1, #0
   1c528:	cmp	r4, #4
   1c52c:	bcc	1c570 <argp_failure@@Base+0x2670>
   1c530:	add	r2, sl, r0, lsl #2
   1c534:	add	lr, sl, r7, lsl #2
   1c538:	add	ip, sl, r3, lsl #2
   1c53c:	cmp	lr, r2
   1c540:	cmpcc	ip, r9
   1c544:	bcc	1c570 <argp_failure@@Base+0x2670>
   1c548:	bic	r1, r4, #3
   1c54c:	mov	r2, r1
   1c550:	vld1.32	{d16-d17}, [ip]
   1c554:	vld1.32	{d18-d19}, [lr]
   1c558:	subs	r2, r2, #4
   1c55c:	vst1.32	{d16-d17}, [lr]!
   1c560:	vst1.32	{d18-d19}, [ip]!
   1c564:	bne	1c550 <argp_failure@@Base+0x2650>
   1c568:	cmp	r4, r1
   1c56c:	beq	1c5a0 <argp_failure@@Base+0x26a0>
   1c570:	add	r0, r7, r0
   1c574:	sub	r2, r8, r1
   1c578:	add	r1, r1, r7
   1c57c:	add	r1, sl, r1, lsl #2
   1c580:	add	r0, sl, r0, lsl #2
   1c584:	ldr	r6, [r0, -r2, lsl #2]
   1c588:	ldr	r5, [r1]
   1c58c:	str	r6, [r1], #4
   1c590:	str	r5, [r0, -r2, lsl #2]
   1c594:	sub	r2, r2, #1
   1c598:	cmp	r7, r2
   1c59c:	bne	1c584 <argp_failure@@Base+0x2684>
   1c5a0:	mov	r0, r3
   1c5a4:	cmp	r0, r8
   1c5a8:	cmpgt	r8, r7
   1c5ac:	bgt	1c508 <argp_failure@@Base+0x2608>
   1c5b0:	b	1c658 <argp_failure@@Base+0x2758>
   1c5b4:	cmp	r3, #1
   1c5b8:	blt	1c648 <argp_failure@@Base+0x2748>
   1c5bc:	mov	r4, #0
   1c5c0:	cmp	r3, #3
   1c5c4:	bls	1c614 <argp_failure@@Base+0x2714>
   1c5c8:	add	r2, sl, r0, lsl #2
   1c5cc:	add	r1, sl, r7, lsl #2
   1c5d0:	cmp	r1, r2
   1c5d4:	ldrcc	r6, [fp, #-44]	; 0xffffffd4
   1c5d8:	addcc	r2, r7, r0
   1c5dc:	addcc	r2, r6, r2, lsl #2
   1c5e0:	cmpcc	r9, r2
   1c5e4:	bcc	1c614 <argp_failure@@Base+0x2714>
   1c5e8:	bic	r4, r3, #3
   1c5ec:	mov	r6, r9
   1c5f0:	mov	r2, r4
   1c5f4:	vld1.32	{d16-d17}, [r6]
   1c5f8:	vld1.32	{d18-d19}, [r1]
   1c5fc:	subs	r2, r2, #4
   1c600:	vst1.32	{d16-d17}, [r1]!
   1c604:	vst1.32	{d18-d19}, [r6]!
   1c608:	bne	1c5f4 <argp_failure@@Base+0x26f4>
   1c60c:	cmp	r3, r4
   1c610:	beq	1c648 <argp_failure@@Base+0x2748>
   1c614:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c618:	add	r2, r4, r7
   1c61c:	add	r6, r8, r4
   1c620:	add	r2, sl, r2, lsl #2
   1c624:	add	r1, r1, r0
   1c628:	sub	r1, r1, r4
   1c62c:	add	r4, sl, r6, lsl #2
   1c630:	ldr	r6, [r2]
   1c634:	ldr	r5, [r4]
   1c638:	subs	r1, r1, #1
   1c63c:	str	r5, [r2], #4
   1c640:	str	r6, [r4], #4
   1c644:	bne	1c630 <argp_failure@@Base+0x2730>
   1c648:	add	r7, r3, r7
   1c64c:	cmp	r0, r8
   1c650:	cmpgt	r8, r7
   1c654:	bgt	1c508 <argp_failure@@Base+0x2608>
   1c658:	ldr	r0, [sp, #36]	; 0x24
   1c65c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c660:	ldr	r1, [sp, #24]
   1c664:	ldr	r2, [fp, #16]
   1c668:	add	r0, r0, r3
   1c66c:	sub	r0, r0, r8
   1c670:	ldr	r8, [fp, #-40]	; 0xffffffd8
   1c674:	str	r0, [r1]
   1c678:	ldr	r1, [sp, #28]
   1c67c:	mov	r5, r0
   1c680:	str	r3, [r1]
   1c684:	str	r8, [r2]
   1c688:	str	r8, [r2, #32]
   1c68c:	cmp	r5, r8
   1c690:	mvn	r6, #0
   1c694:	strne	r5, [r2]
   1c698:	mov	r0, r6
   1c69c:	sub	sp, fp, #28
   1c6a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c6a4:	mov	r0, #1
   1c6a8:	b	1bfec <argp_failure@@Base+0x20ec>
   1c6ac:	cmp	r1, #0
   1c6b0:	beq	1c738 <argp_failure@@Base+0x2838>
   1c6b4:	add	r0, r9, #1
   1c6b8:	str	r8, [r3, #12]
   1c6bc:	str	r0, [r3]
   1c6c0:	b	1c7f0 <argp_failure@@Base+0x28f0>
   1c6c4:	ldr	r7, [sp, #32]
   1c6c8:	b	1c81c <argp_failure@@Base+0x291c>
   1c6cc:	cmp	r5, #0
   1c6d0:	beq	1c81c <argp_failure@@Base+0x291c>
   1c6d4:	ldrb	r0, [r0, #2]
   1c6d8:	cmp	r0, #0
   1c6dc:	beq	1c804 <argp_failure@@Base+0x2904>
   1c6e0:	ldr	r1, [fp, #8]
   1c6e4:	str	r4, [r2, #20]
   1c6e8:	movw	r0, #58988	; 0xe66c
   1c6ec:	movt	r0, #1
   1c6f0:	stm	sp, {r1, r5}
   1c6f4:	str	r2, [sp, #8]
   1c6f8:	str	r0, [sp, #16]
   1c6fc:	mov	r0, r3
   1c700:	mov	r2, r7
   1c704:	mov	r3, r6
   1c708:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c70c:	str	r1, [sp, #12]
   1c710:	mov	r1, sl
   1c714:	bl	1c87c <argp_failure@@Base+0x297c>
   1c718:	ldr	r2, [fp, #16]
   1c71c:	mov	r6, r0
   1c720:	cmn	r0, #1
   1c724:	bne	1c698 <argp_failure@@Base+0x2798>
   1c728:	ldr	r9, [r2]
   1c72c:	ldr	r0, [sl, r9, lsl #2]
   1c730:	add	r4, r0, #1
   1c734:	b	1c81c <argp_failure@@Base+0x291c>
   1c738:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c73c:	cmp	r9, r0
   1c740:	bne	1c7e0 <argp_failure@@Base+0x28e0>
   1c744:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c748:	cmp	r0, #0
   1c74c:	bne	1c850 <argp_failure@@Base+0x2950>
   1c750:	str	r6, [r3, #8]
   1c754:	ldrb	r6, [r7]
   1c758:	cmp	r6, #58	; 0x3a
   1c75c:	movwne	r6, #63	; 0x3f
   1c760:	b	1c7f0 <argp_failure@@Base+0x28f0>
   1c764:	movw	r0, #62392	; 0xf3b8
   1c768:	ldr	r2, [sl]
   1c76c:	movw	r1, #60872	; 0xedc8
   1c770:	mov	r4, r3
   1c774:	mov	r3, r6
   1c778:	movt	r0, #2
   1c77c:	movt	r1, #1
   1c780:	ldr	r0, [r0]
   1c784:	bl	11d60 <fprintf@plt>
   1c788:	mov	r3, r4
   1c78c:	b	1c104 <argp_failure@@Base+0x2204>
   1c790:	ldr	r8, [sl, r9, lsl #2]
   1c794:	ldr	r2, [fp, #8]
   1c798:	mov	r0, #0
   1c79c:	str	r8, [r3, #12]
   1c7a0:	movw	r1, #60941	; 0xee0d
   1c7a4:	str	r0, [r3, #12]
   1c7a8:	str	r8, [r3, #20]
   1c7ac:	movt	r1, #1
   1c7b0:	str	r2, [sp]
   1c7b4:	stmib	sp, {r0, r3}
   1c7b8:	str	r1, [sp, #16]
   1c7bc:	mov	r1, sl
   1c7c0:	mov	r2, r7
   1c7c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c7c8:	ldr	r3, [sp, #48]	; 0x30
   1c7cc:	str	r0, [sp, #12]
   1c7d0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c7d4:	bl	1c87c <argp_failure@@Base+0x297c>
   1c7d8:	sub	sp, fp, #28
   1c7dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c7e0:	add	r0, r9, #1
   1c7e4:	str	r0, [r3]
   1c7e8:	ldr	r0, [sl, r9, lsl #2]
   1c7ec:	str	r0, [r3, #12]
   1c7f0:	mov	r0, #0
   1c7f4:	str	r0, [r3, #20]
   1c7f8:	mov	r0, r6
   1c7fc:	sub	sp, fp, #28
   1c800:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c804:	mov	r0, r7
   1c808:	bl	11d48 <strchr@plt>
   1c80c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c810:	ldr	r2, [fp, #16]
   1c814:	cmp	r0, #0
   1c818:	beq	1c6e0 <argp_failure@@Base+0x27e0>
   1c81c:	str	r4, [r2, #20]
   1c820:	b	1c0b8 <argp_failure@@Base+0x21b8>
   1c824:	movw	r0, #62392	; 0xf3b8
   1c828:	ldr	r2, [sl]
   1c82c:	movw	r1, #60900	; 0xede4
   1c830:	mov	r4, r3
   1c834:	mov	r3, r6
   1c838:	movt	r0, #2
   1c83c:	movt	r1, #1
   1c840:	ldr	r0, [r0]
   1c844:	bl	11d60 <fprintf@plt>
   1c848:	mov	r3, r4
   1c84c:	b	1c160 <argp_failure@@Base+0x2260>
   1c850:	movw	r0, #62392	; 0xf3b8
   1c854:	ldr	r2, [sl]
   1c858:	movw	r1, #60900	; 0xede4
   1c85c:	mov	r4, r3
   1c860:	mov	r3, r6
   1c864:	movt	r0, #2
   1c868:	movt	r1, #1
   1c86c:	ldr	r0, [r0]
   1c870:	bl	11d60 <fprintf@plt>
   1c874:	mov	r3, r4
   1c878:	b	1c750 <argp_failure@@Base+0x2850>
   1c87c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c880:	add	fp, sp, #28
   1c884:	sub	sp, sp, #44	; 0x2c
   1c888:	str	r0, [sp, #8]
   1c88c:	ldr	r0, [fp, #16]
   1c890:	str	r2, [sp, #12]
   1c894:	str	r1, [sp, #16]
   1c898:	ldr	r8, [r0, #20]
   1c89c:	mov	r9, r8
   1c8a0:	ldrb	r0, [r9]
   1c8a4:	cmp	r0, #0
   1c8a8:	cmpne	r0, #61	; 0x3d
   1c8ac:	beq	1c8c4 <argp_failure@@Base+0x29c4>
   1c8b0:	add	r9, r9, #1
   1c8b4:	ldrb	r0, [r9]
   1c8b8:	cmp	r0, #0
   1c8bc:	cmpne	r0, #61	; 0x3d
   1c8c0:	bne	1c8b0 <argp_failure@@Base+0x29b0>
   1c8c4:	ldr	sl, [r3]
   1c8c8:	mvn	r0, #0
   1c8cc:	str	r0, [sp, #24]
   1c8d0:	cmp	sl, #0
   1c8d4:	beq	1ca78 <argp_failure@@Base+0x2b78>
   1c8d8:	sub	r0, r9, r8
   1c8dc:	mov	r4, #0
   1c8e0:	mov	r6, sl
   1c8e4:	mov	r7, r3
   1c8e8:	str	r3, [sp, #28]
   1c8ec:	str	r0, [fp, #-32]	; 0xffffffe0
   1c8f0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c8f4:	mov	r0, r6
   1c8f8:	mov	r1, r8
   1c8fc:	bl	11f28 <strncmp@plt>
   1c900:	cmp	r0, #0
   1c904:	bne	1c91c <argp_failure@@Base+0x2a1c>
   1c908:	mov	r0, r6
   1c90c:	bl	11d30 <strlen@plt>
   1c910:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c914:	cmp	r1, r0
   1c918:	beq	1ca94 <argp_failure@@Base+0x2b94>
   1c91c:	ldr	r6, [r7, #16]!
   1c920:	add	r4, r4, #1
   1c924:	cmp	r6, #0
   1c928:	bne	1c8f0 <argp_failure@@Base+0x29f0>
   1c92c:	cmp	sl, #0
   1c930:	beq	1ca9c <argp_failure@@Base+0x2b9c>
   1c934:	ldr	r0, [fp, #12]
   1c938:	cmp	r0, #0
   1c93c:	beq	1cb1c <argp_failure@@Base+0x2c1c>
   1c940:	ldr	r0, [fp, #20]
   1c944:	cmp	r0, #0
   1c948:	beq	1ce40 <argp_failure@@Base+0x2f40>
   1c94c:	mov	r0, #0
   1c950:	ldr	r6, [sp, #28]
   1c954:	mov	r5, #0
   1c958:	mov	r7, #0
   1c95c:	str	r0, [sp, #32]
   1c960:	mvn	r0, #0
   1c964:	str	r0, [sp, #24]
   1c968:	mov	r0, #0
   1c96c:	str	r0, [sp, #4]
   1c970:	mov	r0, #0
   1c974:	str	r0, [sp, #20]
   1c978:	b	1c98c <argp_failure@@Base+0x2a8c>
   1c97c:	ldr	r0, [fp, #16]
   1c980:	add	r1, r1, #1
   1c984:	mov	r5, r1
   1c988:	ldr	r8, [r0, #20]
   1c98c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c990:	mov	r0, sl
   1c994:	mov	r1, r8
   1c998:	bl	11f28 <strncmp@plt>
   1c99c:	cmp	r0, #0
   1c9a0:	beq	1c9b8 <argp_failure@@Base+0x2ab8>
   1c9a4:	mov	r1, r5
   1c9a8:	ldr	sl, [r6, #16]!
   1c9ac:	cmp	sl, #0
   1c9b0:	bne	1c97c <argp_failure@@Base+0x2a7c>
   1c9b4:	b	1ccd4 <argp_failure@@Base+0x2dd4>
   1c9b8:	cmp	r7, #0
   1c9bc:	beq	1ca38 <argp_failure@@Base+0x2b38>
   1c9c0:	ldr	r0, [sp, #32]
   1c9c4:	mov	r1, r5
   1c9c8:	cmp	r0, #0
   1c9cc:	bne	1c9a8 <argp_failure@@Base+0x2aa8>
   1c9d0:	ldr	r8, [sp, #20]
   1c9d4:	cmp	r8, #0
   1c9d8:	bne	1ca14 <argp_failure@@Base+0x2b14>
   1c9dc:	mov	r0, r4
   1c9e0:	bl	18548 <argp_parse@@Base+0x1b38>
   1c9e4:	cmp	r0, #0
   1c9e8:	beq	1ca54 <argp_failure@@Base+0x2b54>
   1c9ec:	mov	r1, #0
   1c9f0:	mov	r2, r4
   1c9f4:	mov	r8, r0
   1c9f8:	bl	11da8 <memset@plt>
   1c9fc:	ldr	r0, [sp, #24]
   1ca00:	mov	r1, #1
   1ca04:	mov	r2, #1
   1ca08:	str	r1, [sp, #4]
   1ca0c:	mov	r1, r5
   1ca10:	strb	r2, [r8, r0]
   1ca14:	mov	r0, #1
   1ca18:	str	r8, [sp, #20]
   1ca1c:	strb	r0, [r8, r1]
   1ca20:	mov	r0, #0
   1ca24:	str	r0, [sp, #32]
   1ca28:	ldr	sl, [r6, #16]!
   1ca2c:	cmp	sl, #0
   1ca30:	bne	1c97c <argp_failure@@Base+0x2a7c>
   1ca34:	b	1ccd4 <argp_failure@@Base+0x2dd4>
   1ca38:	mov	r7, r6
   1ca3c:	mov	r1, r5
   1ca40:	str	r5, [sp, #24]
   1ca44:	ldr	sl, [r6, #16]!
   1ca48:	cmp	sl, #0
   1ca4c:	bne	1c97c <argp_failure@@Base+0x2a7c>
   1ca50:	b	1ccd4 <argp_failure@@Base+0x2dd4>
   1ca54:	mov	r0, #1
   1ca58:	mov	r1, r5
   1ca5c:	str	r0, [sp, #32]
   1ca60:	mov	r0, #0
   1ca64:	str	r0, [sp, #20]
   1ca68:	ldr	sl, [r6, #16]!
   1ca6c:	cmp	sl, #0
   1ca70:	bne	1c97c <argp_failure@@Base+0x2a7c>
   1ca74:	b	1ccd4 <argp_failure@@Base+0x2dd4>
   1ca78:	mov	r0, #0
   1ca7c:	mov	r4, #0
   1ca80:	mov	r7, #0
   1ca84:	mov	r1, #0
   1ca88:	mov	r8, #0
   1ca8c:	mov	r6, r3
   1ca90:	b	1cab0 <argp_failure@@Base+0x2bb0>
   1ca94:	str	r4, [sp, #24]
   1ca98:	b	1ccf8 <argp_failure@@Base+0x2df8>
   1ca9c:	ldr	r6, [sp, #28]
   1caa0:	mov	r0, #0
   1caa4:	mov	r7, #0
   1caa8:	mov	r1, #0
   1caac:	mov	r8, #0
   1cab0:	str	r0, [sp, #32]
   1cab4:	cmp	r1, #0
   1cab8:	ldreq	r0, [sp, #32]
   1cabc:	cmpeq	r0, #0
   1cac0:	beq	1ccf0 <argp_failure@@Base+0x2df0>
   1cac4:	ldr	r0, [fp, #20]
   1cac8:	cmp	r0, #0
   1cacc:	bne	1cf20 <argp_failure@@Base+0x3020>
   1cad0:	cmp	r8, #0
   1cad4:	beq	1cae0 <argp_failure@@Base+0x2be0>
   1cad8:	mov	r0, r1
   1cadc:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1cae0:	ldr	r0, [fp, #16]
   1cae4:	ldr	r4, [r0, #20]
   1cae8:	mov	r5, r0
   1caec:	mov	r0, r4
   1caf0:	bl	11d30 <strlen@plt>
   1caf4:	mov	r1, #0
   1caf8:	add	r0, r4, r0
   1cafc:	str	r1, [r5, #8]
   1cb00:	str	r0, [r5, #20]
   1cb04:	ldr	r0, [r5]
   1cb08:	add	r0, r0, #1
   1cb0c:	str	r0, [r5]
   1cb10:	mov	r0, #63	; 0x3f
   1cb14:	sub	sp, fp, #28
   1cb18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb1c:	mov	r0, #0
   1cb20:	mov	r6, #0
   1cb24:	mov	r7, #0
   1cb28:	str	r0, [sp, #36]	; 0x24
   1cb2c:	mvn	r0, #0
   1cb30:	str	r0, [sp, #24]
   1cb34:	mov	r0, #0
   1cb38:	str	r0, [sp, #32]
   1cb3c:	mov	r0, #0
   1cb40:	str	r0, [sp, #4]
   1cb44:	mov	r0, #0
   1cb48:	str	r0, [sp, #20]
   1cb4c:	b	1cb64 <argp_failure@@Base+0x2c64>
   1cb50:	ldr	r0, [fp, #16]
   1cb54:	add	r3, r3, #16
   1cb58:	add	r6, r6, #1
   1cb5c:	str	r3, [sp, #36]	; 0x24
   1cb60:	ldr	r8, [r0, #20]
   1cb64:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1cb68:	mov	r0, sl
   1cb6c:	mov	r1, r8
   1cb70:	bl	11f28 <strncmp@plt>
   1cb74:	cmp	r0, #0
   1cb78:	beq	1cb98 <argp_failure@@Base+0x2c98>
   1cb7c:	ldr	r5, [sp, #28]
   1cb80:	ldr	r3, [sp, #36]	; 0x24
   1cb84:	add	r0, r5, r6, lsl #4
   1cb88:	ldr	sl, [r0, #16]
   1cb8c:	cmp	sl, #0
   1cb90:	bne	1cb50 <argp_failure@@Base+0x2c50>
   1cb94:	b	1ccd4 <argp_failure@@Base+0x2dd4>
   1cb98:	ldr	r5, [sp, #28]
   1cb9c:	ldr	r3, [sp, #36]	; 0x24
   1cba0:	cmp	r7, #0
   1cba4:	add	r0, r5, r3
   1cba8:	beq	1cc40 <argp_failure@@Base+0x2d40>
   1cbac:	ldr	r1, [r0, #4]
   1cbb0:	ldr	r2, [r7, #4]
   1cbb4:	cmp	r2, r1
   1cbb8:	bne	1cbcc <argp_failure@@Base+0x2ccc>
   1cbbc:	ldr	r1, [r0, #8]
   1cbc0:	ldr	r2, [r7, #8]
   1cbc4:	cmp	r2, r1
   1cbc8:	beq	1cc5c <argp_failure@@Base+0x2d5c>
   1cbcc:	ldr	r0, [sp, #32]
   1cbd0:	cmp	r0, #0
   1cbd4:	bne	1cb84 <argp_failure@@Base+0x2c84>
   1cbd8:	ldr	r0, [fp, #20]
   1cbdc:	cmp	r0, #0
   1cbe0:	beq	1cc7c <argp_failure@@Base+0x2d7c>
   1cbe4:	ldr	r8, [sp, #20]
   1cbe8:	mov	r0, #0
   1cbec:	str	r0, [sp, #32]
   1cbf0:	cmp	r8, #0
   1cbf4:	bne	1cc90 <argp_failure@@Base+0x2d90>
   1cbf8:	mov	r0, r4
   1cbfc:	bl	18548 <argp_parse@@Base+0x1b38>
   1cc00:	cmp	r0, #0
   1cc04:	beq	1ccb0 <argp_failure@@Base+0x2db0>
   1cc08:	mov	r8, r0
   1cc0c:	mov	r0, #0
   1cc10:	mov	r1, #0
   1cc14:	mov	r2, r4
   1cc18:	str	r0, [sp, #32]
   1cc1c:	mov	r0, r8
   1cc20:	bl	11da8 <memset@plt>
   1cc24:	ldr	r3, [sp, #36]	; 0x24
   1cc28:	ldr	r0, [sp, #24]
   1cc2c:	mov	r2, #1
   1cc30:	mov	r1, #1
   1cc34:	str	r1, [sp, #4]
   1cc38:	strb	r2, [r8, r0]
   1cc3c:	b	1cc90 <argp_failure@@Base+0x2d90>
   1cc40:	mov	r7, r0
   1cc44:	str	r6, [sp, #24]
   1cc48:	add	r0, r5, r6, lsl #4
   1cc4c:	ldr	sl, [r0, #16]
   1cc50:	cmp	sl, #0
   1cc54:	bne	1cb50 <argp_failure@@Base+0x2c50>
   1cc58:	b	1ccd4 <argp_failure@@Base+0x2dd4>
   1cc5c:	ldr	r1, [sp, #32]
   1cc60:	cmp	r1, #0
   1cc64:	bne	1cb84 <argp_failure@@Base+0x2c84>
   1cc68:	ldr	r0, [r0, #12]
   1cc6c:	ldr	r1, [r7, #12]
   1cc70:	cmp	r1, r0
   1cc74:	bne	1cbd8 <argp_failure@@Base+0x2cd8>
   1cc78:	b	1cb84 <argp_failure@@Base+0x2c84>
   1cc7c:	ldr	r8, [sp, #20]
   1cc80:	mov	r0, #1
   1cc84:	str	r0, [sp, #32]
   1cc88:	cmp	r8, #0
   1cc8c:	beq	1ccbc <argp_failure@@Base+0x2dbc>
   1cc90:	mov	r0, #1
   1cc94:	str	r8, [sp, #20]
   1cc98:	strb	r0, [r8, r6]
   1cc9c:	add	r0, r5, r6, lsl #4
   1cca0:	ldr	sl, [r0, #16]
   1cca4:	cmp	sl, #0
   1cca8:	bne	1cb50 <argp_failure@@Base+0x2c50>
   1ccac:	b	1ccd4 <argp_failure@@Base+0x2dd4>
   1ccb0:	ldr	r3, [sp, #36]	; 0x24
   1ccb4:	mov	r0, #1
   1ccb8:	str	r0, [sp, #32]
   1ccbc:	mov	r0, #0
   1ccc0:	str	r0, [sp, #20]
   1ccc4:	add	r0, r5, r6, lsl #4
   1ccc8:	ldr	sl, [r0, #16]
   1cccc:	cmp	sl, #0
   1ccd0:	bne	1cb50 <argp_failure@@Base+0x2c50>
   1ccd4:	ldr	r6, [sp, #28]
   1ccd8:	ldr	r1, [sp, #20]
   1ccdc:	ldr	r8, [sp, #4]
   1cce0:	cmp	r1, #0
   1cce4:	ldreq	r0, [sp, #32]
   1cce8:	cmpeq	r0, #0
   1ccec:	bne	1cac4 <argp_failure@@Base+0x2bc4>
   1ccf0:	cmp	r7, #0
   1ccf4:	beq	1cd9c <argp_failure@@Base+0x2e9c>
   1ccf8:	ldr	r1, [fp, #16]
   1ccfc:	mov	r0, #0
   1cd00:	str	r0, [r1, #20]
   1cd04:	mov	r2, r1
   1cd08:	ldr	r1, [r1]
   1cd0c:	add	r0, r1, #1
   1cd10:	str	r0, [r2]
   1cd14:	ldrb	r3, [r9]
   1cd18:	ldr	r2, [r7, #4]
   1cd1c:	cmp	r3, #0
   1cd20:	beq	1cd3c <argp_failure@@Base+0x2e3c>
   1cd24:	cmp	r2, #0
   1cd28:	beq	1ce1c <argp_failure@@Base+0x2f1c>
   1cd2c:	ldr	r1, [fp, #16]
   1cd30:	add	r0, r9, #1
   1cd34:	str	r0, [r1, #12]
   1cd38:	b	1cd68 <argp_failure@@Base+0x2e68>
   1cd3c:	cmp	r2, #1
   1cd40:	bne	1cd68 <argp_failure@@Base+0x2e68>
   1cd44:	ldr	r2, [sp, #8]
   1cd48:	cmp	r0, r2
   1cd4c:	bge	1cef0 <argp_failure@@Base+0x2ff0>
   1cd50:	ldr	r2, [fp, #16]
   1cd54:	add	r1, r1, #2
   1cd58:	str	r1, [r2]
   1cd5c:	ldr	r1, [sp, #16]
   1cd60:	ldr	r0, [r1, r0, lsl #2]
   1cd64:	str	r0, [r2, #12]
   1cd68:	ldr	r0, [fp, #8]
   1cd6c:	cmp	r0, #0
   1cd70:	ldrne	r1, [sp, #24]
   1cd74:	strne	r1, [r0]
   1cd78:	ldr	r1, [r7, #8]
   1cd7c:	ldr	r0, [r7, #12]
   1cd80:	cmp	r1, #0
   1cd84:	strne	r0, [r1]
   1cd88:	movne	r0, #0
   1cd8c:	subne	sp, fp, #28
   1cd90:	popne	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cd94:	sub	sp, fp, #28
   1cd98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cd9c:	ldr	r0, [fp, #12]
   1cda0:	cmp	r0, #0
   1cda4:	beq	1cde8 <argp_failure@@Base+0x2ee8>
   1cda8:	ldr	r0, [fp, #16]
   1cdac:	ldr	r1, [sp, #16]
   1cdb0:	ldr	r0, [r0]
   1cdb4:	ldr	r0, [r1, r0, lsl #2]
   1cdb8:	ldrb	r0, [r0, #1]
   1cdbc:	cmp	r0, #45	; 0x2d
   1cdc0:	beq	1cde8 <argp_failure@@Base+0x2ee8>
   1cdc4:	ldr	r0, [fp, #16]
   1cdc8:	ldr	r0, [r0, #20]
   1cdcc:	ldrb	r1, [r0]
   1cdd0:	ldr	r0, [sp, #12]
   1cdd4:	bl	11d48 <strchr@plt>
   1cdd8:	mov	r1, r0
   1cddc:	mvn	r0, #0
   1cde0:	cmp	r1, #0
   1cde4:	bne	1cf18 <argp_failure@@Base+0x3018>
   1cde8:	ldr	r0, [fp, #20]
   1cdec:	cmp	r0, #0
   1cdf0:	bne	1d018 <argp_failure@@Base+0x3118>
   1cdf4:	ldr	r1, [fp, #16]
   1cdf8:	mov	r0, #0
   1cdfc:	str	r0, [r1, #20]
   1ce00:	str	r0, [r1, #8]
   1ce04:	ldr	r0, [r1]
   1ce08:	add	r0, r0, #1
   1ce0c:	str	r0, [r1]
   1ce10:	mov	r0, #63	; 0x3f
   1ce14:	sub	sp, fp, #28
   1ce18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ce1c:	ldr	r0, [fp, #20]
   1ce20:	cmp	r0, #0
   1ce24:	bne	1d04c <argp_failure@@Base+0x314c>
   1ce28:	ldr	r0, [r7, #12]
   1ce2c:	ldr	r1, [fp, #16]
   1ce30:	str	r0, [r1, #8]
   1ce34:	mov	r0, #63	; 0x3f
   1ce38:	sub	sp, fp, #28
   1ce3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ce40:	ldr	r5, [sp, #28]
   1ce44:	mov	r0, #0
   1ce48:	mov	r6, #0
   1ce4c:	mov	r7, #0
   1ce50:	str	r0, [sp, #32]
   1ce54:	mvn	r0, #0
   1ce58:	str	r0, [sp, #24]
   1ce5c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1ce60:	mov	r0, sl
   1ce64:	mov	r1, r8
   1ce68:	bl	11f28 <strncmp@plt>
   1ce6c:	cmp	r0, #0
   1ce70:	beq	1ce88 <argp_failure@@Base+0x2f88>
   1ce74:	ldr	sl, [r5, #16]!
   1ce78:	add	r6, r6, #1
   1ce7c:	cmp	sl, #0
   1ce80:	bne	1ce5c <argp_failure@@Base+0x2f5c>
   1ce84:	b	1ced0 <argp_failure@@Base+0x2fd0>
   1ce88:	cmp	r7, #0
   1ce8c:	beq	1ceb4 <argp_failure@@Base+0x2fb4>
   1ce90:	ldr	r0, [sp, #32]
   1ce94:	cmp	r0, #0
   1ce98:	movweq	r0, #1
   1ce9c:	str	r0, [sp, #32]
   1cea0:	ldr	sl, [r5, #16]!
   1cea4:	add	r6, r6, #1
   1cea8:	cmp	sl, #0
   1ceac:	bne	1ce5c <argp_failure@@Base+0x2f5c>
   1ceb0:	b	1ced0 <argp_failure@@Base+0x2fd0>
   1ceb4:	mov	r7, r5
   1ceb8:	mov	r0, r6
   1cebc:	str	r6, [sp, #24]
   1cec0:	ldr	sl, [r5, #16]!
   1cec4:	add	r6, r6, #1
   1cec8:	cmp	sl, #0
   1cecc:	bne	1ce5c <argp_failure@@Base+0x2f5c>
   1ced0:	ldr	r6, [sp, #28]
   1ced4:	mov	r1, #0
   1ced8:	mov	r8, #0
   1cedc:	cmp	r1, #0
   1cee0:	ldreq	r0, [sp, #32]
   1cee4:	cmpeq	r0, #0
   1cee8:	bne	1cac4 <argp_failure@@Base+0x2bc4>
   1ceec:	b	1ccf0 <argp_failure@@Base+0x2df0>
   1cef0:	ldr	r0, [fp, #20]
   1cef4:	cmp	r0, #0
   1cef8:	bne	1d07c <argp_failure@@Base+0x317c>
   1cefc:	ldr	r0, [r7, #12]
   1cf00:	ldr	r1, [fp, #16]
   1cf04:	str	r0, [r1, #8]
   1cf08:	ldr	r0, [sp, #12]
   1cf0c:	ldrb	r0, [r0]
   1cf10:	cmp	r0, #58	; 0x3a
   1cf14:	movwne	r0, #63	; 0x3f
   1cf18:	sub	sp, fp, #28
   1cf1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cf20:	movw	sl, #62392	; 0xf3b8
   1cf24:	mov	r9, r1
   1cf28:	ldr	r1, [sp, #32]
   1cf2c:	movt	sl, #2
   1cf30:	ldr	r0, [sl]
   1cf34:	cmp	r1, #0
   1cf38:	beq	1cf70 <argp_failure@@Base+0x3070>
   1cf3c:	ldr	r1, [sp, #16]
   1cf40:	ldr	r3, [fp, #24]
   1cf44:	ldr	r2, [r1]
   1cf48:	ldr	r1, [fp, #16]
   1cf4c:	ldr	r1, [r1, #20]
   1cf50:	str	r1, [sp]
   1cf54:	movw	r1, #60961	; 0xee21
   1cf58:	movt	r1, #1
   1cf5c:	bl	11d60 <fprintf@plt>
   1cf60:	mov	r1, r9
   1cf64:	cmp	r8, #0
   1cf68:	bne	1cad8 <argp_failure@@Base+0x2bd8>
   1cf6c:	b	1cae0 <argp_failure@@Base+0x2be0>
   1cf70:	bl	11eb0 <flockfile@plt>
   1cf74:	ldr	r1, [fp, #16]
   1cf78:	ldr	r0, [sp, #16]
   1cf7c:	ldr	r5, [fp, #24]
   1cf80:	ldr	r1, [r1, #20]
   1cf84:	ldr	r2, [r0]
   1cf88:	ldr	r0, [sl]
   1cf8c:	mov	r3, r5
   1cf90:	str	r1, [sp]
   1cf94:	movw	r1, #60993	; 0xee41
   1cf98:	movt	r1, #1
   1cf9c:	bl	11d60 <fprintf@plt>
   1cfa0:	cmp	r4, #0
   1cfa4:	beq	1cff4 <argp_failure@@Base+0x30f4>
   1cfa8:	mov	r7, r9
   1cfac:	ldrb	r0, [r7]
   1cfb0:	cmp	r0, #0
   1cfb4:	bne	1cfcc <argp_failure@@Base+0x30cc>
   1cfb8:	add	r6, r6, #16
   1cfbc:	add	r7, r7, #1
   1cfc0:	subs	r4, r4, #1
   1cfc4:	bne	1cfac <argp_failure@@Base+0x30ac>
   1cfc8:	b	1cff4 <argp_failure@@Base+0x30f4>
   1cfcc:	ldr	r3, [r6]
   1cfd0:	ldr	r0, [sl]
   1cfd4:	movw	r1, #61040	; 0xee70
   1cfd8:	mov	r2, r5
   1cfdc:	movt	r1, #1
   1cfe0:	bl	11d60 <fprintf@plt>
   1cfe4:	add	r6, r6, #16
   1cfe8:	add	r7, r7, #1
   1cfec:	subs	r4, r4, #1
   1cff0:	bne	1cfac <argp_failure@@Base+0x30ac>
   1cff4:	ldr	r1, [sl]
   1cff8:	mov	r0, #10
   1cffc:	bl	11e5c <fputc@plt>
   1d000:	ldr	r0, [sl]
   1d004:	bl	11c34 <funlockfile@plt>
   1d008:	mov	r1, r9
   1d00c:	cmp	r8, #0
   1d010:	bne	1cad8 <argp_failure@@Base+0x2bd8>
   1d014:	b	1cae0 <argp_failure@@Base+0x2be0>
   1d018:	ldr	r1, [fp, #16]
   1d01c:	ldr	r0, [sp, #16]
   1d020:	ldr	r3, [fp, #24]
   1d024:	ldr	r2, [r0]
   1d028:	movw	r0, #62392	; 0xf3b8
   1d02c:	ldr	r1, [r1, #20]
   1d030:	movt	r0, #2
   1d034:	ldr	r0, [r0]
   1d038:	str	r1, [sp]
   1d03c:	movw	r1, #61048	; 0xee78
   1d040:	movt	r1, #1
   1d044:	bl	11d60 <fprintf@plt>
   1d048:	b	1cdf4 <argp_failure@@Base+0x2ef4>
   1d04c:	ldr	r0, [sp, #16]
   1d050:	ldr	r1, [r7]
   1d054:	ldr	r3, [fp, #24]
   1d058:	ldr	r2, [r0]
   1d05c:	movw	r0, #62392	; 0xf3b8
   1d060:	str	r1, [sp]
   1d064:	movw	r1, #61080	; 0xee98
   1d068:	movt	r0, #2
   1d06c:	movt	r1, #1
   1d070:	ldr	r0, [r0]
   1d074:	bl	11d60 <fprintf@plt>
   1d078:	b	1ce28 <argp_failure@@Base+0x2f28>
   1d07c:	ldr	r0, [sp, #16]
   1d080:	ldr	r1, [r7]
   1d084:	ldr	r3, [fp, #24]
   1d088:	ldr	r2, [r0]
   1d08c:	movw	r0, #62392	; 0xf3b8
   1d090:	str	r1, [sp]
   1d094:	movw	r1, #61125	; 0xeec5
   1d098:	movt	r0, #2
   1d09c:	movt	r1, #1
   1d0a0:	ldr	r0, [r0]
   1d0a4:	bl	11d60 <fprintf@plt>
   1d0a8:	b	1cefc <argp_failure@@Base+0x2ffc>
   1d0ac:	push	{r4, r5, r6, r7, fp, lr}
   1d0b0:	add	fp, sp, #16
   1d0b4:	sub	sp, sp, #16
   1d0b8:	movw	r6, #62368	; 0xf3a0
   1d0bc:	movw	r7, #62660	; 0xf4c4
   1d0c0:	movt	r6, #2
   1d0c4:	movt	r7, #2
   1d0c8:	ldm	r6, {r4, r5}
   1d0cc:	stm	r7, {r4, r5}
   1d0d0:	ldr	r5, [fp, #16]
   1d0d4:	str	r7, [sp, #8]
   1d0d8:	str	r5, [sp, #12]
   1d0dc:	ldr	r5, [fp, #12]
   1d0e0:	str	r5, [sp, #4]
   1d0e4:	ldr	r5, [fp, #8]
   1d0e8:	str	r5, [sp]
   1d0ec:	bl	1bf18 <argp_failure@@Base+0x2018>
   1d0f0:	ldr	r1, [r7]
   1d0f4:	ldr	r2, [r7, #8]
   1d0f8:	ldr	r3, [r7, #12]
   1d0fc:	str	r1, [r6]
   1d100:	movw	r1, #63008	; 0xf620
   1d104:	str	r2, [r6, #8]
   1d108:	movt	r1, #2
   1d10c:	str	r3, [r1]
   1d110:	sub	sp, fp, #16
   1d114:	pop	{r4, r5, r6, r7, fp, pc}
   1d118:	push	{r4, r5, r6, sl, fp, lr}
   1d11c:	add	fp, sp, #16
   1d120:	sub	sp, sp, #16
   1d124:	movw	r5, #62368	; 0xf3a0
   1d128:	movw	r6, #62660	; 0xf4c4
   1d12c:	movt	r5, #2
   1d130:	movt	r6, #2
   1d134:	ldm	r5, {r3, r4}
   1d138:	stm	r6, {r3, r4}
   1d13c:	mov	r4, #0
   1d140:	mov	r3, #1
   1d144:	str	r4, [sp]
   1d148:	stmib	sp, {r4, r6}
   1d14c:	str	r3, [sp, #12]
   1d150:	mov	r3, #0
   1d154:	bl	1bf18 <argp_failure@@Base+0x2018>
   1d158:	ldr	r1, [r6]
   1d15c:	ldr	r2, [r6, #8]
   1d160:	ldr	r3, [r6, #12]
   1d164:	str	r1, [r5]
   1d168:	movw	r1, #63008	; 0xf620
   1d16c:	str	r2, [r5, #8]
   1d170:	movt	r1, #2
   1d174:	str	r3, [r1]
   1d178:	sub	sp, fp, #16
   1d17c:	pop	{r4, r5, r6, sl, fp, pc}
   1d180:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d184:	add	fp, sp, #24
   1d188:	mov	r5, r0
   1d18c:	mov	r0, #36	; 0x24
   1d190:	mov	r8, r3
   1d194:	mov	r6, r2
   1d198:	mov	r7, r1
   1d19c:	bl	18548 <argp_parse@@Base+0x1b38>
   1d1a0:	mov	r4, r0
   1d1a4:	cmp	r0, #0
   1d1a8:	beq	1d1e4 <argp_failure@@Base+0x32e4>
   1d1ac:	mov	r0, #0
   1d1b0:	stm	r4, {r5, r7}
   1d1b4:	str	r6, [r4, #8]
   1d1b8:	str	r8, [r4, #12]
   1d1bc:	str	r0, [r4, #16]
   1d1c0:	str	r0, [r4, #20]
   1d1c4:	mov	r0, #200	; 0xc8
   1d1c8:	bl	18548 <argp_parse@@Base+0x1b38>
   1d1cc:	cmp	r0, #0
   1d1d0:	str	r0, [r4, #24]
   1d1d4:	beq	1d1ec <argp_failure@@Base+0x32ec>
   1d1d8:	add	r1, r0, #200	; 0xc8
   1d1dc:	str	r0, [r4, #28]
   1d1e0:	str	r1, [r4, #32]
   1d1e4:	mov	r0, r4
   1d1e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d1ec:	mov	r0, r4
   1d1f0:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1d1f4:	mov	r4, #0
   1d1f8:	mov	r0, r4
   1d1fc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d200:	push	{r4, sl, fp, lr}
   1d204:	add	fp, sp, #8
   1d208:	mov	r4, r0
   1d20c:	bl	1d244 <argp_failure@@Base+0x3344>
   1d210:	ldr	r0, [r4, #24]
   1d214:	ldr	r1, [r4, #28]
   1d218:	cmp	r1, r0
   1d21c:	bls	1d234 <argp_failure@@Base+0x3334>
   1d220:	ldr	r3, [r4]
   1d224:	sub	r2, r1, r0
   1d228:	mov	r1, #1
   1d22c:	bl	11b8c <fwrite_unlocked@plt>
   1d230:	ldr	r0, [r4, #24]
   1d234:	bl	17dc0 <argp_parse@@Base+0x13b0>
   1d238:	mov	r0, r4
   1d23c:	pop	{r4, sl, fp, lr}
   1d240:	b	17dc0 <argp_parse@@Base+0x13b0>
   1d244:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d248:	add	fp, sp, #28
   1d24c:	sub	sp, sp, #12
   1d250:	mov	r8, r0
   1d254:	ldr	r0, [r0, #16]
   1d258:	ldr	r1, [r8, #24]
   1d25c:	ldr	ip, [r8, #28]
   1d260:	add	sl, r1, r0
   1d264:	cmp	sl, ip
   1d268:	bcs	1d7d8 <argp_failure@@Base+0x38d8>
   1d26c:	ldr	r6, [r8, #20]
   1d270:	mov	r3, #32
   1d274:	cmp	r6, #0
   1d278:	beq	1d284 <argp_failure@@Base+0x3384>
   1d27c:	mov	r9, sl
   1d280:	b	1d324 <argp_failure@@Base+0x3424>
   1d284:	ldr	r6, [r8, #4]
   1d288:	cmp	r6, #0
   1d28c:	beq	1d528 <argp_failure@@Base+0x3628>
   1d290:	ldr	r1, [r8, #32]
   1d294:	add	r0, ip, r6
   1d298:	mov	r5, r6
   1d29c:	cmp	r0, r1
   1d2a0:	bcs	1d2d8 <argp_failure@@Base+0x33d8>
   1d2a4:	add	r9, sl, r6
   1d2a8:	sub	r2, ip, sl
   1d2ac:	mov	r1, sl
   1d2b0:	mov	r0, r9
   1d2b4:	bl	11b20 <memmove@plt>
   1d2b8:	ldr	r0, [r8, #28]
   1d2bc:	mov	r1, #32
   1d2c0:	mov	r2, r6
   1d2c4:	add	r0, r0, r6
   1d2c8:	str	r0, [r8, #28]
   1d2cc:	mov	r0, sl
   1d2d0:	bl	11da8 <memset@plt>
   1d2d4:	b	1d31c <argp_failure@@Base+0x341c>
   1d2d8:	ldr	r0, [r8]
   1d2dc:	ldr	r1, [r0, #20]
   1d2e0:	ldr	r2, [r0, #24]
   1d2e4:	cmp	r1, r2
   1d2e8:	bcs	1d304 <argp_failure@@Base+0x3404>
   1d2ec:	add	r2, r1, #1
   1d2f0:	str	r2, [r0, #20]
   1d2f4:	strb	r3, [r1]
   1d2f8:	subs	r5, r5, #1
   1d2fc:	bne	1d2d8 <argp_failure@@Base+0x33d8>
   1d300:	b	1d318 <argp_failure@@Base+0x3418>
   1d304:	mov	r1, #32
   1d308:	bl	11e08 <__overflow@plt>
   1d30c:	mov	r3, #32
   1d310:	subs	r5, r5, #1
   1d314:	bne	1d2d8 <argp_failure@@Base+0x33d8>
   1d318:	mov	r9, sl
   1d31c:	str	r6, [r8, #20]
   1d320:	ldr	ip, [r8, #28]
   1d324:	sub	r4, ip, r9
   1d328:	mov	r0, r9
   1d32c:	mov	r1, #10
   1d330:	str	ip, [sp, #8]
   1d334:	mov	r2, r4
   1d338:	bl	11de4 <memchr@plt>
   1d33c:	cmn	r6, #1
   1d340:	mov	r7, r0
   1d344:	movle	r6, #0
   1d348:	strle	r6, [r8, #20]
   1d34c:	cmp	r7, #0
   1d350:	beq	1d388 <argp_failure@@Base+0x3488>
   1d354:	ldr	r5, [r8, #8]
   1d358:	ldr	ip, [sp, #8]
   1d35c:	sub	r0, r7, r9
   1d360:	mov	r3, #32
   1d364:	add	r0, r0, r6
   1d368:	cmp	r0, r5
   1d36c:	bge	1d3a4 <argp_failure@@Base+0x34a4>
   1d370:	mov	r6, #0
   1d374:	add	sl, r7, #1
   1d378:	str	r6, [r8, #20]
   1d37c:	cmp	sl, ip
   1d380:	bcc	1d274 <argp_failure@@Base+0x3374>
   1d384:	b	1d7d8 <argp_failure@@Base+0x38d8>
   1d388:	ldr	ip, [sp, #8]
   1d38c:	ldr	r5, [r8, #8]
   1d390:	add	r0, r6, r4
   1d394:	mov	r3, #32
   1d398:	cmp	r0, r5
   1d39c:	mov	r7, ip
   1d3a0:	bcc	1d7b8 <argp_failure@@Base+0x38b8>
   1d3a4:	ldr	r0, [r8, #12]
   1d3a8:	str	r4, [sp, #4]
   1d3ac:	cmn	r0, #1
   1d3b0:	ble	1d410 <argp_failure@@Base+0x3510>
   1d3b4:	sub	sl, r5, r6
   1d3b8:	mov	r4, r0
   1d3bc:	mov	r1, #0
   1d3c0:	add	r6, r9, sl
   1d3c4:	cmp	sl, #0
   1d3c8:	blt	1d468 <argp_failure@@Base+0x3568>
   1d3cc:	bl	11d00 <__ctype_b_loc@plt>
   1d3d0:	ldr	r1, [r0]
   1d3d4:	mov	r0, r6
   1d3d8:	ldrb	r2, [r0]
   1d3dc:	ldrb	r2, [r1, r2, lsl #1]
   1d3e0:	tst	r2, #1
   1d3e4:	bne	1d530 <argp_failure@@Base+0x3630>
   1d3e8:	sub	r0, r0, #1
   1d3ec:	cmp	r0, r9
   1d3f0:	bcs	1d3d8 <argp_failure@@Base+0x34d8>
   1d3f4:	ldr	ip, [sp, #8]
   1d3f8:	mov	r3, #32
   1d3fc:	mov	r1, #0
   1d400:	add	r5, r0, #1
   1d404:	cmp	r5, r9
   1d408:	bhi	1d478 <argp_failure@@Base+0x3578>
   1d40c:	b	1d548 <argp_failure@@Base+0x3648>
   1d410:	sub	sl, r5, #1
   1d414:	cmp	r7, ip
   1d418:	bcs	1d7c0 <argp_failure@@Base+0x38c0>
   1d41c:	sub	r0, sl, r6
   1d420:	sub	r2, ip, r7
   1d424:	mov	r1, r7
   1d428:	add	r0, r9, r0
   1d42c:	bl	11b20 <memmove@plt>
   1d430:	ldr	r0, [r8, #20]
   1d434:	ldr	r1, [r8, #28]
   1d438:	mov	r6, #0
   1d43c:	mov	r3, #32
   1d440:	str	r6, [r8, #20]
   1d444:	sub	r0, sl, r0
   1d448:	add	sl, r9, r5
   1d44c:	add	r0, r9, r0
   1d450:	sub	r0, r7, r0
   1d454:	add	ip, r1, r0
   1d458:	str	ip, [r8, #28]
   1d45c:	cmp	sl, ip
   1d460:	bcc	1d274 <argp_failure@@Base+0x3374>
   1d464:	b	1d7d8 <argp_failure@@Base+0x38d8>
   1d468:	mov	r0, r6
   1d46c:	add	r5, r0, #1
   1d470:	cmp	r5, r9
   1d474:	bls	1d548 <argp_failure@@Base+0x3648>
   1d478:	cmp	r1, #0
   1d47c:	beq	1d654 <argp_failure@@Base+0x3754>
   1d480:	sub	r1, r0, #1
   1d484:	mov	r7, r4
   1d488:	mov	r6, r1
   1d48c:	cmp	r1, r9
   1d490:	bcc	1d4b0 <argp_failure@@Base+0x35b0>
   1d494:	bl	11d00 <__ctype_b_loc@plt>
   1d498:	mov	r1, r6
   1d49c:	ldr	r0, [r0]
   1d4a0:	ldrb	r2, [r1], #-1
   1d4a4:	ldrb	r0, [r0, r2, lsl #1]
   1d4a8:	tst	r0, #1
   1d4ac:	bne	1d488 <argp_failure@@Base+0x3588>
   1d4b0:	ldr	ip, [sp, #8]
   1d4b4:	add	r6, r6, #1
   1d4b8:	mov	r3, #32
   1d4bc:	add	r0, ip, #1
   1d4c0:	cmp	r5, r0
   1d4c4:	bne	1d5bc <argp_failure@@Base+0x36bc>
   1d4c8:	cmp	ip, r5
   1d4cc:	bls	1d68c <argp_failure@@Base+0x378c>
   1d4d0:	ldr	r0, [r8, #32]
   1d4d4:	sub	r1, r0, r6
   1d4d8:	cmp	r1, r7
   1d4dc:	bgt	1d68c <argp_failure@@Base+0x378c>
   1d4e0:	sub	r0, r0, ip
   1d4e4:	add	r1, r7, #1
   1d4e8:	cmp	r0, r1
   1d4ec:	ble	1d5e8 <argp_failure@@Base+0x36e8>
   1d4f0:	sub	r4, ip, r5
   1d4f4:	add	sl, r6, #1
   1d4f8:	mov	r1, r5
   1d4fc:	add	r0, sl, r7
   1d500:	mov	r2, r4
   1d504:	bl	11b20 <memmove@plt>
   1d508:	ldr	r0, [r8, #12]
   1d50c:	mov	r1, #10
   1d510:	mov	r3, #32
   1d514:	strb	r1, [r6]
   1d518:	add	r5, sl, r0
   1d51c:	add	r0, r5, r4
   1d520:	sub	r0, r0, r9
   1d524:	b	1d63c <argp_failure@@Base+0x373c>
   1d528:	mov	r6, #0
   1d52c:	b	1d27c <argp_failure@@Base+0x337c>
   1d530:	ldr	ip, [sp, #8]
   1d534:	mov	r1, #1
   1d538:	mov	r3, #32
   1d53c:	add	r5, r0, #1
   1d540:	cmp	r5, r9
   1d544:	bhi	1d478 <argp_failure@@Base+0x3578>
   1d548:	cmp	r6, r7
   1d54c:	bcs	1d580 <argp_failure@@Base+0x3680>
   1d550:	add	r0, r9, sl
   1d554:	add	r1, r0, #1
   1d558:	mov	r6, r1
   1d55c:	cmp	r1, r7
   1d560:	bcs	1d580 <argp_failure@@Base+0x3680>
   1d564:	bl	11d00 <__ctype_b_loc@plt>
   1d568:	mov	r1, r6
   1d56c:	ldr	r0, [r0]
   1d570:	ldrb	r2, [r1], #1
   1d574:	ldrb	r0, [r0, r2, lsl #1]
   1d578:	tst	r0, #1
   1d57c:	beq	1d558 <argp_failure@@Base+0x3658>
   1d580:	cmp	r6, r7
   1d584:	beq	1d66c <argp_failure@@Base+0x376c>
   1d588:	bl	11d00 <__ctype_b_loc@plt>
   1d58c:	ldr	r0, [r0]
   1d590:	mov	r5, r6
   1d594:	ldrb	r1, [r5, #1]!
   1d598:	ldrb	r1, [r0, r1, lsl #1]
   1d59c:	tst	r1, #1
   1d5a0:	bne	1d594 <argp_failure@@Base+0x3694>
   1d5a4:	ldr	ip, [sp, #8]
   1d5a8:	mov	r3, #32
   1d5ac:	mov	r7, r4
   1d5b0:	add	r0, ip, #1
   1d5b4:	cmp	r5, r0
   1d5b8:	beq	1d4c8 <argp_failure@@Base+0x35c8>
   1d5bc:	add	sl, r6, #1
   1d5c0:	cmp	ip, r5
   1d5c4:	bls	1d690 <argp_failure@@Base+0x3790>
   1d5c8:	sub	r0, r5, sl
   1d5cc:	cmp	r0, r7
   1d5d0:	bge	1d690 <argp_failure@@Base+0x3790>
   1d5d4:	ldr	r0, [r8, #32]
   1d5d8:	sub	r0, r0, ip
   1d5dc:	add	r1, r7, #1
   1d5e0:	cmp	r0, r1
   1d5e4:	bgt	1d4f0 <argp_failure@@Base+0x35f0>
   1d5e8:	ldr	r0, [r8, #24]
   1d5ec:	cmp	r6, r0
   1d5f0:	bls	1d60c <argp_failure@@Base+0x370c>
   1d5f4:	ldr	r3, [r8]
   1d5f8:	sub	r2, r6, r0
   1d5fc:	mov	r1, #1
   1d600:	bl	11b8c <fwrite_unlocked@plt>
   1d604:	ldr	ip, [sp, #8]
   1d608:	mov	r3, #32
   1d60c:	ldr	r0, [r8]
   1d610:	ldr	r1, [r0, #20]
   1d614:	ldr	r2, [r0, #24]
   1d618:	cmp	r1, r2
   1d61c:	bcs	1d7a4 <argp_failure@@Base+0x38a4>
   1d620:	add	r2, r1, #1
   1d624:	str	r2, [r0, #20]
   1d628:	mov	r0, #10
   1d62c:	strb	r0, [r1]
   1d630:	ldr	sl, [r8, #24]
   1d634:	sub	r0, ip, sl
   1d638:	mov	r9, sl
   1d63c:	str	r0, [sp, #4]
   1d640:	ldr	r6, [r8, #12]
   1d644:	sub	r0, r5, sl
   1d648:	cmp	r0, r6
   1d64c:	blt	1d6a8 <argp_failure@@Base+0x37a8>
   1d650:	b	1d72c <argp_failure@@Base+0x382c>
   1d654:	mov	r6, r5
   1d658:	mov	r7, r4
   1d65c:	add	r0, ip, #1
   1d660:	cmp	r5, r0
   1d664:	bne	1d5bc <argp_failure@@Base+0x36bc>
   1d668:	b	1d4c8 <argp_failure@@Base+0x35c8>
   1d66c:	ldr	ip, [sp, #8]
   1d670:	mov	r6, #0
   1d674:	add	sl, r7, #1
   1d678:	mov	r3, #32
   1d67c:	str	r6, [r8, #20]
   1d680:	cmp	sl, ip
   1d684:	bcc	1d274 <argp_failure@@Base+0x3374>
   1d688:	b	1d7d8 <argp_failure@@Base+0x38d8>
   1d68c:	add	sl, r6, #1
   1d690:	mov	r0, #10
   1d694:	strb	r0, [r6]
   1d698:	ldr	r6, [r8, #12]
   1d69c:	sub	r0, r5, sl
   1d6a0:	cmp	r0, r6
   1d6a4:	bge	1d72c <argp_failure@@Base+0x382c>
   1d6a8:	ldr	r0, [sp, #4]
   1d6ac:	add	r0, r9, r0
   1d6b0:	add	r0, r0, #1
   1d6b4:	cmp	r5, r0
   1d6b8:	bne	1d6cc <argp_failure@@Base+0x37cc>
   1d6bc:	ldr	r0, [r8, #32]
   1d6c0:	sub	r0, r0, r5
   1d6c4:	cmp	r0, r6
   1d6c8:	bge	1d72c <argp_failure@@Base+0x382c>
   1d6cc:	cmp	r6, #1
   1d6d0:	blt	1d750 <argp_failure@@Base+0x3850>
   1d6d4:	mov	r7, #0
   1d6d8:	ldr	r0, [r8]
   1d6dc:	ldr	r1, [r0, #20]
   1d6e0:	ldr	r2, [r0, #24]
   1d6e4:	cmp	r1, r2
   1d6e8:	bcs	1d70c <argp_failure@@Base+0x380c>
   1d6ec:	add	r2, r1, #1
   1d6f0:	str	r2, [r0, #20]
   1d6f4:	strb	r3, [r1]
   1d6f8:	ldr	r6, [r8, #12]
   1d6fc:	add	r7, r7, #1
   1d700:	cmp	r7, r6
   1d704:	blt	1d6d8 <argp_failure@@Base+0x37d8>
   1d708:	b	1d750 <argp_failure@@Base+0x3850>
   1d70c:	mov	r1, #32
   1d710:	bl	11e08 <__overflow@plt>
   1d714:	mov	r3, #32
   1d718:	ldr	r6, [r8, #12]
   1d71c:	add	r7, r7, #1
   1d720:	cmp	r7, r6
   1d724:	blt	1d6d8 <argp_failure@@Base+0x37d8>
   1d728:	b	1d750 <argp_failure@@Base+0x3850>
   1d72c:	cmp	r6, #1
   1d730:	blt	1d750 <argp_failure@@Base+0x3850>
   1d734:	mov	r0, #0
   1d738:	strb	r3, [sl, r0]
   1d73c:	add	r0, r0, #1
   1d740:	ldr	r6, [r8, #12]
   1d744:	cmp	r0, r6
   1d748:	blt	1d738 <argp_failure@@Base+0x3838>
   1d74c:	add	sl, sl, r0
   1d750:	cmp	sl, r5
   1d754:	bcs	1d778 <argp_failure@@Base+0x3878>
   1d758:	ldr	r0, [sp, #4]
   1d75c:	mov	r1, r5
   1d760:	add	r0, r9, r0
   1d764:	sub	r2, r0, r5
   1d768:	mov	r0, sl
   1d76c:	bl	11b20 <memmove@plt>
   1d770:	ldr	r6, [r8, #12]
   1d774:	mov	r3, #32
   1d778:	ldr	r0, [sp, #4]
   1d77c:	cmp	r6, #0
   1d780:	mvneq	r6, #0
   1d784:	str	r6, [r8, #20]
   1d788:	sub	r0, r0, r5
   1d78c:	add	r0, r0, r9
   1d790:	add	ip, sl, r0
   1d794:	str	ip, [r8, #28]
   1d798:	cmp	sl, ip
   1d79c:	bcc	1d274 <argp_failure@@Base+0x3374>
   1d7a0:	b	1d7d8 <argp_failure@@Base+0x38d8>
   1d7a4:	mov	r1, #10
   1d7a8:	bl	11e08 <__overflow@plt>
   1d7ac:	ldr	ip, [sp, #8]
   1d7b0:	mov	r3, #32
   1d7b4:	b	1d630 <argp_failure@@Base+0x3730>
   1d7b8:	str	r0, [r8, #20]
   1d7bc:	b	1d7d8 <argp_failure@@Base+0x38d8>
   1d7c0:	ldr	r0, [sp, #4]
   1d7c4:	add	r0, r6, r0
   1d7c8:	str	r0, [r8, #20]
   1d7cc:	sub	r0, sl, r0
   1d7d0:	add	ip, ip, r0
   1d7d4:	str	ip, [r8, #28]
   1d7d8:	ldr	r0, [r8, #24]
   1d7dc:	sub	r0, ip, r0
   1d7e0:	str	r0, [r8, #16]
   1d7e4:	sub	sp, fp, #28
   1d7e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d7ec:	push	{r4, r5, r6, sl, fp, lr}
   1d7f0:	add	fp, sp, #16
   1d7f4:	mov	r4, r0
   1d7f8:	mov	r6, r1
   1d7fc:	ldr	r0, [r0, #28]
   1d800:	mov	r5, #1
   1d804:	ldr	r1, [r4, #32]
   1d808:	sub	r0, r1, r0
   1d80c:	cmp	r0, r6
   1d810:	bcs	1d8d0 <argp_failure@@Base+0x39d0>
   1d814:	mov	r0, r4
   1d818:	bl	1d244 <argp_failure@@Base+0x3344>
   1d81c:	ldr	r0, [r4, #24]
   1d820:	ldr	r1, [r4, #28]
   1d824:	ldr	r3, [r4]
   1d828:	mov	r5, #1
   1d82c:	sub	r2, r1, r0
   1d830:	mov	r1, #1
   1d834:	bl	11b8c <fwrite_unlocked@plt>
   1d838:	mov	r1, r0
   1d83c:	ldr	r0, [r4, #24]
   1d840:	ldr	r2, [r4, #28]
   1d844:	sub	r3, r2, r0
   1d848:	cmp	r1, r3
   1d84c:	bne	1d89c <argp_failure@@Base+0x399c>
   1d850:	mov	r1, #0
   1d854:	str	r1, [r4, #16]
   1d858:	str	r0, [r4, #28]
   1d85c:	ldr	r1, [r4, #32]
   1d860:	sub	r1, r1, r0
   1d864:	cmp	r1, r6
   1d868:	bcs	1d8d0 <argp_failure@@Base+0x39d0>
   1d86c:	adds	r6, r1, r6
   1d870:	bcs	1d8c0 <argp_failure@@Base+0x39c0>
   1d874:	mov	r1, r6
   1d878:	bl	18578 <argp_parse@@Base+0x1b68>
   1d87c:	cmp	r0, #0
   1d880:	beq	1d8c0 <argp_failure@@Base+0x39c0>
   1d884:	str	r0, [r4, #24]
   1d888:	add	r1, r0, r6
   1d88c:	str	r0, [r4, #28]
   1d890:	mov	r0, r5
   1d894:	str	r1, [r4, #32]
   1d898:	pop	{r4, r5, r6, sl, fp, pc}
   1d89c:	sub	r2, r2, r1
   1d8a0:	str	r2, [r4, #28]
   1d8a4:	sub	r2, r2, r0
   1d8a8:	ldr	r3, [r4, #16]
   1d8ac:	sub	r3, r3, r1
   1d8b0:	add	r1, r0, r1
   1d8b4:	str	r3, [r4, #16]
   1d8b8:	bl	11b20 <memmove@plt>
   1d8bc:	b	1d8cc <argp_failure@@Base+0x39cc>
   1d8c0:	bl	11d78 <__errno_location@plt>
   1d8c4:	mov	r1, #12
   1d8c8:	str	r1, [r0]
   1d8cc:	mov	r5, #0
   1d8d0:	mov	r0, r5
   1d8d4:	pop	{r4, r5, r6, sl, fp, pc}
   1d8d8:	sub	sp, sp, #8
   1d8dc:	push	{r4, r5, r6, r7, fp, lr}
   1d8e0:	add	fp, sp, #16
   1d8e4:	sub	sp, sp, #8
   1d8e8:	mov	r5, r1
   1d8ec:	mov	r4, r0
   1d8f0:	mov	r1, #150	; 0x96
   1d8f4:	add	r6, fp, #8
   1d8f8:	str	r3, [fp, #12]
   1d8fc:	str	r2, [fp, #8]
   1d900:	mov	r0, r4
   1d904:	bl	1d7ec <argp_failure@@Base+0x38ec>
   1d908:	cmp	r0, #0
   1d90c:	beq	1d958 <argp_failure@@Base+0x3a58>
   1d910:	str	r6, [sp, #4]
   1d914:	mov	r2, r5
   1d918:	mov	r3, r6
   1d91c:	ldr	r0, [r4, #28]
   1d920:	ldr	r1, [r4, #32]
   1d924:	sub	r7, r1, r0
   1d928:	mov	r1, r7
   1d92c:	bl	11ebc <vsnprintf@plt>
   1d930:	add	r1, r0, #1
   1d934:	cmp	r0, r7
   1d938:	bcs	1d900 <argp_failure@@Base+0x3a00>
   1d93c:	ldr	r1, [r4, #28]
   1d940:	add	r1, r1, r0
   1d944:	str	r1, [r4, #28]
   1d948:	sub	sp, fp, #16
   1d94c:	pop	{r4, r5, r6, r7, fp, lr}
   1d950:	add	sp, sp, #8
   1d954:	bx	lr
   1d958:	mvn	r0, #0
   1d95c:	sub	sp, fp, #16
   1d960:	pop	{r4, r5, r6, r7, fp, lr}
   1d964:	add	sp, sp, #8
   1d968:	bx	lr
   1d96c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d970:	mov	r7, r0
   1d974:	ldr	r6, [pc, #72]	; 1d9c4 <argp_failure@@Base+0x3ac4>
   1d978:	ldr	r5, [pc, #72]	; 1d9c8 <argp_failure@@Base+0x3ac8>
   1d97c:	add	r6, pc, r6
   1d980:	add	r5, pc, r5
   1d984:	sub	r6, r6, r5
   1d988:	mov	r8, r1
   1d98c:	mov	r9, r2
   1d990:	bl	11a64 <calloc@plt-0x20>
   1d994:	asrs	r6, r6, #2
   1d998:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d99c:	mov	r4, #0
   1d9a0:	add	r4, r4, #1
   1d9a4:	ldr	r3, [r5], #4
   1d9a8:	mov	r2, r9
   1d9ac:	mov	r1, r8
   1d9b0:	mov	r0, r7
   1d9b4:	blx	r3
   1d9b8:	cmp	r6, r4
   1d9bc:	bne	1d9a0 <argp_failure@@Base+0x3aa0>
   1d9c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d9c4:	andeq	r1, r1, r0, lsl #11
   1d9c8:	andeq	r1, r1, r8, ror r5
   1d9cc:	bx	lr

Disassembly of section .fini:

0001d9d0 <.fini>:
   1d9d0:	push	{r3, lr}
   1d9d4:	pop	{r3, pc}
