#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ab873d6c00 .scope module, "ControlUnit_tb" "ControlUnit_tb" 2 3;
 .timescale -9 -12;
v000001ab873c60d0_0 .net "ALUOp", 1 0, v000001ab87386c50_0;  1 drivers
v000001ab873c6170_0 .net "branch", 0 0, v000001ab87386880_0;  1 drivers
v000001ab873c6210_0 .net "mem_read", 0 0, v000001ab873c5e50_0;  1 drivers
v000001ab8738b840_0 .net "mem_write", 0 0, v000001ab873c5ef0_0;  1 drivers
v000001ab8738b8e0_0 .var "opcode", 6 0;
v000001ab8738b980_0 .net "reg_write", 0 0, v000001ab873c6030_0;  1 drivers
S_000001ab873d6d90 .scope module, "CU" "ControlUnit" 2 14, 3 1 0, S_000001ab873d6c00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
v000001ab87386c50_0 .var "ALUOp", 1 0;
v000001ab87386880_0 .var "branch", 0 0;
v000001ab873c5e50_0 .var "mem_read", 0 0;
v000001ab873c5ef0_0 .var "mem_write", 0 0;
v000001ab873c5f90_0 .net "opcode", 6 0, v000001ab8738b8e0_0;  1 drivers
v000001ab873c6030_0 .var "reg_write", 0 0;
E_000001ab873d9b10 .event anyedge, v000001ab873c5f90_0;
    .scope S_000001ab873d6d90;
T_0 ;
    %wait E_000001ab873d9b10;
    %load/vec4 v000001ab873c5f90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab873c6030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ab87386c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab87386880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab873c5e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab873c5ef0_0, 0, 1;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ab873c6030_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ab87386c50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab87386880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab873c5e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ab873c5ef0_0, 0, 1;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ab873d6c00;
T_1 ;
    %vpi_call 2 26 "$monitor", "Time = %0t | Opcode = %b | ALUOp = %b | reg_write = %b | branch = %b | mem_read = %b | mem_write = %b", $time, v000001ab8738b8e0_0, v000001ab873c60d0_0, v000001ab8738b980_0, v000001ab873c6170_0, v000001ab873c6210_0, v000001ab8738b840_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001ab8738b8e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v000001ab8738b8e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001ab8738b8e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v000001ab8738b8e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v000001ab8738b8e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v000001ab8738b8e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v000001ab8738b8e0_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001ab8738b8e0_0, 0, 7;
    %delay 10000, 0;
    %delay 50000, 0;
    %vpi_call 2 63 "$stop" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ControlUnit_tb.v";
    "ControlUnit.v";
