
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={28,rS,rT,rD,0,2}                          Premise(F3)

IF	S2= PC.Out=addr                                             PC-Out(S0)
	S3= PC.Out=>ICache.IEA                                      Premise(F8)
	S4= ICache.IEA=addr                                         Path(S2,S3)
	S5= ICache.Out={28,rS,rT,rD,0,2}                            ICache-Search(S4,S1)
	S6= ICache.Out=>IR_ID.In                                    Premise(F12)
	S7= IR_ID.In={28,rS,rT,rD,0,2}                              Path(S5,S6)
	S8= CtrlPC=0                                                Premise(F25)
	S9= CtrlPCInc=1                                             Premise(F26)
	S10= PC[Out]=addr+4                                         PC-Inc(S0,S8,S9)
	S11= CtrlIR_ID=1                                            Premise(F31)
	S12= [IR_ID]={28,rS,rT,rD,0,2}                              IR_ID-Write(S7,S11)
	S13= GPR[rS]=a                                              Premise(F47)
	S14= GPR[rT]=b                                              Premise(F48)

ID	S15= IR_ID.Out={28,rS,rT,rD,0,2}                            IR-Out(S12)
	S16= IR_ID.Out25_21=rS                                      IR-Out(S12)
	S17= IR_ID.Out20_16=rT                                      IR-Out(S12)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F80)
	S19= GPR.RReg1=rS                                           Path(S16,S18)
	S20= GPR.Rdata1=a                                           GPR-Read(S19,S13)
	S21= IR_ID.Out20_16=>GPR.RReg2                              Premise(F81)
	S22= GPR.RReg2=rT                                           Path(S17,S21)
	S23= GPR.Rdata2=b                                           GPR-Read(S22,S14)
	S24= GPR.Rdata1=>FU.InID1                                   Premise(F83)
	S25= FU.InID1=a                                             Path(S20,S24)
	S26= FU.OutID1=FU(a)                                        FU-Forward(S25)
	S27= FU.OutID1=>A_EX.In                                     Premise(F85)
	S28= A_EX.In=FU(a)                                          Path(S26,S27)
	S29= GPR.Rdata2=>FU.InID2                                   Premise(F86)
	S30= FU.InID2=b                                             Path(S23,S29)
	S31= FU.OutID2=FU(b)                                        FU-Forward(S30)
	S32= FU.OutID2=>B_EX.In                                     Premise(F88)
	S33= B_EX.In=FU(b)                                          Path(S31,S32)
	S34= IR_ID.Out=>IR_EX.In                                    Premise(F89)
	S35= IR_EX.In={28,rS,rT,rD,0,2}                             Path(S15,S34)
	S36= CtrlPC=0                                               Premise(F97)
	S37= CtrlPCInc=0                                            Premise(F98)
	S38= PC[Out]=addr+4                                         PC-Hold(S10,S36,S37)
	S39= CtrlA_EX=1                                             Premise(F107)
	S40= [A_EX]=FU(a)                                           A_EX-Write(S28,S39)
	S41= CtrlB_EX=1                                             Premise(F108)
	S42= [B_EX]=FU(b)                                           B_EX-Write(S33,S41)
	S43= CtrlIR_EX=1                                            Premise(F109)
	S44= [IR_EX]={28,rS,rT,rD,0,2}                              IR_EX-Write(S35,S43)

EX	S45= A_EX.Out=FU(a)                                         A_EX-Out(S40)
	S46= B_EX.Out=FU(b)                                         B_EX-Out(S42)
	S47= IR_EX.Out={28,rS,rT,rD,0,2}                            IR_EX-Out(S44)
	S48= A_EX.Out=>MDU.A                                        Premise(F124)
	S49= MDU.A=FU(a)                                            Path(S45,S48)
	S50= B_EX.Out=>MDU.B                                        Premise(F125)
	S51= MDU.B=FU(b)                                            Path(S46,S50)
	S52= MDU.lo=(FU(a)×FU(b))[31:0]                             MDU(S49,S51)
	S53= MDU.lo=>Lo.In                                          Premise(F127)
	S54= Lo.In=(FU(a)×FU(b))[31:0]                              Path(S52,S53)
	S55= IR_EX.Out=>IR_MEM.In                                   Premise(F130)
	S56= IR_MEM.In={28,rS,rT,rD,0,2}                            Path(S47,S55)
	S57= CtrlPC=0                                               Premise(F136)
	S58= CtrlPCInc=0                                            Premise(F137)
	S59= PC[Out]=addr+4                                         PC-Hold(S38,S57,S58)
	S60= CtrlLo=1                                               Premise(F149)
	S61= [Lo]=(FU(a)×FU(b))[31:0]                               Lo-Write(S54,S60)
	S62= CtrlIR_MEM=1                                           Premise(F150)
	S63= [IR_MEM]={28,rS,rT,rD,0,2}                             IR_MEM-Write(S56,S62)

MEM	S64= IR_MEM.Out={28,rS,rT,rD,0,2}                           IR_MEM-Out(S63)
	S65= IR_MEM.Out=>IR_WB.In                                   Premise(F166)
	S66= IR_WB.In={28,rS,rT,rD,0,2}                             Path(S64,S65)
	S67= CtrlPC=0                                               Premise(F177)
	S68= CtrlPCInc=0                                            Premise(F178)
	S69= PC[Out]=addr+4                                         PC-Hold(S59,S67,S68)
	S70= CtrlLo=0                                               Premise(F190)
	S71= [Lo]=(FU(a)×FU(b))[31:0]                               Lo-Hold(S61,S70)
	S72= CtrlIR_WB=1                                            Premise(F193)
	S73= [IR_WB]={28,rS,rT,rD,0,2}                              IR_WB-Write(S66,S72)

WB	S74= Lo.Out=(FU(a)×FU(b))[31:0]                             Lo-Out(S71)
	S75= IR_WB.Out15_11=rD                                      IR-Out(S73)
	S76= Lo.Out=>GPR.WData                                      Premise(F273)
	S77= GPR.WData=(FU(a)×FU(b))[31:0]                          Path(S74,S76)
	S78= IR_WB.Out15_11=>GPR.WReg                               Premise(F276)
	S79= GPR.WReg=rD                                            Path(S75,S78)
	S80= CtrlPC=0                                               Premise(F282)
	S81= CtrlPCInc=0                                            Premise(F283)
	S82= PC[Out]=addr+4                                         PC-Hold(S69,S80,S81)
	S83= CtrlGPR=1                                              Premise(F291)
	S84= GPR[rD]=(FU(a)×FU(b))[31:0]                            GPR-Write(S79,S77,S83)

POST	S82= PC[Out]=addr+4                                         PC-Hold(S69,S80,S81)
	S84= GPR[rD]=(FU(a)×FU(b))[31:0]                            GPR-Write(S79,S77,S83)

