$comment
	File created using the following command:
		vcd file Lab2.msim.vcd -direction
$end
$date
	Thu Oct 27 13:04:15 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module datapath_vlg_vec_tst $end
$var reg 4 ! num0 [3:0] $end
$var reg 4 " num1 [3:0] $end
$var reg 1 # sel0 $end
$var reg 1 $ sel1 $end
$var wire 1 % result [7] $end
$var wire 1 & result [6] $end
$var wire 1 ' result [5] $end
$var wire 1 ( result [4] $end
$var wire 1 ) result [3] $end
$var wire 1 * result [2] $end
$var wire 1 + result [1] $end
$var wire 1 , result [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 sel0~input_o $end
$var wire 1 6 sel1~input_o $end
$var wire 1 7 num0[0]~input_o $end
$var wire 1 8 num1[3]~input_o $end
$var wire 1 9 num1[0]~input_o $end
$var wire 1 : num1[1]~input_o $end
$var wire 1 ; num1[2]~input_o $end
$var wire 1 < myDiv|ORout[0]~0_combout $end
$var wire 1 = myDiv|input2|mux|y[1]~1_combout $end
$var wire 1 > num0[2]~input_o $end
$var wire 1 ? num0[1]~input_o $end
$var wire 1 @ num0[3]~input_o $end
$var wire 1 A myDiv|input1|mux|y[2]~0_combout $end
$var wire 1 B myDiv|FS1|Bout~0_combout $end
$var wire 1 C myDiv|FS0|D~0_combout $end
$var wire 1 D myDiv|input1|mux|y[1]~1_combout $end
$var wire 1 E myDiv|FS7|Bout~3_combout $end
$var wire 1 F myDiv|input2|mux|y[2]~2_combout $end
$var wire 1 G myDiv|FS7|Bout~2_combout $end
$var wire 1 H myDiv|FS1|D~0_combout $end
$var wire 1 I myDiv|FS3|Bout~0_combout $end
$var wire 1 J myDiv|input2|mux|y~0_combout $end
$var wire 1 K myDiv|ORout[1]~1_combout $end
$var wire 1 L myDiv|FS7|Bout~4_combout $end
$var wire 1 M myDiv|ANDout[5]~0_combout $end
$var wire 1 N myDiv|FS2|Bout~0_combout $end
$var wire 1 O myDiv|FS7|Bout~0_combout $end
$var wire 1 P myDiv|FS7|Bout~1_combout $end
$var wire 1 Q myDiv|FS8|Bout~0_combout $end
$var wire 1 R myDiv|FS7|Bout~5_combout $end
$var wire 1 S myDiv|FS7|Bout~6_combout $end
$var wire 1 T myDiv|FS7|Bout~7_combout $end
$var wire 1 U myDiv|ANDout[5]~1_combout $end
$var wire 1 V outputMux|twoIN2|y[0]~0_combout $end
$var wire 1 W outputMux|twoIN2|y[1]~23_combout $end
$var wire 1 X outputMux|twoIN2|y[1]~19_combout $end
$var wire 1 Y myMulti|convertBack~combout $end
$var wire 1 Z myDiv|ANDout[4]~2_combout $end
$var wire 1 [ outputMux|twoIN2|y[1]~1_combout $end
$var wire 1 \ outputMux|twoIN2|y[1]~2_combout $end
$var wire 1 ] myMulti|eightAdder|bit1|int_CarryOut3~combout $end
$var wire 1 ^ outputMux|twoIN2|y[0]~3_combout $end
$var wire 1 _ myMulti|HA3|sum~combout $end
$var wire 1 ` outputMux|twoIN2|y[2]~4_combout $end
$var wire 1 a addSub|bit1|o_CarryOut~combout $end
$var wire 1 b outputMux|twoIN2|y[2]~15_combout $end
$var wire 1 c outputMux|twoIN2|y[2]~5_combout $end
$var wire 1 d myMulti|eightAdder|bit2|int_CarryOut3~combout $end
$var wire 1 e addSub|bit2|o_CarryOut~combout $end
$var wire 1 f outputMux|twoIN2|y[3]~6_combout $end
$var wire 1 g myMulti|FA2|o_Sum~combout $end
$var wire 1 h myMulti|HA3|carryout~combout $end
$var wire 1 i myMulti|HA4|sum~combout $end
$var wire 1 j outputMux|twoIN2|y[3]~7_combout $end
$var wire 1 k outputMux|twoIN2|y[3]~8_combout $end
$var wire 1 l myMulti|HA2|sum~0_combout $end
$var wire 1 m myMulti|FA6|int_CarryOut1~combout $end
$var wire 1 n outputMux|twoIN2|y[4]~9_combout $end
$var wire 1 o myMulti|eightAdder|bit3|int_CarryOut3~combout $end
$var wire 1 p outputMux|twoIN2|y[4]~10_combout $end
$var wire 1 q myMulti|FA5|o_Sum~combout $end
$var wire 1 r myMulti|FA4|o_Sum~combout $end
$var wire 1 s myMulti|HA4|carryout~combout $end
$var wire 1 t myMulti|FA7|o_Sum~combout $end
$var wire 1 u myMulti|eightAdder|bit4|int_CarryOut3~combout $end
$var wire 1 v outputMux|twoIN2|y[5]~11_combout $end
$var wire 1 w myMulti|eightAdder|bit5|int_CarryOut3~combout $end
$var wire 1 x myMulti|FA8|int_CarryOut1~combout $end
$var wire 1 y outputMux|twoIN2|y[6]~12_combout $end
$var wire 1 z outputMux|twoIN2|y[7]~13_combout $end
$var wire 1 { outputMux|twoIN2|y[7]~14_combout $end
$var wire 1 | myMulti|AB2 [3] $end
$var wire 1 } myMulti|AB2 [2] $end
$var wire 1 ~ myMulti|AB2 [1] $end
$var wire 1 !! myMulti|AB2 [0] $end
$var wire 1 "! myDiv|ANDout [5] $end
$var wire 1 #! myDiv|ANDout [4] $end
$var wire 1 $! myDiv|ANDout [3] $end
$var wire 1 %! myDiv|ANDout [2] $end
$var wire 1 &! myDiv|ANDout [1] $end
$var wire 1 '! myDiv|ANDout [0] $end
$var wire 1 (! myMulti|AB3 [3] $end
$var wire 1 )! myMulti|AB3 [2] $end
$var wire 1 *! myMulti|AB3 [1] $end
$var wire 1 +! myMulti|AB3 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b10 "
1#
1$
1,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
15
16
17
08
09
1:
0;
1<
1=
0>
1?
0@
0A
0B
0C
1D
0E
0F
1G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
1V
1W
0X
0Y
0Z
0[
0\
1]
0^
1_
0`
1a
0b
0c
0d
1e
0f
0g
0h
0i
1j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
z!!
0~
0}
0|
z'!
z&!
z%!
0$!
z#!
z"!
0+!
0*!
0)!
0(!
$end
#110000
b10 !
b11 "
19
07
0-
1E
1O
1X
0a
1L
1b
0e
1[
0U
1f
1n
1+
1c
0j
1*
1p
1v
1y
1{
1(
1'
1&
1%
1k
1)
#190000
b110 !
b111 !
17
1>
1-
1A
0E
0O
0W
0X
0_
1a
1l
0b
1e
0V
1C
0I
1_
0L
1b
1m
1r
0f
0n
0,
0[
0c
0G
1K
1Z
1U
1j
0+
0*
1c
0p
0v
0y
0{
1L
1*
0(
0'
0&
0%
0k
0U
0)
#250000
b111 "
1;
0-
0<
1F
0Z
0b
0K
1R
0_
1~
1h
1}
0c
0L
1q
0*
1U
1t
#280000
b1111 !
b1111 "
18
1@
1-
1<
0=
0F
1Z
1$!
0A
0D
1N
0l
0C
1I
1G
0R
0h
1K
0~
0}
0$!
0m
0r
0K
0Z
0q
0t
#310000
0#
05
0-
1X
1b
1f
1n
0j
1[
1c
1p
1v
1y
1{
1+
1*
1(
1'
1&
1%
1k
1)
#350000
0$
b1101 !
b1101 "
b1100 "
b1001 !
b1000 !
b1000 "
b0 !
b0 "
06
09
0:
0;
08
07
0?
0>
0@
1-
0X
1^
0b
0f
0n
0I
1M
0N
1O
0]
0a
1d
0e
0G
1j
1K
0U
1o
0[
0p
0v
0y
0c
0{
1u
1w
0+
0(
0'
0&
0*
0%
0k
0)
#1000000
